-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "12/06/2019 13:09:56"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	datapath IS
    PORT (
	wr : IN std_logic;
	clk : IN std_logic;
	enableRegfile : IN std_logic;
	selMUX1 : IN std_logic;
	selMUX2 : IN std_logic;
	selRI : IN std_logic;
	selPC : IN std_logic_vector(1 DOWNTO 0);
	selMUX0 : IN std_logic_vector(1 DOWNTO 0);
	selMUX3 : IN std_logic_vector(1 DOWNTO 0);
	selAlu : IN std_logic_vector(4 DOWNTO 0);
	dataIN : IN std_logic_vector(63 DOWNTO 0);
	dataOUT : OUT std_logic_vector(63 DOWNTO 0);
	branchOUT : OUT std_logic_vector(2 DOWNTO 0);
	enableINcheck : IN std_logic;
	enableOUTcheck : IN std_logic;
	outAddress : OUT std_logic_vector(13 DOWNTO 0);
	outMemProg : IN std_logic_vector(31 DOWNTO 0);
	addressMemProg : OUT std_logic_vector(11 DOWNTO 0)
	);
END datapath;

-- Design Ports Information
-- selMUX1	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selMUX2	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selAlu[0]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selAlu[1]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selAlu[2]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selAlu[3]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selAlu[4]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataOUT[0]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[1]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[2]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[4]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[6]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[7]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[8]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[9]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[10]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[11]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[12]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[14]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[15]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[16]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[17]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[18]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[19]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[20]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[21]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[22]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[23]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[24]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[25]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[26]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[27]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[28]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[29]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[30]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[31]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[32]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[33]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[34]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[35]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[36]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[37]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[38]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[39]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[40]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[41]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[42]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[43]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[44]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[45]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[46]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[47]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[48]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[49]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[50]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[51]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[52]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[53]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[54]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[55]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[56]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[57]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[58]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[59]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[60]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[61]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[62]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- dataOUT[63]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- branchOUT[0]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- branchOUT[1]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- branchOUT[2]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[1]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[2]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[3]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[4]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[5]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[6]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[7]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[8]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[9]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[10]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[11]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[12]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outAddress[13]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outMemProg[0]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[1]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[2]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[4]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[6]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[31]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- addressMemProg[0]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[1]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[5]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[6]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[9]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- addressMemProg[11]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- enableOUTcheck	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[63]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- enableINcheck	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[62]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[61]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[60]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[59]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[58]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[57]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[56]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[55]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[54]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[53]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[52]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[51]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[50]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[49]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[48]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[47]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[46]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[45]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[44]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[43]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[42]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[41]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[40]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[39]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[38]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[37]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[36]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[35]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[34]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[33]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[32]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[31]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[30]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[29]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[28]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[27]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[26]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[25]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[24]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[23]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[22]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[21]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[20]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[19]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[18]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[17]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[16]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[15]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[14]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[13]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[12]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[11]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[10]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[9]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[8]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[7]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[6]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[5]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[4]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[3]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- dataIN[0]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selMUX0[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selMUX0[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- enableRegfile	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[15]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selRI	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[16]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[19]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[17]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[18]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[20]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[21]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[24]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[22]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[23]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selPC[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selPC[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- wr	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[9]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[10]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[11]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[8]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selMUX3[0]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- selMUX3[1]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[13]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[14]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[12]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[25]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[26]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[27]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[29]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- outMemProg[30]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF datapath IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_wr : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_enableRegfile : std_logic;
SIGNAL ww_selMUX1 : std_logic;
SIGNAL ww_selMUX2 : std_logic;
SIGNAL ww_selRI : std_logic;
SIGNAL ww_selPC : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_selMUX0 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_selMUX3 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_selAlu : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_dataIN : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_dataOUT : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_branchOUT : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_enableINcheck : std_logic;
SIGNAL ww_enableOUTcheck : std_logic;
SIGNAL ww_outAddress : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_outMemProg : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_addressMemProg : std_logic_vector(11 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mux3_1|Mux32~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memoriaPrograma|concatenador1|saida[63]~4clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~1_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~7_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~16_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~17_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~18_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~19_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~20_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~14_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~15_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~16_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~17_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~27_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~28_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~29_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~30_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~31_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~36_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~37_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~38_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~39_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~40_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~56_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~61_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~62_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~45_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~46_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~49_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~50_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~51_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~52_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~56_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~61_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~62_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~67_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~65_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~66_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~69_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~70_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~74_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~81_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~82_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~94_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~95_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~85_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~86_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~87_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~88_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~101_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~102_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~118_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~119_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~105_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~106_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~107_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~108_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~109_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~110_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~111_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~112_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~113_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~114_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~115_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~116_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~117_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~118_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~119_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~120_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~121_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~122_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~123_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[58]~124_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~125_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~126_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~134_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~135_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~125_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~127_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~129_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~130_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~131_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~132_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~134_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~135_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~136_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~138_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~139_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~145_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~146_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~145_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~147_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~148_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~149_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~150_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~151_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~152_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~153_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~154_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~155_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~174_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~175_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~165_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~169_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~170_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~171_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~172_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~176_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~178_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~179_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~181_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~182_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~187_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~188_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~187_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~188_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~189_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~190_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~194_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~205_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~214_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~215_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~216_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~217_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~218_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~219_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~220_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~221_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~222_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~223_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~205_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~209_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~210_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~211_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~214_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~215_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~216_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~217_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~218_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~219_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~220_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~221_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~222_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~223_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~225_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~227_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~228_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~234_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~235_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~236_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~237_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~238_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~239_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~240_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~241_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~242_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~243_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~227_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~228_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~234_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~241_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~242_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~245_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~258_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~249_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~250_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~251_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~256_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~257_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~261_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~262_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~281_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~282_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~274_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~275_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~276_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~277_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~278_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~279_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~280_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~281_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~282_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~283_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~285_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~286_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~301_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~302_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~285_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~287_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~288_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~289_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~290_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~291_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~292_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~293_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~296_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~301_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~302_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~307_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~308_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~314_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~318_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~319_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~307_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~308_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~309_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~310_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~311_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~312_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~313_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~316_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~317_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~318_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~321_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~322_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~325_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~327_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~328_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~334_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~335_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~338_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~339_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~327_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~328_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~338_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~347_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~348_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~361_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~345_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~347_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~348_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~354_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~355_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~356_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~374_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~375_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~378_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~367_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~369_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~370_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~371_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~372_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~374_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~375_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~376_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~377_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~385_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~386_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~394_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~401_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~402_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~385_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~386_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~389_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~390_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~391_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~392_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~394_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~395_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~398_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~407_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~414_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~415_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~421_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~405_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~406_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~407_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~408_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~409_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~410_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~411_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~412_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~413_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~414_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~415_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~416_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~417_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~418_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~419_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~420_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~421_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~422_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~423_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[43]~424_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~438_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~441_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~442_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~425_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~426_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~427_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~428_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~429_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~430_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~431_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~432_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~433_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~434_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~435_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~436_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~437_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~438_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~439_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~440_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~441_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~442_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~443_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[42]~444_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~445_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~446_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~447_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~447_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~449_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~450_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~454_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~455_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~456_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~457_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~458_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~459_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~460_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~461_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~462_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~463_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~465_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~466_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~467_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~468_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~474_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~475_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~476_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~467_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~468_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~469_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~470_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~471_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~472_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~473_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~474_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~475_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~476_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~477_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~478_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~487_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~496_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~497_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~498_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~499_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~500_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~494_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~495_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~496_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~516_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~517_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~507_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~508_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~509_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~510_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~511_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~512_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~513_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~514_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~525_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~526_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~534_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~535_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~525_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~526_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~527_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~528_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~529_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~530_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~531_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~532_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~533_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~534_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~535_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~536_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~537_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~538_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~539_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~540_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~541_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~542_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~543_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[37]~544_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~554_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~555_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~545_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~546_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~547_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~548_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~549_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~554_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~556_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~557_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~558_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~559_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~560_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~567_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~569_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~570_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~571_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~565_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~566_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~567_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~568_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~569_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~570_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~571_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~572_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~573_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~574_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~575_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~576_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~577_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~578_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~579_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~580_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~581_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~582_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~583_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[35]~584_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~585_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~586_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~594_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~595_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~585_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~586_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~596_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~597_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~598_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~599_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~600_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~601_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~605_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~607_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~621_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~607_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~608_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~609_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~610_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~611_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~612_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~613_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~616_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~617_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~641_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~642_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~629_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~634_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~635_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~641_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~647_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~661_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~662_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~645_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~646_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~647_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~648_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~656_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~661_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~662_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~674_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~678_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~674_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~681_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~701_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~702_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~689_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~694_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~695_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~696_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~697_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~698_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~699_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~700_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~701_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~702_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~703_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~705_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~706_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~714_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~715_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~705_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~706_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~707_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~708_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~709_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~710_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~711_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~712_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~713_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~714_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~715_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~716_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~717_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~718_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~719_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~720_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~721_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~722_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~723_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[28]~724_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~725_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~726_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~734_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~735_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~725_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~726_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~736_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~737_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~738_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~739_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~740_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~741_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~754_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~755_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~756_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~757_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~758_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~759_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~760_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~761_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~762_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~763_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~749_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~750_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~754_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~755_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~756_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~757_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~758_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~759_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~760_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~761_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~762_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~763_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~765_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~776_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~777_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~781_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~782_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~767_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~768_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~769_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~770_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~771_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~772_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~773_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~774_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~787_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~788_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~789_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~790_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~791_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~798_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~799_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~789_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~790_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~798_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~799_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~801_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~802_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~809_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~810_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~814_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~815_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~816_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~817_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~818_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~819_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~820_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~821_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~822_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~823_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~809_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~816_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~817_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~821_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~822_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~825_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~826_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~838_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~839_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~841_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~842_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~845_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~854_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~855_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~856_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~857_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~858_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~859_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~860_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~861_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~862_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~863_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~847_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~848_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~849_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~850_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~851_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~852_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~853_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~856_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~858_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~859_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~861_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~865_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~866_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~874_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~875_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~865_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~874_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~875_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~876_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~877_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~878_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~879_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~880_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~881_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~882_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~883_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~885_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~886_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~896_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~897_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~898_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~899_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~900_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~885_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~887_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~888_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~889_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~894_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~895_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~896_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~901_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~916_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~917_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~921_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~922_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~907_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~908_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~909_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~910_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~911_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~912_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~913_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~914_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~915_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~921_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~925_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~926_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~941_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~942_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~925_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~926_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~929_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~930_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~931_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~932_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~934_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~935_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~947_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~948_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~949_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~950_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~947_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~948_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~949_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~950_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~951_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~952_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~953_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~956_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~958_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~961_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~962_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~965_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~966_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~969_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~970_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~971_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~974_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~975_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~978_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~979_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~965_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~967_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~968_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~969_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~970_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~971_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~972_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~973_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~974_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~975_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~976_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~978_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~985_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~986_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~985_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~986_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~987_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~988_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~989_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~990_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~991_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~992_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~993_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~994_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~995_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~996_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~997_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~998_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~999_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~1000_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~1001_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~1002_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~1003_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[14]~1004_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1009_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1016_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1017_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1007_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1008_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1009_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1010_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1014_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1016_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1018_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1019_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1021_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1022_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1041_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1042_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1025_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1026_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1027_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1028_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1029_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1030_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1038_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1041_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1042_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1056_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1045_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1047_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1048_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1049_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1050_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1051_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1054_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1055_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1056_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1057_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1058_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1059_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1060_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1061_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1062_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1063_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1075_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1079_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1080_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1081_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1082_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1083_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1072_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1075_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1077_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1078_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1079_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1080_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1081_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1082_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1083_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1084_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1085_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1086_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1088_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1089_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1091_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1100_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1088_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1095_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1096_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1098_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1100_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1101_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1102_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1103_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1104_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1105_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1106_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1107_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1108_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1109_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1111_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1112_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1113_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1111_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1112_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1113_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1115_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1125_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1126_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1127_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1128_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1129_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1134_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1135_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1146_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1147_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1138_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1141_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1142_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1143_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1146_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1147_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1157_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1158_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1159_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1176_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1177_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1160_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1167_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1169_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1170_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1171_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1172_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1173_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1174_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1175_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1176_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1177_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1178_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1180_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1181_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1199_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1200_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1180_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1181_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1183_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1184_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1185_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1186_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1194_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1195_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1196_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1197_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1198_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1205_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1217_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1218_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1219_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1220_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1221_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1203_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1204_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1205_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1215_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1219_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1220_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1222_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1226_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1227_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1228_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1226_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1227_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1233_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1236_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1240_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1241_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1242_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1243_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1244_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1249_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1250_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1251_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1251_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1252_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1253_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1254_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1255_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1256_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1257_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1258_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1259_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1260_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1263_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1272_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1273_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1282_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1284_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1285_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1291_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1272_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1273_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1275_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1279_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1280_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1281_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1291_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1292_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1297_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1309_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1314_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1315_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1297_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1298_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1299_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1300_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1301_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1302_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1303_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1304_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1305_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1306_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1311_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1312_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1314_combout\ : std_logic;
SIGNAL \branch1|Equal0~2_combout\ : std_logic;
SIGNAL \branch1|Equal0~6_combout\ : std_logic;
SIGNAL \branch1|Equal0~13_combout\ : std_logic;
SIGNAL \branch1|Equal0~15_combout\ : std_logic;
SIGNAL \branch1|Equal0~16_combout\ : std_logic;
SIGNAL \branch1|Equal0~17_combout\ : std_logic;
SIGNAL \branch1|Equal0~18_combout\ : std_logic;
SIGNAL \branch1|Equal0~19_combout\ : std_logic;
SIGNAL \branch1|Equal0~21_combout\ : std_logic;
SIGNAL \branch1|Equal0~22_combout\ : std_logic;
SIGNAL \branch1|Equal0~23_combout\ : std_logic;
SIGNAL \branch1|Equal0~24_combout\ : std_logic;
SIGNAL \branch1|Equal0~25_combout\ : std_logic;
SIGNAL \branch1|Equal0~26_combout\ : std_logic;
SIGNAL \branch1|Equal0~32_combout\ : std_logic;
SIGNAL \branch1|Equal0~38_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[60]~7_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[51]~16_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[50]~17_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[49]~18_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[48]~19_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[24]~44_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[16]~52_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[15]~53_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[15]~54_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[12]~58_combout\ : std_logic;
SIGNAL \mux3_1|Mux4~0_combout\ : std_logic;
SIGNAL \memoriaPrograma|controlador_escrita|vetor_wr[7]~0_combout\ : std_logic;
SIGNAL \memoriaPrograma|controlador_escrita|vetor_wr~1_combout\ : std_logic;
SIGNAL \memoriaPrograma|controlador_escrita|vetor_wr~2_combout\ : std_logic;
SIGNAL \memoriaPrograma|controlador_escrita|vetor_wr[7]~3_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[62]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[62]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx8|Q[62]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[58]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[58]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[58]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx31|Q[58]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[58]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[58]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[58]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[57]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[57]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[57]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[57]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx24|Q[57]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[56]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[56]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[56]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[54]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[53]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[53]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[52]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx30|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[50]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[50]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx30|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[48]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[48]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[46]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[46]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[45]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[43]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[43]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx24|Q[43]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[43]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[42]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[42]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[42]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx30|Q[41]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[41]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[41]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[40]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[40]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[40]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[40]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[39]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[39]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx20|Q[39]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx24|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[37]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[37]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[37]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[37]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[36]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[36]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[35]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[35]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx20|Q[35]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx30|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[32]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[31]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[30]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[30]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[30]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[28]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[26]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx28|Q[26]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[26]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx7|Q[25]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[25]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[24]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[24]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[24]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx28|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx20|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[18]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[18]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[18]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[17]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[17]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[16]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[16]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[15]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[15]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[15]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[14]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[12]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[12]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[12]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[10]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[10]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[10]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx24|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[8]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx31|Q[8]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[6]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[6]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[5]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[3]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[3]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[3]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[0]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx8|Q[0]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[0]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[0]~feeder_combout\ : std_logic;
SIGNAL \mux3_1|Mux32~0_combout\ : std_logic;
SIGNAL \mux3_1|Mux32~0clkctrl_outclk\ : std_logic;
SIGNAL \selRI~combout\ : std_logic;
SIGNAL \RI1|riOUT[20]~feeder_combout\ : std_logic;
SIGNAL \mux3_1|Mux11~0_combout\ : std_logic;
SIGNAL \mux3_1|Mux5~0_combout\ : std_logic;
SIGNAL \mux3_1|Mux6~0_combout\ : std_logic;
SIGNAL \mux3_1|Mux7~0_combout\ : std_logic;
SIGNAL \PC1|pcOUT[1]~13\ : std_logic;
SIGNAL \PC1|pcOUT[2]~17\ : std_logic;
SIGNAL \PC1|pcOUT[3]~20\ : std_logic;
SIGNAL \PC1|pcOUT[4]~22_combout\ : std_logic;
SIGNAL \PC1|pcOUT[3]~19_combout\ : std_logic;
SIGNAL \PC1|pcOUT[2]~16_combout\ : std_logic;
SIGNAL \outPC_mais4[0]~0_combout\ : std_logic;
SIGNAL \PC1|pcOUT[0]~11_combout\ : std_logic;
SIGNAL \outPC_mais4[0]~1\ : std_logic;
SIGNAL \outPC_mais4[1]~3\ : std_logic;
SIGNAL \outPC_mais4[2]~4_combout\ : std_logic;
SIGNAL \PC1|pcOUT~18_combout\ : std_logic;
SIGNAL \PC1|pcOUT[9]~15_combout\ : std_logic;
SIGNAL \outPC_mais4[2]~5\ : std_logic;
SIGNAL \outPC_mais4[3]~6_combout\ : std_logic;
SIGNAL \PC1|pcOUT~21_combout\ : std_logic;
SIGNAL \outPC_mais4[3]~7\ : std_logic;
SIGNAL \outPC_mais4[4]~8_combout\ : std_logic;
SIGNAL \PC1|pcOUT~24_combout\ : std_logic;
SIGNAL \PC1|pcOUT[4]~23\ : std_logic;
SIGNAL \PC1|pcOUT[5]~26\ : std_logic;
SIGNAL \PC1|pcOUT[6]~28_combout\ : std_logic;
SIGNAL \PC1|pcOUT[5]~25_combout\ : std_logic;
SIGNAL \outPC_mais4[4]~9\ : std_logic;
SIGNAL \outPC_mais4[5]~10_combout\ : std_logic;
SIGNAL \PC1|pcOUT~27_combout\ : std_logic;
SIGNAL \outPC_mais4[5]~11\ : std_logic;
SIGNAL \outPC_mais4[6]~12_combout\ : std_logic;
SIGNAL \PC1|pcOUT~30_combout\ : std_logic;
SIGNAL \PC1|pcOUT[6]~29\ : std_logic;
SIGNAL \PC1|pcOUT[7]~32\ : std_logic;
SIGNAL \PC1|pcOUT[8]~35\ : std_logic;
SIGNAL \PC1|pcOUT[9]~37_combout\ : std_logic;
SIGNAL \PC1|pcOUT[7]~31_combout\ : std_logic;
SIGNAL \outPC_mais4[6]~13\ : std_logic;
SIGNAL \outPC_mais4[7]~14_combout\ : std_logic;
SIGNAL \PC1|pcOUT~33_combout\ : std_logic;
SIGNAL \outPC_mais4[7]~15\ : std_logic;
SIGNAL \outPC_mais4[8]~17\ : std_logic;
SIGNAL \outPC_mais4[9]~18_combout\ : std_logic;
SIGNAL \PC1|pcOUT~39_combout\ : std_logic;
SIGNAL \PC1|pcOUT[9]~38\ : std_logic;
SIGNAL \PC1|pcOUT[10]~40_combout\ : std_logic;
SIGNAL \outPC_mais4[9]~19\ : std_logic;
SIGNAL \outPC_mais4[10]~20_combout\ : std_logic;
SIGNAL \PC1|pcOUT~42_combout\ : std_logic;
SIGNAL \PC1|pcOUT[10]~41\ : std_logic;
SIGNAL \PC1|pcOUT[11]~43_combout\ : std_logic;
SIGNAL \PC1|pcOUT~45_combout\ : std_logic;
SIGNAL \outPC_mais4[10]~21\ : std_logic;
SIGNAL \outPC_mais4[11]~22_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~5_combout\ : std_logic;
SIGNAL \outPC_mais4[8]~16_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~2_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[63]~4_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\ : std_logic;
SIGNAL \mux0_1|Mux63~0_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[11]~2_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[10]~7_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1295_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[11]~9_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1296_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[14]~3_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[15]~5_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[13]~0_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[12]~4_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1302_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1303_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1304_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[2]~12_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~6_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1305_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[5]~15_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~10_combout\ : std_logic;
SIGNAL \enableRegfile~combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[1]~10_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[4]~16_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[6]~14_combout\ : std_logic;
SIGNAL \regfile1|regx7|Q[0]~feeder_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[7]~17_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[7]~18_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1298_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1299_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1300_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1301_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1306_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[23]~29_combout\ : std_logic;
SIGNAL \regfile1|regx20|Q[0]~feeder_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[16]~25_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[20]~28_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1307_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1308_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[0]~feeder_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[27]~21_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[27]~24_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[25]~19_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[25]~20_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1310_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[18]~30_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[16]~32_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1311_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1312_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1313_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1316_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[0]~1317_combout\ : std_logic;
SIGNAL \outPC_mais4[1]~2_combout\ : std_logic;
SIGNAL \mux0_1|Mux60~0_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[29]~34_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[30]~35_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[28]~36_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1245_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[31]~37_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1246_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[22]~26_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[21]~27_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1240_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1241_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[19]~33_combout\ : std_logic;
SIGNAL \regfile1|regx16|Q[3]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1242_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1243_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1244_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[24]~23_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1238_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1239_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1247_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1236_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[9]~6_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[8]~8_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1233_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1234_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1235_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[1]~11_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1229_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1230_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1231_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1232_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1237_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[3]~1248_combout\ : std_logic;
SIGNAL \mux0_1|Mux59~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1222_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1223_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1215_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1216_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1224_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[4]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1203_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1204_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1213_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[13]~1_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1210_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1211_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1212_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1206_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1207_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1208_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1209_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1214_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[4]~1225_combout\ : std_logic;
SIGNAL \mux0_1|Mux58~0_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[5]~feeder_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[3]~13_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1182_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1190_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1183_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1184_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1185_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[5]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1186_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1187_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1188_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1189_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1191_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1192_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[5]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1193_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1194_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1195_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[17]~31_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1196_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1197_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1198_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1201_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[5]~1202_combout\ : std_logic;
SIGNAL \mux0_1|Mux56~0_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1150_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1151_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1148_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1149_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1152_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1153_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1154_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1155_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1137_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1138_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1139_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1140_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~9_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1136_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1144_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1141_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1142_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1143_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1145_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[7]~1156_combout\ : std_logic;
SIGNAL \mux0_1|Mux57~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1167_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1164_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1165_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1166_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1160_combout\ : std_logic;
SIGNAL \regfile1|regx4|Q[6]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1161_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1162_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1163_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1168_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1169_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[6]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1170_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1173_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1174_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1171_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1172_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1175_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1178_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[6]~1179_combout\ : std_logic;
SIGNAL \mux0_1|Mux61~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1265_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1266_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile1|controlador_loads|load[26]~22_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1263_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1264_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1267_combout\ : std_logic;
SIGNAL \regfile1|regx30|Q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1268_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1269_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1261_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1262_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1270_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1259_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1252_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1253_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1254_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1255_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1256_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1257_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1258_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1260_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[2]~1271_combout\ : std_logic;
SIGNAL \mux0_1|Mux62~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1274_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1279_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1280_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1281_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1275_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1276_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1277_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1278_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1283_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1292_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1288_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1289_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1286_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1287_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1290_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1293_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[1]~1294_combout\ : std_logic;
SIGNAL \wr~combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[9]~55_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[10]~60_combout\ : std_logic;
SIGNAL \mux0_1|Mux53~0_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[10]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1065_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1066_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1067_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[10]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1068_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1069_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1070_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1071_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[10]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1072_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1073_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1074_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1076_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1077_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1078_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1084_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1085_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1086_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[10]~1087_combout\ : std_logic;
SIGNAL \mux0_1|Mux51~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1025_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[12]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1026_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[12]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1027_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1028_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[12]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1029_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1030_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1031_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1032_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1033_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1034_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1035_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[12]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1036_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1037_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1038_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1039_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1040_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1043_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[12]~1044_combout\ : std_logic;
SIGNAL \mux0_1|Mux48~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~981_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~982_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~976_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~977_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~980_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~983_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[15]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~972_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~967_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~968_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~973_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[15]~984_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[14]~56_combout\ : std_logic;
SIGNAL \mux0_1|Mux49~0_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[14]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~987_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~988_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[14]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[14]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~989_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[14]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~990_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~991_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~992_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~993_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~994_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~995_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~1001_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~1002_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~998_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~999_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[14]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~996_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~997_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~1000_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~1003_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[14]~1004_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[13]~57_combout\ : std_logic;
SIGNAL \mux0_1|Mux50~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1005_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1006_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1018_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1019_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1020_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1021_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1022_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1014_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1015_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1023_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1010_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1011_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1012_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1007_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1008_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1013_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[13]~1024_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[11]~59_combout\ : std_logic;
SIGNAL \mux0_1|Mux52~0_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1058_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1059_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1057_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1060_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1054_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1055_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1061_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1062_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1063_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1045_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1046_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1047_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1048_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[11]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1049_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1050_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1051_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1052_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1053_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[11]~1064_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[9]~61_combout\ : std_logic;
SIGNAL \mux0_1|Mux54~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1107_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1108_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1101_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1102_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1103_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1104_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1105_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1106_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1109_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1095_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1096_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1097_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1090_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1098_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1092_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1093_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1094_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1099_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[9]~1110_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[8]~62_combout\ : std_logic;
SIGNAL \mux0_1|Mux55~0_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[8]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1118_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1119_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1120_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1114_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1115_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1116_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1117_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1121_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1122_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1123_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1124_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1130_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1131_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1127_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1128_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[8]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[8]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1125_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1126_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1129_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1132_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[8]~1133_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[63]~1_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[63]~2_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[52]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \mux0_1|Mux3~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~65_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~66_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~81_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~82_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~74_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~75_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~78_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~79_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[60]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~76_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~77_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~80_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~83_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~68_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~69_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~70_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~71_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~72_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~73_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[60]~84_combout\ : std_logic;
SIGNAL \mux0_1|Mux47~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~945_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~946_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~954_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~955_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~961_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~962_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[16]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[16]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~958_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~959_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~956_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~957_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~960_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~963_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~951_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~952_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~953_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[16]~964_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[31]~36_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[17]~51_combout\ : std_logic;
SIGNAL \mux0_1|Mux46~0_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[17]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~934_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~935_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~936_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~937_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[17]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~938_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~939_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~940_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~943_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~927_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~928_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[17]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~929_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~930_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~931_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~932_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~933_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[17]~944_combout\ : std_logic;
SIGNAL \mux0_1|Mux39~0_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[24]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~794_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~795_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~801_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~802_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[24]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~796_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~797_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~800_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~803_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~792_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~793_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[24]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[24]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~785_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~786_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[24]~804_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[28]~40_combout\ : std_logic;
SIGNAL \mux0_1|Mux35~0_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[28]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~707_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~708_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~709_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~710_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~711_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~712_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~713_combout\ : std_logic;
SIGNAL \regfile1|regx28|Q[28]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~721_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~722_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~718_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~719_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~716_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~717_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~720_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~723_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[28]~724_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[31]~37_combout\ : std_logic;
SIGNAL \mux0_1|Mux32~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~654_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~655_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~656_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~657_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~658_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~659_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~660_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~663_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~645_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~646_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~648_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~649_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~650_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~651_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~652_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~653_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[31]~664_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[30]~38_combout\ : std_logic;
SIGNAL \mux0_1|Mux33~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~665_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~666_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[30]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~667_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~668_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[30]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~669_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~670_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~671_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~672_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~673_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~679_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~676_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~677_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~680_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~675_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~681_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~682_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~683_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[30]~684_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[29]~39_combout\ : std_logic;
SIGNAL \mux0_1|Mux34~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~685_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[29]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~686_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~687_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~688_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[29]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[29]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~689_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~690_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~691_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~692_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~693_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~694_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~695_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~698_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~699_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~696_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~697_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~700_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~703_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[29]~704_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[27]~41_combout\ : std_logic;
SIGNAL \mux0_1|Mux36~0_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx30|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~741_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~742_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~736_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~737_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~738_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~739_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~740_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~743_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~727_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~728_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~729_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~730_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~731_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~732_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~733_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[27]~744_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[26]~42_combout\ : std_logic;
SIGNAL \mux0_1|Mux37~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~745_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~746_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~747_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~748_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[26]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~749_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~750_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~751_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~752_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~753_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[26]~764_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[25]~43_combout\ : std_logic;
SIGNAL \mux0_1|Mux38~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~766_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~774_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~775_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~778_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~779_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~780_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~783_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~769_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~770_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~771_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~772_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~767_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~768_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~773_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[25]~784_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[23]~45_combout\ : std_logic;
SIGNAL \mux0_1|Mux40~0_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[23]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~807_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~808_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~811_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~812_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~813_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~805_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~806_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[23]~824_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[22]~46_combout\ : std_logic;
SIGNAL \mux0_1|Mux41~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~841_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~842_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~834_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~835_combout\ : std_logic;
SIGNAL \regfile1|regx16|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~838_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~839_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~836_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~837_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~840_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~843_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~829_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~830_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~831_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~832_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~827_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~828_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~833_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[22]~844_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[21]~47_combout\ : std_logic;
SIGNAL \mux0_1|Mux42~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~846_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~847_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~848_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx4|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~849_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~850_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~851_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~852_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~853_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[21]~864_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[20]~48_combout\ : std_logic;
SIGNAL \mux0_1|Mux43~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~867_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[20]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~868_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[20]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[20]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~869_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~870_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~871_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~872_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~873_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~881_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~882_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~876_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~877_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~878_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~879_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~880_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~883_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[20]~884_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[19]~49_combout\ : std_logic;
SIGNAL \mux0_1|Mux44~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~901_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~902_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[19]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~894_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~895_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~903_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~887_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~888_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[19]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~889_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~890_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~891_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~892_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~893_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[19]~904_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[18]~50_combout\ : std_logic;
SIGNAL \mux0_1|Mux45~0_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[18]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~905_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~906_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~914_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~915_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~918_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~919_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~920_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~923_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[18]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~907_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~908_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~909_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~910_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~911_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~912_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~913_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[18]~924_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[62]~5_combout\ : std_logic;
SIGNAL \mux0_1|Mux1~0_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[62]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[62]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~25_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~26_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~29_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~30_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~31_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~32_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~27_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~28_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~33_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~41_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~42_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~34_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~35_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[62]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~38_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~39_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[62]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~36_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~37_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~40_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~43_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[62]~44_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[61]~6_combout\ : std_logic;
SIGNAL \mux0_1|Mux2~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~45_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~46_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~57_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~58_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~59_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~60_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~54_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[61]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~55_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~63_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~49_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~50_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~51_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~52_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[61]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[61]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~47_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~48_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~53_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[61]~64_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[59]~8_combout\ : std_logic;
SIGNAL \mux0_1|Mux4~0_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~101_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~102_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~98_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~99_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~96_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~97_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~100_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~103_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~85_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~86_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~87_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~88_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx7|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~89_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~90_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~91_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~92_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~93_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[59]~104_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[58]~9_combout\ : std_logic;
SIGNAL \mux0_1|Mux5~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~105_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~106_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~114_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~115_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~121_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~122_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~116_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~117_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~120_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~123_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~107_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~108_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~109_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~110_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~111_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~112_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~113_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[58]~124_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[57]~10_combout\ : std_logic;
SIGNAL \mux0_1|Mux6~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~141_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~142_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~138_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~139_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[57]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~136_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~137_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~140_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~143_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~127_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~128_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[57]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~129_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~130_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~131_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~132_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~133_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[57]~144_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[56]~11_combout\ : std_logic;
SIGNAL \mux0_1|Mux7~0_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[56]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~154_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~155_combout\ : std_logic;
SIGNAL \regfile1|regx30|Q[56]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~161_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~162_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~156_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~157_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~158_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~159_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~160_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~163_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~147_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~148_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[56]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~149_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~150_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~151_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~152_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~153_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[56]~164_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[63]~3_combout\ : std_logic;
SIGNAL \mux0_1|Mux0~0_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~1_combout\ : std_logic;
SIGNAL \regfile1|regx8|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~3_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~4_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx7|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~7_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~8_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~11_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~12_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~13_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~21_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~22_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~18_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~19_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~20_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~23_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[63]~24_combout\ : std_logic;
SIGNAL \RI1|riOUT[18]~feeder_combout\ : std_logic;
SIGNAL \RI1|riOUT[17]~feeder_combout\ : std_logic;
SIGNAL \RI1|riOUT[19]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~2_combout\ : std_logic;
SIGNAL \RI1|riOUT[15]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~3_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~4_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~10_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~8_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~11_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~6_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~12_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~13_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~21_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~22_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[63]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~14_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~15_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~23_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~24_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~5_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~67_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~68_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[63]~9_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~71_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~72_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~73_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~75_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~78_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~79_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~76_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~77_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~80_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~83_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[60]~84_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~94_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~95_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~96_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~97_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~98_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~99_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~100_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~103_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[59]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~89_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~90_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~91_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~92_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~93_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[59]~104_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~146_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[56]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~156_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~157_combout\ : std_logic;
SIGNAL \regfile1|regx16|Q[56]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~158_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~159_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~160_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~161_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~162_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~163_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[56]~164_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[55]~12_combout\ : std_logic;
SIGNAL \mux0_1|Mux8~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~167_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~168_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~173_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~166_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[55]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~177_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~180_combout\ : std_logic;
SIGNAL \regfile1|regx24|Q[55]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~174_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[55]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[55]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~175_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~183_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[55]~184_combout\ : std_logic;
SIGNAL \mux0_1|Mux13~0_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[50]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~265_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~266_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[50]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~267_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~268_combout\ : std_logic;
SIGNAL \regfile1|regx7|Q[50]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~269_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~270_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~271_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~272_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~273_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~274_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~275_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[50]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx24|Q[50]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~276_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~277_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~278_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~279_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~280_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~283_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[50]~284_combout\ : std_logic;
SIGNAL \mux0_1|Mux12~0_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx24|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~254_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~255_combout\ : std_logic;
SIGNAL \regfile1|regx28|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~261_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~262_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~259_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~256_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~257_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~260_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~263_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~247_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~248_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~249_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~250_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~251_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~252_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~253_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~246_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[51]~264_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~165_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~166_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~167_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~168_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[55]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~169_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~170_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~171_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~172_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~173_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~181_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~182_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[55]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx16|Q[55]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~178_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[55]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~179_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~176_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~177_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~180_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~183_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[55]~184_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[53]~14_combout\ : std_logic;
SIGNAL \mux0_1|Mux10~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~206_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[53]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~207_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~208_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[53]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~209_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~210_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~211_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~212_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~213_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[53]~224_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[52]~15_combout\ : std_logic;
SIGNAL \mux0_1|Mux11~0_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[52]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[52]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~226_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~229_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~230_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~231_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~232_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~233_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[52]~244_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[54]~13_combout\ : std_logic;
SIGNAL \mux0_1|Mux9~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~185_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~186_combout\ : std_logic;
SIGNAL \regfile1|regx7|Q[54]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~189_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~190_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~191_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~192_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~193_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~194_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~195_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~196_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~197_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~198_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[54]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~199_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~200_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~201_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~202_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~203_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[54]~204_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~247_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~248_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~252_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~253_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~258_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~259_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~260_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[51]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~254_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~255_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~263_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~245_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~246_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[51]~264_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~269_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~270_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~271_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~272_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~267_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~268_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~273_combout\ : std_logic;
SIGNAL \regfile1|regx8|Q[50]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~265_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~266_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[50]~284_combout\ : std_logic;
SIGNAL \mux0_1|Mux14~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~298_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~299_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx20|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~296_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~297_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~300_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~294_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~295_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~303_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~287_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~288_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~289_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~290_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~291_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~292_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~293_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[49]~304_combout\ : std_logic;
SIGNAL \mux0_1|Mux15~0_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[48]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~319_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~320_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[48]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[48]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~314_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~315_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~323_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~305_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~306_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[48]~324_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[47]~20_combout\ : std_logic;
SIGNAL \mux0_1|Mux16~0_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~326_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~336_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~337_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~340_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~341_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~342_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~343_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx7|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~329_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~330_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~331_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~332_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~333_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[47]~344_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[40]~27_combout\ : std_logic;
SIGNAL \mux0_1|Mux23~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~477_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[40]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~478_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~479_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~480_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[40]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~481_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~482_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~483_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[40]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~469_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~470_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~471_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~472_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~473_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[40]~484_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~354_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~355_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~362_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[46]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~358_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~359_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~356_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~357_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~360_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~363_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~345_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~346_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~349_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~350_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~351_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~352_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~353_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[46]~364_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~305_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~306_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[48]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~309_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[48]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~310_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~311_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~312_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~313_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[48]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~321_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~322_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~315_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~316_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~317_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~320_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~323_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[48]~324_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[45]~22_combout\ : std_logic;
SIGNAL \mux0_1|Mux18~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~365_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~366_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~367_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~368_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[45]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[45]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~369_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~370_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~371_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~372_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~373_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~376_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~377_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~379_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~380_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~381_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~382_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~383_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[45]~384_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[44]~23_combout\ : std_logic;
SIGNAL \mux0_1|Mux19~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~395_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~398_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~399_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~396_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~397_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~400_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~403_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~387_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~388_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[44]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~389_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~390_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~391_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~392_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~393_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[44]~404_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[43]~24_combout\ : std_logic;
SIGNAL \mux0_1|Mux20~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~405_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~406_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~408_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~409_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~410_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~411_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~412_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~413_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[43]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~422_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~418_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~419_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~416_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~417_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~420_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~423_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[43]~424_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[42]~25_combout\ : std_logic;
SIGNAL \mux0_1|Mux21~0_combout\ : std_logic;
SIGNAL \regfile1|regx8|Q[42]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~425_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[42]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~426_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~439_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[42]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~436_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~437_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~440_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~434_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~435_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~443_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[42]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~427_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~428_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~429_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~430_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~431_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~432_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~433_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[42]~444_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[41]~26_combout\ : std_logic;
SIGNAL \mux0_1|Mux22~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~454_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~455_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~461_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~462_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~458_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~459_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~456_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~457_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~460_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~463_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~448_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[41]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[41]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~449_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[41]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~450_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~451_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~452_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~453_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[41]~464_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[39]~28_combout\ : std_logic;
SIGNAL \mux0_1|Mux24~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~501_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~502_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[39]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~494_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~495_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~503_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~488_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[39]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~489_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~490_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~491_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~492_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~493_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[39]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~485_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~486_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[39]~504_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[38]~29_combout\ : std_logic;
SIGNAL \mux0_1|Mux25~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~505_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~506_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~521_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~522_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx16|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~518_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~519_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~520_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~514_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~515_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~523_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~507_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~508_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~509_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~510_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~511_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~512_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~513_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[38]~524_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[37]~30_combout\ : std_logic;
SIGNAL \mux0_1|Mux26~0_combout\ : std_logic;
SIGNAL \regfile1|regx8|Q[37]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[37]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~527_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~528_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~529_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~530_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~531_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~532_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~533_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~541_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~542_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~538_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~539_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~536_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~537_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~540_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~543_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[37]~544_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[36]~31_combout\ : std_logic;
SIGNAL \mux0_1|Mux27~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~545_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[36]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~546_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~547_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[36]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~548_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~549_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~550_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~551_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~552_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~553_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[36]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~561_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~562_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~556_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~557_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~558_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~559_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~560_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~563_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[36]~564_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[35]~32_combout\ : std_logic;
SIGNAL \mux0_1|Mux28~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~565_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~566_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~568_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[35]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~572_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~573_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~581_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~582_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~578_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~579_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[35]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~576_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~577_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~580_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[35]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[35]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~574_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~575_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~583_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[35]~584_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[34]~33_combout\ : std_logic;
SIGNAL \mux0_1|Mux29~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~589_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~590_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~591_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~592_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~587_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~588_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~593_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~601_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~602_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~598_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~599_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~596_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~597_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~600_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~603_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[34]~604_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[33]~34_combout\ : std_logic;
SIGNAL \mux0_1|Mux30~0_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~606_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~608_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~609_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~610_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~611_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~612_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~613_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~622_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~614_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~615_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx17|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~618_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~619_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[33]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~616_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~617_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~620_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~623_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[33]~624_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[32]~35_combout\ : std_logic;
SIGNAL \mux0_1|Mux31~0_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~625_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~626_combout\ : std_logic;
SIGNAL \regfile1|regx14|Q[32]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx12|Q[32]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~627_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~628_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~629_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~630_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~631_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~632_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~633_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~634_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~635_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[32]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~638_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~639_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~636_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~637_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~640_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~643_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs2|mux10|S[32]~644_combout\ : std_logic;
SIGNAL \memoriaPrograma|concatenador1|saida[46]~21_combout\ : std_logic;
SIGNAL \mux0_1|Mux17~0_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[46]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~361_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~362_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[46]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~358_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~359_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~357_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~360_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~363_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~349_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~350_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~351_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~352_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~353_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~346_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[46]~364_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~481_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~482_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~479_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~480_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~483_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~465_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~466_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[40]~484_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~501_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~502_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~497_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~498_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~499_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~500_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~503_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~485_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~486_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[39]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~487_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~488_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~489_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~490_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~491_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~492_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~493_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[39]~504_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~505_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~506_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~516_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~517_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~518_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~519_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~520_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~521_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~522_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[38]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~515_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~523_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[38]~524_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~555_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~561_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~562_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~563_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~550_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~551_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~552_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~553_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[36]~564_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~602_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~594_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~595_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~603_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~589_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~590_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~591_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~592_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~587_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~588_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~593_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[34]~604_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~618_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~619_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~620_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~614_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~615_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~621_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~622_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~623_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~605_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~606_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[33]~624_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~625_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~626_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~627_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~628_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~630_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~631_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~632_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~633_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[32]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~638_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~639_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~636_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~637_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~640_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~642_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~643_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[32]~644_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~654_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~655_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~657_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~658_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~659_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~660_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~663_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~649_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~650_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~651_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~652_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~653_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[31]~664_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~667_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~668_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~669_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~670_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~671_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~672_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~673_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~665_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~666_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~675_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~678_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~679_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~676_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~677_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~680_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~682_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~683_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[30]~684_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~687_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~688_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~690_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~691_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~692_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~693_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~685_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~686_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[29]~704_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~742_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[27]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~734_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~735_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~743_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~729_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~730_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~731_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~732_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~727_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~728_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~733_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[27]~744_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~751_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~752_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~747_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~748_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~753_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~745_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~746_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[26]~764_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[23]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~814_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~815_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~818_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~819_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~820_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~823_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~805_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~806_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~807_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[23]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~808_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[23]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~810_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~811_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~812_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~813_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[23]~824_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~922_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~918_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~919_combout\ : std_logic;
SIGNAL \regfile1|regx24|Q[18]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~916_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~917_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~920_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~923_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~905_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~906_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[18]~924_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1011_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1012_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1013_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[13]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1015_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1017_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1020_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1023_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1005_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1006_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[13]~1024_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1031_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1032_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1033_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1036_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1037_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1039_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1040_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1034_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1035_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1043_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[12]~1044_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1136_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1144_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1137_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1139_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1140_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1145_combout\ : std_logic;
SIGNAL \regfile1|regx13|Q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1134_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[7]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1135_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1150_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1151_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1148_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1149_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1152_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1153_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1154_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1155_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[7]~1156_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1261_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1262_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1268_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1269_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1265_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1266_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1264_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1267_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1270_combout\ : std_logic;
SIGNAL \regfile1|regx11|Q[2]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1249_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1250_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[2]~1271_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1274_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1276_combout\ : std_logic;
SIGNAL \regfile1|regx5|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1277_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1278_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1282_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1283_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1284_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1285_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1286_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1287_combout\ : std_logic;
SIGNAL \regfile1|regx18|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx16|Q[1]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1288_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1289_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1290_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1293_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[1]~1294_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1309_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1310_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1313_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[0]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1307_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1308_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1315_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1316_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1295_combout\ : std_logic;
SIGNAL \regfile1|regx9|Q[0]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1296_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[0]~1317_combout\ : std_logic;
SIGNAL \branch1|LessThan0~1_cout\ : std_logic;
SIGNAL \branch1|LessThan0~3_cout\ : std_logic;
SIGNAL \branch1|LessThan0~5_cout\ : std_logic;
SIGNAL \branch1|LessThan0~7_cout\ : std_logic;
SIGNAL \branch1|LessThan0~9_cout\ : std_logic;
SIGNAL \branch1|LessThan0~11_cout\ : std_logic;
SIGNAL \branch1|LessThan0~13_cout\ : std_logic;
SIGNAL \branch1|LessThan0~15_cout\ : std_logic;
SIGNAL \branch1|LessThan0~17_cout\ : std_logic;
SIGNAL \branch1|LessThan0~19_cout\ : std_logic;
SIGNAL \branch1|LessThan0~21_cout\ : std_logic;
SIGNAL \branch1|LessThan0~23_cout\ : std_logic;
SIGNAL \branch1|LessThan0~25_cout\ : std_logic;
SIGNAL \branch1|LessThan0~27_cout\ : std_logic;
SIGNAL \branch1|LessThan0~29_cout\ : std_logic;
SIGNAL \branch1|LessThan0~31_cout\ : std_logic;
SIGNAL \branch1|LessThan0~33_cout\ : std_logic;
SIGNAL \branch1|LessThan0~35_cout\ : std_logic;
SIGNAL \branch1|LessThan0~37_cout\ : std_logic;
SIGNAL \branch1|LessThan0~39_cout\ : std_logic;
SIGNAL \branch1|LessThan0~41_cout\ : std_logic;
SIGNAL \branch1|LessThan0~43_cout\ : std_logic;
SIGNAL \branch1|LessThan0~45_cout\ : std_logic;
SIGNAL \branch1|LessThan0~47_cout\ : std_logic;
SIGNAL \branch1|LessThan0~49_cout\ : std_logic;
SIGNAL \branch1|LessThan0~51_cout\ : std_logic;
SIGNAL \branch1|LessThan0~53_cout\ : std_logic;
SIGNAL \branch1|LessThan0~55_cout\ : std_logic;
SIGNAL \branch1|LessThan0~57_cout\ : std_logic;
SIGNAL \branch1|LessThan0~59_cout\ : std_logic;
SIGNAL \branch1|LessThan0~61_cout\ : std_logic;
SIGNAL \branch1|LessThan0~63_cout\ : std_logic;
SIGNAL \branch1|LessThan0~65_cout\ : std_logic;
SIGNAL \branch1|LessThan0~67_cout\ : std_logic;
SIGNAL \branch1|LessThan0~69_cout\ : std_logic;
SIGNAL \branch1|LessThan0~71_cout\ : std_logic;
SIGNAL \branch1|LessThan0~73_cout\ : std_logic;
SIGNAL \branch1|LessThan0~75_cout\ : std_logic;
SIGNAL \branch1|LessThan0~77_cout\ : std_logic;
SIGNAL \branch1|LessThan0~79_cout\ : std_logic;
SIGNAL \branch1|LessThan0~81_cout\ : std_logic;
SIGNAL \branch1|LessThan0~83_cout\ : std_logic;
SIGNAL \branch1|LessThan0~85_cout\ : std_logic;
SIGNAL \branch1|LessThan0~87_cout\ : std_logic;
SIGNAL \branch1|LessThan0~89_cout\ : std_logic;
SIGNAL \branch1|LessThan0~91_cout\ : std_logic;
SIGNAL \branch1|LessThan0~93_cout\ : std_logic;
SIGNAL \branch1|LessThan0~95_cout\ : std_logic;
SIGNAL \branch1|LessThan0~97_cout\ : std_logic;
SIGNAL \branch1|LessThan0~99_cout\ : std_logic;
SIGNAL \branch1|LessThan0~101_cout\ : std_logic;
SIGNAL \branch1|LessThan0~103_cout\ : std_logic;
SIGNAL \branch1|LessThan0~105_cout\ : std_logic;
SIGNAL \branch1|LessThan0~107_cout\ : std_logic;
SIGNAL \branch1|LessThan0~109_cout\ : std_logic;
SIGNAL \branch1|LessThan0~111_cout\ : std_logic;
SIGNAL \branch1|LessThan0~113_cout\ : std_logic;
SIGNAL \branch1|LessThan0~115_cout\ : std_logic;
SIGNAL \branch1|LessThan0~117_cout\ : std_logic;
SIGNAL \branch1|LessThan0~119_cout\ : std_logic;
SIGNAL \branch1|LessThan0~121_cout\ : std_logic;
SIGNAL \branch1|LessThan0~123_cout\ : std_logic;
SIGNAL \branch1|LessThan0~125_cout\ : std_logic;
SIGNAL \branch1|LessThan0~126_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~32_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~33_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~41_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~42_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~34_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~35_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~43_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~25_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~26_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[62]~44_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~47_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~48_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~53_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~57_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~58_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~59_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~60_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[61]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~54_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[61]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~55_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~63_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[61]~64_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~128_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~133_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~141_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~142_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~137_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~140_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~143_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~126_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[57]~144_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~195_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~201_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~202_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[54]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~196_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[54]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~197_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~198_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~199_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~200_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~203_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~191_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~192_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~193_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~185_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~186_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[54]~204_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~206_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~207_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~208_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[53]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~212_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~213_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[53]~224_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~297_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~298_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~299_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~300_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~294_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[49]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~295_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~303_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~286_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[49]~304_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~445_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~446_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~448_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[41]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx3|Q[41]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~451_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~452_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~453_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[41]~464_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~765_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~766_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~775_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~778_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~779_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[25]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~776_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~777_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~780_combout\ : std_logic;
SIGNAL \regfile1|regx30|Q[25]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~781_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~782_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~783_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[25]~784_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~794_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~795_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~796_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~797_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~800_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~803_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~785_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~786_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~791_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~792_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~787_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~788_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~793_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[24]~804_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~829_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~830_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~831_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~832_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~827_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~828_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~833_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~836_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~837_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~840_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[22]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~834_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~835_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~843_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~825_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~826_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[22]~844_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[21]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~854_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~855_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~862_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~857_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~860_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~863_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~845_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~846_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[21]~864_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~867_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~868_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~869_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~870_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~871_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~872_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~873_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~866_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[20]~884_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~936_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~937_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~938_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~939_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~940_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~941_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~942_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~943_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~927_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~928_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~933_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[17]~944_combout\ : std_logic;
SIGNAL \regfile1|regx10|Q[16]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~945_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~946_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~959_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~957_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~960_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~954_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~955_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~963_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[16]~964_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~979_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~977_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~980_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~981_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~982_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~983_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~966_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[15]~984_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1046_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1052_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1053_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[11]~1064_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1068_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1069_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1070_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1071_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[10]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1073_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1074_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1067_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1076_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1065_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1066_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[10]~1087_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1157_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1158_combout\ : std_logic;
SIGNAL \regfile1|regx3|Q[6]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1159_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1164_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1165_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1166_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1161_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1162_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1163_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1168_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[6]~1179_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1192_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[5]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1193_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1199_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1200_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1201_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1182_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1190_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1187_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1188_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1189_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1191_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[5]~1202_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[4]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1217_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[4]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1218_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1221_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1223_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[4]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1216_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1224_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1210_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1211_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1212_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1213_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1206_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1207_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1208_combout\ : std_logic;
SIGNAL \regfile1|regx1|Q[4]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1209_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1214_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[4]~1225_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1245_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1246_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1238_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1239_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1247_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1229_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1230_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1231_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1232_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1234_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1235_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1228_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1237_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[3]~1248_combout\ : std_logic;
SIGNAL \branch1|LessThan1~1_cout\ : std_logic;
SIGNAL \branch1|LessThan1~3_cout\ : std_logic;
SIGNAL \branch1|LessThan1~5_cout\ : std_logic;
SIGNAL \branch1|LessThan1~7_cout\ : std_logic;
SIGNAL \branch1|LessThan1~9_cout\ : std_logic;
SIGNAL \branch1|LessThan1~11_cout\ : std_logic;
SIGNAL \branch1|LessThan1~13_cout\ : std_logic;
SIGNAL \branch1|LessThan1~15_cout\ : std_logic;
SIGNAL \branch1|LessThan1~17_cout\ : std_logic;
SIGNAL \branch1|LessThan1~19_cout\ : std_logic;
SIGNAL \branch1|LessThan1~21_cout\ : std_logic;
SIGNAL \branch1|LessThan1~23_cout\ : std_logic;
SIGNAL \branch1|LessThan1~25_cout\ : std_logic;
SIGNAL \branch1|LessThan1~27_cout\ : std_logic;
SIGNAL \branch1|LessThan1~29_cout\ : std_logic;
SIGNAL \branch1|LessThan1~31_cout\ : std_logic;
SIGNAL \branch1|LessThan1~33_cout\ : std_logic;
SIGNAL \branch1|LessThan1~35_cout\ : std_logic;
SIGNAL \branch1|LessThan1~37_cout\ : std_logic;
SIGNAL \branch1|LessThan1~39_cout\ : std_logic;
SIGNAL \branch1|LessThan1~41_cout\ : std_logic;
SIGNAL \branch1|LessThan1~43_cout\ : std_logic;
SIGNAL \branch1|LessThan1~45_cout\ : std_logic;
SIGNAL \branch1|LessThan1~47_cout\ : std_logic;
SIGNAL \branch1|LessThan1~49_cout\ : std_logic;
SIGNAL \branch1|LessThan1~51_cout\ : std_logic;
SIGNAL \branch1|LessThan1~53_cout\ : std_logic;
SIGNAL \branch1|LessThan1~55_cout\ : std_logic;
SIGNAL \branch1|LessThan1~57_cout\ : std_logic;
SIGNAL \branch1|LessThan1~59_cout\ : std_logic;
SIGNAL \branch1|LessThan1~61_cout\ : std_logic;
SIGNAL \branch1|LessThan1~63_cout\ : std_logic;
SIGNAL \branch1|LessThan1~65_cout\ : std_logic;
SIGNAL \branch1|LessThan1~67_cout\ : std_logic;
SIGNAL \branch1|LessThan1~69_cout\ : std_logic;
SIGNAL \branch1|LessThan1~71_cout\ : std_logic;
SIGNAL \branch1|LessThan1~73_cout\ : std_logic;
SIGNAL \branch1|LessThan1~75_cout\ : std_logic;
SIGNAL \branch1|LessThan1~77_cout\ : std_logic;
SIGNAL \branch1|LessThan1~79_cout\ : std_logic;
SIGNAL \branch1|LessThan1~81_cout\ : std_logic;
SIGNAL \branch1|LessThan1~83_cout\ : std_logic;
SIGNAL \branch1|LessThan1~85_cout\ : std_logic;
SIGNAL \branch1|LessThan1~87_cout\ : std_logic;
SIGNAL \branch1|LessThan1~89_cout\ : std_logic;
SIGNAL \branch1|LessThan1~91_cout\ : std_logic;
SIGNAL \branch1|LessThan1~93_cout\ : std_logic;
SIGNAL \branch1|LessThan1~95_cout\ : std_logic;
SIGNAL \branch1|LessThan1~97_cout\ : std_logic;
SIGNAL \branch1|LessThan1~99_cout\ : std_logic;
SIGNAL \branch1|LessThan1~101_cout\ : std_logic;
SIGNAL \branch1|LessThan1~103_cout\ : std_logic;
SIGNAL \branch1|LessThan1~105_cout\ : std_logic;
SIGNAL \branch1|LessThan1~107_cout\ : std_logic;
SIGNAL \branch1|LessThan1~109_cout\ : std_logic;
SIGNAL \branch1|LessThan1~111_cout\ : std_logic;
SIGNAL \branch1|LessThan1~113_cout\ : std_logic;
SIGNAL \branch1|LessThan1~115_cout\ : std_logic;
SIGNAL \branch1|LessThan1~117_cout\ : std_logic;
SIGNAL \branch1|LessThan1~119_cout\ : std_logic;
SIGNAL \branch1|LessThan1~121_cout\ : std_logic;
SIGNAL \branch1|LessThan1~123_cout\ : std_logic;
SIGNAL \branch1|LessThan1~125_cout\ : std_logic;
SIGNAL \branch1|LessThan1~126_combout\ : std_logic;
SIGNAL \regfile1|regx3|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~329_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~330_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~331_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~332_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~333_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~334_combout\ : std_logic;
SIGNAL \regfile1|regx25|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~335_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~341_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~342_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~339_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[47]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~336_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~337_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~340_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~343_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~325_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~326_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[47]~344_combout\ : std_logic;
SIGNAL \branch1|Equal0~30_combout\ : std_logic;
SIGNAL \branch1|Equal0~27_combout\ : std_logic;
SIGNAL \branch1|Equal0~28_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~387_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~388_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~393_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~396_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~397_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~399_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~400_combout\ : std_logic;
SIGNAL \regfile1|regx29|Q[44]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~401_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~402_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~403_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[44]~404_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~368_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~373_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~378_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~379_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~380_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~381_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~382_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~383_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~365_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~366_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[45]~384_combout\ : std_logic;
SIGNAL \branch1|Equal0~29_combout\ : std_logic;
SIGNAL \branch1|Equal0~31_combout\ : std_logic;
SIGNAL \branch1|Equal0~12_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~890_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~891_combout\ : std_logic;
SIGNAL \regfile1|regx2|Q[19]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~892_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~893_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~902_combout\ : std_logic;
SIGNAL \regfile1|regx22|Q[19]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx23|Q[19]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~897_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~898_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~899_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~900_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~903_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~886_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[19]~904_combout\ : std_logic;
SIGNAL \branch1|Equal0~11_combout\ : std_logic;
SIGNAL \branch1|Equal0~10_combout\ : std_logic;
SIGNAL \branch1|Equal0~14_combout\ : std_logic;
SIGNAL \branch1|Equal0~8_combout\ : std_logic;
SIGNAL \branch1|Equal0~7_combout\ : std_logic;
SIGNAL \regfile1|regx15|Q[8]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1118_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1119_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1120_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1114_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1116_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1117_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1121_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1122_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1130_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1131_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1123_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1124_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1132_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[8]~1133_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1089_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1097_combout\ : std_logic;
SIGNAL \regfile1|regx3|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1090_combout\ : std_logic;
SIGNAL \regfile1|regx6|Q[9]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1091_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1092_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1093_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1094_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1099_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[9]~1110_combout\ : std_logic;
SIGNAL \branch1|Equal0~5_combout\ : std_logic;
SIGNAL \branch1|Equal0~9_combout\ : std_logic;
SIGNAL \branch1|Equal0~1_combout\ : std_logic;
SIGNAL \branch1|Equal0~0_combout\ : std_logic;
SIGNAL \branch1|Equal0~3_combout\ : std_logic;
SIGNAL \branch1|Equal0~4_combout\ : std_logic;
SIGNAL \branch1|Equal0~20_combout\ : std_logic;
SIGNAL \branch1|Equal0~39_combout\ : std_logic;
SIGNAL \branch1|Equal0~40_combout\ : std_logic;
SIGNAL \branch1|Equal0~37_combout\ : std_logic;
SIGNAL \branch1|Equal0~41_combout\ : std_logic;
SIGNAL \branch1|Equal0~33_combout\ : std_logic;
SIGNAL \branch1|Equal0~35_combout\ : std_logic;
SIGNAL \regfile1|regx21|Q[52]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~235_combout\ : std_logic;
SIGNAL \regfile1|regx27|Q[52]~feeder_combout\ : std_logic;
SIGNAL \regfile1|regx26|Q[52]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~236_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~237_combout\ : std_logic;
SIGNAL \regfile1|regx19|Q[52]~feeder_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~238_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~239_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~240_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~243_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~229_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~230_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~231_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~232_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~233_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~225_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~226_combout\ : std_logic;
SIGNAL \regfile1|muxes_rs1|mux10|S[52]~244_combout\ : std_logic;
SIGNAL \branch1|Equal0~34_combout\ : std_logic;
SIGNAL \branch1|Equal0~36_combout\ : std_logic;
SIGNAL \branch1|Equal0~42_combout\ : std_logic;
SIGNAL \PC1|pcOUT[1]~12_combout\ : std_logic;
SIGNAL \PC1|pcOUT~14_combout\ : std_logic;
SIGNAL \PC1|pcOUT[8]~34_combout\ : std_logic;
SIGNAL \PC1|pcOUT~36_combout\ : std_logic;
SIGNAL \selPC~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \outMemProg~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \selMUX0~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \selMUX3~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \regfile1|regx1|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx2|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx3|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx4|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx5|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx6|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx7|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx8|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx9|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx10|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx11|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx12|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx13|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx14|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx15|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx16|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx17|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx18|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx19|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx20|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx21|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx22|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx23|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx24|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx25|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx26|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx27|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx28|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx29|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx30|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \regfile1|regx31|Q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memoriaPrograma|concatenador1|saida\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \RI1|riOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC1|pcOUT\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \mux3_1|S\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_wr <= wr;
ww_clk <= clk;
ww_enableRegfile <= enableRegfile;
ww_selMUX1 <= selMUX1;
ww_selMUX2 <= selMUX2;
ww_selRI <= selRI;
ww_selPC <= selPC;
ww_selMUX0 <= selMUX0;
ww_selMUX3 <= selMUX3;
ww_selAlu <= selAlu;
ww_dataIN <= dataIN;
dataOUT <= ww_dataOUT;
branchOUT <= ww_branchOUT;
ww_enableINcheck <= enableINcheck;
ww_enableOUTcheck <= enableOUTcheck;
outAddress <= ww_outAddress;
ww_outMemProg <= outMemProg;
addressMemProg <= ww_addressMemProg;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\regfile1|muxes_rs2|mux10|S[63]~24_combout\ & \regfile1|muxes_rs2|mux10|S[62]~44_combout\ & \regfile1|muxes_rs2|mux10|S[61]~64_combout\ & 
\regfile1|muxes_rs2|mux10|S[60]~84_combout\ & \regfile1|muxes_rs2|mux10|S[59]~104_combout\ & \regfile1|muxes_rs2|mux10|S[58]~124_combout\ & \regfile1|muxes_rs2|mux10|S[57]~144_combout\ & \regfile1|muxes_rs2|mux10|S[56]~164_combout\);

\memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= \~GND~combout\;

\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(0) <= \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(1) <= \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(2) <= \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(3) <= \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(4) <= \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(5) <= \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(6) <= \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(7) <= \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\regfile1|muxes_rs2|mux10|S[55]~184_combout\ & \regfile1|muxes_rs2|mux10|S[54]~204_combout\ & \regfile1|muxes_rs2|mux10|S[53]~224_combout\ & 
\regfile1|muxes_rs2|mux10|S[52]~244_combout\ & \regfile1|muxes_rs2|mux10|S[51]~264_combout\ & \regfile1|muxes_rs2|mux10|S[50]~284_combout\);

\memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\(0) <= vcc;

\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(2) <= \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(3) <= \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(4) <= \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(5) <= \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(6) <= \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(7) <= \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);

\memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\regfile1|muxes_rs2|mux10|S[49]~304_combout\ & \regfile1|muxes_rs2|mux10|S[48]~324_combout\ & \regfile1|muxes_rs2|mux10|S[47]~344_combout\ & 
\regfile1|muxes_rs2|mux10|S[46]~364_combout\ & \regfile1|muxes_rs2|mux10|S[45]~384_combout\ & \regfile1|muxes_rs2|mux10|S[44]~404_combout\ & \regfile1|muxes_rs2|mux10|S[43]~424_combout\ & \regfile1|muxes_rs2|mux10|S[42]~444_combout\ & 
\regfile1|muxes_rs2|mux10|S[41]~464_combout\ & \regfile1|muxes_rs2|mux10|S[40]~484_combout\ & \regfile1|muxes_rs2|mux10|S[39]~504_combout\ & \regfile1|muxes_rs2|mux10|S[38]~524_combout\ & \regfile1|muxes_rs2|mux10|S[37]~544_combout\ & 
\regfile1|muxes_rs2|mux10|S[36]~564_combout\ & \regfile1|muxes_rs2|mux10|S[35]~584_combout\ & \regfile1|muxes_rs2|mux10|S[34]~604_combout\ & \regfile1|muxes_rs2|mux10|S[33]~624_combout\ & \regfile1|muxes_rs2|mux10|S[32]~644_combout\);

\memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= vcc;

\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(0) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(1) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(2) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(3) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(4) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(5) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(6) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(7) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(0) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(1) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(2) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(3) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(4) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(5) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(6) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(7) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(0) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(1) <= \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\regfile1|muxes_rs2|mux10|S[31]~664_combout\ & \regfile1|muxes_rs2|mux10|S[30]~684_combout\ & \regfile1|muxes_rs2|mux10|S[29]~704_combout\ & 
\regfile1|muxes_rs2|mux10|S[28]~724_combout\ & \regfile1|muxes_rs2|mux10|S[27]~744_combout\ & \regfile1|muxes_rs2|mux10|S[26]~764_combout\ & \regfile1|muxes_rs2|mux10|S[25]~784_combout\ & \regfile1|muxes_rs2|mux10|S[24]~804_combout\ & 
\regfile1|muxes_rs2|mux10|S[23]~824_combout\ & \regfile1|muxes_rs2|mux10|S[22]~844_combout\ & \regfile1|muxes_rs2|mux10|S[21]~864_combout\ & \regfile1|muxes_rs2|mux10|S[20]~884_combout\ & \regfile1|muxes_rs2|mux10|S[19]~904_combout\ & 
\regfile1|muxes_rs2|mux10|S[18]~924_combout\ & \regfile1|muxes_rs2|mux10|S[17]~944_combout\ & \regfile1|muxes_rs2|mux10|S[16]~964_combout\);

\memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= vcc;

\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(0) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(1) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(2) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(3) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(4) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(5) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(6) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(7) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(0) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(1) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(2) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(3) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(4) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(5) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(6) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7) <= \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\regfile1|muxes_rs2|mux10|S[15]~984_combout\ & \regfile1|muxes_rs2|mux10|S[14]~1004_combout\ & \regfile1|muxes_rs2|mux10|S[13]~1024_combout\ & 
\regfile1|muxes_rs2|mux10|S[12]~1044_combout\ & \regfile1|muxes_rs2|mux10|S[11]~1064_combout\ & \regfile1|muxes_rs2|mux10|S[10]~1087_combout\ & \regfile1|muxes_rs2|mux10|S[9]~1110_combout\ & \regfile1|muxes_rs2|mux10|S[8]~1133_combout\);

\memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= vcc;

\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(0) <= \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(1) <= \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(2) <= \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(3) <= \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(4) <= \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(5) <= \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(6) <= \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(7) <= \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\regfile1|muxes_rs2|mux10|S[7]~1156_combout\ & \regfile1|muxes_rs2|mux10|S[6]~1179_combout\ & \regfile1|muxes_rs2|mux10|S[5]~1202_combout\ & 
\regfile1|muxes_rs2|mux10|S[4]~1225_combout\ & \regfile1|muxes_rs2|mux10|S[3]~1248_combout\ & \regfile1|muxes_rs2|mux10|S[2]~1271_combout\ & \regfile1|muxes_rs2|mux10|S[1]~1294_combout\ & \regfile1|muxes_rs2|mux10|S[0]~1317_combout\);

\memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= vcc;

\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(0) <= \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(1) <= \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(2) <= \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(3) <= \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(4) <= \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(5) <= \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(6) <= \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7) <= \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\mux3_1|Mux32~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \mux3_1|Mux32~0_combout\);

\memoriaPrograma|concatenador1|saida[63]~4clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \memoriaPrograma|concatenador1|saida[63]~4_combout\);

-- Location: M4K_X26_Y18
\memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "macroMemoria:memoriaPrograma|UnidadeDeMemoria:memoria7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 1,
	port_b_data_width => 8,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memoriaPrograma|controlador_escrita|vetor_wr[7]~0_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y17
\memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "macroMemoria:memoriaPrograma|UnidadeDeMemoria:memoria6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 6,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 1,
	port_b_data_width => 6,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memoriaPrograma|controlador_escrita|vetor_wr[7]~0_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y17
\memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "macroMemoria:memoriaPrograma|UnidadeDeMemoria:memoria4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 1,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memoriaPrograma|controlador_escrita|vetor_wr[7]~0_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y20
\memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "macroMemoria:memoriaPrograma|UnidadeDeMemoria:memoria2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 1,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memoriaPrograma|controlador_escrita|vetor_wr~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y19
\memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "macroMemoria:memoriaPrograma|UnidadeDeMemoria:memoria1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 1,
	port_b_data_width => 8,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memoriaPrograma|controlador_escrita|vetor_wr~2_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y22
\memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "macroMemoria:memoriaPrograma|UnidadeDeMemoria:memoria0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 1,
	port_b_data_width => 8,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memoriaPrograma|controlador_escrita|vetor_wr[7]~3_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X29_Y17_N1
\regfile1|regx14|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(63));

-- Location: LCFF_X33_Y20_N5
\regfile1|regx12|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux0~0_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(63));

-- Location: LCCOMB_X29_Y17_N0
\regfile1|muxes_rs1|mux10|S[63]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~0_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(63)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(63) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(63),
	datac => \regfile1|regx14|Q\(63),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[63]~0_combout\);

-- Location: LCCOMB_X29_Y17_N12
\regfile1|muxes_rs1|mux10|S[63]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~1_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[63]~0_combout\ & ((\regfile1|regx15|Q\(63)))) # (!\regfile1|muxes_rs1|mux10|S[63]~0_combout\ & (\regfile1|regx13|Q\(63))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx13|Q\(63),
	datac => \regfile1|muxes_rs1|mux10|S[63]~0_combout\,
	datad => \regfile1|regx15|Q\(63),
	combout => \regfile1|muxes_rs1|mux10|S[63]~1_combout\);

-- Location: LCFF_X31_Y20_N13
\regfile1|regx10|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(63));

-- Location: LCFF_X33_Y23_N25
\regfile1|regx5|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(63));

-- Location: LCCOMB_X33_Y23_N26
\regfile1|muxes_rs1|mux10|S[63]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~7_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(63)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(63) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(63),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx4|Q\(63),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[63]~7_combout\);

-- Location: LCFF_X35_Y21_N5
\regfile1|regx22|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(63));

-- Location: LCFF_X38_Y17_N9
\regfile1|regx21|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(63));

-- Location: LCFF_X35_Y21_N23
\regfile1|regx20|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(63));

-- Location: LCCOMB_X38_Y17_N18
\regfile1|muxes_rs1|mux10|S[63]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~16_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx21|Q\(63)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(63) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(63),
	datab => \regfile1|regx21|Q\(63),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[63]~16_combout\);

-- Location: LCFF_X38_Y17_N25
\regfile1|regx23|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(63));

-- Location: LCCOMB_X35_Y21_N4
\regfile1|muxes_rs1|mux10|S[63]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~17_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[63]~16_combout\ & (\regfile1|regx23|Q\(63))) # (!\regfile1|muxes_rs1|mux10|S[63]~16_combout\ & ((\regfile1|regx22|Q\(63)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx23|Q\(63),
	datac => \regfile1|regx22|Q\(63),
	datad => \regfile1|muxes_rs1|mux10|S[63]~16_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[63]~17_combout\);

-- Location: LCFF_X38_Y20_N29
\regfile1|regx17|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(63));

-- Location: LCCOMB_X36_Y20_N18
\regfile1|muxes_rs1|mux10|S[63]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~18_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(63)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(63) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(63),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx16|Q\(63),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[63]~18_combout\);

-- Location: LCCOMB_X36_Y20_N8
\regfile1|muxes_rs1|mux10|S[63]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~19_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~18_combout\ & ((\regfile1|regx19|Q\(63)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[63]~18_combout\ & (((\regfile1|regx18|Q\(63) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~18_combout\,
	datab => \regfile1|regx19|Q\(63),
	datac => \regfile1|regx18|Q\(63),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[63]~19_combout\);

-- Location: LCCOMB_X36_Y24_N10
\regfile1|muxes_rs1|mux10|S[63]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~20_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[63]~17_combout\)) # (!\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[63]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~17_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[63]~19_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[63]~20_combout\);

-- Location: LCCOMB_X29_Y17_N6
\regfile1|muxes_rs2|mux10|S[63]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~0_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(63)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(63) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx14|Q\(63),
	datac => \regfile1|regx12|Q\(63),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[63]~0_combout\);

-- Location: LCCOMB_X36_Y22_N20
\regfile1|muxes_rs2|mux10|S[63]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~14_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(63)))) # (!\RI1|riOUT\(21) & (\regfile1|regx24|Q\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(63),
	datad => \regfile1|regx26|Q\(63),
	combout => \regfile1|muxes_rs2|mux10|S[63]~14_combout\);

-- Location: LCCOMB_X36_Y22_N6
\regfile1|muxes_rs2|mux10|S[63]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~15_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[63]~14_combout\ & ((\regfile1|regx27|Q\(63)))) # (!\regfile1|muxes_rs2|mux10|S[63]~14_combout\ & (\regfile1|regx25|Q\(63))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[63]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(63),
	datac => \regfile1|muxes_rs2|mux10|S[63]~14_combout\,
	datad => \regfile1|regx27|Q\(63),
	combout => \regfile1|muxes_rs2|mux10|S[63]~15_combout\);

-- Location: LCCOMB_X35_Y21_N22
\regfile1|muxes_rs2|mux10|S[63]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~16_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(63))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(63))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(63),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(63),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[63]~16_combout\);

-- Location: LCCOMB_X35_Y21_N20
\regfile1|muxes_rs2|mux10|S[63]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~17_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[63]~16_combout\ & (\regfile1|regx23|Q\(63))) # (!\regfile1|muxes_rs2|mux10|S[63]~16_combout\ & ((\regfile1|regx22|Q\(63)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[63]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(63),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(63),
	datad => \regfile1|muxes_rs2|mux10|S[63]~16_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~17_combout\);

-- Location: LCFF_X37_Y22_N21
\regfile1|regx8|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx8|Q[62]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(62));

-- Location: LCFF_X33_Y17_N13
\regfile1|regx13|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(62));

-- Location: LCFF_X33_Y23_N7
\regfile1|regx5|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(62));

-- Location: LCFF_X34_Y23_N21
\regfile1|regx7|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(62));

-- Location: LCFF_X36_Y18_N17
\regfile1|regx25|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[62]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(62));

-- Location: LCFF_X37_Y17_N21
\regfile1|regx26|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(62));

-- Location: LCFF_X36_Y21_N3
\regfile1|regx19|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[62]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(62));

-- Location: LCCOMB_X33_Y17_N12
\regfile1|muxes_rs1|mux10|S[62]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~27_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(62)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(62),
	datac => \regfile1|regx13|Q\(62),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[62]~27_combout\);

-- Location: LCCOMB_X35_Y17_N8
\regfile1|muxes_rs1|mux10|S[62]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~28_combout\ = (\regfile1|muxes_rs1|mux10|S[62]~27_combout\ & (((\regfile1|regx15|Q\(62)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[62]~27_combout\ & (\regfile1|regx14|Q\(62) & (\RI1|riOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(62),
	datab => \regfile1|muxes_rs1|mux10|S[62]~27_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx15|Q\(62),
	combout => \regfile1|muxes_rs1|mux10|S[62]~28_combout\);

-- Location: LCCOMB_X33_Y23_N6
\regfile1|muxes_rs1|mux10|S[62]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~29_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(62)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(62) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(62),
	datac => \regfile1|regx5|Q\(62),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[62]~29_combout\);

-- Location: LCCOMB_X34_Y23_N20
\regfile1|muxes_rs1|mux10|S[62]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~30_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[62]~29_combout\ & (\regfile1|regx7|Q\(62))) # (!\regfile1|muxes_rs1|mux10|S[62]~29_combout\ & ((\regfile1|regx6|Q\(62)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[62]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[62]~29_combout\,
	datac => \regfile1|regx7|Q\(62),
	datad => \regfile1|regx6|Q\(62),
	combout => \regfile1|muxes_rs1|mux10|S[62]~30_combout\);

-- Location: LCCOMB_X35_Y24_N14
\regfile1|muxes_rs1|mux10|S[62]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~31_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[62]~30_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(62) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[62]~30_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(62),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~31_combout\);

-- Location: LCCOMB_X37_Y17_N20
\regfile1|muxes_rs1|mux10|S[62]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~36_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(62))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(62),
	datad => \regfile1|regx24|Q\(62),
	combout => \regfile1|muxes_rs1|mux10|S[62]~36_combout\);

-- Location: LCCOMB_X36_Y17_N30
\regfile1|muxes_rs1|mux10|S[62]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~37_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[62]~36_combout\ & (\regfile1|regx27|Q\(62))) # (!\regfile1|muxes_rs1|mux10|S[62]~36_combout\ & ((\regfile1|regx25|Q\(62)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[62]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx27|Q\(62),
	datac => \regfile1|regx25|Q\(62),
	datad => \regfile1|muxes_rs1|mux10|S[62]~36_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~37_combout\);

-- Location: LCCOMB_X37_Y21_N18
\regfile1|muxes_rs1|mux10|S[62]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~38_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(62)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx16|Q\(62),
	datad => \regfile1|regx17|Q\(62),
	combout => \regfile1|muxes_rs1|mux10|S[62]~38_combout\);

-- Location: LCCOMB_X37_Y21_N20
\regfile1|muxes_rs1|mux10|S[62]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~39_combout\ = (\regfile1|muxes_rs1|mux10|S[62]~38_combout\ & ((\regfile1|regx19|Q\(62)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[62]~38_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx18|Q\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(62),
	datab => \regfile1|muxes_rs1|mux10|S[62]~38_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx18|Q\(62),
	combout => \regfile1|muxes_rs1|mux10|S[62]~39_combout\);

-- Location: LCCOMB_X37_Y21_N6
\regfile1|muxes_rs1|mux10|S[62]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~40_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[62]~37_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[62]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[62]~39_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[62]~37_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[62]~40_combout\);

-- Location: LCFF_X33_Y23_N15
\regfile1|regx5|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(61));

-- Location: LCFF_X34_Y23_N13
\regfile1|regx7|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(61));

-- Location: LCFF_X38_Y17_N11
\regfile1|regx21|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(61));

-- Location: LCFF_X35_Y21_N17
\regfile1|regx20|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(61));

-- Location: LCCOMB_X35_Y21_N16
\regfile1|muxes_rs2|mux10|S[61]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~56_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(61))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(61))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(61),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(61),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[61]~56_combout\);

-- Location: LCFF_X34_Y20_N31
\regfile1|regx29|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(61));

-- Location: LCFF_X29_Y20_N11
\regfile1|regx30|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(61));

-- Location: LCFF_X29_Y20_N17
\regfile1|regx28|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(61));

-- Location: LCCOMB_X29_Y20_N16
\regfile1|muxes_rs2|mux10|S[61]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~61_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(61)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(61) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(61),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(61),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[61]~61_combout\);

-- Location: LCFF_X34_Y20_N1
\regfile1|regx31|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(61));

-- Location: LCCOMB_X34_Y20_N0
\regfile1|muxes_rs2|mux10|S[61]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~62_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[61]~61_combout\ & ((\regfile1|regx31|Q\(61)))) # (!\regfile1|muxes_rs2|mux10|S[61]~61_combout\ & (\regfile1|regx29|Q\(61))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[61]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx29|Q\(61),
	datac => \regfile1|regx31|Q\(61),
	datad => \regfile1|muxes_rs2|mux10|S[61]~61_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~62_combout\);

-- Location: LCCOMB_X37_Y20_N26
\regfile1|muxes_rs1|mux10|S[61]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~45_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx14|Q\(61))) # (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(61))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx14|Q\(61),
	datac => \regfile1|regx12|Q\(61),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[61]~45_combout\);

-- Location: LCCOMB_X36_Y18_N26
\regfile1|muxes_rs1|mux10|S[61]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~46_combout\ = (\regfile1|muxes_rs1|mux10|S[61]~45_combout\ & (((\regfile1|regx15|Q\(61)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[61]~45_combout\ & (\regfile1|regx13|Q\(61) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(61),
	datab => \regfile1|muxes_rs1|mux10|S[61]~45_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx15|Q\(61),
	combout => \regfile1|muxes_rs1|mux10|S[61]~46_combout\);

-- Location: LCCOMB_X33_Y23_N14
\regfile1|muxes_rs1|mux10|S[61]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~49_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(61)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(61) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(61),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(61),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[61]~49_combout\);

-- Location: LCCOMB_X35_Y23_N0
\regfile1|muxes_rs1|mux10|S[61]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~50_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[61]~49_combout\ & ((\regfile1|regx7|Q\(61)))) # (!\regfile1|muxes_rs1|mux10|S[61]~49_combout\ & (\regfile1|regx6|Q\(61))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[61]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[61]~49_combout\,
	datac => \regfile1|regx6|Q\(61),
	datad => \regfile1|regx7|Q\(61),
	combout => \regfile1|muxes_rs1|mux10|S[61]~50_combout\);

-- Location: LCCOMB_X35_Y24_N26
\regfile1|muxes_rs1|mux10|S[61]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~51_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[61]~50_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(61))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(61),
	datad => \regfile1|muxes_rs1|mux10|S[61]~50_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[61]~51_combout\);

-- Location: LCCOMB_X35_Y24_N8
\regfile1|muxes_rs1|mux10|S[61]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~52_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[61]~51_combout\ & (\regfile1|regx2|Q\(61))) # (!\regfile1|muxes_rs1|mux10|S[61]~51_combout\ & ((\regfile1|regx1|Q\(61)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[61]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(61),
	datac => \regfile1|regx1|Q\(61),
	datad => \regfile1|muxes_rs1|mux10|S[61]~51_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[61]~52_combout\);

-- Location: LCCOMB_X25_Y20_N8
\regfile1|muxes_rs1|mux10|S[61]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~56_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(61)))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx20|Q\(61),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx21|Q\(61),
	combout => \regfile1|muxes_rs1|mux10|S[61]~56_combout\);

-- Location: LCCOMB_X29_Y20_N10
\regfile1|muxes_rs1|mux10|S[61]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~61_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(61)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(61),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx30|Q\(61),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[61]~61_combout\);

-- Location: LCCOMB_X34_Y20_N14
\regfile1|muxes_rs1|mux10|S[61]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~62_combout\ = (\regfile1|muxes_rs1|mux10|S[61]~61_combout\ & ((\regfile1|regx31|Q\(61)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[61]~61_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx29|Q\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[61]~61_combout\,
	datab => \regfile1|regx31|Q\(61),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx29|Q\(61),
	combout => \regfile1|muxes_rs1|mux10|S[61]~62_combout\);

-- Location: LCFF_X37_Y22_N13
\regfile1|regx10|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(60));

-- Location: LCCOMB_X33_Y17_N22
\regfile1|muxes_rs2|mux10|S[60]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~67_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(60))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(60))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx13|Q\(60),
	datac => \regfile1|regx12|Q\(60),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[60]~67_combout\);

-- Location: LCFF_X37_Y24_N5
\regfile1|regx6|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(60));

-- Location: LCFF_X32_Y22_N1
\regfile1|regx5|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(60));

-- Location: LCFF_X35_Y21_N11
\regfile1|regx22|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(60));

-- Location: LCFF_X33_Y20_N27
\regfile1|regx31|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux3~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(60));

-- Location: LCCOMB_X37_Y22_N14
\regfile1|muxes_rs1|mux10|S[60]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~65_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(60)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx8|Q\(60),
	datad => \regfile1|regx10|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~65_combout\);

-- Location: LCCOMB_X34_Y24_N4
\regfile1|muxes_rs1|mux10|S[60]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~66_combout\ = (\regfile1|muxes_rs1|mux10|S[60]~65_combout\ & (((\regfile1|regx11|Q\(60)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[60]~65_combout\ & (\regfile1|regx9|Q\(60) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[60]~65_combout\,
	datab => \regfile1|regx9|Q\(60),
	datac => \regfile1|regx11|Q\(60),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[60]~66_combout\);

-- Location: LCCOMB_X32_Y22_N0
\regfile1|muxes_rs1|mux10|S[60]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~69_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(60))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(60))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(60),
	datad => \regfile1|regx4|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~69_combout\);

-- Location: LCCOMB_X37_Y24_N6
\regfile1|muxes_rs1|mux10|S[60]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~70_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[60]~69_combout\ & ((\regfile1|regx7|Q\(60)))) # (!\regfile1|muxes_rs1|mux10|S[60]~69_combout\ & (\regfile1|regx6|Q\(60))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[60]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(60),
	datab => \regfile1|regx7|Q\(60),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[60]~69_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[60]~70_combout\);

-- Location: LCCOMB_X35_Y21_N10
\regfile1|muxes_rs1|mux10|S[60]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~74_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx22|Q\(60))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(60),
	datad => \regfile1|regx20|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~74_combout\);

-- Location: LCCOMB_X34_Y16_N12
\regfile1|muxes_rs1|mux10|S[60]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~81_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx29|Q\(60))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx28|Q\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx29|Q\(60),
	datad => \regfile1|regx28|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~81_combout\);

-- Location: LCCOMB_X33_Y18_N24
\regfile1|muxes_rs1|mux10|S[60]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~82_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[60]~81_combout\ & ((\regfile1|regx31|Q\(60)))) # (!\regfile1|muxes_rs1|mux10|S[60]~81_combout\ & (\regfile1|regx30|Q\(60))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[60]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx30|Q\(60),
	datac => \regfile1|regx31|Q\(60),
	datad => \regfile1|muxes_rs1|mux10|S[60]~81_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[60]~82_combout\);

-- Location: LCFF_X35_Y20_N11
\regfile1|regx15|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(59));

-- Location: LCFF_X34_Y15_N17
\regfile1|regx9|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(59));

-- Location: LCFF_X34_Y14_N13
\regfile1|regx10|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(59));

-- Location: LCCOMB_X35_Y16_N2
\regfile1|muxes_rs2|mux10|S[59]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~94_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(59)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(59) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(59),
	datac => \regfile1|regx24|Q\(59),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[59]~94_combout\);

-- Location: LCCOMB_X34_Y16_N30
\regfile1|muxes_rs2|mux10|S[59]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~95_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[59]~94_combout\ & ((\regfile1|regx27|Q\(59)))) # (!\regfile1|muxes_rs2|mux10|S[59]~94_combout\ & (\regfile1|regx25|Q\(59))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[59]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(59),
	datac => \regfile1|regx27|Q\(59),
	datad => \regfile1|muxes_rs2|mux10|S[59]~94_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~95_combout\);

-- Location: LCFF_X32_Y27_N11
\regfile1|regx22|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(59));

-- Location: LCFF_X33_Y20_N17
\regfile1|regx31|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux4~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(59));

-- Location: LCCOMB_X37_Y20_N28
\regfile1|muxes_rs1|mux10|S[59]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~85_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx14|Q\(59))) # (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(59))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(59),
	datad => \regfile1|regx12|Q\(59),
	combout => \regfile1|muxes_rs1|mux10|S[59]~85_combout\);

-- Location: LCCOMB_X35_Y20_N10
\regfile1|muxes_rs1|mux10|S[59]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~86_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[59]~85_combout\ & ((\regfile1|regx15|Q\(59)))) # (!\regfile1|muxes_rs1|mux10|S[59]~85_combout\ & (\regfile1|regx13|Q\(59))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[59]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(59),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx15|Q\(59),
	datad => \regfile1|muxes_rs1|mux10|S[59]~85_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[59]~86_combout\);

-- Location: LCCOMB_X34_Y14_N10
\regfile1|muxes_rs1|mux10|S[59]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~87_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(59))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(59))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(59),
	datab => \regfile1|regx8|Q\(59),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[59]~87_combout\);

-- Location: LCCOMB_X34_Y14_N24
\regfile1|muxes_rs1|mux10|S[59]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~88_combout\ = (\regfile1|muxes_rs1|mux10|S[59]~87_combout\ & (((\regfile1|regx11|Q\(59))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[59]~87_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx9|Q\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[59]~87_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx9|Q\(59),
	datad => \regfile1|regx11|Q\(59),
	combout => \regfile1|muxes_rs1|mux10|S[59]~88_combout\);

-- Location: LCCOMB_X30_Y19_N0
\regfile1|muxes_rs1|mux10|S[59]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~101_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx30|Q\(59))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx28|Q\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx30|Q\(59),
	datad => \regfile1|regx28|Q\(59),
	combout => \regfile1|muxes_rs1|mux10|S[59]~101_combout\);

-- Location: LCCOMB_X34_Y16_N10
\regfile1|muxes_rs1|mux10|S[59]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~102_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[59]~101_combout\ & (\regfile1|regx31|Q\(59))) # (!\regfile1|muxes_rs1|mux10|S[59]~101_combout\ & ((\regfile1|regx29|Q\(59)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[59]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(59),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx29|Q\(59),
	datad => \regfile1|muxes_rs1|mux10|S[59]~101_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[59]~102_combout\);

-- Location: LCFF_X33_Y17_N25
\regfile1|regx13|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(58));

-- Location: LCFF_X35_Y20_N13
\regfile1|regx15|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[58]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(58));

-- Location: LCFF_X33_Y25_N9
\regfile1|regx2|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[58]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(58));

-- Location: LCFF_X33_Y23_N29
\regfile1|regx5|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(58));

-- Location: LCFF_X37_Y18_N17
\regfile1|regx22|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(58));

-- Location: LCFF_X37_Y17_N17
\regfile1|regx26|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[58]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(58));

-- Location: LCFF_X36_Y20_N13
\regfile1|regx18|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(58));

-- Location: LCFF_X36_Y16_N29
\regfile1|regx17|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[58]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(58));

-- Location: LCFF_X36_Y20_N3
\regfile1|regx16|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(58));

-- Location: LCCOMB_X36_Y20_N28
\regfile1|muxes_rs2|mux10|S[58]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~118_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(58))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(58))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(58),
	datab => \regfile1|regx16|Q\(58),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[58]~118_combout\);

-- Location: LCFF_X36_Y16_N7
\regfile1|regx19|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[58]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(58));

-- Location: LCCOMB_X36_Y20_N12
\regfile1|muxes_rs2|mux10|S[58]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~119_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[58]~118_combout\ & (\regfile1|regx19|Q\(58))) # (!\regfile1|muxes_rs2|mux10|S[58]~118_combout\ & ((\regfile1|regx18|Q\(58)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[58]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(58),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(58),
	datad => \regfile1|muxes_rs2|mux10|S[58]~118_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~119_combout\);

-- Location: LCFF_X34_Y16_N23
\regfile1|regx29|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[58]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(58));

-- Location: LCFF_X34_Y20_N5
\regfile1|regx31|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx31|Q[58]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(58));

-- Location: LCCOMB_X35_Y22_N30
\regfile1|muxes_rs1|mux10|S[58]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~105_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(58)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx8|Q\(58),
	datac => \regfile1|regx10|Q\(58),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[58]~105_combout\);

-- Location: LCCOMB_X34_Y24_N28
\regfile1|muxes_rs1|mux10|S[58]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~106_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[58]~105_combout\ & ((\regfile1|regx11|Q\(58)))) # (!\regfile1|muxes_rs1|mux10|S[58]~105_combout\ & (\regfile1|regx9|Q\(58))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[58]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx9|Q\(58),
	datac => \regfile1|regx11|Q\(58),
	datad => \regfile1|muxes_rs1|mux10|S[58]~105_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[58]~106_combout\);

-- Location: LCCOMB_X33_Y17_N24
\regfile1|muxes_rs1|mux10|S[58]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~107_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(58)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(58),
	datac => \regfile1|regx13|Q\(58),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[58]~107_combout\);

-- Location: LCCOMB_X34_Y21_N24
\regfile1|muxes_rs1|mux10|S[58]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~108_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[58]~107_combout\ & (\regfile1|regx15|Q\(58))) # (!\regfile1|muxes_rs1|mux10|S[58]~107_combout\ & ((\regfile1|regx14|Q\(58)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[58]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(58),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[58]~107_combout\,
	datad => \regfile1|regx14|Q\(58),
	combout => \regfile1|muxes_rs1|mux10|S[58]~108_combout\);

-- Location: LCCOMB_X33_Y23_N28
\regfile1|muxes_rs1|mux10|S[58]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~109_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(58))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(58))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(58),
	datad => \regfile1|regx4|Q\(58),
	combout => \regfile1|muxes_rs1|mux10|S[58]~109_combout\);

-- Location: LCCOMB_X33_Y24_N0
\regfile1|muxes_rs1|mux10|S[58]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~110_combout\ = (\regfile1|muxes_rs1|mux10|S[58]~109_combout\ & (((\regfile1|regx7|Q\(58))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[58]~109_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx6|Q\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[58]~109_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx7|Q\(58),
	datad => \regfile1|regx6|Q\(58),
	combout => \regfile1|muxes_rs1|mux10|S[58]~110_combout\);

-- Location: LCCOMB_X33_Y24_N8
\regfile1|muxes_rs1|mux10|S[58]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~111_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[58]~110_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(58))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(58),
	datab => \regfile1|muxes_rs1|mux10|S[58]~110_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[58]~111_combout\);

-- Location: LCCOMB_X34_Y17_N20
\regfile1|muxes_rs1|mux10|S[58]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~112_combout\ = (\regfile1|muxes_rs1|mux10|S[58]~111_combout\ & (((\regfile1|regx2|Q\(58))) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))) # (!\regfile1|muxes_rs1|mux10|S[58]~111_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|regx1|Q\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[58]~111_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(58),
	datad => \regfile1|regx1|Q\(58),
	combout => \regfile1|muxes_rs1|mux10|S[58]~112_combout\);

-- Location: LCCOMB_X34_Y14_N2
\regfile1|muxes_rs1|mux10|S[58]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~113_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[58]~108_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[58]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[58]~112_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[58]~108_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[58]~113_combout\);

-- Location: LCCOMB_X37_Y18_N2
\regfile1|muxes_rs1|mux10|S[58]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~114_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(58)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx20|Q\(58) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(58),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx20|Q\(58),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[58]~114_combout\);

-- Location: LCCOMB_X33_Y22_N26
\regfile1|muxes_rs1|mux10|S[58]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~115_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[58]~114_combout\ & ((\regfile1|regx23|Q\(58)))) # (!\regfile1|muxes_rs1|mux10|S[58]~114_combout\ & (\regfile1|regx21|Q\(58))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[58]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(58),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx23|Q\(58),
	datad => \regfile1|muxes_rs1|mux10|S[58]~114_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[58]~115_combout\);

-- Location: LCCOMB_X35_Y16_N26
\regfile1|muxes_rs1|mux10|S[58]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~116_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(58))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx24|Q\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx24|Q\(58),
	datad => \regfile1|regx26|Q\(58),
	combout => \regfile1|muxes_rs1|mux10|S[58]~116_combout\);

-- Location: LCCOMB_X35_Y18_N14
\regfile1|muxes_rs1|mux10|S[58]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~117_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[58]~116_combout\ & (\regfile1|regx27|Q\(58))) # (!\regfile1|muxes_rs1|mux10|S[58]~116_combout\ & ((\regfile1|regx25|Q\(58)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[58]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[58]~116_combout\,
	datac => \regfile1|regx27|Q\(58),
	datad => \regfile1|regx25|Q\(58),
	combout => \regfile1|muxes_rs1|mux10|S[58]~117_combout\);

-- Location: LCCOMB_X36_Y20_N2
\regfile1|muxes_rs1|mux10|S[58]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~118_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(58)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(58) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(58),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx16|Q\(58),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[58]~118_combout\);

-- Location: LCCOMB_X36_Y16_N20
\regfile1|muxes_rs1|mux10|S[58]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~119_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[58]~118_combout\ & ((\regfile1|regx19|Q\(58)))) # (!\regfile1|muxes_rs1|mux10|S[58]~118_combout\ & (\regfile1|regx18|Q\(58))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[58]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[58]~118_combout\,
	datac => \regfile1|regx18|Q\(58),
	datad => \regfile1|regx19|Q\(58),
	combout => \regfile1|muxes_rs1|mux10|S[58]~119_combout\);

-- Location: LCCOMB_X31_Y17_N28
\regfile1|muxes_rs1|mux10|S[58]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~120_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[58]~117_combout\)) # (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[58]~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[58]~117_combout\,
	datab => \RI1|riOUT\(17),
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[58]~119_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[58]~120_combout\);

-- Location: LCCOMB_X34_Y16_N24
\regfile1|muxes_rs1|mux10|S[58]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~121_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(58)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx28|Q\(58) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx29|Q\(58),
	datac => \regfile1|regx28|Q\(58),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[58]~121_combout\);

-- Location: LCCOMB_X30_Y19_N4
\regfile1|muxes_rs1|mux10|S[58]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~122_combout\ = (\regfile1|muxes_rs1|mux10|S[58]~121_combout\ & ((\regfile1|regx31|Q\(58)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[58]~121_combout\ & (((\regfile1|regx30|Q\(58) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(58),
	datab => \regfile1|muxes_rs1|mux10|S[58]~121_combout\,
	datac => \regfile1|regx30|Q\(58),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[58]~122_combout\);

-- Location: LCCOMB_X30_Y21_N14
\regfile1|muxes_rs1|mux10|S[58]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~123_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[58]~120_combout\ & ((\regfile1|muxes_rs1|mux10|S[58]~122_combout\))) # (!\regfile1|muxes_rs1|mux10|S[58]~120_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[58]~115_combout\)))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[58]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[58]~120_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[58]~115_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[58]~122_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[58]~123_combout\);

-- Location: LCCOMB_X34_Y14_N16
\regfile1|muxes_rs1|mux10|S[58]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[58]~124_combout\ = (\regfile1|muxes_rs1|mux10|S[58]~113_combout\ & ((\regfile1|muxes_rs1|mux10|S[58]~123_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[58]~113_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[58]~106_combout\ & \regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[58]~123_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[58]~113_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[58]~106_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[58]~124_combout\);

-- Location: LCFF_X37_Y20_N25
\regfile1|regx14|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(57));

-- Location: LCFF_X37_Y20_N19
\regfile1|regx12|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(57));

-- Location: LCCOMB_X37_Y20_N18
\regfile1|muxes_rs2|mux10|S[57]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~125_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(57)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(57) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(57),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(57),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[57]~125_combout\);

-- Location: LCCOMB_X35_Y20_N4
\regfile1|muxes_rs2|mux10|S[57]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~126_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[57]~125_combout\ & ((\regfile1|regx15|Q\(57)))) # (!\regfile1|muxes_rs2|mux10|S[57]~125_combout\ & (\regfile1|regx13|Q\(57))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[57]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx13|Q\(57),
	datac => \regfile1|regx15|Q\(57),
	datad => \regfile1|muxes_rs2|mux10|S[57]~125_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~126_combout\);

-- Location: LCFF_X33_Y25_N11
\regfile1|regx2|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(57));

-- Location: LCFF_X33_Y24_N7
\regfile1|regx6|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(57));

-- Location: LCFF_X32_Y23_N31
\regfile1|regx5|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(57));

-- Location: LCFF_X36_Y18_N25
\regfile1|regx25|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[57]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(57));

-- Location: LCFF_X37_Y17_N5
\regfile1|regx26|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[57]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(57));

-- Location: LCFF_X37_Y17_N7
\regfile1|regx24|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx24|Q[57]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(57));

-- Location: LCCOMB_X37_Y17_N0
\regfile1|muxes_rs2|mux10|S[57]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~134_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx26|Q\(57)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx24|Q\(57) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(57),
	datab => \regfile1|regx26|Q\(57),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[57]~134_combout\);

-- Location: LCFF_X36_Y18_N31
\regfile1|regx27|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[57]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(57));

-- Location: LCCOMB_X36_Y18_N28
\regfile1|muxes_rs2|mux10|S[57]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~135_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[57]~134_combout\ & (\regfile1|regx27|Q\(57))) # (!\regfile1|muxes_rs2|mux10|S[57]~134_combout\ & ((\regfile1|regx25|Q\(57)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[57]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(57),
	datac => \regfile1|regx25|Q\(57),
	datad => \regfile1|muxes_rs2|mux10|S[57]~134_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~135_combout\);

-- Location: LCFF_X38_Y17_N7
\regfile1|regx21|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[57]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(57));

-- Location: LCFF_X35_Y19_N25
\regfile1|regx16|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(57));

-- Location: LCFF_X36_Y16_N1
\regfile1|regx19|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(57));

-- Location: LCFF_X33_Y20_N23
\regfile1|regx31|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(57));

-- Location: LCCOMB_X37_Y20_N24
\regfile1|muxes_rs1|mux10|S[57]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~125_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx14|Q\(57))) # (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(57))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(57),
	datad => \regfile1|regx12|Q\(57),
	combout => \regfile1|muxes_rs1|mux10|S[57]~125_combout\);

-- Location: LCCOMB_X35_Y22_N18
\regfile1|muxes_rs1|mux10|S[57]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~127_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(57))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(57))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(57),
	datad => \regfile1|regx8|Q\(57),
	combout => \regfile1|muxes_rs1|mux10|S[57]~127_combout\);

-- Location: LCCOMB_X32_Y23_N30
\regfile1|muxes_rs1|mux10|S[57]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~129_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(57)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(57) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(57),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(57),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[57]~129_combout\);

-- Location: LCCOMB_X33_Y24_N20
\regfile1|muxes_rs1|mux10|S[57]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~130_combout\ = (\regfile1|muxes_rs1|mux10|S[57]~129_combout\ & (((\regfile1|regx7|Q\(57))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[57]~129_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx6|Q\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~129_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx7|Q\(57),
	datad => \regfile1|regx6|Q\(57),
	combout => \regfile1|muxes_rs1|mux10|S[57]~130_combout\);

-- Location: LCCOMB_X33_Y25_N0
\regfile1|muxes_rs1|mux10|S[57]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~131_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[57]~130_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(57),
	datad => \regfile1|muxes_rs1|mux10|S[57]~130_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[57]~131_combout\);

-- Location: LCCOMB_X33_Y25_N10
\regfile1|muxes_rs1|mux10|S[57]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~132_combout\ = (\regfile1|muxes_rs1|mux10|S[57]~131_combout\ & (((\regfile1|regx2|Q\(57))) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))) # (!\regfile1|muxes_rs1|mux10|S[57]~131_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|regx1|Q\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~131_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(57),
	datad => \regfile1|regx1|Q\(57),
	combout => \regfile1|muxes_rs1|mux10|S[57]~132_combout\);

-- Location: LCCOMB_X37_Y17_N12
\regfile1|muxes_rs1|mux10|S[57]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~134_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(57)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((!\RI1|riOUT\(15) & \regfile1|regx24|Q\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx26|Q\(57),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx24|Q\(57),
	combout => \regfile1|muxes_rs1|mux10|S[57]~134_combout\);

-- Location: LCCOMB_X37_Y18_N20
\regfile1|muxes_rs1|mux10|S[57]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~135_combout\ = (\regfile1|muxes_rs1|mux10|S[57]~134_combout\ & (((\regfile1|regx27|Q\(57)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[57]~134_combout\ & (\regfile1|regx25|Q\(57) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~134_combout\,
	datab => \regfile1|regx25|Q\(57),
	datac => \regfile1|regx27|Q\(57),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[57]~135_combout\);

-- Location: LCCOMB_X37_Y18_N0
\regfile1|muxes_rs1|mux10|S[57]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~136_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx21|Q\(57))) # (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(57))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(57),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx20|Q\(57),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[57]~136_combout\);

-- Location: LCCOMB_X36_Y16_N10
\regfile1|muxes_rs1|mux10|S[57]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~138_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(57)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(57),
	datac => \regfile1|regx17|Q\(57),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[57]~138_combout\);

-- Location: LCCOMB_X36_Y16_N14
\regfile1|muxes_rs1|mux10|S[57]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~139_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[57]~138_combout\ & (\regfile1|regx19|Q\(57))) # (!\regfile1|muxes_rs1|mux10|S[57]~138_combout\ & ((\regfile1|regx18|Q\(57)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[57]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx19|Q\(57),
	datac => \regfile1|regx18|Q\(57),
	datad => \regfile1|muxes_rs1|mux10|S[57]~138_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[57]~139_combout\);

-- Location: LCFF_X37_Y22_N27
\regfile1|regx10|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(56));

-- Location: LCFF_X35_Y22_N7
\regfile1|regx8|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(56));

-- Location: LCCOMB_X35_Y22_N6
\regfile1|muxes_rs2|mux10|S[56]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~145_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx10|Q\(56))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx8|Q\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx8|Q\(56),
	datad => \regfile1|regx10|Q\(56),
	combout => \regfile1|muxes_rs2|mux10|S[56]~145_combout\);

-- Location: LCCOMB_X34_Y24_N6
\regfile1|muxes_rs2|mux10|S[56]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~146_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[56]~145_combout\ & ((\regfile1|regx11|Q\(56)))) # (!\regfile1|muxes_rs2|mux10|S[56]~145_combout\ & (\regfile1|regx9|Q\(56))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[56]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[56]~145_combout\,
	datac => \regfile1|regx9|Q\(56),
	datad => \regfile1|regx11|Q\(56),
	combout => \regfile1|muxes_rs2|mux10|S[56]~146_combout\);

-- Location: LCFF_X33_Y17_N17
\regfile1|regx13|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(56));

-- Location: LCFF_X38_Y16_N5
\regfile1|regx15|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[56]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(56));

-- Location: LCFF_X31_Y23_N7
\regfile1|regx4|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(56));

-- Location: LCFF_X32_Y24_N11
\regfile1|regx7|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(56));

-- Location: LCFF_X33_Y19_N13
\regfile1|regx22|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[56]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(56));

-- Location: LCFF_X31_Y13_N21
\regfile1|regx27|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[56]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(56));

-- Location: LCCOMB_X37_Y22_N26
\regfile1|muxes_rs1|mux10|S[56]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~145_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(56)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(56) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(56),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(56),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[56]~145_combout\);

-- Location: LCCOMB_X33_Y17_N16
\regfile1|muxes_rs1|mux10|S[56]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~147_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx13|Q\(56))) # (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(56))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(56),
	datad => \regfile1|regx12|Q\(56),
	combout => \regfile1|muxes_rs1|mux10|S[56]~147_combout\);

-- Location: LCCOMB_X38_Y16_N8
\regfile1|muxes_rs1|mux10|S[56]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~148_combout\ = (\regfile1|muxes_rs1|mux10|S[56]~147_combout\ & (((\regfile1|regx15|Q\(56)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[56]~147_combout\ & (\regfile1|regx14|Q\(56) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(56),
	datab => \regfile1|muxes_rs1|mux10|S[56]~147_combout\,
	datac => \regfile1|regx15|Q\(56),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[56]~148_combout\);

-- Location: LCCOMB_X32_Y24_N6
\regfile1|muxes_rs1|mux10|S[56]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~149_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx5|Q\(56))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx4|Q\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx5|Q\(56),
	datad => \regfile1|regx4|Q\(56),
	combout => \regfile1|muxes_rs1|mux10|S[56]~149_combout\);

-- Location: LCCOMB_X32_Y24_N10
\regfile1|muxes_rs1|mux10|S[56]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~150_combout\ = (\regfile1|muxes_rs1|mux10|S[56]~149_combout\ & (((\regfile1|regx7|Q\(56)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[56]~149_combout\ & (\regfile1|regx6|Q\(56) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[56]~149_combout\,
	datab => \regfile1|regx6|Q\(56),
	datac => \regfile1|regx7|Q\(56),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[56]~150_combout\);

-- Location: LCCOMB_X36_Y25_N10
\regfile1|muxes_rs1|mux10|S[56]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~151_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[56]~150_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(56) & ((\regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(56),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[56]~150_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[56]~151_combout\);

-- Location: LCCOMB_X28_Y24_N0
\regfile1|muxes_rs1|mux10|S[56]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~152_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[56]~151_combout\ & ((\regfile1|regx2|Q\(56)))) # (!\regfile1|muxes_rs1|mux10|S[56]~151_combout\ & (\regfile1|regx1|Q\(56))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[56]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(56),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(56),
	datad => \regfile1|muxes_rs1|mux10|S[56]~151_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[56]~152_combout\);

-- Location: LCCOMB_X35_Y16_N30
\regfile1|muxes_rs1|mux10|S[56]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~153_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[56]~148_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[56]~152_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[56]~152_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[56]~148_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[56]~153_combout\);

-- Location: LCCOMB_X33_Y19_N20
\regfile1|muxes_rs1|mux10|S[56]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~154_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx22|Q\(56))) # (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(56))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(56),
	datab => \regfile1|regx20|Q\(56),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[56]~154_combout\);

-- Location: LCCOMB_X36_Y19_N0
\regfile1|muxes_rs1|mux10|S[56]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~155_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[56]~154_combout\ & (\regfile1|regx23|Q\(56))) # (!\regfile1|muxes_rs1|mux10|S[56]~154_combout\ & ((\regfile1|regx21|Q\(56)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[56]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx23|Q\(56),
	datac => \regfile1|regx21|Q\(56),
	datad => \regfile1|muxes_rs1|mux10|S[56]~154_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[56]~155_combout\);

-- Location: LCFF_X33_Y20_N3
\regfile1|regx12|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(55));

-- Location: LCFF_X35_Y23_N21
\regfile1|regx2|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(55));

-- Location: LCFF_X37_Y17_N25
\regfile1|regx26|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(55));

-- Location: LCCOMB_X37_Y16_N28
\regfile1|muxes_rs2|mux10|S[55]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~174_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(55))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(55))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(55),
	datab => \regfile1|regx24|Q\(55),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[55]~174_combout\);

-- Location: LCCOMB_X37_Y16_N14
\regfile1|muxes_rs2|mux10|S[55]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~175_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[55]~174_combout\ & ((\regfile1|regx27|Q\(55)))) # (!\regfile1|muxes_rs2|mux10|S[55]~174_combout\ & (\regfile1|regx25|Q\(55))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[55]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(55),
	datab => \regfile1|regx27|Q\(55),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[55]~174_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~175_combout\);

-- Location: LCFF_X36_Y19_N3
\regfile1|regx21|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(55));

-- Location: LCFF_X33_Y21_N3
\regfile1|regx30|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(55));

-- Location: LCFF_X34_Y19_N25
\regfile1|regx31|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux8~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(55));

-- Location: LCCOMB_X36_Y17_N2
\regfile1|muxes_rs1|mux10|S[55]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~165_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(55)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((!\RI1|riOUT\(15) & \regfile1|regx12|Q\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx14|Q\(55),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx12|Q\(55),
	combout => \regfile1|muxes_rs1|mux10|S[55]~165_combout\);

-- Location: LCCOMB_X33_Y26_N0
\regfile1|muxes_rs1|mux10|S[55]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~169_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(55))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(55))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx5|Q\(55),
	datac => \regfile1|regx4|Q\(55),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[55]~169_combout\);

-- Location: LCCOMB_X35_Y23_N4
\regfile1|muxes_rs1|mux10|S[55]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~170_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[55]~169_combout\ & ((\regfile1|regx7|Q\(55)))) # (!\regfile1|muxes_rs1|mux10|S[55]~169_combout\ & (\regfile1|regx6|Q\(55))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[55]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx6|Q\(55),
	datac => \regfile1|muxes_rs1|mux10|S[55]~169_combout\,
	datad => \regfile1|regx7|Q\(55),
	combout => \regfile1|muxes_rs1|mux10|S[55]~170_combout\);

-- Location: LCCOMB_X35_Y23_N22
\regfile1|muxes_rs1|mux10|S[55]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~171_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[55]~170_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(55))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(55),
	datac => \regfile1|muxes_rs1|mux10|S[55]~170_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[55]~171_combout\);

-- Location: LCCOMB_X36_Y23_N8
\regfile1|muxes_rs1|mux10|S[55]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~172_combout\ = (\regfile1|muxes_rs1|mux10|S[55]~171_combout\ & ((\regfile1|regx2|Q\(55)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[55]~171_combout\ & (((\regfile1|regx1|Q\(55) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(55),
	datab => \regfile1|muxes_rs1|mux10|S[55]~171_combout\,
	datac => \regfile1|regx1|Q\(55),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[55]~172_combout\);

-- Location: LCCOMB_X36_Y19_N2
\regfile1|muxes_rs1|mux10|S[55]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~176_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(55)))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(55),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx21|Q\(55),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[55]~176_combout\);

-- Location: LCCOMB_X31_Y19_N20
\regfile1|muxes_rs1|mux10|S[55]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~178_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(55))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(55))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx17|Q\(55),
	datac => \regfile1|regx16|Q\(55),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[55]~178_combout\);

-- Location: LCCOMB_X31_Y19_N26
\regfile1|muxes_rs1|mux10|S[55]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~179_combout\ = (\regfile1|muxes_rs1|mux10|S[55]~178_combout\ & (((\regfile1|regx19|Q\(55))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[55]~178_combout\ & (\RI1|riOUT\(16) & (\regfile1|regx18|Q\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[55]~178_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx18|Q\(55),
	datad => \regfile1|regx19|Q\(55),
	combout => \regfile1|muxes_rs1|mux10|S[55]~179_combout\);

-- Location: LCCOMB_X37_Y16_N22
\regfile1|muxes_rs1|mux10|S[55]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~181_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx30|Q\(55))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx28|Q\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx30|Q\(55),
	datad => \regfile1|regx28|Q\(55),
	combout => \regfile1|muxes_rs1|mux10|S[55]~181_combout\);

-- Location: LCCOMB_X37_Y16_N20
\regfile1|muxes_rs1|mux10|S[55]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~182_combout\ = (\regfile1|muxes_rs1|mux10|S[55]~181_combout\ & ((\regfile1|regx31|Q\(55)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[55]~181_combout\ & (((\regfile1|regx29|Q\(55) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(55),
	datab => \regfile1|muxes_rs1|mux10|S[55]~181_combout\,
	datac => \regfile1|regx29|Q\(55),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[55]~182_combout\);

-- Location: LCFF_X34_Y17_N23
\regfile1|regx9|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[54]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(54));

-- Location: LCFF_X29_Y17_N25
\regfile1|regx14|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(54));

-- Location: LCFF_X33_Y17_N1
\regfile1|regx13|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(54));

-- Location: LCFF_X33_Y17_N3
\regfile1|regx12|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(54));

-- Location: LCCOMB_X33_Y17_N2
\regfile1|muxes_rs2|mux10|S[54]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~187_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(54))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(54))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(54),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(54),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[54]~187_combout\);

-- Location: LCFF_X29_Y17_N31
\regfile1|regx15|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(54));

-- Location: LCCOMB_X29_Y17_N24
\regfile1|muxes_rs2|mux10|S[54]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~188_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[54]~187_combout\ & (\regfile1|regx15|Q\(54))) # (!\regfile1|muxes_rs2|mux10|S[54]~187_combout\ & ((\regfile1|regx14|Q\(54)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[54]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(54),
	datac => \regfile1|regx14|Q\(54),
	datad => \regfile1|muxes_rs2|mux10|S[54]~187_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~188_combout\);

-- Location: LCFF_X35_Y23_N9
\regfile1|regx2|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(54));

-- Location: LCFF_X35_Y23_N7
\regfile1|regx6|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(54));

-- Location: LCFF_X33_Y23_N3
\regfile1|regx5|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(54));

-- Location: LCFF_X38_Y19_N17
\regfile1|regx29|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(54));

-- Location: LCCOMB_X33_Y17_N0
\regfile1|muxes_rs1|mux10|S[54]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~187_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(54)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(54),
	datac => \regfile1|regx13|Q\(54),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[54]~187_combout\);

-- Location: LCCOMB_X29_Y17_N20
\regfile1|muxes_rs1|mux10|S[54]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~188_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[54]~187_combout\ & ((\regfile1|regx15|Q\(54)))) # (!\regfile1|muxes_rs1|mux10|S[54]~187_combout\ & (\regfile1|regx14|Q\(54))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[54]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[54]~187_combout\,
	datac => \regfile1|regx14|Q\(54),
	datad => \regfile1|regx15|Q\(54),
	combout => \regfile1|muxes_rs1|mux10|S[54]~188_combout\);

-- Location: LCCOMB_X33_Y23_N2
\regfile1|muxes_rs1|mux10|S[54]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~189_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(54)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx4|Q\(54),
	datac => \regfile1|regx5|Q\(54),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[54]~189_combout\);

-- Location: LCCOMB_X35_Y23_N6
\regfile1|muxes_rs1|mux10|S[54]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~190_combout\ = (\regfile1|muxes_rs1|mux10|S[54]~189_combout\ & ((\regfile1|regx7|Q\(54)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[54]~189_combout\ & (((\regfile1|regx6|Q\(54) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[54]~189_combout\,
	datab => \regfile1|regx7|Q\(54),
	datac => \regfile1|regx6|Q\(54),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[54]~190_combout\);

-- Location: LCCOMB_X36_Y19_N28
\regfile1|muxes_rs1|mux10|S[54]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~194_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(54)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx20|Q\(54),
	datad => \regfile1|regx22|Q\(54),
	combout => \regfile1|muxes_rs1|mux10|S[54]~194_combout\);

-- Location: LCFF_X37_Y20_N7
\regfile1|regx14|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(53));

-- Location: LCFF_X37_Y20_N5
\regfile1|regx12|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(53));

-- Location: LCCOMB_X37_Y20_N4
\regfile1|muxes_rs2|mux10|S[53]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~205_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(53)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(53),
	datad => \regfile1|regx14|Q\(53),
	combout => \regfile1|muxes_rs2|mux10|S[53]~205_combout\);

-- Location: LCFF_X32_Y22_N25
\regfile1|regx4|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(53));

-- Location: LCFF_X37_Y19_N1
\regfile1|regx25|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(53));

-- Location: LCFF_X38_Y21_N29
\regfile1|regx26|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(53));

-- Location: LCFF_X37_Y19_N15
\regfile1|regx24|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(53));

-- Location: LCCOMB_X37_Y19_N14
\regfile1|muxes_rs2|mux10|S[53]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~214_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(53)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(53) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(53),
	datac => \regfile1|regx24|Q\(53),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[53]~214_combout\);

-- Location: LCFF_X38_Y21_N15
\regfile1|regx27|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(53));

-- Location: LCCOMB_X37_Y19_N24
\regfile1|muxes_rs2|mux10|S[53]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~215_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[53]~214_combout\ & (\regfile1|regx27|Q\(53))) # (!\regfile1|muxes_rs2|mux10|S[53]~214_combout\ & ((\regfile1|regx25|Q\(53)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[53]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(53),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|muxes_rs2|mux10|S[53]~214_combout\,
	datad => \regfile1|regx25|Q\(53),
	combout => \regfile1|muxes_rs2|mux10|S[53]~215_combout\);

-- Location: LCFF_X32_Y26_N13
\regfile1|regx22|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[53]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(53));

-- Location: LCFF_X36_Y19_N15
\regfile1|regx21|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(53));

-- Location: LCFF_X36_Y19_N17
\regfile1|regx20|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(53));

-- Location: LCCOMB_X36_Y19_N16
\regfile1|muxes_rs2|mux10|S[53]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~216_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(53))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(53))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(53),
	datac => \regfile1|regx20|Q\(53),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[53]~216_combout\);

-- Location: LCFF_X35_Y15_N3
\regfile1|regx23|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[53]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(53));

-- Location: LCCOMB_X37_Y19_N26
\regfile1|muxes_rs2|mux10|S[53]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~217_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[53]~216_combout\ & ((\regfile1|regx23|Q\(53)))) # (!\regfile1|muxes_rs2|mux10|S[53]~216_combout\ & (\regfile1|regx22|Q\(53))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[53]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(53),
	datac => \regfile1|regx23|Q\(53),
	datad => \regfile1|muxes_rs2|mux10|S[53]~216_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~217_combout\);

-- Location: LCFF_X32_Y19_N17
\regfile1|regx18|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(53));

-- Location: LCFF_X31_Y19_N11
\regfile1|regx17|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(53));

-- Location: LCFF_X32_Y19_N31
\regfile1|regx16|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(53));

-- Location: LCCOMB_X32_Y19_N30
\regfile1|muxes_rs2|mux10|S[53]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~218_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(53))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(53))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(53),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(53),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[53]~218_combout\);

-- Location: LCFF_X31_Y19_N29
\regfile1|regx19|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(53));

-- Location: LCCOMB_X32_Y19_N16
\regfile1|muxes_rs2|mux10|S[53]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~219_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[53]~218_combout\ & (\regfile1|regx19|Q\(53))) # (!\regfile1|muxes_rs2|mux10|S[53]~218_combout\ & ((\regfile1|regx18|Q\(53)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[53]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(53),
	datac => \regfile1|regx18|Q\(53),
	datad => \regfile1|muxes_rs2|mux10|S[53]~218_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~219_combout\);

-- Location: LCCOMB_X37_Y19_N16
\regfile1|muxes_rs2|mux10|S[53]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~220_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[53]~217_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[53]~219_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[53]~219_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[53]~217_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~220_combout\);

-- Location: LCFF_X38_Y19_N3
\regfile1|regx29|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(53));

-- Location: LCFF_X33_Y21_N9
\regfile1|regx30|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(53));

-- Location: LCFF_X38_Y19_N1
\regfile1|regx28|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(53));

-- Location: LCCOMB_X38_Y19_N0
\regfile1|muxes_rs2|mux10|S[53]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~221_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(53)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(53) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(53),
	datac => \regfile1|regx28|Q\(53),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[53]~221_combout\);

-- Location: LCFF_X34_Y19_N11
\regfile1|regx31|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux10~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(53));

-- Location: LCCOMB_X38_Y19_N2
\regfile1|muxes_rs2|mux10|S[53]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~222_combout\ = (\regfile1|muxes_rs2|mux10|S[53]~221_combout\ & ((\regfile1|regx31|Q\(53)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[53]~221_combout\ & (((\regfile1|regx29|Q\(53) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(53),
	datab => \regfile1|muxes_rs2|mux10|S[53]~221_combout\,
	datac => \regfile1|regx29|Q\(53),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[53]~222_combout\);

-- Location: LCCOMB_X37_Y19_N10
\regfile1|muxes_rs2|mux10|S[53]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~223_combout\ = (\regfile1|muxes_rs2|mux10|S[53]~220_combout\ & (((\regfile1|muxes_rs2|mux10|S[53]~222_combout\)) # (!\RI1|riOUT\(23)))) # (!\regfile1|muxes_rs2|mux10|S[53]~220_combout\ & (\RI1|riOUT\(23) & 
-- (\regfile1|muxes_rs2|mux10|S[53]~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[53]~220_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[53]~215_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[53]~222_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~223_combout\);

-- Location: LCCOMB_X37_Y20_N6
\regfile1|muxes_rs1|mux10|S[53]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~205_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(53)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(53) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(53),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(53),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[53]~205_combout\);

-- Location: LCCOMB_X32_Y22_N24
\regfile1|muxes_rs1|mux10|S[53]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~209_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(53)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(53) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx5|Q\(53),
	datac => \regfile1|regx4|Q\(53),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[53]~209_combout\);

-- Location: LCCOMB_X33_Y24_N14
\regfile1|muxes_rs1|mux10|S[53]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~210_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[53]~209_combout\ & (\regfile1|regx7|Q\(53))) # (!\regfile1|muxes_rs1|mux10|S[53]~209_combout\ & ((\regfile1|regx6|Q\(53)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[53]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(53),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx6|Q\(53),
	datad => \regfile1|muxes_rs1|mux10|S[53]~209_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~210_combout\);

-- Location: LCCOMB_X36_Y23_N20
\regfile1|muxes_rs1|mux10|S[53]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~211_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[53]~210_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(53) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[53]~210_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(53),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~211_combout\);

-- Location: LCCOMB_X38_Y22_N20
\regfile1|muxes_rs1|mux10|S[53]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~214_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(53))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(53),
	datad => \regfile1|regx24|Q\(53),
	combout => \regfile1|muxes_rs1|mux10|S[53]~214_combout\);

-- Location: LCCOMB_X38_Y21_N2
\regfile1|muxes_rs1|mux10|S[53]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~215_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[53]~214_combout\ & ((\regfile1|regx27|Q\(53)))) # (!\regfile1|muxes_rs1|mux10|S[53]~214_combout\ & (\regfile1|regx25|Q\(53))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[53]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(53),
	datac => \regfile1|regx27|Q\(53),
	datad => \regfile1|muxes_rs1|mux10|S[53]~214_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~215_combout\);

-- Location: LCCOMB_X36_Y19_N14
\regfile1|muxes_rs1|mux10|S[53]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~216_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(53)))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(53),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx21|Q\(53),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[53]~216_combout\);

-- Location: LCCOMB_X37_Y19_N6
\regfile1|muxes_rs1|mux10|S[53]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~217_combout\ = (\regfile1|muxes_rs1|mux10|S[53]~216_combout\ & (((\regfile1|regx23|Q\(53))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[53]~216_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[53]~216_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx23|Q\(53),
	datad => \regfile1|regx22|Q\(53),
	combout => \regfile1|muxes_rs1|mux10|S[53]~217_combout\);

-- Location: LCCOMB_X31_Y19_N10
\regfile1|muxes_rs1|mux10|S[53]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~218_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx17|Q\(53))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx16|Q\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(53),
	datad => \regfile1|regx16|Q\(53),
	combout => \regfile1|muxes_rs1|mux10|S[53]~218_combout\);

-- Location: LCCOMB_X31_Y19_N28
\regfile1|muxes_rs1|mux10|S[53]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~219_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[53]~218_combout\ & ((\regfile1|regx19|Q\(53)))) # (!\regfile1|muxes_rs1|mux10|S[53]~218_combout\ & (\regfile1|regx18|Q\(53))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[53]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(53),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(53),
	datad => \regfile1|muxes_rs1|mux10|S[53]~218_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~219_combout\);

-- Location: LCCOMB_X35_Y15_N24
\regfile1|muxes_rs1|mux10|S[53]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~220_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[53]~217_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[53]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[53]~219_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[53]~217_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~220_combout\);

-- Location: LCCOMB_X38_Y18_N18
\regfile1|muxes_rs1|mux10|S[53]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~221_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx30|Q\(53))) # (!\RI1|riOUT\(16) & ((\regfile1|regx28|Q\(53))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx30|Q\(53),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx28|Q\(53),
	combout => \regfile1|muxes_rs1|mux10|S[53]~221_combout\);

-- Location: LCCOMB_X38_Y19_N6
\regfile1|muxes_rs1|mux10|S[53]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~222_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[53]~221_combout\ & (\regfile1|regx31|Q\(53))) # (!\regfile1|muxes_rs1|mux10|S[53]~221_combout\ & ((\regfile1|regx29|Q\(53)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[53]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(53),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[53]~221_combout\,
	datad => \regfile1|regx29|Q\(53),
	combout => \regfile1|muxes_rs1|mux10|S[53]~222_combout\);

-- Location: LCCOMB_X38_Y21_N24
\regfile1|muxes_rs1|mux10|S[53]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~223_combout\ = (\regfile1|muxes_rs1|mux10|S[53]~220_combout\ & ((\regfile1|muxes_rs1|mux10|S[53]~222_combout\) # ((!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[53]~220_combout\ & (((\RI1|riOUT\(18) & 
-- \regfile1|muxes_rs1|mux10|S[53]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[53]~222_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[53]~220_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[53]~215_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~223_combout\);

-- Location: LCFF_X37_Y22_N1
\regfile1|regx8|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(52));

-- Location: LCCOMB_X37_Y25_N28
\regfile1|muxes_rs2|mux10|S[52]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~225_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx10|Q\(52)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(52) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(52),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx10|Q\(52),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[52]~225_combout\);

-- Location: LCFF_X29_Y17_N27
\regfile1|regx14|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(52));

-- Location: LCFF_X33_Y17_N5
\regfile1|regx13|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(52));

-- Location: LCFF_X33_Y17_N7
\regfile1|regx12|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(52));

-- Location: LCCOMB_X33_Y17_N6
\regfile1|muxes_rs2|mux10|S[52]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~227_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(52))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(52))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(52),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(52),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[52]~227_combout\);

-- Location: LCFF_X29_Y17_N5
\regfile1|regx15|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(52));

-- Location: LCCOMB_X29_Y17_N4
\regfile1|muxes_rs2|mux10|S[52]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~228_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[52]~227_combout\ & ((\regfile1|regx15|Q\(52)))) # (!\regfile1|muxes_rs2|mux10|S[52]~227_combout\ & (\regfile1|regx14|Q\(52))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[52]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx14|Q\(52),
	datac => \regfile1|regx15|Q\(52),
	datad => \regfile1|muxes_rs2|mux10|S[52]~227_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~228_combout\);

-- Location: LCFF_X33_Y19_N31
\regfile1|regx22|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(52));

-- Location: LCFF_X36_Y19_N11
\regfile1|regx20|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(52));

-- Location: LCCOMB_X36_Y19_N10
\regfile1|muxes_rs2|mux10|S[52]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~234_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(52)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(52) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(52),
	datac => \regfile1|regx20|Q\(52),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[52]~234_combout\);

-- Location: LCCOMB_X33_Y19_N6
\regfile1|muxes_rs2|mux10|S[52]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~235_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[52]~234_combout\ & (\regfile1|regx23|Q\(52))) # (!\regfile1|muxes_rs2|mux10|S[52]~234_combout\ & ((\regfile1|regx21|Q\(52)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[52]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(52),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(52),
	datad => \regfile1|muxes_rs2|mux10|S[52]~234_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~235_combout\);

-- Location: LCFF_X37_Y19_N3
\regfile1|regx24|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(52));

-- Location: LCCOMB_X37_Y19_N2
\regfile1|muxes_rs2|mux10|S[52]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~236_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(52)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(52) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(52),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(52),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[52]~236_combout\);

-- Location: LCCOMB_X37_Y19_N20
\regfile1|muxes_rs2|mux10|S[52]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~237_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[52]~236_combout\ & (\regfile1|regx27|Q\(52))) # (!\regfile1|muxes_rs2|mux10|S[52]~236_combout\ & ((\regfile1|regx25|Q\(52)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[52]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(52),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(52),
	datad => \regfile1|muxes_rs2|mux10|S[52]~236_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~237_combout\);

-- Location: LCFF_X33_Y15_N17
\regfile1|regx18|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(52));

-- Location: LCFF_X33_Y15_N11
\regfile1|regx17|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(52));

-- Location: LCCOMB_X32_Y19_N20
\regfile1|muxes_rs2|mux10|S[52]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~238_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(52)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(52) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(52),
	datac => \regfile1|regx16|Q\(52),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[52]~238_combout\);

-- Location: LCCOMB_X33_Y15_N16
\regfile1|muxes_rs2|mux10|S[52]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~239_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[52]~238_combout\ & (\regfile1|regx19|Q\(52))) # (!\regfile1|muxes_rs2|mux10|S[52]~238_combout\ & ((\regfile1|regx18|Q\(52)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[52]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(52),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(52),
	datad => \regfile1|muxes_rs2|mux10|S[52]~238_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~239_combout\);

-- Location: LCCOMB_X36_Y17_N12
\regfile1|muxes_rs2|mux10|S[52]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~240_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[52]~237_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[52]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[52]~237_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[52]~239_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~240_combout\);

-- Location: LCFF_X38_Y22_N19
\regfile1|regx30|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(52));

-- Location: LCFF_X31_Y17_N3
\regfile1|regx29|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[52]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(52));

-- Location: LCFF_X38_Y22_N29
\regfile1|regx28|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(52));

-- Location: LCCOMB_X38_Y22_N26
\regfile1|muxes_rs2|mux10|S[52]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~241_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(52))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(52))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(52),
	datab => \regfile1|regx28|Q\(52),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[52]~241_combout\);

-- Location: LCFF_X34_Y19_N21
\regfile1|regx31|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux11~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(52));

-- Location: LCCOMB_X38_Y22_N18
\regfile1|muxes_rs2|mux10|S[52]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~242_combout\ = (\regfile1|muxes_rs2|mux10|S[52]~241_combout\ & ((\regfile1|regx31|Q\(52)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[52]~241_combout\ & (((\regfile1|regx30|Q\(52) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(52),
	datab => \regfile1|muxes_rs2|mux10|S[52]~241_combout\,
	datac => \regfile1|regx30|Q\(52),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[52]~242_combout\);

-- Location: LCCOMB_X36_Y17_N10
\regfile1|muxes_rs2|mux10|S[52]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~243_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[52]~240_combout\ & (\regfile1|muxes_rs2|mux10|S[52]~242_combout\)) # (!\regfile1|muxes_rs2|mux10|S[52]~240_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[52]~235_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[52]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[52]~242_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[52]~235_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[52]~240_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~243_combout\);

-- Location: LCCOMB_X33_Y17_N4
\regfile1|muxes_rs1|mux10|S[52]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~227_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx13|Q\(52))) # (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(52))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(52),
	datad => \regfile1|regx12|Q\(52),
	combout => \regfile1|muxes_rs1|mux10|S[52]~227_combout\);

-- Location: LCCOMB_X29_Y17_N18
\regfile1|muxes_rs1|mux10|S[52]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~228_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[52]~227_combout\ & (\regfile1|regx15|Q\(52))) # (!\regfile1|muxes_rs1|mux10|S[52]~227_combout\ & ((\regfile1|regx14|Q\(52)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[52]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx15|Q\(52),
	datac => \regfile1|muxes_rs1|mux10|S[52]~227_combout\,
	datad => \regfile1|regx14|Q\(52),
	combout => \regfile1|muxes_rs1|mux10|S[52]~228_combout\);

-- Location: LCCOMB_X35_Y23_N2
\regfile1|muxes_rs1|mux10|S[52]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~234_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx22|Q\(52))) # (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(52))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(52),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx20|Q\(52),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[52]~234_combout\);

-- Location: LCCOMB_X38_Y22_N28
\regfile1|muxes_rs1|mux10|S[52]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~241_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx29|Q\(52))) # (!\RI1|riOUT\(15) & ((\regfile1|regx28|Q\(52))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(52),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx28|Q\(52),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[52]~241_combout\);

-- Location: LCCOMB_X38_Y22_N8
\regfile1|muxes_rs1|mux10|S[52]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~242_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[52]~241_combout\ & ((\regfile1|regx31|Q\(52)))) # (!\regfile1|muxes_rs1|mux10|S[52]~241_combout\ & (\regfile1|regx30|Q\(52))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[52]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx30|Q\(52),
	datac => \regfile1|muxes_rs1|mux10|S[52]~241_combout\,
	datad => \regfile1|regx31|Q\(52),
	combout => \regfile1|muxes_rs1|mux10|S[52]~242_combout\);

-- Location: LCCOMB_X37_Y20_N12
\regfile1|muxes_rs2|mux10|S[51]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~245_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx14|Q\(51))) # (!\RI1|riOUT\(21) & ((\regfile1|regx12|Q\(51))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx14|Q\(51),
	datac => \regfile1|regx12|Q\(51),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[51]~245_combout\);

-- Location: LCFF_X33_Y23_N11
\regfile1|regx5|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(51));

-- Location: LCFF_X21_Y19_N13
\regfile1|regx22|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(51));

-- Location: LCCOMB_X24_Y19_N6
\regfile1|muxes_rs2|mux10|S[51]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~258_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(51))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(51))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(51),
	datab => \regfile1|regx16|Q\(51),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[51]~258_combout\);

-- Location: LCFF_X34_Y20_N11
\regfile1|regx29|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(51));

-- Location: LCFF_X38_Y22_N11
\regfile1|regx30|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx30|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(51));

-- Location: LCCOMB_X33_Y23_N10
\regfile1|muxes_rs1|mux10|S[51]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~249_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(51)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(51) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(51),
	datac => \regfile1|regx5|Q\(51),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[51]~249_combout\);

-- Location: LCCOMB_X34_Y23_N10
\regfile1|muxes_rs1|mux10|S[51]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~250_combout\ = (\regfile1|muxes_rs1|mux10|S[51]~249_combout\ & (((\regfile1|regx7|Q\(51)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[51]~249_combout\ & (\regfile1|regx6|Q\(51) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[51]~249_combout\,
	datab => \regfile1|regx6|Q\(51),
	datac => \regfile1|regx7|Q\(51),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[51]~250_combout\);

-- Location: LCCOMB_X35_Y26_N16
\regfile1|muxes_rs1|mux10|S[51]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~251_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[51]~250_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(51) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[51]~250_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(51),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[51]~251_combout\);

-- Location: LCCOMB_X36_Y19_N8
\regfile1|muxes_rs1|mux10|S[51]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~256_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx21|Q\(51))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx21|Q\(51),
	datad => \regfile1|regx20|Q\(51),
	combout => \regfile1|muxes_rs1|mux10|S[51]~256_combout\);

-- Location: LCCOMB_X21_Y19_N26
\regfile1|muxes_rs1|mux10|S[51]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~257_combout\ = (\regfile1|muxes_rs1|mux10|S[51]~256_combout\ & (((\regfile1|regx23|Q\(51)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[51]~256_combout\ & (\regfile1|regx22|Q\(51) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(51),
	datab => \regfile1|muxes_rs1|mux10|S[51]~256_combout\,
	datac => \regfile1|regx23|Q\(51),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[51]~257_combout\);

-- Location: LCCOMB_X38_Y22_N0
\regfile1|muxes_rs1|mux10|S[51]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~261_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx30|Q\(51))))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(51) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(51),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx30|Q\(51),
	combout => \regfile1|muxes_rs1|mux10|S[51]~261_combout\);

-- Location: LCCOMB_X34_Y20_N22
\regfile1|muxes_rs1|mux10|S[51]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~262_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[51]~261_combout\ & ((\regfile1|regx31|Q\(51)))) # (!\regfile1|muxes_rs1|mux10|S[51]~261_combout\ & (\regfile1|regx29|Q\(51))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[51]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(51),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[51]~261_combout\,
	datad => \regfile1|regx31|Q\(51),
	combout => \regfile1|muxes_rs1|mux10|S[51]~262_combout\);

-- Location: LCFF_X31_Y14_N7
\regfile1|regx11|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[50]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(50));

-- Location: LCFF_X29_Y21_N19
\regfile1|regx2|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(50));

-- Location: LCFF_X36_Y19_N13
\regfile1|regx21|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(50));

-- Location: LCFF_X27_Y21_N9
\regfile1|regx22|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[50]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(50));

-- Location: LCFF_X29_Y15_N21
\regfile1|regx26|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(50));

-- Location: LCFF_X31_Y19_N1
\regfile1|regx19|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(50));

-- Location: LCFF_X33_Y21_N7
\regfile1|regx30|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(50));

-- Location: LCFF_X34_Y20_N21
\regfile1|regx29|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(50));

-- Location: LCFF_X33_Y21_N21
\regfile1|regx28|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(50));

-- Location: LCCOMB_X33_Y21_N20
\regfile1|muxes_rs2|mux10|S[50]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~281_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(50))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(50))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(50),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(50),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[50]~281_combout\);

-- Location: LCFF_X29_Y21_N25
\regfile1|regx31|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux13~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(50));

-- Location: LCCOMB_X33_Y21_N6
\regfile1|muxes_rs2|mux10|S[50]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~282_combout\ = (\regfile1|muxes_rs2|mux10|S[50]~281_combout\ & (((\regfile1|regx31|Q\(50))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[50]~281_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx30|Q\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[50]~281_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx30|Q\(50),
	datad => \regfile1|regx31|Q\(50),
	combout => \regfile1|muxes_rs2|mux10|S[50]~282_combout\);

-- Location: LCCOMB_X36_Y19_N6
\regfile1|muxes_rs1|mux10|S[50]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~274_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx22|Q\(50))))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(50) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(50),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx22|Q\(50),
	combout => \regfile1|muxes_rs1|mux10|S[50]~274_combout\);

-- Location: LCCOMB_X36_Y19_N12
\regfile1|muxes_rs1|mux10|S[50]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~275_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[50]~274_combout\ & (\regfile1|regx23|Q\(50))) # (!\regfile1|muxes_rs1|mux10|S[50]~274_combout\ & ((\regfile1|regx21|Q\(50)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[50]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx23|Q\(50),
	datac => \regfile1|regx21|Q\(50),
	datad => \regfile1|muxes_rs1|mux10|S[50]~274_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[50]~275_combout\);

-- Location: LCCOMB_X37_Y18_N12
\regfile1|muxes_rs1|mux10|S[50]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~276_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(50)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(50) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(50),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(50),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[50]~276_combout\);

-- Location: LCCOMB_X24_Y15_N24
\regfile1|muxes_rs1|mux10|S[50]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~277_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[50]~276_combout\ & ((\regfile1|regx27|Q\(50)))) # (!\regfile1|muxes_rs1|mux10|S[50]~276_combout\ & (\regfile1|regx25|Q\(50))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[50]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(50),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[50]~276_combout\,
	datad => \regfile1|regx27|Q\(50),
	combout => \regfile1|muxes_rs1|mux10|S[50]~277_combout\);

-- Location: LCCOMB_X31_Y19_N22
\regfile1|muxes_rs1|mux10|S[50]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~278_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx17|Q\(50))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx16|Q\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(50),
	datad => \regfile1|regx16|Q\(50),
	combout => \regfile1|muxes_rs1|mux10|S[50]~278_combout\);

-- Location: LCCOMB_X31_Y19_N0
\regfile1|muxes_rs1|mux10|S[50]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~279_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[50]~278_combout\ & ((\regfile1|regx19|Q\(50)))) # (!\regfile1|muxes_rs1|mux10|S[50]~278_combout\ & (\regfile1|regx18|Q\(50))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[50]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(50),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(50),
	datad => \regfile1|muxes_rs1|mux10|S[50]~278_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[50]~279_combout\);

-- Location: LCCOMB_X24_Y15_N2
\regfile1|muxes_rs1|mux10|S[50]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~280_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[50]~277_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[50]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[50]~279_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[50]~277_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[50]~280_combout\);

-- Location: LCCOMB_X32_Y24_N8
\regfile1|muxes_rs1|mux10|S[50]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~281_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx29|Q\(50)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(50) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(50),
	datac => \regfile1|regx29|Q\(50),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[50]~281_combout\);

-- Location: LCCOMB_X32_Y24_N30
\regfile1|muxes_rs1|mux10|S[50]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~282_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[50]~281_combout\ & ((\regfile1|regx31|Q\(50)))) # (!\regfile1|muxes_rs1|mux10|S[50]~281_combout\ & (\regfile1|regx30|Q\(50))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[50]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(50),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[50]~281_combout\,
	datad => \regfile1|regx31|Q\(50),
	combout => \regfile1|muxes_rs1|mux10|S[50]~282_combout\);

-- Location: LCCOMB_X24_Y15_N12
\regfile1|muxes_rs1|mux10|S[50]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~283_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[50]~280_combout\ & (\regfile1|muxes_rs1|mux10|S[50]~282_combout\)) # (!\regfile1|muxes_rs1|mux10|S[50]~280_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[50]~275_combout\))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[50]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[50]~282_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[50]~275_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[50]~280_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[50]~283_combout\);

-- Location: LCFF_X37_Y20_N31
\regfile1|regx14|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(49));

-- Location: LCFF_X37_Y20_N21
\regfile1|regx12|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(49));

-- Location: LCCOMB_X37_Y20_N20
\regfile1|muxes_rs2|mux10|S[49]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~285_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx14|Q\(49))) # (!\RI1|riOUT\(21) & ((\regfile1|regx12|Q\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx14|Q\(49),
	datac => \regfile1|regx12|Q\(49),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[49]~285_combout\);

-- Location: LCCOMB_X35_Y20_N2
\regfile1|muxes_rs2|mux10|S[49]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~286_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[49]~285_combout\ & (\regfile1|regx15|Q\(49))) # (!\regfile1|muxes_rs2|mux10|S[49]~285_combout\ & ((\regfile1|regx13|Q\(49)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[49]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx15|Q\(49),
	datac => \regfile1|regx13|Q\(49),
	datad => \regfile1|muxes_rs2|mux10|S[49]~285_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~286_combout\);

-- Location: LCFF_X34_Y24_N15
\regfile1|regx9|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(49));

-- Location: LCFF_X32_Y23_N15
\regfile1|regx5|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(49));

-- Location: LCFF_X32_Y14_N21
\regfile1|regx21|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(49));

-- Location: LCFF_X34_Y20_N7
\regfile1|regx29|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(49));

-- Location: LCFF_X27_Y22_N9
\regfile1|regx30|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx30|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(49));

-- Location: LCFF_X30_Y19_N17
\regfile1|regx28|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(49));

-- Location: LCCOMB_X30_Y19_N16
\regfile1|muxes_rs2|mux10|S[49]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~301_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx30|Q\(49))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(49),
	datad => \regfile1|regx30|Q\(49),
	combout => \regfile1|muxes_rs2|mux10|S[49]~301_combout\);

-- Location: LCFF_X29_Y21_N17
\regfile1|regx31|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux14~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(49));

-- Location: LCCOMB_X37_Y16_N2
\regfile1|muxes_rs2|mux10|S[49]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~302_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[49]~301_combout\ & ((\regfile1|regx31|Q\(49)))) # (!\regfile1|muxes_rs2|mux10|S[49]~301_combout\ & (\regfile1|regx29|Q\(49))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[49]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx29|Q\(49),
	datac => \regfile1|muxes_rs2|mux10|S[49]~301_combout\,
	datad => \regfile1|regx31|Q\(49),
	combout => \regfile1|muxes_rs2|mux10|S[49]~302_combout\);

-- Location: LCCOMB_X37_Y20_N30
\regfile1|muxes_rs1|mux10|S[49]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~285_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(49)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(49) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(49),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(49),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[49]~285_combout\);

-- Location: LCCOMB_X32_Y15_N0
\regfile1|muxes_rs1|mux10|S[49]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~287_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(49)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(49) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(49),
	datac => \regfile1|regx10|Q\(49),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[49]~287_combout\);

-- Location: LCCOMB_X34_Y24_N14
\regfile1|muxes_rs1|mux10|S[49]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~288_combout\ = (\regfile1|muxes_rs1|mux10|S[49]~287_combout\ & ((\regfile1|regx11|Q\(49)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[49]~287_combout\ & (((\regfile1|regx9|Q\(49) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[49]~287_combout\,
	datab => \regfile1|regx11|Q\(49),
	datac => \regfile1|regx9|Q\(49),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[49]~288_combout\);

-- Location: LCCOMB_X32_Y23_N14
\regfile1|muxes_rs1|mux10|S[49]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~289_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(49))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(49),
	datad => \regfile1|regx4|Q\(49),
	combout => \regfile1|muxes_rs1|mux10|S[49]~289_combout\);

-- Location: LCCOMB_X32_Y25_N8
\regfile1|muxes_rs1|mux10|S[49]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~290_combout\ = (\regfile1|muxes_rs1|mux10|S[49]~289_combout\ & (((\regfile1|regx7|Q\(49)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[49]~289_combout\ & (\regfile1|regx6|Q\(49) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[49]~289_combout\,
	datab => \regfile1|regx6|Q\(49),
	datac => \regfile1|regx7|Q\(49),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[49]~290_combout\);

-- Location: LCCOMB_X31_Y25_N4
\regfile1|muxes_rs1|mux10|S[49]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~291_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[49]~290_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(49)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[49]~290_combout\,
	datac => \regfile1|regx3|Q\(49),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[49]~291_combout\);

-- Location: LCCOMB_X35_Y25_N24
\regfile1|muxes_rs1|mux10|S[49]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~292_combout\ = (\regfile1|muxes_rs1|mux10|S[49]~291_combout\ & ((\regfile1|regx2|Q\(49)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[49]~291_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & \regfile1|regx1|Q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(49),
	datab => \regfile1|muxes_rs1|mux10|S[49]~291_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx1|Q\(49),
	combout => \regfile1|muxes_rs1|mux10|S[49]~292_combout\);

-- Location: LCCOMB_X37_Y24_N0
\regfile1|muxes_rs1|mux10|S[49]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~293_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[49]~288_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[49]~292_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[49]~292_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[49]~288_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[49]~293_combout\);

-- Location: LCCOMB_X32_Y14_N20
\regfile1|muxes_rs1|mux10|S[49]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~296_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx21|Q\(49))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx21|Q\(49),
	datad => \regfile1|regx20|Q\(49),
	combout => \regfile1|muxes_rs1|mux10|S[49]~296_combout\);

-- Location: LCCOMB_X38_Y22_N22
\regfile1|muxes_rs1|mux10|S[49]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~301_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx30|Q\(49))))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(49) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(49),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx30|Q\(49),
	combout => \regfile1|muxes_rs1|mux10|S[49]~301_combout\);

-- Location: LCCOMB_X37_Y16_N24
\regfile1|muxes_rs1|mux10|S[49]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~302_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[49]~301_combout\ & (\regfile1|regx31|Q\(49))) # (!\regfile1|muxes_rs1|mux10|S[49]~301_combout\ & ((\regfile1|regx29|Q\(49)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[49]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(49),
	datab => \regfile1|regx29|Q\(49),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[49]~301_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[49]~302_combout\);

-- Location: LCFF_X32_Y17_N13
\regfile1|regx9|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(48));

-- Location: LCFF_X29_Y17_N17
\regfile1|regx14|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(48));

-- Location: LCFF_X33_Y17_N21
\regfile1|regx13|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(48));

-- Location: LCFF_X33_Y17_N31
\regfile1|regx12|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(48));

-- Location: LCCOMB_X33_Y17_N30
\regfile1|muxes_rs2|mux10|S[48]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~307_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(48))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(48))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(48),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(48),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[48]~307_combout\);

-- Location: LCFF_X30_Y17_N9
\regfile1|regx15|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[48]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(48));

-- Location: LCCOMB_X29_Y17_N14
\regfile1|muxes_rs2|mux10|S[48]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~308_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[48]~307_combout\ & (\regfile1|regx15|Q\(48))) # (!\regfile1|muxes_rs2|mux10|S[48]~307_combout\ & ((\regfile1|regx14|Q\(48)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[48]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(48),
	datac => \regfile1|regx14|Q\(48),
	datad => \regfile1|muxes_rs2|mux10|S[48]~307_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~308_combout\);

-- Location: LCFF_X28_Y26_N31
\regfile1|regx3|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(48));

-- Location: LCCOMB_X32_Y20_N24
\regfile1|muxes_rs2|mux10|S[48]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~314_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(48)))) # (!\RI1|riOUT\(21) & (\regfile1|regx20|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx20|Q\(48),
	datac => \regfile1|regx22|Q\(48),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[48]~314_combout\);

-- Location: LCFF_X35_Y14_N11
\regfile1|regx17|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[48]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(48));

-- Location: LCFF_X32_Y16_N29
\regfile1|regx16|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(48));

-- Location: LCCOMB_X32_Y16_N28
\regfile1|muxes_rs2|mux10|S[48]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~318_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx17|Q\(48))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx16|Q\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(48),
	datad => \regfile1|regx17|Q\(48),
	combout => \regfile1|muxes_rs2|mux10|S[48]~318_combout\);

-- Location: LCCOMB_X32_Y16_N14
\regfile1|muxes_rs2|mux10|S[48]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~319_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[48]~318_combout\ & (\regfile1|regx19|Q\(48))) # (!\regfile1|muxes_rs2|mux10|S[48]~318_combout\ & ((\regfile1|regx18|Q\(48)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[48]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(48),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(48),
	datad => \regfile1|muxes_rs2|mux10|S[48]~318_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~319_combout\);

-- Location: LCCOMB_X33_Y17_N20
\regfile1|muxes_rs1|mux10|S[48]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~307_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(48)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(48),
	datac => \regfile1|regx13|Q\(48),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[48]~307_combout\);

-- Location: LCCOMB_X29_Y17_N16
\regfile1|muxes_rs1|mux10|S[48]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~308_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[48]~307_combout\ & (\regfile1|regx15|Q\(48))) # (!\regfile1|muxes_rs1|mux10|S[48]~307_combout\ & ((\regfile1|regx14|Q\(48)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[48]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx15|Q\(48),
	datac => \regfile1|regx14|Q\(48),
	datad => \regfile1|muxes_rs1|mux10|S[48]~307_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[48]~308_combout\);

-- Location: LCCOMB_X30_Y25_N18
\regfile1|muxes_rs1|mux10|S[48]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~309_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(48)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx4|Q\(48),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx5|Q\(48),
	combout => \regfile1|muxes_rs1|mux10|S[48]~309_combout\);

-- Location: LCCOMB_X31_Y26_N18
\regfile1|muxes_rs1|mux10|S[48]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~310_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[48]~309_combout\ & ((\regfile1|regx7|Q\(48)))) # (!\regfile1|muxes_rs1|mux10|S[48]~309_combout\ & (\regfile1|regx6|Q\(48))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[48]~309_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[48]~309_combout\,
	datac => \regfile1|regx6|Q\(48),
	datad => \regfile1|regx7|Q\(48),
	combout => \regfile1|muxes_rs1|mux10|S[48]~310_combout\);

-- Location: LCCOMB_X31_Y26_N24
\regfile1|muxes_rs1|mux10|S[48]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~311_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[48]~310_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(48),
	datad => \regfile1|muxes_rs1|mux10|S[48]~310_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[48]~311_combout\);

-- Location: LCCOMB_X31_Y26_N26
\regfile1|muxes_rs1|mux10|S[48]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~312_combout\ = (\regfile1|muxes_rs1|mux10|S[48]~311_combout\ & (((\regfile1|regx2|Q\(48)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[48]~311_combout\ & (\regfile1|regx1|Q\(48) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(48),
	datab => \regfile1|regx2|Q\(48),
	datac => \regfile1|muxes_rs1|mux10|S[48]~311_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[48]~312_combout\);

-- Location: LCCOMB_X29_Y16_N16
\regfile1|muxes_rs1|mux10|S[48]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~313_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[48]~308_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[48]~312_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[48]~308_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[48]~312_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[48]~313_combout\);

-- Location: LCCOMB_X29_Y15_N28
\regfile1|muxes_rs1|mux10|S[48]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~316_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(48)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(48),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(48),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[48]~316_combout\);

-- Location: LCCOMB_X31_Y16_N16
\regfile1|muxes_rs1|mux10|S[48]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~317_combout\ = (\regfile1|muxes_rs1|mux10|S[48]~316_combout\ & (((\regfile1|regx27|Q\(48)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[48]~316_combout\ & (\regfile1|regx25|Q\(48) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(48),
	datab => \regfile1|regx27|Q\(48),
	datac => \regfile1|muxes_rs1|mux10|S[48]~316_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[48]~317_combout\);

-- Location: LCCOMB_X33_Y15_N20
\regfile1|muxes_rs1|mux10|S[48]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~318_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(48)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(48),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx17|Q\(48),
	combout => \regfile1|muxes_rs1|mux10|S[48]~318_combout\);

-- Location: LCCOMB_X30_Y17_N6
\regfile1|muxes_rs1|mux10|S[48]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~321_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(48)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx28|Q\(48),
	datad => \regfile1|regx29|Q\(48),
	combout => \regfile1|muxes_rs1|mux10|S[48]~321_combout\);

-- Location: LCCOMB_X30_Y19_N22
\regfile1|muxes_rs1|mux10|S[48]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~322_combout\ = (\regfile1|muxes_rs1|mux10|S[48]~321_combout\ & ((\regfile1|regx31|Q\(48)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[48]~321_combout\ & (((\regfile1|regx30|Q\(48) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[48]~321_combout\,
	datab => \regfile1|regx31|Q\(48),
	datac => \regfile1|regx30|Q\(48),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[48]~322_combout\);

-- Location: LCFF_X31_Y21_N11
\regfile1|regx14|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(47));

-- Location: LCCOMB_X31_Y21_N10
\regfile1|muxes_rs2|mux10|S[47]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~325_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(47)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx12|Q\(47),
	datac => \regfile1|regx14|Q\(47),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[47]~325_combout\);

-- Location: LCFF_X32_Y17_N1
\regfile1|regx9|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(47));

-- Location: LCFF_X32_Y15_N29
\regfile1|regx10|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(47));

-- Location: LCFF_X32_Y15_N7
\regfile1|regx8|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(47));

-- Location: LCCOMB_X32_Y15_N6
\regfile1|muxes_rs2|mux10|S[47]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~327_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(47)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(47) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(47),
	datac => \regfile1|regx8|Q\(47),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[47]~327_combout\);

-- Location: LCFF_X32_Y17_N7
\regfile1|regx11|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(47));

-- Location: LCCOMB_X32_Y17_N6
\regfile1|muxes_rs2|mux10|S[47]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~328_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[47]~327_combout\ & ((\regfile1|regx11|Q\(47)))) # (!\regfile1|muxes_rs2|mux10|S[47]~327_combout\ & (\regfile1|regx9|Q\(47))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[47]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx9|Q\(47),
	datac => \regfile1|regx11|Q\(47),
	datad => \regfile1|muxes_rs2|mux10|S[47]~327_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~328_combout\);

-- Location: LCFF_X28_Y24_N15
\regfile1|regx1|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(47));

-- Location: LCCOMB_X29_Y15_N30
\regfile1|muxes_rs2|mux10|S[47]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~334_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(47))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(47))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(47),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(47),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[47]~334_combout\);

-- Location: LCFF_X31_Y13_N17
\regfile1|regx27|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(47));

-- Location: LCCOMB_X29_Y15_N12
\regfile1|muxes_rs2|mux10|S[47]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~335_combout\ = (\regfile1|muxes_rs2|mux10|S[47]~334_combout\ & ((\regfile1|regx27|Q\(47)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[47]~334_combout\ & (((\regfile1|regx25|Q\(47) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(47),
	datab => \regfile1|muxes_rs2|mux10|S[47]~334_combout\,
	datac => \regfile1|regx25|Q\(47),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[47]~335_combout\);

-- Location: LCFF_X32_Y13_N5
\regfile1|regx17|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(47));

-- Location: LCFF_X32_Y16_N13
\regfile1|regx16|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(47));

-- Location: LCCOMB_X32_Y16_N12
\regfile1|muxes_rs2|mux10|S[47]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~338_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(47)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(47) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(47),
	datac => \regfile1|regx16|Q\(47),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[47]~338_combout\);

-- Location: LCCOMB_X32_Y16_N26
\regfile1|muxes_rs2|mux10|S[47]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~339_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[47]~338_combout\ & (\regfile1|regx19|Q\(47))) # (!\regfile1|muxes_rs2|mux10|S[47]~338_combout\ & ((\regfile1|regx18|Q\(47)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[47]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(47),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(47),
	datad => \regfile1|muxes_rs2|mux10|S[47]~338_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~339_combout\);

-- Location: LCCOMB_X32_Y15_N28
\regfile1|muxes_rs1|mux10|S[47]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~327_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(47)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(47) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(47),
	datac => \regfile1|regx10|Q\(47),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[47]~327_combout\);

-- Location: LCCOMB_X32_Y17_N18
\regfile1|muxes_rs1|mux10|S[47]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~328_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[47]~327_combout\ & ((\regfile1|regx11|Q\(47)))) # (!\regfile1|muxes_rs1|mux10|S[47]~327_combout\ & (\regfile1|regx9|Q\(47))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[47]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx9|Q\(47),
	datac => \regfile1|muxes_rs1|mux10|S[47]~327_combout\,
	datad => \regfile1|regx11|Q\(47),
	combout => \regfile1|muxes_rs1|mux10|S[47]~328_combout\);

-- Location: LCCOMB_X32_Y13_N14
\regfile1|muxes_rs1|mux10|S[47]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~338_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(47)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(47),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(47),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[47]~338_combout\);

-- Location: LCFF_X30_Y15_N21
\regfile1|regx14|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(46));

-- Location: LCFF_X30_Y17_N21
\regfile1|regx13|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[46]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(46));

-- Location: LCFF_X30_Y15_N27
\regfile1|regx12|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(46));

-- Location: LCCOMB_X30_Y15_N16
\regfile1|muxes_rs2|mux10|S[46]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~347_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(46))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(46),
	datab => \regfile1|regx12|Q\(46),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[46]~347_combout\);

-- Location: LCFF_X30_Y17_N15
\regfile1|regx15|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[46]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(46));

-- Location: LCCOMB_X30_Y15_N2
\regfile1|muxes_rs2|mux10|S[46]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~348_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[46]~347_combout\ & (\regfile1|regx15|Q\(46))) # (!\regfile1|muxes_rs2|mux10|S[46]~347_combout\ & ((\regfile1|regx14|Q\(46)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[46]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(46),
	datac => \regfile1|muxes_rs2|mux10|S[46]~347_combout\,
	datad => \regfile1|regx14|Q\(46),
	combout => \regfile1|muxes_rs2|mux10|S[46]~348_combout\);

-- Location: LCFF_X29_Y15_N11
\regfile1|regx26|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(46));

-- Location: LCCOMB_X33_Y18_N6
\regfile1|muxes_rs2|mux10|S[46]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~361_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(46))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(46),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(46),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[46]~361_combout\);

-- Location: LCCOMB_X32_Y15_N4
\regfile1|muxes_rs1|mux10|S[46]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~345_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(46))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(46),
	datad => \regfile1|regx8|Q\(46),
	combout => \regfile1|muxes_rs1|mux10|S[46]~345_combout\);

-- Location: LCCOMB_X30_Y15_N26
\regfile1|muxes_rs1|mux10|S[46]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~347_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(46)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx12|Q\(46) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(46),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx12|Q\(46),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[46]~347_combout\);

-- Location: LCCOMB_X30_Y15_N28
\regfile1|muxes_rs1|mux10|S[46]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~348_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[46]~347_combout\ & (\regfile1|regx15|Q\(46))) # (!\regfile1|muxes_rs1|mux10|S[46]~347_combout\ & ((\regfile1|regx14|Q\(46)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[46]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx15|Q\(46),
	datac => \regfile1|regx14|Q\(46),
	datad => \regfile1|muxes_rs1|mux10|S[46]~347_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[46]~348_combout\);

-- Location: LCCOMB_X31_Y20_N10
\regfile1|muxes_rs1|mux10|S[46]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~354_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx22|Q\(46))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx20|Q\(46),
	datad => \regfile1|regx22|Q\(46),
	combout => \regfile1|muxes_rs1|mux10|S[46]~354_combout\);

-- Location: LCCOMB_X31_Y20_N4
\regfile1|muxes_rs1|mux10|S[46]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~355_combout\ = (\regfile1|muxes_rs1|mux10|S[46]~354_combout\ & (((\regfile1|regx23|Q\(46)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[46]~354_combout\ & (\regfile1|regx21|Q\(46) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[46]~354_combout\,
	datab => \regfile1|regx21|Q\(46),
	datac => \regfile1|regx23|Q\(46),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[46]~355_combout\);

-- Location: LCCOMB_X29_Y15_N10
\regfile1|muxes_rs1|mux10|S[46]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~356_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(46)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(46),
	datac => \regfile1|regx26|Q\(46),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[46]~356_combout\);

-- Location: LCFF_X29_Y22_N17
\regfile1|regx3|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(45));

-- Location: LCFF_X31_Y22_N21
\regfile1|regx6|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(45));

-- Location: LCFF_X27_Y16_N27
\regfile1|regx25|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(45));

-- Location: LCFF_X29_Y15_N27
\regfile1|regx26|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[45]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(45));

-- Location: LCFF_X27_Y15_N25
\regfile1|regx24|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(45));

-- Location: LCCOMB_X27_Y15_N24
\regfile1|muxes_rs2|mux10|S[45]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~374_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(45))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(45),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(45),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[45]~374_combout\);

-- Location: LCFF_X28_Y13_N5
\regfile1|regx27|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(45));

-- Location: LCCOMB_X27_Y16_N26
\regfile1|muxes_rs2|mux10|S[45]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~375_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[45]~374_combout\ & (\regfile1|regx27|Q\(45))) # (!\regfile1|muxes_rs2|mux10|S[45]~374_combout\ & ((\regfile1|regx25|Q\(45)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[45]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(45),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(45),
	datad => \regfile1|muxes_rs2|mux10|S[45]~374_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~375_combout\);

-- Location: LCFF_X31_Y15_N21
\regfile1|regx21|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(45));

-- Location: LCFF_X32_Y16_N7
\regfile1|regx16|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(45));

-- Location: LCCOMB_X32_Y16_N6
\regfile1|muxes_rs2|mux10|S[45]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~378_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(45)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(45) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(45),
	datac => \regfile1|regx16|Q\(45),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[45]~378_combout\);

-- Location: LCFF_X24_Y15_N17
\regfile1|regx28|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(45));

-- Location: LCCOMB_X32_Y15_N8
\regfile1|muxes_rs1|mux10|S[45]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~367_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(45)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx8|Q\(45),
	datac => \regfile1|regx10|Q\(45),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[45]~367_combout\);

-- Location: LCCOMB_X31_Y23_N20
\regfile1|muxes_rs1|mux10|S[45]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~369_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(45))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx5|Q\(45),
	datac => \regfile1|regx4|Q\(45),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[45]~369_combout\);

-- Location: LCCOMB_X31_Y22_N20
\regfile1|muxes_rs1|mux10|S[45]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~370_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[45]~369_combout\ & (\regfile1|regx7|Q\(45))) # (!\regfile1|muxes_rs1|mux10|S[45]~369_combout\ & ((\regfile1|regx6|Q\(45)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[45]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx7|Q\(45),
	datac => \regfile1|regx6|Q\(45),
	datad => \regfile1|muxes_rs1|mux10|S[45]~369_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~370_combout\);

-- Location: LCCOMB_X29_Y22_N10
\regfile1|muxes_rs1|mux10|S[45]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~371_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[45]~370_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(45) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[45]~370_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(45),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~371_combout\);

-- Location: LCCOMB_X29_Y22_N22
\regfile1|muxes_rs1|mux10|S[45]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~372_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[45]~371_combout\ & ((\regfile1|regx2|Q\(45)))) # (!\regfile1|muxes_rs1|mux10|S[45]~371_combout\ & (\regfile1|regx1|Q\(45))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[45]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(45),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(45),
	datad => \regfile1|muxes_rs1|mux10|S[45]~371_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~372_combout\);

-- Location: LCCOMB_X28_Y15_N8
\regfile1|muxes_rs1|mux10|S[45]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~374_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(45)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(45) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx24|Q\(45),
	datac => \regfile1|regx26|Q\(45),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[45]~374_combout\);

-- Location: LCCOMB_X28_Y13_N20
\regfile1|muxes_rs1|mux10|S[45]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~375_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[45]~374_combout\ & ((\regfile1|regx27|Q\(45)))) # (!\regfile1|muxes_rs1|mux10|S[45]~374_combout\ & (\regfile1|regx25|Q\(45))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[45]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(45),
	datab => \regfile1|regx27|Q\(45),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[45]~374_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~375_combout\);

-- Location: LCCOMB_X31_Y15_N14
\regfile1|muxes_rs1|mux10|S[45]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~376_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(45)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx20|Q\(45) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(45),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx20|Q\(45),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[45]~376_combout\);

-- Location: LCCOMB_X28_Y17_N22
\regfile1|muxes_rs1|mux10|S[45]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~377_combout\ = (\regfile1|muxes_rs1|mux10|S[45]~376_combout\ & (((\regfile1|regx23|Q\(45)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[45]~376_combout\ & (\regfile1|regx22|Q\(45) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(45),
	datab => \regfile1|muxes_rs1|mux10|S[45]~376_combout\,
	datac => \regfile1|regx23|Q\(45),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[45]~377_combout\);

-- Location: LCFF_X29_Y14_N9
\regfile1|regx9|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(44));

-- Location: LCFF_X32_Y15_N17
\regfile1|regx10|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(44));

-- Location: LCFF_X32_Y15_N27
\regfile1|regx8|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(44));

-- Location: LCCOMB_X32_Y15_N26
\regfile1|muxes_rs2|mux10|S[44]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~385_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(44)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(44) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(44),
	datac => \regfile1|regx8|Q\(44),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[44]~385_combout\);

-- Location: LCFF_X30_Y20_N13
\regfile1|regx11|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(44));

-- Location: LCCOMB_X29_Y14_N26
\regfile1|muxes_rs2|mux10|S[44]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~386_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[44]~385_combout\ & ((\regfile1|regx11|Q\(44)))) # (!\regfile1|muxes_rs2|mux10|S[44]~385_combout\ & (\regfile1|regx9|Q\(44))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[44]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(44),
	datab => \regfile1|regx11|Q\(44),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[44]~385_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~386_combout\);

-- Location: LCFF_X30_Y17_N19
\regfile1|regx15|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(44));

-- Location: LCFF_X29_Y18_N1
\regfile1|regx2|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(44));

-- Location: LCFF_X32_Y20_N23
\regfile1|regx22|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(44));

-- Location: LCFF_X32_Y20_N1
\regfile1|regx20|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(44));

-- Location: LCCOMB_X32_Y20_N0
\regfile1|muxes_rs2|mux10|S[44]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~394_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(44))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(44))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(44),
	datac => \regfile1|regx20|Q\(44),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[44]~394_combout\);

-- Location: LCCOMB_X33_Y18_N22
\regfile1|muxes_rs2|mux10|S[44]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~401_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(44))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(44))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx29|Q\(44),
	datac => \regfile1|regx28|Q\(44),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[44]~401_combout\);

-- Location: LCCOMB_X33_Y18_N12
\regfile1|muxes_rs2|mux10|S[44]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~402_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[44]~401_combout\ & (\regfile1|regx31|Q\(44))) # (!\regfile1|muxes_rs2|mux10|S[44]~401_combout\ & ((\regfile1|regx30|Q\(44)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[44]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(44),
	datac => \regfile1|regx30|Q\(44),
	datad => \regfile1|muxes_rs2|mux10|S[44]~401_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~402_combout\);

-- Location: LCCOMB_X32_Y15_N16
\regfile1|muxes_rs1|mux10|S[44]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~385_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(44)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx8|Q\(44),
	datac => \regfile1|regx10|Q\(44),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[44]~385_combout\);

-- Location: LCCOMB_X29_Y14_N8
\regfile1|muxes_rs1|mux10|S[44]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~386_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[44]~385_combout\ & (\regfile1|regx11|Q\(44))) # (!\regfile1|muxes_rs1|mux10|S[44]~385_combout\ & ((\regfile1|regx9|Q\(44)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[44]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(44),
	datac => \regfile1|regx9|Q\(44),
	datad => \regfile1|muxes_rs1|mux10|S[44]~385_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[44]~386_combout\);

-- Location: LCCOMB_X32_Y21_N0
\regfile1|muxes_rs1|mux10|S[44]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~389_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(44)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((!\RI1|riOUT\(16) & \regfile1|regx4|Q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(44),
	datab => \RI1|riOUT\(15),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx4|Q\(44),
	combout => \regfile1|muxes_rs1|mux10|S[44]~389_combout\);

-- Location: LCCOMB_X31_Y22_N8
\regfile1|muxes_rs1|mux10|S[44]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~390_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[44]~389_combout\ & (\regfile1|regx7|Q\(44))) # (!\regfile1|muxes_rs1|mux10|S[44]~389_combout\ & ((\regfile1|regx6|Q\(44)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[44]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx7|Q\(44),
	datac => \regfile1|regx6|Q\(44),
	datad => \regfile1|muxes_rs1|mux10|S[44]~389_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[44]~390_combout\);

-- Location: LCCOMB_X30_Y22_N12
\regfile1|muxes_rs1|mux10|S[44]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~391_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[44]~390_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(44) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[44]~390_combout\,
	datac => \regfile1|regx3|Q\(44),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[44]~391_combout\);

-- Location: LCCOMB_X30_Y22_N8
\regfile1|muxes_rs1|mux10|S[44]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~392_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[44]~391_combout\ & (\regfile1|regx2|Q\(44))) # (!\regfile1|muxes_rs1|mux10|S[44]~391_combout\ & ((\regfile1|regx1|Q\(44)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[44]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(44),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[44]~391_combout\,
	datad => \regfile1|regx1|Q\(44),
	combout => \regfile1|muxes_rs1|mux10|S[44]~392_combout\);

-- Location: LCCOMB_X32_Y20_N22
\regfile1|muxes_rs1|mux10|S[44]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~394_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx22|Q\(44))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(44),
	datad => \regfile1|regx20|Q\(44),
	combout => \regfile1|muxes_rs1|mux10|S[44]~394_combout\);

-- Location: LCCOMB_X33_Y22_N14
\regfile1|muxes_rs1|mux10|S[44]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~395_combout\ = (\regfile1|muxes_rs1|mux10|S[44]~394_combout\ & (((\regfile1|regx23|Q\(44)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[44]~394_combout\ & (\regfile1|regx21|Q\(44) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[44]~394_combout\,
	datab => \regfile1|regx21|Q\(44),
	datac => \regfile1|regx23|Q\(44),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[44]~395_combout\);

-- Location: LCCOMB_X28_Y15_N10
\regfile1|muxes_rs1|mux10|S[44]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~398_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(44)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(44),
	datac => \regfile1|regx17|Q\(44),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[44]~398_combout\);

-- Location: LCFF_X31_Y21_N7
\regfile1|regx14|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(43));

-- Location: LCFF_X32_Y15_N21
\regfile1|regx10|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(43));

-- Location: LCFF_X32_Y15_N11
\regfile1|regx8|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(43));

-- Location: LCCOMB_X32_Y15_N10
\regfile1|muxes_rs2|mux10|S[43]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~407_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(43)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(43) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(43),
	datac => \regfile1|regx8|Q\(43),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[43]~407_combout\);

-- Location: LCFF_X30_Y22_N11
\regfile1|regx1|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(43));

-- Location: LCFF_X27_Y15_N19
\regfile1|regx25|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[43]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(43));

-- Location: LCFF_X29_Y15_N23
\regfile1|regx26|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(43));

-- Location: LCFF_X27_Y15_N21
\regfile1|regx24|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx24|Q[43]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(43));

-- Location: LCCOMB_X27_Y15_N22
\regfile1|muxes_rs2|mux10|S[43]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~414_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(43)))) # (!\RI1|riOUT\(21) & (\regfile1|regx24|Q\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(43),
	datab => \regfile1|regx26|Q\(43),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[43]~414_combout\);

-- Location: LCFF_X28_Y13_N13
\regfile1|regx27|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[43]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(43));

-- Location: LCCOMB_X27_Y15_N16
\regfile1|muxes_rs2|mux10|S[43]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~415_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[43]~414_combout\ & ((\regfile1|regx27|Q\(43)))) # (!\regfile1|muxes_rs2|mux10|S[43]~414_combout\ & (\regfile1|regx25|Q\(43))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[43]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(43),
	datac => \regfile1|regx27|Q\(43),
	datad => \regfile1|muxes_rs2|mux10|S[43]~414_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~415_combout\);

-- Location: LCFF_X31_Y15_N11
\regfile1|regx21|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(43));

-- Location: LCFF_X25_Y19_N11
\regfile1|regx18|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[43]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(43));

-- Location: LCFF_X30_Y13_N13
\regfile1|regx30|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(43));

-- Location: LCFF_X30_Y13_N23
\regfile1|regx28|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(43));

-- Location: LCCOMB_X30_Y13_N22
\regfile1|muxes_rs2|mux10|S[43]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~421_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(43)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(43) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(43),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(43),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[43]~421_combout\);

-- Location: LCCOMB_X31_Y21_N6
\regfile1|muxes_rs1|mux10|S[43]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~405_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(43)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(43) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(43),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(43),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[43]~405_combout\);

-- Location: LCCOMB_X22_Y18_N4
\regfile1|muxes_rs1|mux10|S[43]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~406_combout\ = (\regfile1|muxes_rs1|mux10|S[43]~405_combout\ & (((\regfile1|regx15|Q\(43))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[43]~405_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx13|Q\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[43]~405_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(43),
	datad => \regfile1|regx15|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~406_combout\);

-- Location: LCCOMB_X32_Y15_N20
\regfile1|muxes_rs1|mux10|S[43]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~407_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(43)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(43),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(43),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[43]~407_combout\);

-- Location: LCCOMB_X29_Y14_N4
\regfile1|muxes_rs1|mux10|S[43]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~408_combout\ = (\regfile1|muxes_rs1|mux10|S[43]~407_combout\ & ((\regfile1|regx11|Q\(43)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[43]~407_combout\ & (((\regfile1|regx9|Q\(43) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[43]~407_combout\,
	datab => \regfile1|regx11|Q\(43),
	datac => \regfile1|regx9|Q\(43),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[43]~408_combout\);

-- Location: LCCOMB_X32_Y22_N10
\regfile1|muxes_rs1|mux10|S[43]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~409_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(43))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx5|Q\(43),
	datac => \regfile1|regx4|Q\(43),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[43]~409_combout\);

-- Location: LCCOMB_X31_Y22_N28
\regfile1|muxes_rs1|mux10|S[43]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~410_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[43]~409_combout\ & ((\regfile1|regx7|Q\(43)))) # (!\regfile1|muxes_rs1|mux10|S[43]~409_combout\ & (\regfile1|regx6|Q\(43))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[43]~409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[43]~409_combout\,
	datac => \regfile1|regx6|Q\(43),
	datad => \regfile1|regx7|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~410_combout\);

-- Location: LCCOMB_X29_Y22_N26
\regfile1|muxes_rs1|mux10|S[43]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~411_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[43]~410_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(43) & ((\regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(43),
	datab => \regfile1|muxes_rs1|mux10|S[43]~410_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[43]~411_combout\);

-- Location: LCCOMB_X30_Y22_N14
\regfile1|muxes_rs1|mux10|S[43]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~412_combout\ = (\regfile1|muxes_rs1|mux10|S[43]~411_combout\ & (((\regfile1|regx2|Q\(43)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[43]~411_combout\ & (\regfile1|regx1|Q\(43) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(43),
	datab => \regfile1|muxes_rs1|mux10|S[43]~411_combout\,
	datac => \regfile1|regx2|Q\(43),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[43]~412_combout\);

-- Location: LCCOMB_X30_Y14_N30
\regfile1|muxes_rs1|mux10|S[43]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~413_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[43]~408_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[43]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[43]~412_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[43]~408_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[43]~413_combout\);

-- Location: LCCOMB_X29_Y15_N22
\regfile1|muxes_rs1|mux10|S[43]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~414_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(43))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(43),
	datad => \regfile1|regx24|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~414_combout\);

-- Location: LCCOMB_X27_Y15_N4
\regfile1|muxes_rs1|mux10|S[43]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~415_combout\ = (\regfile1|muxes_rs1|mux10|S[43]~414_combout\ & (((\regfile1|regx27|Q\(43)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[43]~414_combout\ & (\regfile1|regx25|Q\(43) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[43]~414_combout\,
	datab => \regfile1|regx25|Q\(43),
	datac => \regfile1|regx27|Q\(43),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[43]~415_combout\);

-- Location: LCCOMB_X31_Y20_N30
\regfile1|muxes_rs1|mux10|S[43]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~416_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx21|Q\(43))) # (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx21|Q\(43),
	datad => \regfile1|regx20|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~416_combout\);

-- Location: LCCOMB_X28_Y17_N20
\regfile1|muxes_rs1|mux10|S[43]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~417_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[43]~416_combout\ & ((\regfile1|regx23|Q\(43)))) # (!\regfile1|muxes_rs1|mux10|S[43]~416_combout\ & (\regfile1|regx22|Q\(43))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[43]~416_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[43]~416_combout\,
	datac => \regfile1|regx22|Q\(43),
	datad => \regfile1|regx23|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~417_combout\);

-- Location: LCCOMB_X28_Y15_N2
\regfile1|muxes_rs1|mux10|S[43]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~418_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(43))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(43),
	datad => \regfile1|regx16|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~418_combout\);

-- Location: LCCOMB_X28_Y15_N4
\regfile1|muxes_rs1|mux10|S[43]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~419_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[43]~418_combout\ & (\regfile1|regx19|Q\(43))) # (!\regfile1|muxes_rs1|mux10|S[43]~418_combout\ & ((\regfile1|regx18|Q\(43)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[43]~418_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[43]~418_combout\,
	datac => \regfile1|regx19|Q\(43),
	datad => \regfile1|regx18|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~419_combout\);

-- Location: LCCOMB_X30_Y13_N16
\regfile1|muxes_rs1|mux10|S[43]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~420_combout\ = (\RI1|riOUT\(17) & ((\RI1|riOUT\(18)) # ((\regfile1|muxes_rs1|mux10|S[43]~417_combout\)))) # (!\RI1|riOUT\(17) & (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[43]~419_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[43]~419_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[43]~417_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[43]~420_combout\);

-- Location: LCCOMB_X30_Y13_N10
\regfile1|muxes_rs1|mux10|S[43]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~421_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx30|Q\(43))))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(43) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(43),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx30|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~421_combout\);

-- Location: LCCOMB_X28_Y13_N2
\regfile1|muxes_rs1|mux10|S[43]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~422_combout\ = (\regfile1|muxes_rs1|mux10|S[43]~421_combout\ & (((\regfile1|regx31|Q\(43)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[43]~421_combout\ & (\regfile1|regx29|Q\(43) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[43]~421_combout\,
	datab => \regfile1|regx29|Q\(43),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx31|Q\(43),
	combout => \regfile1|muxes_rs1|mux10|S[43]~422_combout\);

-- Location: LCCOMB_X30_Y13_N0
\regfile1|muxes_rs1|mux10|S[43]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~423_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[43]~420_combout\ & (\regfile1|muxes_rs1|mux10|S[43]~422_combout\)) # (!\regfile1|muxes_rs1|mux10|S[43]~420_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[43]~415_combout\))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[43]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[43]~422_combout\,
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[43]~420_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[43]~415_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[43]~423_combout\);

-- Location: LCCOMB_X25_Y14_N8
\regfile1|muxes_rs1|mux10|S[43]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[43]~424_combout\ = (\regfile1|muxes_rs1|mux10|S[43]~413_combout\ & (((\regfile1|muxes_rs1|mux10|S[43]~423_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[43]~413_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[43]~406_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[43]~413_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[43]~406_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[43]~423_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[43]~424_combout\);

-- Location: LCFF_X30_Y14_N27
\regfile1|regx15|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(42));

-- Location: LCFF_X29_Y18_N11
\regfile1|regx2|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(42));

-- Location: LCFF_X31_Y22_N13
\regfile1|regx6|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(42));

-- Location: LCFF_X32_Y18_N11
\regfile1|regx23|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[42]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(42));

-- Location: LCFF_X27_Y15_N7
\regfile1|regx25|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(42));

-- Location: LCFF_X27_Y13_N3
\regfile1|regx26|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[42]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(42));

-- Location: LCFF_X28_Y15_N23
\regfile1|regx17|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(42));

-- Location: LCFF_X25_Y19_N17
\regfile1|regx16|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(42));

-- Location: LCCOMB_X25_Y19_N16
\regfile1|muxes_rs2|mux10|S[42]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~438_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(42))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(42),
	datac => \regfile1|regx16|Q\(42),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[42]~438_combout\);

-- Location: LCFF_X33_Y18_N17
\regfile1|regx30|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(42));

-- Location: LCFF_X31_Y17_N5
\regfile1|regx29|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[42]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(42));

-- Location: LCFF_X33_Y18_N11
\regfile1|regx28|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(42));

-- Location: LCCOMB_X33_Y18_N10
\regfile1|muxes_rs2|mux10|S[42]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~441_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(42))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(42),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(42),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[42]~441_combout\);

-- Location: LCFF_X29_Y18_N5
\regfile1|regx31|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux21~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(42));

-- Location: LCCOMB_X33_Y18_N16
\regfile1|muxes_rs2|mux10|S[42]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~442_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[42]~441_combout\ & (\regfile1|regx31|Q\(42))) # (!\regfile1|muxes_rs2|mux10|S[42]~441_combout\ & ((\regfile1|regx30|Q\(42)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[42]~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(42),
	datac => \regfile1|regx30|Q\(42),
	datad => \regfile1|muxes_rs2|mux10|S[42]~441_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[42]~442_combout\);

-- Location: LCCOMB_X25_Y15_N22
\regfile1|muxes_rs1|mux10|S[42]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~425_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(42)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(42) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(42),
	datac => \regfile1|regx10|Q\(42),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[42]~425_combout\);

-- Location: LCCOMB_X25_Y15_N16
\regfile1|muxes_rs1|mux10|S[42]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~426_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[42]~425_combout\ & (\regfile1|regx11|Q\(42))) # (!\regfile1|muxes_rs1|mux10|S[42]~425_combout\ & ((\regfile1|regx9|Q\(42)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[42]~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[42]~425_combout\,
	datac => \regfile1|regx11|Q\(42),
	datad => \regfile1|regx9|Q\(42),
	combout => \regfile1|muxes_rs1|mux10|S[42]~426_combout\);

-- Location: LCCOMB_X30_Y14_N8
\regfile1|muxes_rs1|mux10|S[42]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~427_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(42)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(42),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx13|Q\(42),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[42]~427_combout\);

-- Location: LCCOMB_X30_Y14_N26
\regfile1|muxes_rs1|mux10|S[42]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~428_combout\ = (\regfile1|muxes_rs1|mux10|S[42]~427_combout\ & (((\regfile1|regx15|Q\(42)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[42]~427_combout\ & (\regfile1|regx14|Q\(42) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(42),
	datab => \regfile1|muxes_rs1|mux10|S[42]~427_combout\,
	datac => \regfile1|regx15|Q\(42),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[42]~428_combout\);

-- Location: LCCOMB_X32_Y22_N14
\regfile1|muxes_rs1|mux10|S[42]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~429_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(42)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(42) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(42),
	datac => \regfile1|regx5|Q\(42),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[42]~429_combout\);

-- Location: LCCOMB_X31_Y22_N12
\regfile1|muxes_rs1|mux10|S[42]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~430_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[42]~429_combout\ & ((\regfile1|regx7|Q\(42)))) # (!\regfile1|muxes_rs1|mux10|S[42]~429_combout\ & (\regfile1|regx6|Q\(42))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[42]~429_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[42]~429_combout\,
	datac => \regfile1|regx6|Q\(42),
	datad => \regfile1|regx7|Q\(42),
	combout => \regfile1|muxes_rs1|mux10|S[42]~430_combout\);

-- Location: LCCOMB_X28_Y23_N20
\regfile1|muxes_rs1|mux10|S[42]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~431_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[42]~430_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(42))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(42),
	datab => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[42]~430_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[42]~431_combout\);

-- Location: LCCOMB_X30_Y22_N20
\regfile1|muxes_rs1|mux10|S[42]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~432_combout\ = (\regfile1|muxes_rs1|mux10|S[42]~431_combout\ & ((\regfile1|regx2|Q\(42)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[42]~431_combout\ & (((\regfile1|regx1|Q\(42) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(42),
	datab => \regfile1|regx1|Q\(42),
	datac => \regfile1|muxes_rs1|mux10|S[42]~431_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[42]~432_combout\);

-- Location: LCCOMB_X29_Y13_N0
\regfile1|muxes_rs1|mux10|S[42]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~433_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[42]~428_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[42]~432_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[42]~428_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[42]~432_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[42]~433_combout\);

-- Location: LCCOMB_X32_Y20_N26
\regfile1|muxes_rs1|mux10|S[42]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~434_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(42)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(42),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(42),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[42]~434_combout\);

-- Location: LCCOMB_X32_Y18_N8
\regfile1|muxes_rs1|mux10|S[42]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~435_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[42]~434_combout\ & ((\regfile1|regx23|Q\(42)))) # (!\regfile1|muxes_rs1|mux10|S[42]~434_combout\ & (\regfile1|regx21|Q\(42))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[42]~434_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[42]~434_combout\,
	datac => \regfile1|regx21|Q\(42),
	datad => \regfile1|regx23|Q\(42),
	combout => \regfile1|muxes_rs1|mux10|S[42]~435_combout\);

-- Location: LCCOMB_X27_Y13_N10
\regfile1|muxes_rs1|mux10|S[42]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~436_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(42))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx26|Q\(42),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx24|Q\(42),
	combout => \regfile1|muxes_rs1|mux10|S[42]~436_combout\);

-- Location: LCCOMB_X27_Y15_N6
\regfile1|muxes_rs1|mux10|S[42]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~437_combout\ = (\regfile1|muxes_rs1|mux10|S[42]~436_combout\ & ((\regfile1|regx27|Q\(42)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[42]~436_combout\ & (((\regfile1|regx25|Q\(42) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[42]~436_combout\,
	datab => \regfile1|regx27|Q\(42),
	datac => \regfile1|regx25|Q\(42),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[42]~437_combout\);

-- Location: LCCOMB_X28_Y15_N22
\regfile1|muxes_rs1|mux10|S[42]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~438_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(42)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(42),
	datac => \regfile1|regx17|Q\(42),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[42]~438_combout\);

-- Location: LCCOMB_X28_Y15_N12
\regfile1|muxes_rs1|mux10|S[42]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~439_combout\ = (\regfile1|muxes_rs1|mux10|S[42]~438_combout\ & (((\regfile1|regx19|Q\(42)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[42]~438_combout\ & (\regfile1|regx18|Q\(42) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(42),
	datab => \regfile1|muxes_rs1|mux10|S[42]~438_combout\,
	datac => \regfile1|regx19|Q\(42),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[42]~439_combout\);

-- Location: LCCOMB_X35_Y15_N12
\regfile1|muxes_rs1|mux10|S[42]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~440_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[42]~437_combout\)) # (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[42]~439_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[42]~437_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[42]~439_combout\,
	datac => \RI1|riOUT\(17),
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[42]~440_combout\);

-- Location: LCCOMB_X35_Y15_N26
\regfile1|muxes_rs1|mux10|S[42]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~441_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(42)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx28|Q\(42) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(42),
	datab => \regfile1|regx28|Q\(42),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[42]~441_combout\);

-- Location: LCCOMB_X35_Y15_N28
\regfile1|muxes_rs1|mux10|S[42]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~442_combout\ = (\regfile1|muxes_rs1|mux10|S[42]~441_combout\ & (((\regfile1|regx31|Q\(42)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[42]~441_combout\ & (\regfile1|regx30|Q\(42) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(42),
	datab => \regfile1|muxes_rs1|mux10|S[42]~441_combout\,
	datac => \regfile1|regx31|Q\(42),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[42]~442_combout\);

-- Location: LCCOMB_X35_Y15_N6
\regfile1|muxes_rs1|mux10|S[42]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~443_combout\ = (\regfile1|muxes_rs1|mux10|S[42]~440_combout\ & (((\regfile1|muxes_rs1|mux10|S[42]~442_combout\)) # (!\RI1|riOUT\(17)))) # (!\regfile1|muxes_rs1|mux10|S[42]~440_combout\ & (\RI1|riOUT\(17) & 
-- (\regfile1|muxes_rs1|mux10|S[42]~435_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[42]~440_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[42]~435_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[42]~442_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[42]~443_combout\);

-- Location: LCCOMB_X25_Y14_N14
\regfile1|muxes_rs1|mux10|S[42]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[42]~444_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[42]~433_combout\ & ((\regfile1|muxes_rs1|mux10|S[42]~443_combout\))) # (!\regfile1|muxes_rs1|mux10|S[42]~433_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[42]~426_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[42]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[42]~426_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[42]~433_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[42]~443_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[42]~444_combout\);

-- Location: LCFF_X25_Y17_N13
\regfile1|regx14|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(41));

-- Location: LCCOMB_X25_Y17_N12
\regfile1|muxes_rs2|mux10|S[41]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~445_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(41)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx12|Q\(41),
	datac => \regfile1|regx14|Q\(41),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[41]~445_combout\);

-- Location: LCFF_X22_Y18_N7
\regfile1|regx15|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(41));

-- Location: LCCOMB_X22_Y18_N6
\regfile1|muxes_rs2|mux10|S[41]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~446_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[41]~445_combout\ & ((\regfile1|regx15|Q\(41)))) # (!\regfile1|muxes_rs2|mux10|S[41]~445_combout\ & (\regfile1|regx13|Q\(41))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[41]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx13|Q\(41),
	datac => \regfile1|regx15|Q\(41),
	datad => \regfile1|muxes_rs2|mux10|S[41]~445_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~446_combout\);

-- Location: LCFF_X28_Y14_N1
\regfile1|regx10|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(41));

-- Location: LCFF_X28_Y14_N31
\regfile1|regx8|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(41));

-- Location: LCCOMB_X28_Y14_N30
\regfile1|muxes_rs2|mux10|S[41]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~447_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(41))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx10|Q\(41),
	datac => \regfile1|regx8|Q\(41),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[41]~447_combout\);

-- Location: LCFF_X32_Y25_N7
\regfile1|regx4|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(41));

-- Location: LCFF_X27_Y13_N21
\regfile1|regx26|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[41]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(41));

-- Location: LCFF_X27_Y13_N31
\regfile1|regx27|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[41]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(41));

-- Location: LCFF_X32_Y14_N9
\regfile1|regx21|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(41));

-- Location: LCFF_X28_Y15_N25
\regfile1|regx19|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(41));

-- Location: LCFF_X30_Y13_N7
\regfile1|regx30|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx30|Q[41]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(41));

-- Location: LCFF_X29_Y18_N23
\regfile1|regx31|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux22~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(41));

-- Location: LCCOMB_X28_Y14_N0
\regfile1|muxes_rs1|mux10|S[41]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~447_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(41))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(41),
	datad => \regfile1|regx8|Q\(41),
	combout => \regfile1|muxes_rs1|mux10|S[41]~447_combout\);

-- Location: LCCOMB_X32_Y25_N6
\regfile1|muxes_rs1|mux10|S[41]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~449_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(41))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx5|Q\(41),
	datac => \regfile1|regx4|Q\(41),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[41]~449_combout\);

-- Location: LCCOMB_X32_Y25_N2
\regfile1|muxes_rs1|mux10|S[41]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~450_combout\ = (\regfile1|muxes_rs1|mux10|S[41]~449_combout\ & (((\regfile1|regx7|Q\(41))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[41]~449_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx6|Q\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[41]~449_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx7|Q\(41),
	datad => \regfile1|regx6|Q\(41),
	combout => \regfile1|muxes_rs1|mux10|S[41]~450_combout\);

-- Location: LCCOMB_X27_Y13_N22
\regfile1|muxes_rs1|mux10|S[41]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~454_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(41)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(41) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(41),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(41),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[41]~454_combout\);

-- Location: LCCOMB_X27_Y13_N16
\regfile1|muxes_rs1|mux10|S[41]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~455_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[41]~454_combout\ & ((\regfile1|regx27|Q\(41)))) # (!\regfile1|muxes_rs1|mux10|S[41]~454_combout\ & (\regfile1|regx25|Q\(41))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[41]~454_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[41]~454_combout\,
	datac => \regfile1|regx25|Q\(41),
	datad => \regfile1|regx27|Q\(41),
	combout => \regfile1|muxes_rs1|mux10|S[41]~455_combout\);

-- Location: LCCOMB_X32_Y14_N18
\regfile1|muxes_rs1|mux10|S[41]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~456_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(41)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx20|Q\(41) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(41),
	datac => \regfile1|regx20|Q\(41),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[41]~456_combout\);

-- Location: LCCOMB_X28_Y17_N14
\regfile1|muxes_rs1|mux10|S[41]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~457_combout\ = (\regfile1|muxes_rs1|mux10|S[41]~456_combout\ & ((\regfile1|regx23|Q\(41)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[41]~456_combout\ & (((\regfile1|regx22|Q\(41) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[41]~456_combout\,
	datab => \regfile1|regx23|Q\(41),
	datac => \regfile1|regx22|Q\(41),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[41]~457_combout\);

-- Location: LCCOMB_X28_Y15_N30
\regfile1|muxes_rs1|mux10|S[41]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~458_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(41)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(41),
	datac => \regfile1|regx17|Q\(41),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[41]~458_combout\);

-- Location: LCCOMB_X28_Y15_N24
\regfile1|muxes_rs1|mux10|S[41]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~459_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[41]~458_combout\ & ((\regfile1|regx19|Q\(41)))) # (!\regfile1|muxes_rs1|mux10|S[41]~458_combout\ & (\regfile1|regx18|Q\(41))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[41]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(41),
	datac => \regfile1|regx19|Q\(41),
	datad => \regfile1|muxes_rs1|mux10|S[41]~458_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[41]~459_combout\);

-- Location: LCCOMB_X27_Y13_N26
\regfile1|muxes_rs1|mux10|S[41]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~460_combout\ = (\RI1|riOUT\(17) & ((\RI1|riOUT\(18)) # ((\regfile1|muxes_rs1|mux10|S[41]~457_combout\)))) # (!\RI1|riOUT\(17) & (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[41]~459_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[41]~459_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[41]~457_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[41]~460_combout\);

-- Location: LCCOMB_X30_Y13_N26
\regfile1|muxes_rs1|mux10|S[41]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~461_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx30|Q\(41))))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(41) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(41),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx30|Q\(41),
	combout => \regfile1|muxes_rs1|mux10|S[41]~461_combout\);

-- Location: LCCOMB_X28_Y13_N16
\regfile1|muxes_rs1|mux10|S[41]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~462_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[41]~461_combout\ & (\regfile1|regx31|Q\(41))) # (!\regfile1|muxes_rs1|mux10|S[41]~461_combout\ & ((\regfile1|regx29|Q\(41)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[41]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(41),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[41]~461_combout\,
	datad => \regfile1|regx29|Q\(41),
	combout => \regfile1|muxes_rs1|mux10|S[41]~462_combout\);

-- Location: LCCOMB_X27_Y13_N24
\regfile1|muxes_rs1|mux10|S[41]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~463_combout\ = (\regfile1|muxes_rs1|mux10|S[41]~460_combout\ & ((\regfile1|muxes_rs1|mux10|S[41]~462_combout\) # ((!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[41]~460_combout\ & (((\RI1|riOUT\(18) & 
-- \regfile1|muxes_rs1|mux10|S[41]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[41]~462_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[41]~460_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[41]~455_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[41]~463_combout\);

-- Location: LCCOMB_X28_Y14_N12
\regfile1|muxes_rs2|mux10|S[40]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~465_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(40))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx10|Q\(40),
	datac => \regfile1|regx8|Q\(40),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[40]~465_combout\);

-- Location: LCCOMB_X29_Y14_N30
\regfile1|muxes_rs2|mux10|S[40]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~466_combout\ = (\regfile1|muxes_rs2|mux10|S[40]~465_combout\ & (((\regfile1|regx11|Q\(40)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[40]~465_combout\ & (\regfile1|regx9|Q\(40) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[40]~465_combout\,
	datab => \regfile1|regx9|Q\(40),
	datac => \regfile1|regx11|Q\(40),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[40]~466_combout\);

-- Location: LCFF_X27_Y14_N21
\regfile1|regx14|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(40));

-- Location: LCFF_X30_Y14_N13
\regfile1|regx13|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[40]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(40));

-- Location: LCFF_X27_Y14_N3
\regfile1|regx12|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(40));

-- Location: LCCOMB_X27_Y14_N2
\regfile1|muxes_rs2|mux10|S[40]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~467_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(40)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx12|Q\(40) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(40),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(40),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[40]~467_combout\);

-- Location: LCFF_X30_Y14_N15
\regfile1|regx15|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[40]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(40));

-- Location: LCCOMB_X27_Y14_N12
\regfile1|muxes_rs2|mux10|S[40]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~468_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[40]~467_combout\ & (\regfile1|regx15|Q\(40))) # (!\regfile1|muxes_rs2|mux10|S[40]~467_combout\ & ((\regfile1|regx14|Q\(40)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[40]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(40),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(40),
	datad => \regfile1|muxes_rs2|mux10|S[40]~467_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~468_combout\);

-- Location: LCFF_X28_Y24_N21
\regfile1|regx1|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[40]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(40));

-- Location: LCFF_X32_Y18_N19
\regfile1|regx21|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[40]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(40));

-- Location: LCFF_X32_Y20_N19
\regfile1|regx22|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(40));

-- Location: LCFF_X32_Y20_N21
\regfile1|regx20|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(40));

-- Location: LCCOMB_X32_Y20_N20
\regfile1|muxes_rs2|mux10|S[40]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~474_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(40))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(40),
	datac => \regfile1|regx20|Q\(40),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[40]~474_combout\);

-- Location: LCFF_X32_Y18_N17
\regfile1|regx23|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(40));

-- Location: LCCOMB_X32_Y18_N16
\regfile1|muxes_rs2|mux10|S[40]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~475_combout\ = (\regfile1|muxes_rs2|mux10|S[40]~474_combout\ & (((\regfile1|regx23|Q\(40)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[40]~474_combout\ & (\regfile1|regx21|Q\(40) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[40]~474_combout\,
	datab => \regfile1|regx21|Q\(40),
	datac => \regfile1|regx23|Q\(40),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[40]~475_combout\);

-- Location: LCFF_X28_Y18_N1
\regfile1|regx26|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(40));

-- Location: LCFF_X28_Y18_N7
\regfile1|regx24|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(40));

-- Location: LCCOMB_X28_Y18_N6
\regfile1|muxes_rs2|mux10|S[40]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~476_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(40)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(40) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(40),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(40),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[40]~476_combout\);

-- Location: LCCOMB_X27_Y14_N18
\regfile1|muxes_rs1|mux10|S[40]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~467_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx13|Q\(40))) # (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(40),
	datad => \regfile1|regx12|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~467_combout\);

-- Location: LCCOMB_X27_Y14_N4
\regfile1|muxes_rs1|mux10|S[40]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~468_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[40]~467_combout\ & ((\regfile1|regx15|Q\(40)))) # (!\regfile1|muxes_rs1|mux10|S[40]~467_combout\ & (\regfile1|regx14|Q\(40))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[40]~467_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[40]~467_combout\,
	datac => \regfile1|regx14|Q\(40),
	datad => \regfile1|regx15|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~468_combout\);

-- Location: LCCOMB_X31_Y24_N10
\regfile1|muxes_rs1|mux10|S[40]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~469_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(40))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx5|Q\(40),
	datac => \regfile1|regx4|Q\(40),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[40]~469_combout\);

-- Location: LCCOMB_X31_Y26_N16
\regfile1|muxes_rs1|mux10|S[40]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~470_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[40]~469_combout\ & (\regfile1|regx7|Q\(40))) # (!\regfile1|muxes_rs1|mux10|S[40]~469_combout\ & ((\regfile1|regx6|Q\(40)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[40]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx7|Q\(40),
	datac => \regfile1|regx6|Q\(40),
	datad => \regfile1|muxes_rs1|mux10|S[40]~469_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[40]~470_combout\);

-- Location: LCCOMB_X31_Y26_N6
\regfile1|muxes_rs1|mux10|S[40]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~471_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[40]~470_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(40) & ((\regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(40),
	datac => \regfile1|muxes_rs1|mux10|S[40]~470_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[40]~471_combout\);

-- Location: LCCOMB_X31_Y26_N0
\regfile1|muxes_rs1|mux10|S[40]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~472_combout\ = (\regfile1|muxes_rs1|mux10|S[40]~471_combout\ & (((\regfile1|regx2|Q\(40))) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))) # (!\regfile1|muxes_rs1|mux10|S[40]~471_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|regx1|Q\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[40]~471_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(40),
	datad => \regfile1|regx1|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~472_combout\);

-- Location: LCCOMB_X27_Y14_N6
\regfile1|muxes_rs1|mux10|S[40]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~473_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[40]~468_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[40]~472_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[40]~468_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[40]~472_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[40]~473_combout\);

-- Location: LCCOMB_X32_Y20_N18
\regfile1|muxes_rs1|mux10|S[40]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~474_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(40)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(40),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(40),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[40]~474_combout\);

-- Location: LCCOMB_X32_Y18_N22
\regfile1|muxes_rs1|mux10|S[40]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~475_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[40]~474_combout\ & (\regfile1|regx23|Q\(40))) # (!\regfile1|muxes_rs1|mux10|S[40]~474_combout\ & ((\regfile1|regx21|Q\(40)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[40]~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(40),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[40]~474_combout\,
	datad => \regfile1|regx21|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~475_combout\);

-- Location: LCCOMB_X28_Y18_N0
\regfile1|muxes_rs1|mux10|S[40]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~476_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(40))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(40),
	datad => \regfile1|regx24|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~476_combout\);

-- Location: LCCOMB_X31_Y16_N20
\regfile1|muxes_rs1|mux10|S[40]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~477_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[40]~476_combout\ & (\regfile1|regx27|Q\(40))) # (!\regfile1|muxes_rs1|mux10|S[40]~476_combout\ & ((\regfile1|regx25|Q\(40)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[40]~476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx27|Q\(40),
	datac => \regfile1|muxes_rs1|mux10|S[40]~476_combout\,
	datad => \regfile1|regx25|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~477_combout\);

-- Location: LCCOMB_X28_Y16_N16
\regfile1|muxes_rs1|mux10|S[40]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~478_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(40)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(40) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(40),
	datab => \regfile1|regx17|Q\(40),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[40]~478_combout\);

-- Location: LCFF_X25_Y14_N21
\regfile1|regx8|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(39));

-- Location: LCCOMB_X25_Y14_N20
\regfile1|muxes_rs2|mux10|S[39]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~487_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(39)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(39) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(39),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(39),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[39]~487_combout\);

-- Location: LCFF_X29_Y18_N31
\regfile1|regx2|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(39));

-- Location: LCFF_X24_Y18_N17
\regfile1|regx25|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[39]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(39));

-- Location: LCFF_X28_Y18_N25
\regfile1|regx26|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(39));

-- Location: LCFF_X31_Y15_N29
\regfile1|regx21|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[39]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(39));

-- Location: LCFF_X31_Y15_N19
\regfile1|regx20|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx20|Q[39]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(39));

-- Location: LCCOMB_X32_Y13_N10
\regfile1|muxes_rs2|mux10|S[39]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~496_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx21|Q\(39)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx20|Q\(39) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(39),
	datab => \regfile1|regx20|Q\(39),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[39]~496_combout\);

-- Location: LCCOMB_X28_Y13_N18
\regfile1|muxes_rs2|mux10|S[39]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~497_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[39]~496_combout\ & (\regfile1|regx23|Q\(39))) # (!\regfile1|muxes_rs2|mux10|S[39]~496_combout\ & ((\regfile1|regx22|Q\(39)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[39]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(39),
	datab => \regfile1|regx22|Q\(39),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[39]~496_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~497_combout\);

-- Location: LCFF_X29_Y13_N25
\regfile1|regx18|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(39));

-- Location: LCCOMB_X30_Y18_N16
\regfile1|muxes_rs2|mux10|S[39]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~498_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(39)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(39) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(39),
	datac => \regfile1|regx16|Q\(39),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[39]~498_combout\);

-- Location: LCCOMB_X29_Y13_N18
\regfile1|muxes_rs2|mux10|S[39]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~499_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[39]~498_combout\ & (\regfile1|regx19|Q\(39))) # (!\regfile1|muxes_rs2|mux10|S[39]~498_combout\ & ((\regfile1|regx18|Q\(39)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[39]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(39),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(39),
	datad => \regfile1|muxes_rs2|mux10|S[39]~498_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~499_combout\);

-- Location: LCCOMB_X29_Y13_N20
\regfile1|muxes_rs2|mux10|S[39]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~500_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23)) # (\regfile1|muxes_rs2|mux10|S[39]~497_combout\)))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[39]~499_combout\ & (!\RI1|riOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[39]~499_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[39]~497_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~500_combout\);

-- Location: LCFF_X29_Y18_N21
\regfile1|regx31|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux24~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(39));

-- Location: LCCOMB_X28_Y18_N24
\regfile1|muxes_rs1|mux10|S[39]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~494_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(39))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(39))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(39),
	datad => \regfile1|regx24|Q\(39),
	combout => \regfile1|muxes_rs1|mux10|S[39]~494_combout\);

-- Location: LCCOMB_X28_Y13_N8
\regfile1|muxes_rs1|mux10|S[39]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~495_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[39]~494_combout\ & ((\regfile1|regx27|Q\(39)))) # (!\regfile1|muxes_rs1|mux10|S[39]~494_combout\ & (\regfile1|regx25|Q\(39))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[39]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(39),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[39]~494_combout\,
	datad => \regfile1|regx27|Q\(39),
	combout => \regfile1|muxes_rs1|mux10|S[39]~495_combout\);

-- Location: LCCOMB_X31_Y15_N24
\regfile1|muxes_rs1|mux10|S[39]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~496_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(39)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx20|Q\(39) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(39),
	datac => \regfile1|regx20|Q\(39),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[39]~496_combout\);

-- Location: LCFF_X30_Y14_N21
\regfile1|regx13|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(38));

-- Location: LCFF_X30_Y14_N11
\regfile1|regx15|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(38));

-- Location: LCFF_X28_Y21_N29
\regfile1|regx2|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(38));

-- Location: LCFF_X35_Y21_N13
\regfile1|regx22|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(38));

-- Location: LCFF_X36_Y18_N7
\regfile1|regx25|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(38));

-- Location: LCFF_X37_Y17_N31
\regfile1|regx24|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx24|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(38));

-- Location: LCCOMB_X34_Y18_N28
\regfile1|muxes_rs2|mux10|S[38]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~516_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx26|Q\(38)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx24|Q\(38) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(38),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx26|Q\(38),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[38]~516_combout\);

-- Location: LCCOMB_X34_Y18_N10
\regfile1|muxes_rs2|mux10|S[38]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~517_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[38]~516_combout\ & ((\regfile1|regx27|Q\(38)))) # (!\regfile1|muxes_rs2|mux10|S[38]~516_combout\ & (\regfile1|regx25|Q\(38))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[38]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(38),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx27|Q\(38),
	datad => \regfile1|muxes_rs2|mux10|S[38]~516_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~517_combout\);

-- Location: LCFF_X32_Y19_N1
\regfile1|regx18|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(38));

-- Location: LCFF_X34_Y19_N1
\regfile1|regx31|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(38));

-- Location: LCCOMB_X30_Y14_N20
\regfile1|muxes_rs1|mux10|S[38]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~507_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx13|Q\(38))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx13|Q\(38),
	datad => \regfile1|regx12|Q\(38),
	combout => \regfile1|muxes_rs1|mux10|S[38]~507_combout\);

-- Location: LCCOMB_X30_Y14_N10
\regfile1|muxes_rs1|mux10|S[38]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~508_combout\ = (\regfile1|muxes_rs1|mux10|S[38]~507_combout\ & (((\regfile1|regx15|Q\(38)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[38]~507_combout\ & (\regfile1|regx14|Q\(38) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[38]~507_combout\,
	datab => \regfile1|regx14|Q\(38),
	datac => \regfile1|regx15|Q\(38),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[38]~508_combout\);

-- Location: LCCOMB_X32_Y24_N28
\regfile1|muxes_rs1|mux10|S[38]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~509_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(38)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(38),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx5|Q\(38),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[38]~509_combout\);

-- Location: LCCOMB_X31_Y22_N0
\regfile1|muxes_rs1|mux10|S[38]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~510_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[38]~509_combout\ & ((\regfile1|regx7|Q\(38)))) # (!\regfile1|muxes_rs1|mux10|S[38]~509_combout\ & (\regfile1|regx6|Q\(38))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[38]~509_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[38]~509_combout\,
	datac => \regfile1|regx6|Q\(38),
	datad => \regfile1|regx7|Q\(38),
	combout => \regfile1|muxes_rs1|mux10|S[38]~510_combout\);

-- Location: LCCOMB_X28_Y21_N24
\regfile1|muxes_rs1|mux10|S[38]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~511_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[38]~510_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(38)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[38]~510_combout\,
	datad => \regfile1|regx3|Q\(38),
	combout => \regfile1|muxes_rs1|mux10|S[38]~511_combout\);

-- Location: LCCOMB_X28_Y21_N28
\regfile1|muxes_rs1|mux10|S[38]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~512_combout\ = (\regfile1|muxes_rs1|mux10|S[38]~511_combout\ & (((\regfile1|regx2|Q\(38)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[38]~511_combout\ & (\regfile1|regx1|Q\(38) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[38]~511_combout\,
	datab => \regfile1|regx1|Q\(38),
	datac => \regfile1|regx2|Q\(38),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[38]~512_combout\);

-- Location: LCCOMB_X30_Y14_N24
\regfile1|muxes_rs1|mux10|S[38]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~513_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[38]~508_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[38]~512_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[38]~508_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[38]~512_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[38]~513_combout\);

-- Location: LCCOMB_X35_Y21_N12
\regfile1|muxes_rs1|mux10|S[38]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~514_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx22|Q\(38))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(38),
	datad => \regfile1|regx20|Q\(38),
	combout => \regfile1|muxes_rs1|mux10|S[38]~514_combout\);

-- Location: LCFF_X33_Y14_N29
\regfile1|regx13|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[37]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(37));

-- Location: LCFF_X31_Y21_N19
\regfile1|regx14|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(37));

-- Location: LCFF_X33_Y20_N9
\regfile1|regx12|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[37]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(37));

-- Location: LCCOMB_X31_Y21_N18
\regfile1|muxes_rs2|mux10|S[37]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~525_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx14|Q\(37))) # (!\RI1|riOUT\(21) & ((\regfile1|regx12|Q\(37))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(37),
	datad => \regfile1|regx12|Q\(37),
	combout => \regfile1|muxes_rs2|mux10|S[37]~525_combout\);

-- Location: LCFF_X33_Y14_N19
\regfile1|regx15|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[37]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(37));

-- Location: LCCOMB_X33_Y14_N12
\regfile1|muxes_rs2|mux10|S[37]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~526_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[37]~525_combout\ & (\regfile1|regx15|Q\(37))) # (!\regfile1|muxes_rs2|mux10|S[37]~525_combout\ & ((\regfile1|regx13|Q\(37)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[37]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx15|Q\(37),
	datac => \regfile1|muxes_rs2|mux10|S[37]~525_combout\,
	datad => \regfile1|regx13|Q\(37),
	combout => \regfile1|muxes_rs2|mux10|S[37]~526_combout\);

-- Location: LCFF_X34_Y24_N27
\regfile1|regx11|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(37));

-- Location: LCFF_X35_Y23_N13
\regfile1|regx2|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[37]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(37));

-- Location: LCFF_X34_Y23_N17
\regfile1|regx7|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(37));

-- Location: LCFF_X32_Y24_N19
\regfile1|regx25|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(37));

-- Location: LCFF_X34_Y13_N11
\regfile1|regx26|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(37));

-- Location: LCFF_X34_Y13_N13
\regfile1|regx24|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(37));

-- Location: LCCOMB_X34_Y13_N12
\regfile1|muxes_rs2|mux10|S[37]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~534_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(37))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(37))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(37),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(37),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[37]~534_combout\);

-- Location: LCFF_X34_Y16_N27
\regfile1|regx27|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(37));

-- Location: LCCOMB_X33_Y14_N10
\regfile1|muxes_rs2|mux10|S[37]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~535_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[37]~534_combout\ & (\regfile1|regx27|Q\(37))) # (!\regfile1|muxes_rs2|mux10|S[37]~534_combout\ & ((\regfile1|regx25|Q\(37)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[37]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(37),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|muxes_rs2|mux10|S[37]~534_combout\,
	datad => \regfile1|regx25|Q\(37),
	combout => \regfile1|muxes_rs2|mux10|S[37]~535_combout\);

-- Location: LCFF_X32_Y14_N11
\regfile1|regx20|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(37));

-- Location: LCFF_X33_Y16_N21
\regfile1|regx23|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(37));

-- Location: LCFF_X31_Y19_N15
\regfile1|regx19|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(37));

-- Location: LCFF_X33_Y20_N7
\regfile1|regx31|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux26~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(37));

-- Location: LCCOMB_X31_Y21_N4
\regfile1|muxes_rs1|mux10|S[37]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~525_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(37)))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx12|Q\(37),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx14|Q\(37),
	combout => \regfile1|muxes_rs1|mux10|S[37]~525_combout\);

-- Location: LCCOMB_X33_Y14_N16
\regfile1|muxes_rs1|mux10|S[37]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~526_combout\ = (\regfile1|muxes_rs1|mux10|S[37]~525_combout\ & ((\regfile1|regx15|Q\(37)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[37]~525_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx13|Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[37]~525_combout\,
	datab => \regfile1|regx15|Q\(37),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx13|Q\(37),
	combout => \regfile1|muxes_rs1|mux10|S[37]~526_combout\);

-- Location: LCCOMB_X33_Y15_N24
\regfile1|muxes_rs1|mux10|S[37]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~527_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(37))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(37))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx10|Q\(37),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx8|Q\(37),
	combout => \regfile1|muxes_rs1|mux10|S[37]~527_combout\);

-- Location: LCCOMB_X33_Y15_N18
\regfile1|muxes_rs1|mux10|S[37]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~528_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[37]~527_combout\ & ((\regfile1|regx11|Q\(37)))) # (!\regfile1|muxes_rs1|mux10|S[37]~527_combout\ & (\regfile1|regx9|Q\(37))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[37]~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(37),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[37]~527_combout\,
	datad => \regfile1|regx11|Q\(37),
	combout => \regfile1|muxes_rs1|mux10|S[37]~528_combout\);

-- Location: LCCOMB_X32_Y22_N12
\regfile1|muxes_rs1|mux10|S[37]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~529_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(37)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(37) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(37),
	datac => \regfile1|regx5|Q\(37),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[37]~529_combout\);

-- Location: LCCOMB_X34_Y23_N16
\regfile1|muxes_rs1|mux10|S[37]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~530_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[37]~529_combout\ & ((\regfile1|regx7|Q\(37)))) # (!\regfile1|muxes_rs1|mux10|S[37]~529_combout\ & (\regfile1|regx6|Q\(37))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[37]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx6|Q\(37),
	datac => \regfile1|regx7|Q\(37),
	datad => \regfile1|muxes_rs1|mux10|S[37]~529_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[37]~530_combout\);

-- Location: LCCOMB_X35_Y23_N14
\regfile1|muxes_rs1|mux10|S[37]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~531_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[37]~530_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(37)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[37]~530_combout\,
	datac => \regfile1|regx3|Q\(37),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[37]~531_combout\);

-- Location: LCCOMB_X36_Y23_N26
\regfile1|muxes_rs1|mux10|S[37]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~532_combout\ = (\regfile1|muxes_rs1|mux10|S[37]~531_combout\ & ((\regfile1|regx2|Q\(37)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[37]~531_combout\ & (((\regfile1|regx1|Q\(37) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(37),
	datab => \regfile1|regx1|Q\(37),
	datac => \regfile1|muxes_rs1|mux10|S[37]~531_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[37]~532_combout\);

-- Location: LCCOMB_X33_Y14_N30
\regfile1|muxes_rs1|mux10|S[37]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~533_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[37]~528_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[37]~532_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[37]~528_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[37]~532_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[37]~533_combout\);

-- Location: LCCOMB_X34_Y13_N18
\regfile1|muxes_rs1|mux10|S[37]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~534_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx26|Q\(37))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(37) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(37),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx26|Q\(37),
	combout => \regfile1|muxes_rs1|mux10|S[37]~534_combout\);

-- Location: LCCOMB_X33_Y14_N20
\regfile1|muxes_rs1|mux10|S[37]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~535_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[37]~534_combout\ & (\regfile1|regx27|Q\(37))) # (!\regfile1|muxes_rs1|mux10|S[37]~534_combout\ & ((\regfile1|regx25|Q\(37)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[37]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(37),
	datab => \regfile1|regx25|Q\(37),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[37]~534_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[37]~535_combout\);

-- Location: LCCOMB_X32_Y14_N10
\regfile1|muxes_rs1|mux10|S[37]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~536_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(37)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx20|Q\(37) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(37),
	datac => \regfile1|regx20|Q\(37),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[37]~536_combout\);

-- Location: LCCOMB_X33_Y16_N10
\regfile1|muxes_rs1|mux10|S[37]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~537_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[37]~536_combout\ & (\regfile1|regx23|Q\(37))) # (!\regfile1|muxes_rs1|mux10|S[37]~536_combout\ & ((\regfile1|regx22|Q\(37)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[37]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(37),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[37]~536_combout\,
	datad => \regfile1|regx22|Q\(37),
	combout => \regfile1|muxes_rs1|mux10|S[37]~537_combout\);

-- Location: LCCOMB_X31_Y19_N16
\regfile1|muxes_rs1|mux10|S[37]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~538_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx17|Q\(37))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx16|Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(37),
	datad => \regfile1|regx16|Q\(37),
	combout => \regfile1|muxes_rs1|mux10|S[37]~538_combout\);

-- Location: LCCOMB_X31_Y19_N14
\regfile1|muxes_rs1|mux10|S[37]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~539_combout\ = (\regfile1|muxes_rs1|mux10|S[37]~538_combout\ & (((\regfile1|regx19|Q\(37))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[37]~538_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx18|Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[37]~538_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(37),
	datad => \regfile1|regx18|Q\(37),
	combout => \regfile1|muxes_rs1|mux10|S[37]~539_combout\);

-- Location: LCCOMB_X33_Y16_N28
\regfile1|muxes_rs1|mux10|S[37]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~540_combout\ = (\RI1|riOUT\(17) & ((\RI1|riOUT\(18)) # ((\regfile1|muxes_rs1|mux10|S[37]~537_combout\)))) # (!\RI1|riOUT\(17) & (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[37]~539_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[37]~539_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[37]~537_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[37]~540_combout\);

-- Location: LCCOMB_X33_Y21_N26
\regfile1|muxes_rs1|mux10|S[37]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~541_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(37)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(37),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx30|Q\(37),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[37]~541_combout\);

-- Location: LCCOMB_X34_Y16_N14
\regfile1|muxes_rs1|mux10|S[37]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~542_combout\ = (\regfile1|muxes_rs1|mux10|S[37]~541_combout\ & ((\regfile1|regx31|Q\(37)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[37]~541_combout\ & (((\regfile1|regx29|Q\(37) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(37),
	datab => \regfile1|regx29|Q\(37),
	datac => \regfile1|muxes_rs1|mux10|S[37]~541_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[37]~542_combout\);

-- Location: LCCOMB_X33_Y14_N2
\regfile1|muxes_rs1|mux10|S[37]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~543_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[37]~540_combout\ & ((\regfile1|muxes_rs1|mux10|S[37]~542_combout\))) # (!\regfile1|muxes_rs1|mux10|S[37]~540_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[37]~535_combout\)))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[37]~540_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[37]~540_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[37]~535_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[37]~542_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[37]~543_combout\);

-- Location: LCCOMB_X33_Y14_N8
\regfile1|muxes_rs1|mux10|S[37]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[37]~544_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[37]~533_combout\ & (\regfile1|muxes_rs1|mux10|S[37]~543_combout\)) # (!\regfile1|muxes_rs1|mux10|S[37]~533_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[37]~526_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[37]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[37]~543_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[37]~526_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[37]~533_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[37]~544_combout\);

-- Location: LCFF_X29_Y16_N9
\regfile1|regx11|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[36]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(36));

-- Location: LCFF_X30_Y14_N19
\regfile1|regx13|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(36));

-- Location: LCFF_X30_Y14_N5
\regfile1|regx15|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(36));

-- Location: LCFF_X29_Y21_N13
\regfile1|regx2|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(36));

-- Location: LCFF_X32_Y23_N11
\regfile1|regx5|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(36));

-- Location: LCFF_X32_Y20_N11
\regfile1|regx22|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(36));

-- Location: LCFF_X32_Y20_N13
\regfile1|regx20|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(36));

-- Location: LCCOMB_X32_Y20_N12
\regfile1|muxes_rs2|mux10|S[36]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~554_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(36)))) # (!\RI1|riOUT\(21) & (\regfile1|regx20|Q\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(36),
	datad => \regfile1|regx22|Q\(36),
	combout => \regfile1|muxes_rs2|mux10|S[36]~554_combout\);

-- Location: LCCOMB_X23_Y22_N2
\regfile1|muxes_rs2|mux10|S[36]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~555_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[36]~554_combout\ & (\regfile1|regx23|Q\(36))) # (!\regfile1|muxes_rs2|mux10|S[36]~554_combout\ & ((\regfile1|regx21|Q\(36)))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[36]~554_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[36]~554_combout\,
	datac => \regfile1|regx23|Q\(36),
	datad => \regfile1|regx21|Q\(36),
	combout => \regfile1|muxes_rs2|mux10|S[36]~555_combout\);

-- Location: LCFF_X28_Y18_N9
\regfile1|regx26|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(36));

-- Location: LCFF_X31_Y17_N11
\regfile1|regx17|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[36]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(36));

-- Location: LCFF_X29_Y21_N23
\regfile1|regx31|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux27~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(36));

-- Location: LCCOMB_X28_Y14_N26
\regfile1|muxes_rs1|mux10|S[36]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~545_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(36)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(36),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(36),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[36]~545_combout\);

-- Location: LCCOMB_X29_Y16_N10
\regfile1|muxes_rs1|mux10|S[36]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~546_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[36]~545_combout\ & (\regfile1|regx11|Q\(36))) # (!\regfile1|muxes_rs1|mux10|S[36]~545_combout\ & ((\regfile1|regx9|Q\(36)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[36]~545_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[36]~545_combout\,
	datac => \regfile1|regx11|Q\(36),
	datad => \regfile1|regx9|Q\(36),
	combout => \regfile1|muxes_rs1|mux10|S[36]~546_combout\);

-- Location: LCCOMB_X30_Y14_N18
\regfile1|muxes_rs1|mux10|S[36]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~547_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx13|Q\(36))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx13|Q\(36),
	datad => \regfile1|regx12|Q\(36),
	combout => \regfile1|muxes_rs1|mux10|S[36]~547_combout\);

-- Location: LCCOMB_X30_Y14_N4
\regfile1|muxes_rs1|mux10|S[36]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~548_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[36]~547_combout\ & ((\regfile1|regx15|Q\(36)))) # (!\regfile1|muxes_rs1|mux10|S[36]~547_combout\ & (\regfile1|regx14|Q\(36))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[36]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(36),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx15|Q\(36),
	datad => \regfile1|muxes_rs1|mux10|S[36]~547_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[36]~548_combout\);

-- Location: LCCOMB_X32_Y23_N10
\regfile1|muxes_rs1|mux10|S[36]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~549_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(36)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx4|Q\(36),
	datac => \regfile1|regx5|Q\(36),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[36]~549_combout\);

-- Location: LCCOMB_X32_Y20_N10
\regfile1|muxes_rs1|mux10|S[36]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~554_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(36)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(36),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(36),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[36]~554_combout\);

-- Location: LCCOMB_X28_Y18_N8
\regfile1|muxes_rs1|mux10|S[36]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~556_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(36))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(36),
	datad => \regfile1|regx24|Q\(36),
	combout => \regfile1|muxes_rs1|mux10|S[36]~556_combout\);

-- Location: LCCOMB_X31_Y16_N22
\regfile1|muxes_rs1|mux10|S[36]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~557_combout\ = (\regfile1|muxes_rs1|mux10|S[36]~556_combout\ & ((\regfile1|regx27|Q\(36)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[36]~556_combout\ & (((\regfile1|regx25|Q\(36) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(36),
	datab => \regfile1|muxes_rs1|mux10|S[36]~556_combout\,
	datac => \regfile1|regx25|Q\(36),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[36]~557_combout\);

-- Location: LCCOMB_X31_Y17_N26
\regfile1|muxes_rs1|mux10|S[36]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~558_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(36)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(36) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(36),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx16|Q\(36),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[36]~558_combout\);

-- Location: LCCOMB_X30_Y16_N20
\regfile1|muxes_rs1|mux10|S[36]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~559_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[36]~558_combout\ & (\regfile1|regx19|Q\(36))) # (!\regfile1|muxes_rs1|mux10|S[36]~558_combout\ & ((\regfile1|regx18|Q\(36)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[36]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(36),
	datab => \regfile1|regx18|Q\(36),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[36]~558_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[36]~559_combout\);

-- Location: LCCOMB_X30_Y16_N26
\regfile1|muxes_rs1|mux10|S[36]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~560_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[36]~557_combout\) # ((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[36]~559_combout\ & !\RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[36]~557_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[36]~559_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[36]~560_combout\);

-- Location: LCFF_X30_Y21_N9
\regfile1|regx13|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[35]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(35));

-- Location: LCFF_X25_Y17_N5
\regfile1|regx14|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(35));

-- Location: LCFF_X28_Y14_N11
\regfile1|regx10|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(35));

-- Location: LCFF_X28_Y14_N21
\regfile1|regx8|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(35));

-- Location: LCCOMB_X28_Y14_N20
\regfile1|muxes_rs2|mux10|S[35]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~567_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(35))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(35),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx8|Q\(35),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[35]~567_combout\);

-- Location: LCFF_X28_Y21_N21
\regfile1|regx3|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(35));

-- Location: LCFF_X33_Y24_N31
\regfile1|regx6|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[35]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(35));

-- Location: LCFF_X32_Y23_N7
\regfile1|regx5|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(35));

-- Location: LCFF_X32_Y23_N1
\regfile1|regx4|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(35));

-- Location: LCCOMB_X32_Y23_N0
\regfile1|muxes_rs2|mux10|S[35]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~569_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(35))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(35),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(35),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[35]~569_combout\);

-- Location: LCFF_X32_Y24_N5
\regfile1|regx7|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(35));

-- Location: LCCOMB_X32_Y24_N2
\regfile1|muxes_rs2|mux10|S[35]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~570_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[35]~569_combout\ & ((\regfile1|regx7|Q\(35)))) # (!\regfile1|muxes_rs2|mux10|S[35]~569_combout\ & (\regfile1|regx6|Q\(35))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[35]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(35),
	datac => \regfile1|regx7|Q\(35),
	datad => \regfile1|muxes_rs2|mux10|S[35]~569_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~570_combout\);

-- Location: LCCOMB_X28_Y21_N20
\regfile1|muxes_rs2|mux10|S[35]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~571_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[35]~570_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(35))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(35),
	datad => \regfile1|muxes_rs2|mux10|S[35]~570_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~571_combout\);

-- Location: LCFF_X28_Y18_N17
\regfile1|regx26|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(35));

-- Location: LCFF_X32_Y14_N17
\regfile1|regx20|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx20|Q[35]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(35));

-- Location: LCFF_X28_Y17_N11
\regfile1|regx23|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(35));

-- Location: LCFF_X31_Y17_N9
\regfile1|regx17|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(35));

-- Location: LCFF_X28_Y19_N7
\regfile1|regx30|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(35));

-- Location: LCCOMB_X24_Y15_N18
\regfile1|muxes_rs1|mux10|S[35]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~565_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(35)))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(35),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx14|Q\(35),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[35]~565_combout\);

-- Location: LCCOMB_X24_Y17_N8
\regfile1|muxes_rs1|mux10|S[35]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~566_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[35]~565_combout\ & (\regfile1|regx15|Q\(35))) # (!\regfile1|muxes_rs1|mux10|S[35]~565_combout\ & ((\regfile1|regx13|Q\(35)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[35]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx15|Q\(35),
	datac => \regfile1|muxes_rs1|mux10|S[35]~565_combout\,
	datad => \regfile1|regx13|Q\(35),
	combout => \regfile1|muxes_rs1|mux10|S[35]~566_combout\);

-- Location: LCCOMB_X28_Y14_N10
\regfile1|muxes_rs1|mux10|S[35]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~567_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(35)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(35),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(35),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[35]~567_combout\);

-- Location: LCCOMB_X29_Y14_N20
\regfile1|muxes_rs1|mux10|S[35]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~568_combout\ = (\regfile1|muxes_rs1|mux10|S[35]~567_combout\ & ((\regfile1|regx11|Q\(35)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[35]~567_combout\ & (((\regfile1|regx9|Q\(35) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[35]~567_combout\,
	datab => \regfile1|regx11|Q\(35),
	datac => \regfile1|regx9|Q\(35),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[35]~568_combout\);

-- Location: LCCOMB_X32_Y23_N6
\regfile1|muxes_rs1|mux10|S[35]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~569_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(35))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(35),
	datad => \regfile1|regx4|Q\(35),
	combout => \regfile1|muxes_rs1|mux10|S[35]~569_combout\);

-- Location: LCCOMB_X32_Y24_N4
\regfile1|muxes_rs1|mux10|S[35]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~570_combout\ = (\regfile1|muxes_rs1|mux10|S[35]~569_combout\ & (((\regfile1|regx7|Q\(35))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[35]~569_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx6|Q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[35]~569_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx7|Q\(35),
	datad => \regfile1|regx6|Q\(35),
	combout => \regfile1|muxes_rs1|mux10|S[35]~570_combout\);

-- Location: LCCOMB_X28_Y21_N18
\regfile1|muxes_rs1|mux10|S[35]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~571_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[35]~570_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(35)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[35]~570_combout\,
	datac => \regfile1|regx3|Q\(35),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[35]~571_combout\);

-- Location: LCCOMB_X28_Y21_N14
\regfile1|muxes_rs1|mux10|S[35]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~572_combout\ = (\regfile1|muxes_rs1|mux10|S[35]~571_combout\ & (((\regfile1|regx2|Q\(35)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[35]~571_combout\ & (\regfile1|regx1|Q\(35) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(35),
	datab => \regfile1|muxes_rs1|mux10|S[35]~571_combout\,
	datac => \regfile1|regx2|Q\(35),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[35]~572_combout\);

-- Location: LCCOMB_X25_Y14_N12
\regfile1|muxes_rs1|mux10|S[35]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~573_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[35]~568_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[35]~572_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[35]~572_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[35]~568_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[35]~573_combout\);

-- Location: LCCOMB_X28_Y18_N16
\regfile1|muxes_rs1|mux10|S[35]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~574_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(35))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(35),
	datad => \regfile1|regx24|Q\(35),
	combout => \regfile1|muxes_rs1|mux10|S[35]~574_combout\);

-- Location: LCCOMB_X31_Y13_N8
\regfile1|muxes_rs1|mux10|S[35]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~575_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[35]~574_combout\ & (\regfile1|regx27|Q\(35))) # (!\regfile1|muxes_rs1|mux10|S[35]~574_combout\ & ((\regfile1|regx25|Q\(35)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[35]~574_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[35]~574_combout\,
	datac => \regfile1|regx27|Q\(35),
	datad => \regfile1|regx25|Q\(35),
	combout => \regfile1|muxes_rs1|mux10|S[35]~575_combout\);

-- Location: LCCOMB_X32_Y14_N0
\regfile1|muxes_rs1|mux10|S[35]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~576_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(35)))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(35),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx21|Q\(35),
	combout => \regfile1|muxes_rs1|mux10|S[35]~576_combout\);

-- Location: LCCOMB_X28_Y17_N10
\regfile1|muxes_rs1|mux10|S[35]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~577_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[35]~576_combout\ & ((\regfile1|regx23|Q\(35)))) # (!\regfile1|muxes_rs1|mux10|S[35]~576_combout\ & (\regfile1|regx22|Q\(35))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[35]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx22|Q\(35),
	datac => \regfile1|regx23|Q\(35),
	datad => \regfile1|muxes_rs1|mux10|S[35]~576_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[35]~577_combout\);

-- Location: LCCOMB_X31_Y17_N16
\regfile1|muxes_rs1|mux10|S[35]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~578_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(35)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(35) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx16|Q\(35),
	datac => \regfile1|regx17|Q\(35),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[35]~578_combout\);

-- Location: LCCOMB_X30_Y16_N18
\regfile1|muxes_rs1|mux10|S[35]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~579_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[35]~578_combout\ & (\regfile1|regx19|Q\(35))) # (!\regfile1|muxes_rs1|mux10|S[35]~578_combout\ & ((\regfile1|regx18|Q\(35)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[35]~578_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[35]~578_combout\,
	datac => \regfile1|regx19|Q\(35),
	datad => \regfile1|regx18|Q\(35),
	combout => \regfile1|muxes_rs1|mux10|S[35]~579_combout\);

-- Location: LCCOMB_X31_Y13_N2
\regfile1|muxes_rs1|mux10|S[35]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~580_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[35]~577_combout\)) # (!\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[35]~579_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[35]~577_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[35]~579_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[35]~580_combout\);

-- Location: LCCOMB_X28_Y19_N6
\regfile1|muxes_rs1|mux10|S[35]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~581_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(35)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(35),
	datac => \regfile1|regx30|Q\(35),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[35]~581_combout\);

-- Location: LCCOMB_X31_Y17_N22
\regfile1|muxes_rs1|mux10|S[35]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~582_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[35]~581_combout\ & ((\regfile1|regx31|Q\(35)))) # (!\regfile1|muxes_rs1|mux10|S[35]~581_combout\ & (\regfile1|regx29|Q\(35))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[35]~581_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[35]~581_combout\,
	datac => \regfile1|regx29|Q\(35),
	datad => \regfile1|regx31|Q\(35),
	combout => \regfile1|muxes_rs1|mux10|S[35]~582_combout\);

-- Location: LCCOMB_X31_Y13_N0
\regfile1|muxes_rs1|mux10|S[35]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~583_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[35]~580_combout\ & ((\regfile1|muxes_rs1|mux10|S[35]~582_combout\))) # (!\regfile1|muxes_rs1|mux10|S[35]~580_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[35]~575_combout\)))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[35]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[35]~575_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[35]~582_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[35]~580_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[35]~583_combout\);

-- Location: LCCOMB_X24_Y14_N0
\regfile1|muxes_rs1|mux10|S[35]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[35]~584_combout\ = (\regfile1|muxes_rs1|mux10|S[35]~573_combout\ & (((\regfile1|muxes_rs1|mux10|S[35]~583_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[35]~573_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[35]~566_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[35]~566_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[35]~573_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[35]~583_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[35]~584_combout\);

-- Location: LCFF_X29_Y14_N13
\regfile1|regx9|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(34));

-- Location: LCFF_X28_Y14_N23
\regfile1|regx10|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(34));

-- Location: LCFF_X27_Y17_N17
\regfile1|regx8|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(34));

-- Location: LCCOMB_X28_Y14_N22
\regfile1|muxes_rs2|mux10|S[34]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~585_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx10|Q\(34))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & ((\regfile1|regx8|Q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx10|Q\(34),
	datad => \regfile1|regx8|Q\(34),
	combout => \regfile1|muxes_rs2|mux10|S[34]~585_combout\);

-- Location: LCFF_X29_Y14_N11
\regfile1|regx11|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(34));

-- Location: LCCOMB_X29_Y14_N10
\regfile1|muxes_rs2|mux10|S[34]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~586_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[34]~585_combout\ & ((\regfile1|regx11|Q\(34)))) # (!\regfile1|muxes_rs2|mux10|S[34]~585_combout\ & (\regfile1|regx9|Q\(34))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[34]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(34),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx11|Q\(34),
	datad => \regfile1|muxes_rs2|mux10|S[34]~585_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~586_combout\);

-- Location: LCCOMB_X32_Y20_N28
\regfile1|muxes_rs2|mux10|S[34]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~594_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(34)))) # (!\RI1|riOUT\(21) & (\regfile1|regx20|Q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(34),
	datad => \regfile1|regx22|Q\(34),
	combout => \regfile1|muxes_rs2|mux10|S[34]~594_combout\);

-- Location: LCFF_X28_Y20_N21
\regfile1|regx23|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(34));

-- Location: LCCOMB_X32_Y18_N0
\regfile1|muxes_rs2|mux10|S[34]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~595_combout\ = (\regfile1|muxes_rs2|mux10|S[34]~594_combout\ & ((\regfile1|regx23|Q\(34)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[34]~594_combout\ & (((\regfile1|regx21|Q\(34) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(34),
	datab => \regfile1|regx21|Q\(34),
	datac => \regfile1|muxes_rs2|mux10|S[34]~594_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[34]~595_combout\);

-- Location: LCFF_X28_Y18_N5
\regfile1|regx26|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(34));

-- Location: LCCOMB_X25_Y14_N30
\regfile1|muxes_rs1|mux10|S[34]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~585_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(34)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((!\RI1|riOUT\(15) & \regfile1|regx8|Q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(34),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx8|Q\(34),
	combout => \regfile1|muxes_rs1|mux10|S[34]~585_combout\);

-- Location: LCCOMB_X29_Y14_N12
\regfile1|muxes_rs1|mux10|S[34]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~586_combout\ = (\regfile1|muxes_rs1|mux10|S[34]~585_combout\ & ((\regfile1|regx11|Q\(34)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[34]~585_combout\ & (((\regfile1|regx9|Q\(34) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(34),
	datab => \regfile1|muxes_rs1|mux10|S[34]~585_combout\,
	datac => \regfile1|regx9|Q\(34),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[34]~586_combout\);

-- Location: LCCOMB_X28_Y18_N4
\regfile1|muxes_rs1|mux10|S[34]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~596_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(34))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(34),
	datad => \regfile1|regx24|Q\(34),
	combout => \regfile1|muxes_rs1|mux10|S[34]~596_combout\);

-- Location: LCCOMB_X24_Y18_N0
\regfile1|muxes_rs1|mux10|S[34]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~597_combout\ = (\regfile1|muxes_rs1|mux10|S[34]~596_combout\ & (((\regfile1|regx27|Q\(34)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[34]~596_combout\ & (\regfile1|regx25|Q\(34) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[34]~596_combout\,
	datab => \regfile1|regx25|Q\(34),
	datac => \regfile1|regx27|Q\(34),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[34]~597_combout\);

-- Location: LCCOMB_X28_Y16_N14
\regfile1|muxes_rs1|mux10|S[34]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~598_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(34)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(34),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx17|Q\(34),
	combout => \regfile1|muxes_rs1|mux10|S[34]~598_combout\);

-- Location: LCCOMB_X30_Y16_N22
\regfile1|muxes_rs1|mux10|S[34]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~599_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[34]~598_combout\ & ((\regfile1|regx19|Q\(34)))) # (!\regfile1|muxes_rs1|mux10|S[34]~598_combout\ & (\regfile1|regx18|Q\(34))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[34]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(34),
	datac => \regfile1|regx19|Q\(34),
	datad => \regfile1|muxes_rs1|mux10|S[34]~598_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[34]~599_combout\);

-- Location: LCCOMB_X24_Y15_N4
\regfile1|muxes_rs1|mux10|S[34]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~600_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[34]~597_combout\)) # (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[34]~599_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[34]~597_combout\,
	datab => \RI1|riOUT\(17),
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[34]~599_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[34]~600_combout\);

-- Location: LCCOMB_X28_Y16_N12
\regfile1|muxes_rs1|mux10|S[34]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~601_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(34)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(34),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx29|Q\(34),
	combout => \regfile1|muxes_rs1|mux10|S[34]~601_combout\);

-- Location: LCFF_X25_Y17_N17
\regfile1|regx12|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(33));

-- Location: LCCOMB_X25_Y17_N16
\regfile1|muxes_rs2|mux10|S[33]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~605_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(33)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(33) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(33),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(33),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[33]~605_combout\);

-- Location: LCFF_X20_Y18_N1
\regfile1|regx10|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(33));

-- Location: LCFF_X22_Y19_N21
\regfile1|regx8|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(33));

-- Location: LCCOMB_X22_Y19_N20
\regfile1|muxes_rs2|mux10|S[33]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~607_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(33)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(33) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(33),
	datac => \regfile1|regx8|Q\(33),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[33]~607_combout\);

-- Location: LCFF_X32_Y21_N21
\regfile1|regx1|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(33));

-- Location: LCFF_X31_Y22_N25
\regfile1|regx6|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(33));

-- Location: LCFF_X25_Y20_N31
\regfile1|regx21|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(33));

-- Location: LCFF_X25_Y23_N17
\regfile1|regx30|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx30|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(33));

-- Location: LCCOMB_X25_Y23_N14
\regfile1|muxes_rs2|mux10|S[33]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~621_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(33)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(33) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(33),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(33),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[33]~621_combout\);

-- Location: LCCOMB_X22_Y19_N2
\regfile1|muxes_rs1|mux10|S[33]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~607_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(33)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(33) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(33),
	datab => \regfile1|regx10|Q\(33),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[33]~607_combout\);

-- Location: LCCOMB_X21_Y21_N14
\regfile1|muxes_rs1|mux10|S[33]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~608_combout\ = (\regfile1|muxes_rs1|mux10|S[33]~607_combout\ & (((\regfile1|regx11|Q\(33))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[33]~607_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx9|Q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[33]~607_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx9|Q\(33),
	datad => \regfile1|regx11|Q\(33),
	combout => \regfile1|muxes_rs1|mux10|S[33]~608_combout\);

-- Location: LCCOMB_X31_Y23_N28
\regfile1|muxes_rs1|mux10|S[33]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~609_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(33))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(33),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx4|Q\(33),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[33]~609_combout\);

-- Location: LCCOMB_X31_Y22_N24
\regfile1|muxes_rs1|mux10|S[33]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~610_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[33]~609_combout\ & (\regfile1|regx7|Q\(33))) # (!\regfile1|muxes_rs1|mux10|S[33]~609_combout\ & ((\regfile1|regx6|Q\(33)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[33]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx7|Q\(33),
	datac => \regfile1|regx6|Q\(33),
	datad => \regfile1|muxes_rs1|mux10|S[33]~609_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~610_combout\);

-- Location: LCCOMB_X28_Y21_N22
\regfile1|muxes_rs1|mux10|S[33]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~611_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[33]~610_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(33)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[33]~610_combout\,
	datac => \regfile1|regx3|Q\(33),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~611_combout\);

-- Location: LCCOMB_X28_Y21_N0
\regfile1|muxes_rs1|mux10|S[33]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~612_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[33]~611_combout\ & ((\regfile1|regx2|Q\(33)))) # (!\regfile1|muxes_rs1|mux10|S[33]~611_combout\ & (\regfile1|regx1|Q\(33))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[33]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(33),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(33),
	datad => \regfile1|muxes_rs1|mux10|S[33]~611_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~612_combout\);

-- Location: LCCOMB_X21_Y17_N8
\regfile1|muxes_rs1|mux10|S[33]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~613_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[33]~608_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[33]~612_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[33]~608_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[33]~612_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~613_combout\);

-- Location: LCCOMB_X25_Y20_N28
\regfile1|muxes_rs1|mux10|S[33]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~616_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(33)))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx20|Q\(33),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx21|Q\(33),
	combout => \regfile1|muxes_rs1|mux10|S[33]~616_combout\);

-- Location: LCCOMB_X21_Y17_N10
\regfile1|muxes_rs1|mux10|S[33]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~617_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[33]~616_combout\ & (\regfile1|regx23|Q\(33))) # (!\regfile1|muxes_rs1|mux10|S[33]~616_combout\ & ((\regfile1|regx22|Q\(33)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[33]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx23|Q\(33),
	datac => \regfile1|regx22|Q\(33),
	datad => \regfile1|muxes_rs1|mux10|S[33]~616_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~617_combout\);

-- Location: LCFF_X21_Y21_N13
\regfile1|regx9|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(32));

-- Location: LCFF_X32_Y23_N29
\regfile1|regx5|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(32));

-- Location: LCFF_X20_Y17_N11
\regfile1|regx17|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[32]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(32));

-- Location: LCFF_X27_Y23_N19
\regfile1|regx29|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(32));

-- Location: LCFF_X28_Y25_N5
\regfile1|regx28|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(32));

-- Location: LCCOMB_X28_Y25_N30
\regfile1|muxes_rs2|mux10|S[32]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~641_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(32)))) # (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx28|Q\(32),
	datac => \regfile1|regx29|Q\(32),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[32]~641_combout\);

-- Location: LCCOMB_X28_Y25_N28
\regfile1|muxes_rs2|mux10|S[32]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~642_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[32]~641_combout\ & ((\regfile1|regx31|Q\(32)))) # (!\regfile1|muxes_rs2|mux10|S[32]~641_combout\ & (\regfile1|regx30|Q\(32))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[32]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(32),
	datab => \regfile1|regx31|Q\(32),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[32]~641_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~642_combout\);

-- Location: LCCOMB_X32_Y23_N28
\regfile1|muxes_rs1|mux10|S[32]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~629_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(32))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(32),
	datad => \regfile1|regx4|Q\(32),
	combout => \regfile1|muxes_rs1|mux10|S[32]~629_combout\);

-- Location: LCCOMB_X27_Y21_N26
\regfile1|muxes_rs1|mux10|S[32]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~634_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(32)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(32),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(32),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[32]~634_combout\);

-- Location: LCCOMB_X32_Y18_N26
\regfile1|muxes_rs1|mux10|S[32]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~635_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[32]~634_combout\ & ((\regfile1|regx23|Q\(32)))) # (!\regfile1|muxes_rs1|mux10|S[32]~634_combout\ & (\regfile1|regx21|Q\(32))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[32]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(32),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx23|Q\(32),
	datad => \regfile1|muxes_rs1|mux10|S[32]~634_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~635_combout\);

-- Location: LCCOMB_X28_Y25_N4
\regfile1|muxes_rs1|mux10|S[32]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~641_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(32)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx28|Q\(32) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx29|Q\(32),
	datac => \regfile1|regx28|Q\(32),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[32]~641_combout\);

-- Location: LCFF_X25_Y17_N7
\regfile1|regx14|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(31));

-- Location: LCFF_X22_Y21_N5
\regfile1|regx10|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(31));

-- Location: LCFF_X22_Y21_N27
\regfile1|regx8|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(31));

-- Location: LCCOMB_X22_Y21_N26
\regfile1|muxes_rs2|mux10|S[31]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~647_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(31))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx10|Q\(31),
	datac => \regfile1|regx8|Q\(31),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[31]~647_combout\);

-- Location: LCFF_X29_Y19_N17
\regfile1|regx1|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[31]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(31));

-- Location: LCFF_X28_Y23_N13
\regfile1|regx7|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(31));

-- Location: LCFF_X25_Y20_N27
\regfile1|regx21|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(31));

-- Location: LCFF_X24_Y24_N13
\regfile1|regx29|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(31));

-- Location: LCFF_X25_Y23_N31
\regfile1|regx30|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(31));

-- Location: LCFF_X25_Y23_N1
\regfile1|regx28|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(31));

-- Location: LCCOMB_X25_Y23_N0
\regfile1|muxes_rs2|mux10|S[31]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~661_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx30|Q\(31))) # (!\RI1|riOUT\(21) & ((\regfile1|regx28|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx30|Q\(31),
	datac => \regfile1|regx28|Q\(31),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[31]~661_combout\);

-- Location: LCFF_X24_Y24_N23
\regfile1|regx31|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux32~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(31));

-- Location: LCCOMB_X25_Y23_N22
\regfile1|muxes_rs2|mux10|S[31]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~662_combout\ = (\regfile1|muxes_rs2|mux10|S[31]~661_combout\ & (((\regfile1|regx31|Q\(31)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[31]~661_combout\ & (\regfile1|regx29|Q\(31) & (\RI1|riOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(31),
	datab => \regfile1|muxes_rs2|mux10|S[31]~661_combout\,
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx31|Q\(31),
	combout => \regfile1|muxes_rs2|mux10|S[31]~662_combout\);

-- Location: LCCOMB_X25_Y17_N6
\regfile1|muxes_rs1|mux10|S[31]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~645_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx14|Q\(31))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx14|Q\(31),
	datad => \regfile1|regx12|Q\(31),
	combout => \regfile1|muxes_rs1|mux10|S[31]~645_combout\);

-- Location: LCCOMB_X22_Y18_N2
\regfile1|muxes_rs1|mux10|S[31]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~646_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[31]~645_combout\ & (\regfile1|regx15|Q\(31))) # (!\regfile1|muxes_rs1|mux10|S[31]~645_combout\ & ((\regfile1|regx13|Q\(31)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[31]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(31),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(31),
	datad => \regfile1|muxes_rs1|mux10|S[31]~645_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[31]~646_combout\);

-- Location: LCCOMB_X22_Y21_N4
\regfile1|muxes_rs1|mux10|S[31]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~647_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(31)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(31) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(31),
	datac => \regfile1|regx10|Q\(31),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[31]~647_combout\);

-- Location: LCCOMB_X21_Y21_N28
\regfile1|muxes_rs1|mux10|S[31]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~648_combout\ = (\regfile1|muxes_rs1|mux10|S[31]~647_combout\ & ((\regfile1|regx11|Q\(31)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[31]~647_combout\ & (((\regfile1|regx9|Q\(31) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[31]~647_combout\,
	datab => \regfile1|regx11|Q\(31),
	datac => \regfile1|regx9|Q\(31),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[31]~648_combout\);

-- Location: LCCOMB_X25_Y20_N12
\regfile1|muxes_rs1|mux10|S[31]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~656_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx21|Q\(31))) # (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx21|Q\(31),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx20|Q\(31),
	combout => \regfile1|muxes_rs1|mux10|S[31]~656_combout\);

-- Location: LCCOMB_X25_Y23_N30
\regfile1|muxes_rs1|mux10|S[31]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~661_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx30|Q\(31)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(31) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(31),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx30|Q\(31),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[31]~661_combout\);

-- Location: LCCOMB_X24_Y24_N24
\regfile1|muxes_rs1|mux10|S[31]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~662_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[31]~661_combout\ & ((\regfile1|regx31|Q\(31)))) # (!\regfile1|muxes_rs1|mux10|S[31]~661_combout\ & (\regfile1|regx29|Q\(31))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[31]~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx29|Q\(31),
	datac => \regfile1|muxes_rs1|mux10|S[31]~661_combout\,
	datad => \regfile1|regx31|Q\(31),
	combout => \regfile1|muxes_rs1|mux10|S[31]~662_combout\);

-- Location: LCFF_X21_Y18_N9
\regfile1|regx9|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[30]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(30));

-- Location: LCFF_X25_Y17_N11
\regfile1|regx14|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[30]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(30));

-- Location: LCFF_X24_Y26_N25
\regfile1|regx2|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[30]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(30));

-- Location: LCFF_X27_Y21_N15
\regfile1|regx22|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(30));

-- Location: LCFF_X27_Y21_N5
\regfile1|regx20|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(30));

-- Location: LCCOMB_X27_Y21_N4
\regfile1|muxes_rs2|mux10|S[30]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~674_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(30)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(30) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(30),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(30),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[30]~674_combout\);

-- Location: LCCOMB_X23_Y20_N6
\regfile1|muxes_rs2|mux10|S[30]~678\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~678_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(30))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(30),
	datac => \regfile1|regx16|Q\(30),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[30]~678_combout\);

-- Location: LCFF_X27_Y23_N17
\regfile1|regx29|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(30));

-- Location: LCCOMB_X27_Y21_N14
\regfile1|muxes_rs1|mux10|S[30]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~674_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(30)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx20|Q\(30),
	datac => \regfile1|regx22|Q\(30),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[30]~674_combout\);

-- Location: LCCOMB_X27_Y23_N16
\regfile1|muxes_rs1|mux10|S[30]~681\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~681_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(30)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(30),
	datac => \regfile1|regx29|Q\(30),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[30]~681_combout\);

-- Location: LCFF_X21_Y24_N21
\regfile1|regx9|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(29));

-- Location: LCFF_X29_Y27_N13
\regfile1|regx4|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(29));

-- Location: LCFF_X24_Y18_N25
\regfile1|regx27|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(29));

-- Location: LCFF_X28_Y20_N13
\regfile1|regx23|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(29));

-- Location: LCFF_X23_Y21_N17
\regfile1|regx19|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(29));

-- Location: LCFF_X27_Y19_N1
\regfile1|regx29|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(29));

-- Location: LCFF_X25_Y23_N7
\regfile1|regx30|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(29));

-- Location: LCFF_X25_Y23_N25
\regfile1|regx28|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(29));

-- Location: LCCOMB_X25_Y23_N24
\regfile1|muxes_rs2|mux10|S[29]~701\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~701_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(29)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(29) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(29),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(29),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[29]~701_combout\);

-- Location: LCFF_X28_Y20_N7
\regfile1|regx31|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux34~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(29));

-- Location: LCCOMB_X27_Y19_N0
\regfile1|muxes_rs2|mux10|S[29]~702\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~702_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[29]~701_combout\ & (\regfile1|regx31|Q\(29))) # (!\regfile1|muxes_rs2|mux10|S[29]~701_combout\ & ((\regfile1|regx29|Q\(29)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[29]~701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(29),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx29|Q\(29),
	datad => \regfile1|muxes_rs2|mux10|S[29]~701_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~702_combout\);

-- Location: LCCOMB_X29_Y27_N12
\regfile1|muxes_rs1|mux10|S[29]~689\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~689_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(29)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(29) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx5|Q\(29),
	datac => \regfile1|regx4|Q\(29),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[29]~689_combout\);

-- Location: LCCOMB_X25_Y22_N8
\regfile1|muxes_rs1|mux10|S[29]~694\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~694_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(29)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(29) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx24|Q\(29),
	datac => \regfile1|regx26|Q\(29),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[29]~694_combout\);

-- Location: LCCOMB_X24_Y18_N24
\regfile1|muxes_rs1|mux10|S[29]~695\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~695_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[29]~694_combout\ & (\regfile1|regx27|Q\(29))) # (!\regfile1|muxes_rs1|mux10|S[29]~694_combout\ & ((\regfile1|regx25|Q\(29)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[29]~694_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[29]~694_combout\,
	datac => \regfile1|regx27|Q\(29),
	datad => \regfile1|regx25|Q\(29),
	combout => \regfile1|muxes_rs1|mux10|S[29]~695_combout\);

-- Location: LCCOMB_X25_Y20_N20
\regfile1|muxes_rs1|mux10|S[29]~696\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~696_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16)) # (\regfile1|regx21|Q\(29))))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(29) & (!\RI1|riOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx20|Q\(29),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx21|Q\(29),
	combout => \regfile1|muxes_rs1|mux10|S[29]~696_combout\);

-- Location: LCCOMB_X25_Y20_N2
\regfile1|muxes_rs1|mux10|S[29]~697\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~697_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[29]~696_combout\ & ((\regfile1|regx23|Q\(29)))) # (!\regfile1|muxes_rs1|mux10|S[29]~696_combout\ & (\regfile1|regx22|Q\(29))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[29]~696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx22|Q\(29),
	datac => \regfile1|muxes_rs1|mux10|S[29]~696_combout\,
	datad => \regfile1|regx23|Q\(29),
	combout => \regfile1|muxes_rs1|mux10|S[29]~697_combout\);

-- Location: LCCOMB_X23_Y21_N26
\regfile1|muxes_rs1|mux10|S[29]~698\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~698_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(29)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(29) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(29),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(29),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[29]~698_combout\);

-- Location: LCCOMB_X23_Y20_N2
\regfile1|muxes_rs1|mux10|S[29]~699\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~699_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[29]~698_combout\ & ((\regfile1|regx19|Q\(29)))) # (!\regfile1|muxes_rs1|mux10|S[29]~698_combout\ & (\regfile1|regx18|Q\(29))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[29]~698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(29),
	datac => \regfile1|regx19|Q\(29),
	datad => \regfile1|muxes_rs1|mux10|S[29]~698_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[29]~699_combout\);

-- Location: LCCOMB_X25_Y20_N16
\regfile1|muxes_rs1|mux10|S[29]~700\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~700_combout\ = (\RI1|riOUT\(17) & ((\RI1|riOUT\(18)) # ((\regfile1|muxes_rs1|mux10|S[29]~697_combout\)))) # (!\RI1|riOUT\(17) & (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[29]~699_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[29]~699_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[29]~697_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[29]~700_combout\);

-- Location: LCCOMB_X25_Y23_N6
\regfile1|muxes_rs1|mux10|S[29]~701\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~701_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx30|Q\(29)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(29) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(29),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx30|Q\(29),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[29]~701_combout\);

-- Location: LCCOMB_X25_Y20_N10
\regfile1|muxes_rs1|mux10|S[29]~702\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~702_combout\ = (\regfile1|muxes_rs1|mux10|S[29]~701_combout\ & ((\regfile1|regx31|Q\(29)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[29]~701_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx29|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[29]~701_combout\,
	datab => \regfile1|regx31|Q\(29),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx29|Q\(29),
	combout => \regfile1|muxes_rs1|mux10|S[29]~702_combout\);

-- Location: LCCOMB_X25_Y20_N4
\regfile1|muxes_rs1|mux10|S[29]~703\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~703_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[29]~700_combout\ & (\regfile1|muxes_rs1|mux10|S[29]~702_combout\)) # (!\regfile1|muxes_rs1|mux10|S[29]~700_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[29]~695_combout\))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[29]~700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[29]~702_combout\,
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[29]~700_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[29]~695_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[29]~703_combout\);

-- Location: LCFF_X21_Y24_N5
\regfile1|regx9|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(28));

-- Location: LCFF_X22_Y21_N3
\regfile1|regx10|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(28));

-- Location: LCFF_X22_Y21_N25
\regfile1|regx8|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(28));

-- Location: LCCOMB_X22_Y21_N24
\regfile1|muxes_rs2|mux10|S[28]~705\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~705_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(28))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx10|Q\(28),
	datac => \regfile1|regx8|Q\(28),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[28]~705_combout\);

-- Location: LCFF_X21_Y24_N19
\regfile1|regx11|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(28));

-- Location: LCCOMB_X21_Y24_N12
\regfile1|muxes_rs2|mux10|S[28]~706\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~706_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[28]~705_combout\ & (\regfile1|regx11|Q\(28))) # (!\regfile1|muxes_rs2|mux10|S[28]~705_combout\ & ((\regfile1|regx9|Q\(28)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[28]~705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(28),
	datac => \regfile1|regx9|Q\(28),
	datad => \regfile1|muxes_rs2|mux10|S[28]~705_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~706_combout\);

-- Location: LCFF_X25_Y18_N7
\regfile1|regx12|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[28]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(28));

-- Location: LCFF_X29_Y27_N7
\regfile1|regx4|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(28));

-- Location: LCFF_X19_Y21_N17
\regfile1|regx21|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(28));

-- Location: LCFF_X27_Y21_N11
\regfile1|regx22|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(28));

-- Location: LCFF_X27_Y21_N21
\regfile1|regx20|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(28));

-- Location: LCCOMB_X27_Y21_N20
\regfile1|muxes_rs2|mux10|S[28]~714\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~714_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(28)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(28) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(28),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(28),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[28]~714_combout\);

-- Location: LCFF_X19_Y21_N11
\regfile1|regx23|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(28));

-- Location: LCCOMB_X19_Y21_N16
\regfile1|muxes_rs2|mux10|S[28]~715\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~715_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[28]~714_combout\ & (\regfile1|regx23|Q\(28))) # (!\regfile1|muxes_rs2|mux10|S[28]~714_combout\ & ((\regfile1|regx21|Q\(28)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[28]~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(28),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(28),
	datad => \regfile1|muxes_rs2|mux10|S[28]~714_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~715_combout\);

-- Location: LCFF_X20_Y24_N17
\regfile1|regx25|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(28));

-- Location: LCFF_X23_Y21_N19
\regfile1|regx17|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(28));

-- Location: LCFF_X22_Y24_N11
\regfile1|regx29|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(28));

-- Location: LCCOMB_X22_Y21_N2
\regfile1|muxes_rs1|mux10|S[28]~705\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~705_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(28)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(28),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(28),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[28]~705_combout\);

-- Location: LCCOMB_X21_Y24_N10
\regfile1|muxes_rs1|mux10|S[28]~706\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~706_combout\ = (\regfile1|muxes_rs1|mux10|S[28]~705_combout\ & (((\regfile1|regx11|Q\(28))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[28]~705_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx9|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[28]~705_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx9|Q\(28),
	datad => \regfile1|regx11|Q\(28),
	combout => \regfile1|muxes_rs1|mux10|S[28]~706_combout\);

-- Location: LCCOMB_X23_Y18_N24
\regfile1|muxes_rs1|mux10|S[28]~707\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~707_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(28)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(28),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx13|Q\(28),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[28]~707_combout\);

-- Location: LCCOMB_X23_Y18_N2
\regfile1|muxes_rs1|mux10|S[28]~708\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~708_combout\ = (\regfile1|muxes_rs1|mux10|S[28]~707_combout\ & (((\regfile1|regx15|Q\(28))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[28]~707_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[28]~707_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx15|Q\(28),
	datad => \regfile1|regx14|Q\(28),
	combout => \regfile1|muxes_rs1|mux10|S[28]~708_combout\);

-- Location: LCCOMB_X29_Y27_N6
\regfile1|muxes_rs1|mux10|S[28]~709\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~709_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(28)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx4|Q\(28),
	datad => \regfile1|regx5|Q\(28),
	combout => \regfile1|muxes_rs1|mux10|S[28]~709_combout\);

-- Location: LCCOMB_X29_Y27_N26
\regfile1|muxes_rs1|mux10|S[28]~710\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~710_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[28]~709_combout\ & (\regfile1|regx7|Q\(28))) # (!\regfile1|muxes_rs1|mux10|S[28]~709_combout\ & ((\regfile1|regx6|Q\(28)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[28]~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(28),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[28]~709_combout\,
	datad => \regfile1|regx6|Q\(28),
	combout => \regfile1|muxes_rs1|mux10|S[28]~710_combout\);

-- Location: LCCOMB_X28_Y24_N18
\regfile1|muxes_rs1|mux10|S[28]~711\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~711_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[28]~710_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(28))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(28),
	datac => \regfile1|muxes_rs1|mux10|S[28]~710_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[28]~711_combout\);

-- Location: LCCOMB_X28_Y24_N8
\regfile1|muxes_rs1|mux10|S[28]~712\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~712_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[28]~711_combout\ & (\regfile1|regx2|Q\(28))) # (!\regfile1|muxes_rs1|mux10|S[28]~711_combout\ & ((\regfile1|regx1|Q\(28)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[28]~711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(28),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[28]~711_combout\,
	datad => \regfile1|regx1|Q\(28),
	combout => \regfile1|muxes_rs1|mux10|S[28]~712_combout\);

-- Location: LCCOMB_X19_Y24_N12
\regfile1|muxes_rs1|mux10|S[28]~713\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~713_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs1|mux10|S[28]~708_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[28]~712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[28]~708_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[28]~712_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[28]~713_combout\);

-- Location: LCCOMB_X27_Y21_N10
\regfile1|muxes_rs1|mux10|S[28]~714\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~714_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(28)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(28),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(28),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[28]~714_combout\);

-- Location: LCCOMB_X19_Y21_N4
\regfile1|muxes_rs1|mux10|S[28]~715\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~715_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[28]~714_combout\ & ((\regfile1|regx23|Q\(28)))) # (!\regfile1|muxes_rs1|mux10|S[28]~714_combout\ & (\regfile1|regx21|Q\(28))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[28]~714_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[28]~714_combout\,
	datac => \regfile1|regx21|Q\(28),
	datad => \regfile1|regx23|Q\(28),
	combout => \regfile1|muxes_rs1|mux10|S[28]~715_combout\);

-- Location: LCCOMB_X25_Y22_N16
\regfile1|muxes_rs1|mux10|S[28]~716\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~716_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(28))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(28),
	datad => \regfile1|regx24|Q\(28),
	combout => \regfile1|muxes_rs1|mux10|S[28]~716_combout\);

-- Location: LCCOMB_X20_Y24_N30
\regfile1|muxes_rs1|mux10|S[28]~717\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~717_combout\ = (\regfile1|muxes_rs1|mux10|S[28]~716_combout\ & (((\regfile1|regx27|Q\(28)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[28]~716_combout\ & (\regfile1|regx25|Q\(28) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(28),
	datab => \regfile1|muxes_rs1|mux10|S[28]~716_combout\,
	datac => \regfile1|regx27|Q\(28),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[28]~717_combout\);

-- Location: LCCOMB_X23_Y21_N18
\regfile1|muxes_rs1|mux10|S[28]~718\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~718_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(28)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(28) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(28),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(28),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[28]~718_combout\);

-- Location: LCCOMB_X23_Y21_N4
\regfile1|muxes_rs1|mux10|S[28]~719\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~719_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[28]~718_combout\ & ((\regfile1|regx19|Q\(28)))) # (!\regfile1|muxes_rs1|mux10|S[28]~718_combout\ & (\regfile1|regx18|Q\(28))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[28]~718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(28),
	datac => \regfile1|regx19|Q\(28),
	datad => \regfile1|muxes_rs1|mux10|S[28]~718_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[28]~719_combout\);

-- Location: LCCOMB_X19_Y24_N2
\regfile1|muxes_rs1|mux10|S[28]~720\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~720_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[28]~717_combout\)) # (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[28]~719_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[28]~717_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[28]~719_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[28]~720_combout\);

-- Location: LCCOMB_X22_Y24_N18
\regfile1|muxes_rs1|mux10|S[28]~721\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~721_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx29|Q\(28))) # (!\RI1|riOUT\(15) & ((\regfile1|regx28|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(28),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx28|Q\(28),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[28]~721_combout\);

-- Location: LCCOMB_X23_Y24_N8
\regfile1|muxes_rs1|mux10|S[28]~722\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~722_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[28]~721_combout\ & ((\regfile1|regx31|Q\(28)))) # (!\regfile1|muxes_rs1|mux10|S[28]~721_combout\ & (\regfile1|regx30|Q\(28))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[28]~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(28),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[28]~721_combout\,
	datad => \regfile1|regx31|Q\(28),
	combout => \regfile1|muxes_rs1|mux10|S[28]~722_combout\);

-- Location: LCCOMB_X19_Y24_N4
\regfile1|muxes_rs1|mux10|S[28]~723\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~723_combout\ = (\regfile1|muxes_rs1|mux10|S[28]~720_combout\ & (((\regfile1|muxes_rs1|mux10|S[28]~722_combout\) # (!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[28]~720_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[28]~715_combout\ & (\RI1|riOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[28]~715_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[28]~720_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[28]~722_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[28]~723_combout\);

-- Location: LCCOMB_X19_Y24_N26
\regfile1|muxes_rs1|mux10|S[28]~724\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[28]~724_combout\ = (\regfile1|muxes_rs1|mux10|S[28]~713_combout\ & ((\regfile1|muxes_rs1|mux10|S[28]~723_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[28]~713_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[28]~706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[28]~713_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[28]~723_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[28]~706_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[28]~724_combout\);

-- Location: LCFF_X24_Y23_N21
\regfile1|regx13|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(27));

-- Location: LCFF_X24_Y21_N25
\regfile1|regx14|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(27));

-- Location: LCFF_X24_Y21_N15
\regfile1|regx12|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(27));

-- Location: LCCOMB_X24_Y21_N14
\regfile1|muxes_rs2|mux10|S[27]~725\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~725_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx14|Q\(27))) # (!\RI1|riOUT\(21) & ((\regfile1|regx12|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(27),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(27),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[27]~725_combout\);

-- Location: LCFF_X24_Y23_N15
\regfile1|regx15|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(27));

-- Location: LCCOMB_X24_Y23_N14
\regfile1|muxes_rs2|mux10|S[27]~726\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~726_combout\ = (\regfile1|muxes_rs2|mux10|S[27]~725_combout\ & (((\regfile1|regx15|Q\(27)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[27]~725_combout\ & (\regfile1|regx13|Q\(27) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(27),
	datab => \regfile1|muxes_rs2|mux10|S[27]~725_combout\,
	datac => \regfile1|regx15|Q\(27),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[27]~726_combout\);

-- Location: LCFF_X25_Y24_N11
\regfile1|regx2|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(27));

-- Location: LCFF_X29_Y24_N11
\regfile1|regx7|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(27));

-- Location: LCFF_X23_Y25_N21
\regfile1|regx25|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(27));

-- Location: LCCOMB_X25_Y22_N28
\regfile1|muxes_rs2|mux10|S[27]~734\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~734_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(27)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(27) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(27),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(27),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[27]~734_combout\);

-- Location: LCCOMB_X21_Y25_N2
\regfile1|muxes_rs2|mux10|S[27]~735\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~735_combout\ = (\regfile1|muxes_rs2|mux10|S[27]~734_combout\ & (((\regfile1|regx27|Q\(27)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[27]~734_combout\ & (\regfile1|regx25|Q\(27) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(27),
	datab => \regfile1|regx27|Q\(27),
	datac => \regfile1|muxes_rs2|mux10|S[27]~734_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[27]~735_combout\);

-- Location: LCFF_X23_Y23_N7
\regfile1|regx23|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(27));

-- Location: LCFF_X23_Y21_N11
\regfile1|regx17|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(27));

-- Location: LCFF_X23_Y21_N29
\regfile1|regx19|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(27));

-- Location: LCCOMB_X24_Y21_N24
\regfile1|muxes_rs1|mux10|S[27]~725\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~725_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(27)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(27) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(27),
	datac => \regfile1|regx14|Q\(27),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[27]~725_combout\);

-- Location: LCCOMB_X24_Y23_N20
\regfile1|muxes_rs1|mux10|S[27]~726\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~726_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[27]~725_combout\ & (\regfile1|regx15|Q\(27))) # (!\regfile1|muxes_rs1|mux10|S[27]~725_combout\ & ((\regfile1|regx13|Q\(27)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[27]~725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx15|Q\(27),
	datac => \regfile1|regx13|Q\(27),
	datad => \regfile1|muxes_rs1|mux10|S[27]~725_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[27]~726_combout\);

-- Location: LCCOMB_X27_Y26_N30
\regfile1|muxes_rs1|mux10|S[27]~736\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~736_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx21|Q\(27))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx21|Q\(27),
	datad => \regfile1|regx20|Q\(27),
	combout => \regfile1|muxes_rs1|mux10|S[27]~736_combout\);

-- Location: LCCOMB_X23_Y23_N0
\regfile1|muxes_rs1|mux10|S[27]~737\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~737_combout\ = (\regfile1|muxes_rs1|mux10|S[27]~736_combout\ & ((\regfile1|regx23|Q\(27)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[27]~736_combout\ & (((\regfile1|regx22|Q\(27) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(27),
	datab => \regfile1|muxes_rs1|mux10|S[27]~736_combout\,
	datac => \regfile1|regx22|Q\(27),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[27]~737_combout\);

-- Location: LCCOMB_X23_Y21_N10
\regfile1|muxes_rs1|mux10|S[27]~738\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~738_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(27)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(27) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(27),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(27),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[27]~738_combout\);

-- Location: LCCOMB_X23_Y21_N28
\regfile1|muxes_rs1|mux10|S[27]~739\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~739_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[27]~738_combout\ & ((\regfile1|regx19|Q\(27)))) # (!\regfile1|muxes_rs1|mux10|S[27]~738_combout\ & (\regfile1|regx18|Q\(27))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[27]~738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(27),
	datac => \regfile1|regx19|Q\(27),
	datad => \regfile1|muxes_rs1|mux10|S[27]~738_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[27]~739_combout\);

-- Location: LCCOMB_X19_Y24_N24
\regfile1|muxes_rs1|mux10|S[27]~740\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~740_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[27]~737_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[27]~739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[27]~739_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[27]~737_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[27]~740_combout\);

-- Location: LCCOMB_X19_Y23_N2
\regfile1|muxes_rs1|mux10|S[27]~741\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~741_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(27)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(27),
	datab => \regfile1|regx30|Q\(27),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[27]~741_combout\);

-- Location: LCFF_X25_Y21_N9
\regfile1|regx2|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[26]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(26));

-- Location: LCFF_X27_Y25_N15
\regfile1|regx6|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(26));

-- Location: LCFF_X30_Y28_N7
\regfile1|regx5|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[26]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(26));

-- Location: LCFF_X19_Y21_N23
\regfile1|regx21|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(26));

-- Location: LCFF_X27_Y21_N3
\regfile1|regx22|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(26));

-- Location: LCFF_X27_Y21_N25
\regfile1|regx20|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(26));

-- Location: LCCOMB_X27_Y21_N24
\regfile1|muxes_rs2|mux10|S[26]~754\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~754_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(26)))) # (!\RI1|riOUT\(21) & (\regfile1|regx20|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(26),
	datad => \regfile1|regx22|Q\(26),
	combout => \regfile1|muxes_rs2|mux10|S[26]~754_combout\);

-- Location: LCFF_X19_Y21_N21
\regfile1|regx23|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(26));

-- Location: LCCOMB_X19_Y21_N22
\regfile1|muxes_rs2|mux10|S[26]~755\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~755_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[26]~754_combout\ & (\regfile1|regx23|Q\(26))) # (!\regfile1|muxes_rs2|mux10|S[26]~754_combout\ & ((\regfile1|regx21|Q\(26)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[26]~754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(26),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(26),
	datad => \regfile1|muxes_rs2|mux10|S[26]~754_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~755_combout\);

-- Location: LCFF_X20_Y24_N23
\regfile1|regx25|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(26));

-- Location: LCFF_X21_Y22_N31
\regfile1|regx26|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(26));

-- Location: LCFF_X21_Y22_N13
\regfile1|regx24|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(26));

-- Location: LCCOMB_X21_Y22_N12
\regfile1|muxes_rs2|mux10|S[26]~756\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~756_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(26)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(26) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(26),
	datac => \regfile1|regx24|Q\(26),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[26]~756_combout\);

-- Location: LCFF_X21_Y25_N15
\regfile1|regx27|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(26));

-- Location: LCCOMB_X21_Y25_N16
\regfile1|muxes_rs2|mux10|S[26]~757\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~757_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[26]~756_combout\ & (\regfile1|regx27|Q\(26))) # (!\regfile1|muxes_rs2|mux10|S[26]~756_combout\ & ((\regfile1|regx25|Q\(26)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[26]~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(26),
	datac => \regfile1|regx25|Q\(26),
	datad => \regfile1|muxes_rs2|mux10|S[26]~756_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~757_combout\);

-- Location: LCFF_X25_Y16_N9
\regfile1|regx18|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(26));

-- Location: LCFF_X20_Y19_N17
\regfile1|regx17|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(26));

-- Location: LCFF_X25_Y16_N31
\regfile1|regx16|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(26));

-- Location: LCCOMB_X25_Y16_N30
\regfile1|muxes_rs2|mux10|S[26]~758\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~758_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(26))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(26),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(26),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[26]~758_combout\);

-- Location: LCFF_X20_Y19_N27
\regfile1|regx19|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(26));

-- Location: LCCOMB_X25_Y16_N20
\regfile1|muxes_rs2|mux10|S[26]~759\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~759_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[26]~758_combout\ & ((\regfile1|regx19|Q\(26)))) # (!\regfile1|muxes_rs2|mux10|S[26]~758_combout\ & (\regfile1|regx18|Q\(26))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[26]~758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(26),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx19|Q\(26),
	datad => \regfile1|muxes_rs2|mux10|S[26]~758_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~759_combout\);

-- Location: LCCOMB_X25_Y16_N26
\regfile1|muxes_rs2|mux10|S[26]~760\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~760_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[26]~757_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[26]~759_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[26]~759_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[26]~757_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~760_combout\);

-- Location: LCFF_X24_Y25_N9
\regfile1|regx30|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(26));

-- Location: LCFF_X27_Y19_N11
\regfile1|regx29|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(26));

-- Location: LCFF_X28_Y25_N7
\regfile1|regx28|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx28|Q[26]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(26));

-- Location: LCCOMB_X30_Y25_N16
\regfile1|muxes_rs2|mux10|S[26]~761\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~761_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx29|Q\(26))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx28|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(26),
	datad => \regfile1|regx29|Q\(26),
	combout => \regfile1|muxes_rs2|mux10|S[26]~761_combout\);

-- Location: LCFF_X24_Y25_N3
\regfile1|regx31|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(26));

-- Location: LCCOMB_X24_Y25_N0
\regfile1|muxes_rs2|mux10|S[26]~762\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~762_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[26]~761_combout\ & ((\regfile1|regx31|Q\(26)))) # (!\regfile1|muxes_rs2|mux10|S[26]~761_combout\ & (\regfile1|regx30|Q\(26))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[26]~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(26),
	datab => \regfile1|regx31|Q\(26),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[26]~761_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~762_combout\);

-- Location: LCCOMB_X25_Y16_N16
\regfile1|muxes_rs2|mux10|S[26]~763\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~763_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[26]~760_combout\ & ((\regfile1|muxes_rs2|mux10|S[26]~762_combout\))) # (!\regfile1|muxes_rs2|mux10|S[26]~760_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[26]~755_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[26]~760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[26]~755_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[26]~762_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[26]~760_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~763_combout\);

-- Location: LCCOMB_X29_Y25_N4
\regfile1|muxes_rs1|mux10|S[26]~749\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~749_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(26)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(26) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(26),
	datab => \regfile1|regx4|Q\(26),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[26]~749_combout\);

-- Location: LCCOMB_X29_Y25_N8
\regfile1|muxes_rs1|mux10|S[26]~750\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~750_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[26]~749_combout\ & (\regfile1|regx7|Q\(26))) # (!\regfile1|muxes_rs1|mux10|S[26]~749_combout\ & ((\regfile1|regx6|Q\(26)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[26]~749_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[26]~749_combout\,
	datac => \regfile1|regx7|Q\(26),
	datad => \regfile1|regx6|Q\(26),
	combout => \regfile1|muxes_rs1|mux10|S[26]~750_combout\);

-- Location: LCCOMB_X27_Y21_N2
\regfile1|muxes_rs1|mux10|S[26]~754\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~754_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(26)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(26),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(26),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[26]~754_combout\);

-- Location: LCCOMB_X19_Y21_N18
\regfile1|muxes_rs1|mux10|S[26]~755\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~755_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[26]~754_combout\ & ((\regfile1|regx23|Q\(26)))) # (!\regfile1|muxes_rs1|mux10|S[26]~754_combout\ & (\regfile1|regx21|Q\(26))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[26]~754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(26),
	datac => \regfile1|regx23|Q\(26),
	datad => \regfile1|muxes_rs1|mux10|S[26]~754_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[26]~755_combout\);

-- Location: LCCOMB_X21_Y22_N30
\regfile1|muxes_rs1|mux10|S[26]~756\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~756_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(26)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(26),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(26),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[26]~756_combout\);

-- Location: LCCOMB_X21_Y25_N14
\regfile1|muxes_rs1|mux10|S[26]~757\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~757_combout\ = (\regfile1|muxes_rs1|mux10|S[26]~756_combout\ & (((\regfile1|regx27|Q\(26)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[26]~756_combout\ & (\regfile1|regx25|Q\(26) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[26]~756_combout\,
	datab => \regfile1|regx25|Q\(26),
	datac => \regfile1|regx27|Q\(26),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[26]~757_combout\);

-- Location: LCCOMB_X20_Y19_N16
\regfile1|muxes_rs1|mux10|S[26]~758\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~758_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx17|Q\(26))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx16|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(26),
	datad => \regfile1|regx16|Q\(26),
	combout => \regfile1|muxes_rs1|mux10|S[26]~758_combout\);

-- Location: LCCOMB_X20_Y19_N26
\regfile1|muxes_rs1|mux10|S[26]~759\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~759_combout\ = (\regfile1|muxes_rs1|mux10|S[26]~758_combout\ & (((\regfile1|regx19|Q\(26))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[26]~758_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx18|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[26]~758_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(26),
	datad => \regfile1|regx18|Q\(26),
	combout => \regfile1|muxes_rs1|mux10|S[26]~759_combout\);

-- Location: LCCOMB_X20_Y19_N20
\regfile1|muxes_rs1|mux10|S[26]~760\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~760_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17)) # (\regfile1|muxes_rs1|mux10|S[26]~757_combout\)))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[26]~759_combout\ & (!\RI1|riOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[26]~759_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[26]~757_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[26]~760_combout\);

-- Location: LCCOMB_X30_Y25_N10
\regfile1|muxes_rs1|mux10|S[26]~761\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~761_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(26)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx28|Q\(26),
	datad => \regfile1|regx29|Q\(26),
	combout => \regfile1|muxes_rs1|mux10|S[26]~761_combout\);

-- Location: LCCOMB_X24_Y25_N30
\regfile1|muxes_rs1|mux10|S[26]~762\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~762_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[26]~761_combout\ & (\regfile1|regx31|Q\(26))) # (!\regfile1|muxes_rs1|mux10|S[26]~761_combout\ & ((\regfile1|regx30|Q\(26)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[26]~761_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[26]~761_combout\,
	datac => \regfile1|regx31|Q\(26),
	datad => \regfile1|regx30|Q\(26),
	combout => \regfile1|muxes_rs1|mux10|S[26]~762_combout\);

-- Location: LCCOMB_X20_Y19_N6
\regfile1|muxes_rs1|mux10|S[26]~763\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~763_combout\ = (\regfile1|muxes_rs1|mux10|S[26]~760_combout\ & (((\regfile1|muxes_rs1|mux10|S[26]~762_combout\)) # (!\RI1|riOUT\(17)))) # (!\regfile1|muxes_rs1|mux10|S[26]~760_combout\ & (\RI1|riOUT\(17) & 
-- (\regfile1|muxes_rs1|mux10|S[26]~755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[26]~760_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[26]~755_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[26]~762_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[26]~763_combout\);

-- Location: LCCOMB_X24_Y21_N6
\regfile1|muxes_rs2|mux10|S[25]~765\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~765_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(25)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(25) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx14|Q\(25),
	datac => \regfile1|regx12|Q\(25),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[25]~765_combout\);

-- Location: LCFF_X27_Y28_N17
\regfile1|regx10|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(25));

-- Location: LCFF_X25_Y21_N29
\regfile1|regx1|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(25));

-- Location: LCFF_X31_Y24_N3
\regfile1|regx5|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[25]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(25));

-- Location: LCFF_X30_Y25_N21
\regfile1|regx7|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx7|Q[25]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(25));

-- Location: LCFF_X28_Y22_N1
\regfile1|regx20|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(25));

-- Location: LCCOMB_X28_Y22_N0
\regfile1|muxes_rs2|mux10|S[25]~776\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~776_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(25))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(25),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(25),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[25]~776_combout\);

-- Location: LCCOMB_X23_Y23_N4
\regfile1|muxes_rs2|mux10|S[25]~777\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~777_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[25]~776_combout\ & ((\regfile1|regx23|Q\(25)))) # (!\regfile1|muxes_rs2|mux10|S[25]~776_combout\ & (\regfile1|regx22|Q\(25))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[25]~776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(25),
	datac => \regfile1|regx23|Q\(25),
	datad => \regfile1|muxes_rs2|mux10|S[25]~776_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~777_combout\);

-- Location: LCCOMB_X20_Y21_N20
\regfile1|muxes_rs2|mux10|S[25]~781\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~781_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx30|Q\(25))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(25),
	datad => \regfile1|regx30|Q\(25),
	combout => \regfile1|muxes_rs2|mux10|S[25]~781_combout\);

-- Location: LCCOMB_X19_Y20_N10
\regfile1|muxes_rs2|mux10|S[25]~782\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~782_combout\ = (\regfile1|muxes_rs2|mux10|S[25]~781_combout\ & (((\regfile1|regx31|Q\(25))) # (!\RI1|riOUT\(20)))) # (!\regfile1|muxes_rs2|mux10|S[25]~781_combout\ & (\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[25]~781_combout\,
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx31|Q\(25),
	datad => \regfile1|regx29|Q\(25),
	combout => \regfile1|muxes_rs2|mux10|S[25]~782_combout\);

-- Location: LCCOMB_X27_Y28_N16
\regfile1|muxes_rs1|mux10|S[25]~767\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~767_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(25))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(25),
	datad => \regfile1|regx8|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~767_combout\);

-- Location: LCCOMB_X27_Y27_N8
\regfile1|muxes_rs1|mux10|S[25]~768\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~768_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[25]~767_combout\ & (\regfile1|regx11|Q\(25))) # (!\regfile1|muxes_rs1|mux10|S[25]~767_combout\ & ((\regfile1|regx9|Q\(25)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[25]~767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(25),
	datac => \regfile1|muxes_rs1|mux10|S[25]~767_combout\,
	datad => \regfile1|regx9|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~768_combout\);

-- Location: LCCOMB_X30_Y24_N10
\regfile1|muxes_rs1|mux10|S[25]~769\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~769_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(25)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(25) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(25),
	datab => \regfile1|regx4|Q\(25),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[25]~769_combout\);

-- Location: LCCOMB_X30_Y24_N20
\regfile1|muxes_rs1|mux10|S[25]~770\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~770_combout\ = (\regfile1|muxes_rs1|mux10|S[25]~769_combout\ & ((\regfile1|regx7|Q\(25)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[25]~769_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx6|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[25]~769_combout\,
	datab => \regfile1|regx7|Q\(25),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx6|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~770_combout\);

-- Location: LCCOMB_X30_Y24_N14
\regfile1|muxes_rs1|mux10|S[25]~771\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~771_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[25]~770_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(25) & ((\regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(25),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[25]~770_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[25]~771_combout\);

-- Location: LCCOMB_X25_Y21_N26
\regfile1|muxes_rs1|mux10|S[25]~772\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~772_combout\ = (\regfile1|muxes_rs1|mux10|S[25]~771_combout\ & (((\regfile1|regx2|Q\(25)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[25]~771_combout\ & (\regfile1|regx1|Q\(25) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(25),
	datab => \regfile1|muxes_rs1|mux10|S[25]~771_combout\,
	datac => \regfile1|regx2|Q\(25),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[25]~772_combout\);

-- Location: LCCOMB_X30_Y25_N12
\regfile1|muxes_rs1|mux10|S[25]~773\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~773_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # (\regfile1|muxes_rs1|mux10|S[25]~768_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[25]~772_combout\ & (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[25]~772_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[25]~768_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[25]~773_combout\);

-- Location: LCCOMB_X25_Y22_N2
\regfile1|muxes_rs1|mux10|S[25]~774\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~774_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(25))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(25),
	datad => \regfile1|regx24|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~774_combout\);

-- Location: LCCOMB_X23_Y17_N10
\regfile1|muxes_rs2|mux10|S[24]~787\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~787_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(24)))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(24),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx13|Q\(24),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[24]~787_combout\);

-- Location: LCFF_X23_Y16_N23
\regfile1|regx15|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(24));

-- Location: LCCOMB_X23_Y17_N4
\regfile1|muxes_rs2|mux10|S[24]~788\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~788_combout\ = (\regfile1|muxes_rs2|mux10|S[24]~787_combout\ & (((\regfile1|regx15|Q\(24))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[24]~787_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx14|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[24]~787_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(24),
	datad => \regfile1|regx15|Q\(24),
	combout => \regfile1|muxes_rs2|mux10|S[24]~788_combout\);

-- Location: LCFF_X30_Y24_N25
\regfile1|regx6|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(24));

-- Location: LCFF_X31_Y24_N5
\regfile1|regx5|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(24));

-- Location: LCFF_X30_Y24_N31
\regfile1|regx4|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(24));

-- Location: LCCOMB_X30_Y24_N30
\regfile1|muxes_rs2|mux10|S[24]~789\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~789_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(24))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(24),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(24),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[24]~789_combout\);

-- Location: LCFF_X29_Y24_N13
\regfile1|regx7|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(24));

-- Location: LCCOMB_X29_Y24_N12
\regfile1|muxes_rs2|mux10|S[24]~790\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~790_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[24]~789_combout\ & ((\regfile1|regx7|Q\(24)))) # (!\regfile1|muxes_rs2|mux10|S[24]~789_combout\ & (\regfile1|regx6|Q\(24))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[24]~789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(24),
	datac => \regfile1|regx7|Q\(24),
	datad => \regfile1|muxes_rs2|mux10|S[24]~789_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~790_combout\);

-- Location: LCCOMB_X29_Y24_N6
\regfile1|muxes_rs2|mux10|S[24]~791\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~791_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[24]~790_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(24))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(24),
	datad => \regfile1|muxes_rs2|mux10|S[24]~790_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~791_combout\);

-- Location: LCFF_X20_Y24_N13
\regfile1|regx27|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[24]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(24));

-- Location: LCFF_X24_Y19_N9
\regfile1|regx18|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(24));

-- Location: LCFF_X20_Y17_N7
\regfile1|regx17|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[24]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(24));

-- Location: LCFF_X24_Y19_N3
\regfile1|regx16|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(24));

-- Location: LCCOMB_X24_Y19_N28
\regfile1|muxes_rs2|mux10|S[24]~798\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~798_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(24))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(24),
	datab => \regfile1|regx16|Q\(24),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[24]~798_combout\);

-- Location: LCFF_X20_Y17_N5
\regfile1|regx19|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[24]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(24));

-- Location: LCCOMB_X24_Y19_N8
\regfile1|muxes_rs2|mux10|S[24]~799\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~799_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[24]~798_combout\ & (\regfile1|regx19|Q\(24))) # (!\regfile1|muxes_rs2|mux10|S[24]~798_combout\ & ((\regfile1|regx18|Q\(24)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[24]~798_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(24),
	datac => \regfile1|regx18|Q\(24),
	datad => \regfile1|muxes_rs2|mux10|S[24]~798_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~799_combout\);

-- Location: LCCOMB_X31_Y24_N4
\regfile1|muxes_rs1|mux10|S[24]~789\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~789_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(24)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(24) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(24),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(24),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[24]~789_combout\);

-- Location: LCCOMB_X30_Y24_N24
\regfile1|muxes_rs1|mux10|S[24]~790\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~790_combout\ = (\regfile1|muxes_rs1|mux10|S[24]~789_combout\ & ((\regfile1|regx7|Q\(24)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[24]~789_combout\ & (((\regfile1|regx6|Q\(24) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(24),
	datab => \regfile1|muxes_rs1|mux10|S[24]~789_combout\,
	datac => \regfile1|regx6|Q\(24),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[24]~790_combout\);

-- Location: LCCOMB_X24_Y19_N2
\regfile1|muxes_rs1|mux10|S[24]~798\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~798_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(24)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(24) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(24),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx16|Q\(24),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[24]~798_combout\);

-- Location: LCCOMB_X24_Y19_N10
\regfile1|muxes_rs1|mux10|S[24]~799\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~799_combout\ = (\regfile1|muxes_rs1|mux10|S[24]~798_combout\ & (((\regfile1|regx19|Q\(24)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[24]~798_combout\ & (\regfile1|regx18|Q\(24) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(24),
	datab => \regfile1|muxes_rs1|mux10|S[24]~798_combout\,
	datac => \regfile1|regx19|Q\(24),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[24]~799_combout\);

-- Location: LCCOMB_X28_Y20_N4
\regfile1|muxes_rs1|mux10|S[24]~801\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~801_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16)) # (\regfile1|regx29|Q\(24))))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(24) & (!\RI1|riOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(24),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx29|Q\(24),
	combout => \regfile1|muxes_rs1|mux10|S[24]~801_combout\);

-- Location: LCCOMB_X28_Y20_N2
\regfile1|muxes_rs1|mux10|S[24]~802\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~802_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[24]~801_combout\ & ((\regfile1|regx31|Q\(24)))) # (!\regfile1|muxes_rs1|mux10|S[24]~801_combout\ & (\regfile1|regx30|Q\(24))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[24]~801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx30|Q\(24),
	datac => \regfile1|muxes_rs1|mux10|S[24]~801_combout\,
	datad => \regfile1|regx31|Q\(24),
	combout => \regfile1|muxes_rs1|mux10|S[24]~802_combout\);

-- Location: LCFF_X25_Y21_N21
\regfile1|regx1|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(23));

-- Location: LCFF_X30_Y23_N5
\regfile1|regx5|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(23));

-- Location: LCFF_X30_Y23_N3
\regfile1|regx4|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(23));

-- Location: LCCOMB_X30_Y23_N2
\regfile1|muxes_rs2|mux10|S[23]~809\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~809_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(23))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(23),
	datac => \regfile1|regx4|Q\(23),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~809_combout\);

-- Location: LCCOMB_X29_Y24_N16
\regfile1|muxes_rs2|mux10|S[23]~810\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~810_combout\ = (\regfile1|muxes_rs2|mux10|S[23]~809_combout\ & (((\regfile1|regx7|Q\(23)) # (!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[23]~809_combout\ & (\regfile1|regx6|Q\(23) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(23),
	datab => \regfile1|muxes_rs2|mux10|S[23]~809_combout\,
	datac => \regfile1|regx7|Q\(23),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[23]~810_combout\);

-- Location: LCCOMB_X21_Y22_N6
\regfile1|muxes_rs2|mux10|S[23]~814\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~814_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(23)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(23) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(23),
	datac => \regfile1|regx24|Q\(23),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~814_combout\);

-- Location: LCFF_X20_Y23_N17
\regfile1|regx27|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(23));

-- Location: LCCOMB_X20_Y23_N22
\regfile1|muxes_rs2|mux10|S[23]~815\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~815_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[23]~814_combout\ & (\regfile1|regx27|Q\(23))) # (!\regfile1|muxes_rs2|mux10|S[23]~814_combout\ & ((\regfile1|regx25|Q\(23)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[23]~814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(23),
	datab => \regfile1|regx25|Q\(23),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[23]~814_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~815_combout\);

-- Location: LCFF_X23_Y23_N15
\regfile1|regx22|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(23));

-- Location: LCFF_X27_Y26_N25
\regfile1|regx21|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(23));

-- Location: LCFF_X28_Y22_N31
\regfile1|regx20|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(23));

-- Location: LCCOMB_X28_Y22_N30
\regfile1|muxes_rs2|mux10|S[23]~816\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~816_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(23))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(23),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(23),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~816_combout\);

-- Location: LCFF_X23_Y23_N9
\regfile1|regx23|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(23));

-- Location: LCCOMB_X23_Y23_N14
\regfile1|muxes_rs2|mux10|S[23]~817\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~817_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[23]~816_combout\ & (\regfile1|regx23|Q\(23))) # (!\regfile1|muxes_rs2|mux10|S[23]~816_combout\ & ((\regfile1|regx22|Q\(23)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[23]~816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(23),
	datac => \regfile1|regx22|Q\(23),
	datad => \regfile1|muxes_rs2|mux10|S[23]~816_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~817_combout\);

-- Location: LCFF_X24_Y19_N25
\regfile1|regx18|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(23));

-- Location: LCFF_X24_Y19_N31
\regfile1|regx16|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(23));

-- Location: LCCOMB_X24_Y19_N30
\regfile1|muxes_rs2|mux10|S[23]~818\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~818_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(23))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(23),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(23),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~818_combout\);

-- Location: LCCOMB_X24_Y19_N24
\regfile1|muxes_rs2|mux10|S[23]~819\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~819_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[23]~818_combout\ & (\regfile1|regx19|Q\(23))) # (!\regfile1|muxes_rs2|mux10|S[23]~818_combout\ & ((\regfile1|regx18|Q\(23)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[23]~818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(23),
	datac => \regfile1|regx18|Q\(23),
	datad => \regfile1|muxes_rs2|mux10|S[23]~818_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~819_combout\);

-- Location: LCCOMB_X23_Y23_N22
\regfile1|muxes_rs2|mux10|S[23]~820\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~820_combout\ = (\RI1|riOUT\(23) & (\RI1|riOUT\(22))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[23]~817_combout\)) # (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[23]~819_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[23]~817_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[23]~819_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~820_combout\);

-- Location: LCFF_X24_Y24_N27
\regfile1|regx29|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(23));

-- Location: LCFF_X21_Y26_N21
\regfile1|regx30|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(23));

-- Location: LCFF_X21_Y26_N3
\regfile1|regx28|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(23));

-- Location: LCCOMB_X21_Y26_N20
\regfile1|muxes_rs2|mux10|S[23]~821\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~821_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx30|Q\(23)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx28|Q\(23) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx28|Q\(23),
	datac => \regfile1|regx30|Q\(23),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~821_combout\);

-- Location: LCFF_X24_Y24_N17
\regfile1|regx31|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux40~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(23));

-- Location: LCCOMB_X21_Y26_N28
\regfile1|muxes_rs2|mux10|S[23]~822\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~822_combout\ = (\regfile1|muxes_rs2|mux10|S[23]~821_combout\ & ((\regfile1|regx31|Q\(23)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[23]~821_combout\ & (((\regfile1|regx29|Q\(23) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(23),
	datab => \regfile1|regx29|Q\(23),
	datac => \regfile1|muxes_rs2|mux10|S[23]~821_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~822_combout\);

-- Location: LCCOMB_X23_Y23_N20
\regfile1|muxes_rs2|mux10|S[23]~823\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~823_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[23]~820_combout\ & ((\regfile1|muxes_rs2|mux10|S[23]~822_combout\))) # (!\regfile1|muxes_rs2|mux10|S[23]~820_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[23]~815_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[23]~820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[23]~815_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[23]~822_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[23]~820_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~823_combout\);

-- Location: LCCOMB_X30_Y23_N4
\regfile1|muxes_rs1|mux10|S[23]~809\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~809_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(23))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(23),
	datad => \regfile1|regx4|Q\(23),
	combout => \regfile1|muxes_rs1|mux10|S[23]~809_combout\);

-- Location: LCCOMB_X27_Y26_N26
\regfile1|muxes_rs1|mux10|S[23]~816\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~816_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx21|Q\(23))) # (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(23),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx20|Q\(23),
	combout => \regfile1|muxes_rs1|mux10|S[23]~816_combout\);

-- Location: LCCOMB_X23_Y23_N8
\regfile1|muxes_rs1|mux10|S[23]~817\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~817_combout\ = (\regfile1|muxes_rs1|mux10|S[23]~816_combout\ & (((\regfile1|regx23|Q\(23)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[23]~816_combout\ & (\regfile1|regx22|Q\(23) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[23]~816_combout\,
	datab => \regfile1|regx22|Q\(23),
	datac => \regfile1|regx23|Q\(23),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[23]~817_combout\);

-- Location: LCCOMB_X21_Y26_N6
\regfile1|muxes_rs1|mux10|S[23]~821\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~821_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx30|Q\(23))) # (!\RI1|riOUT\(16) & ((\regfile1|regx28|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx30|Q\(23),
	datad => \regfile1|regx28|Q\(23),
	combout => \regfile1|muxes_rs1|mux10|S[23]~821_combout\);

-- Location: LCCOMB_X21_Y26_N24
\regfile1|muxes_rs1|mux10|S[23]~822\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~822_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[23]~821_combout\ & (\regfile1|regx31|Q\(23))) # (!\regfile1|muxes_rs1|mux10|S[23]~821_combout\ & ((\regfile1|regx29|Q\(23)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[23]~821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(23),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx29|Q\(23),
	datad => \regfile1|muxes_rs1|mux10|S[23]~821_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[23]~822_combout\);

-- Location: LCFF_X27_Y27_N21
\regfile1|regx9|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(22));

-- Location: LCCOMB_X27_Y28_N18
\regfile1|muxes_rs2|mux10|S[22]~825\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~825_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(22)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(22) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(22),
	datac => \regfile1|regx8|Q\(22),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[22]~825_combout\);

-- Location: LCCOMB_X27_Y27_N20
\regfile1|muxes_rs2|mux10|S[22]~826\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~826_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[22]~825_combout\ & (\regfile1|regx11|Q\(22))) # (!\regfile1|muxes_rs2|mux10|S[22]~825_combout\ & ((\regfile1|regx9|Q\(22)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[22]~825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(22),
	datac => \regfile1|regx9|Q\(22),
	datad => \regfile1|muxes_rs2|mux10|S[22]~825_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~826_combout\);

-- Location: LCFF_X23_Y17_N9
\regfile1|regx14|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(22));

-- Location: LCFF_X27_Y24_N13
\regfile1|regx1|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(22));

-- Location: LCFF_X28_Y25_N25
\regfile1|regx6|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(22));

-- Location: LCFF_X20_Y23_N25
\regfile1|regx27|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(22));

-- Location: LCFF_X21_Y23_N17
\regfile1|regx17|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(22));

-- Location: LCFF_X19_Y23_N5
\regfile1|regx19|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(22));

-- Location: LCFF_X27_Y19_N3
\regfile1|regx29|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(22));

-- Location: LCCOMB_X21_Y23_N30
\regfile1|muxes_rs1|mux10|S[22]~838\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~838_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(22)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(22),
	datac => \regfile1|regx17|Q\(22),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[22]~838_combout\);

-- Location: LCCOMB_X20_Y23_N30
\regfile1|muxes_rs1|mux10|S[22]~839\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~839_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[22]~838_combout\ & (\regfile1|regx19|Q\(22))) # (!\regfile1|muxes_rs1|mux10|S[22]~838_combout\ & ((\regfile1|regx18|Q\(22)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[22]~838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(22),
	datab => \regfile1|regx18|Q\(22),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[22]~838_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[22]~839_combout\);

-- Location: LCCOMB_X27_Y19_N2
\regfile1|muxes_rs1|mux10|S[22]~841\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~841_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(22)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(22),
	datac => \regfile1|regx29|Q\(22),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[22]~841_combout\);

-- Location: LCCOMB_X19_Y23_N12
\regfile1|muxes_rs1|mux10|S[22]~842\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~842_combout\ = (\regfile1|muxes_rs1|mux10|S[22]~841_combout\ & (((\regfile1|regx31|Q\(22)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[22]~841_combout\ & (\regfile1|regx30|Q\(22) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(22),
	datab => \regfile1|regx31|Q\(22),
	datac => \regfile1|muxes_rs1|mux10|S[22]~841_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[22]~842_combout\);

-- Location: LCCOMB_X24_Y21_N10
\regfile1|muxes_rs2|mux10|S[21]~845\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~845_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(21)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(21) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(21),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[21]~845_combout\);

-- Location: LCFF_X27_Y28_N21
\regfile1|regx10|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(21));

-- Location: LCCOMB_X20_Y22_N18
\regfile1|muxes_rs2|mux10|S[21]~854\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~854_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(21))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(21),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[21]~854_combout\);

-- Location: LCCOMB_X21_Y26_N26
\regfile1|muxes_rs2|mux10|S[21]~855\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~855_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[21]~854_combout\ & (\regfile1|regx27|Q\(21))) # (!\regfile1|muxes_rs2|mux10|S[21]~854_combout\ & ((\regfile1|regx25|Q\(21)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[21]~854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(21),
	datac => \regfile1|regx25|Q\(21),
	datad => \regfile1|muxes_rs2|mux10|S[21]~854_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~855_combout\);

-- Location: LCFF_X27_Y26_N7
\regfile1|regx21|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(21));

-- Location: LCFF_X28_Y22_N29
\regfile1|regx20|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx20|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(21));

-- Location: LCCOMB_X28_Y22_N10
\regfile1|muxes_rs2|mux10|S[21]~856\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~856_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(21))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(21),
	datab => \regfile1|regx20|Q\(21),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[21]~856_combout\);

-- Location: LCCOMB_X23_Y23_N30
\regfile1|muxes_rs2|mux10|S[21]~857\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~857_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[21]~856_combout\ & (\regfile1|regx23|Q\(21))) # (!\regfile1|muxes_rs2|mux10|S[21]~856_combout\ & ((\regfile1|regx22|Q\(21)))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[21]~856_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[21]~856_combout\,
	datac => \regfile1|regx23|Q\(21),
	datad => \regfile1|regx22|Q\(21),
	combout => \regfile1|muxes_rs2|mux10|S[21]~857_combout\);

-- Location: LCFF_X23_Y27_N17
\regfile1|regx18|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(21));

-- Location: LCFF_X24_Y27_N25
\regfile1|regx17|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(21));

-- Location: LCFF_X24_Y27_N15
\regfile1|regx16|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(21));

-- Location: LCCOMB_X24_Y27_N4
\regfile1|muxes_rs2|mux10|S[21]~858\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~858_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(21))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(21),
	datab => \regfile1|regx16|Q\(21),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[21]~858_combout\);

-- Location: LCFF_X23_Y27_N19
\regfile1|regx19|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(21));

-- Location: LCCOMB_X23_Y27_N16
\regfile1|muxes_rs2|mux10|S[21]~859\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~859_combout\ = (\regfile1|muxes_rs2|mux10|S[21]~858_combout\ & (((\regfile1|regx19|Q\(21))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[21]~858_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx18|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[21]~858_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(21),
	datad => \regfile1|regx19|Q\(21),
	combout => \regfile1|muxes_rs2|mux10|S[21]~859_combout\);

-- Location: LCCOMB_X22_Y26_N18
\regfile1|muxes_rs2|mux10|S[21]~860\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~860_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[21]~857_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[21]~859_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[21]~859_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[21]~857_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~860_combout\);

-- Location: LCFF_X19_Y23_N21
\regfile1|regx30|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(21));

-- Location: LCFF_X21_Y26_N17
\regfile1|regx28|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx28|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(21));

-- Location: LCCOMB_X23_Y25_N0
\regfile1|muxes_rs2|mux10|S[21]~861\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~861_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(21)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(21) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(21),
	datab => \regfile1|regx28|Q\(21),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[21]~861_combout\);

-- Location: LCCOMB_X23_Y25_N18
\regfile1|muxes_rs2|mux10|S[21]~862\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~862_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[21]~861_combout\ & ((\regfile1|regx31|Q\(21)))) # (!\regfile1|muxes_rs2|mux10|S[21]~861_combout\ & (\regfile1|regx29|Q\(21))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[21]~861_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[21]~861_combout\,
	datac => \regfile1|regx29|Q\(21),
	datad => \regfile1|regx31|Q\(21),
	combout => \regfile1|muxes_rs2|mux10|S[21]~862_combout\);

-- Location: LCCOMB_X22_Y26_N24
\regfile1|muxes_rs2|mux10|S[21]~863\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~863_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[21]~860_combout\ & (\regfile1|muxes_rs2|mux10|S[21]~862_combout\)) # (!\regfile1|muxes_rs2|mux10|S[21]~860_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[21]~855_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[21]~860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[21]~862_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[21]~855_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[21]~860_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~863_combout\);

-- Location: LCCOMB_X27_Y28_N20
\regfile1|muxes_rs1|mux10|S[21]~847\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~847_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(21))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(21),
	datad => \regfile1|regx8|Q\(21),
	combout => \regfile1|muxes_rs1|mux10|S[21]~847_combout\);

-- Location: LCCOMB_X27_Y27_N2
\regfile1|muxes_rs1|mux10|S[21]~848\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~848_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[21]~847_combout\ & ((\regfile1|regx11|Q\(21)))) # (!\regfile1|muxes_rs1|mux10|S[21]~847_combout\ & (\regfile1|regx9|Q\(21))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[21]~847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(21),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx11|Q\(21),
	datad => \regfile1|muxes_rs1|mux10|S[21]~847_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[21]~848_combout\);

-- Location: LCCOMB_X27_Y25_N10
\regfile1|muxes_rs1|mux10|S[21]~849\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~849_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(21))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(21),
	datad => \regfile1|regx4|Q\(21),
	combout => \regfile1|muxes_rs1|mux10|S[21]~849_combout\);

-- Location: LCCOMB_X27_Y25_N20
\regfile1|muxes_rs1|mux10|S[21]~850\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~850_combout\ = (\regfile1|muxes_rs1|mux10|S[21]~849_combout\ & (((\regfile1|regx7|Q\(21)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[21]~849_combout\ & (\regfile1|regx6|Q\(21) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[21]~849_combout\,
	datab => \regfile1|regx6|Q\(21),
	datac => \regfile1|regx7|Q\(21),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[21]~850_combout\);

-- Location: LCCOMB_X27_Y25_N18
\regfile1|muxes_rs1|mux10|S[21]~851\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~851_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[21]~850_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(21)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[21]~850_combout\,
	datac => \regfile1|regx3|Q\(21),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[21]~851_combout\);

-- Location: LCCOMB_X24_Y26_N18
\regfile1|muxes_rs1|mux10|S[21]~852\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~852_combout\ = (\regfile1|muxes_rs1|mux10|S[21]~851_combout\ & ((\regfile1|regx2|Q\(21)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[21]~851_combout\ & (((\regfile1|regx1|Q\(21) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(21),
	datab => \regfile1|muxes_rs1|mux10|S[21]~851_combout\,
	datac => \regfile1|regx1|Q\(21),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[21]~852_combout\);

-- Location: LCCOMB_X20_Y26_N14
\regfile1|muxes_rs1|mux10|S[21]~853\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~853_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[21]~848_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & \regfile1|muxes_rs1|mux10|S[21]~852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[21]~848_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[21]~852_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[21]~853_combout\);

-- Location: LCCOMB_X28_Y23_N10
\regfile1|muxes_rs1|mux10|S[21]~856\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~856_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx21|Q\(21))) # (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx21|Q\(21),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx20|Q\(21),
	combout => \regfile1|muxes_rs1|mux10|S[21]~856_combout\);

-- Location: LCCOMB_X24_Y27_N14
\regfile1|muxes_rs1|mux10|S[21]~858\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~858_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(21))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx17|Q\(21),
	datac => \regfile1|regx16|Q\(21),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[21]~858_combout\);

-- Location: LCCOMB_X24_Y27_N26
\regfile1|muxes_rs1|mux10|S[21]~859\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~859_combout\ = (\regfile1|muxes_rs1|mux10|S[21]~858_combout\ & (((\regfile1|regx19|Q\(21)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[21]~858_combout\ & (\regfile1|regx18|Q\(21) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[21]~858_combout\,
	datab => \regfile1|regx18|Q\(21),
	datac => \regfile1|regx19|Q\(21),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[21]~859_combout\);

-- Location: LCCOMB_X23_Y25_N12
\regfile1|muxes_rs1|mux10|S[21]~861\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~861_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx30|Q\(21))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx28|Q\(21),
	datad => \regfile1|regx30|Q\(21),
	combout => \regfile1|muxes_rs1|mux10|S[21]~861_combout\);

-- Location: LCFF_X27_Y28_N5
\regfile1|regx10|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(20));

-- Location: LCFF_X27_Y28_N23
\regfile1|regx8|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(20));

-- Location: LCCOMB_X27_Y28_N22
\regfile1|muxes_rs2|mux10|S[20]~865\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~865_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(20)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(20) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(20),
	datac => \regfile1|regx8|Q\(20),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[20]~865_combout\);

-- Location: LCCOMB_X27_Y27_N12
\regfile1|muxes_rs2|mux10|S[20]~866\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~866_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[20]~865_combout\ & (\regfile1|regx11|Q\(20))) # (!\regfile1|muxes_rs2|mux10|S[20]~865_combout\ & ((\regfile1|regx9|Q\(20)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[20]~865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(20),
	datac => \regfile1|regx9|Q\(20),
	datad => \regfile1|muxes_rs2|mux10|S[20]~865_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~866_combout\);

-- Location: LCFF_X23_Y22_N11
\regfile1|regx21|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(20));

-- Location: LCFF_X27_Y21_N7
\regfile1|regx22|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(20));

-- Location: LCFF_X27_Y21_N1
\regfile1|regx20|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(20));

-- Location: LCCOMB_X27_Y21_N0
\regfile1|muxes_rs2|mux10|S[20]~874\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~874_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(20)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(20) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(20),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[20]~874_combout\);

-- Location: LCFF_X23_Y22_N17
\regfile1|regx23|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(20));

-- Location: LCCOMB_X23_Y22_N10
\regfile1|muxes_rs2|mux10|S[20]~875\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~875_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[20]~874_combout\ & (\regfile1|regx23|Q\(20))) # (!\regfile1|muxes_rs2|mux10|S[20]~874_combout\ & ((\regfile1|regx21|Q\(20)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[20]~874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(20),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(20),
	datad => \regfile1|muxes_rs2|mux10|S[20]~874_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~875_combout\);

-- Location: LCFF_X20_Y24_N7
\regfile1|regx27|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(20));

-- Location: LCFF_X24_Y22_N29
\regfile1|regx29|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(20));

-- Location: LCCOMB_X27_Y28_N4
\regfile1|muxes_rs1|mux10|S[20]~865\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~865_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(20))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(20),
	datad => \regfile1|regx8|Q\(20),
	combout => \regfile1|muxes_rs1|mux10|S[20]~865_combout\);

-- Location: LCCOMB_X27_Y21_N6
\regfile1|muxes_rs1|mux10|S[20]~874\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~874_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(20)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx20|Q\(20),
	datac => \regfile1|regx22|Q\(20),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[20]~874_combout\);

-- Location: LCCOMB_X23_Y22_N16
\regfile1|muxes_rs1|mux10|S[20]~875\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~875_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[20]~874_combout\ & ((\regfile1|regx23|Q\(20)))) # (!\regfile1|muxes_rs1|mux10|S[20]~874_combout\ & (\regfile1|regx21|Q\(20))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[20]~874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(20),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx23|Q\(20),
	datad => \regfile1|muxes_rs1|mux10|S[20]~874_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[20]~875_combout\);

-- Location: LCCOMB_X20_Y22_N28
\regfile1|muxes_rs1|mux10|S[20]~876\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~876_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(20)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(20),
	datac => \regfile1|regx26|Q\(20),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[20]~876_combout\);

-- Location: LCCOMB_X20_Y24_N24
\regfile1|muxes_rs1|mux10|S[20]~877\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~877_combout\ = (\regfile1|muxes_rs1|mux10|S[20]~876_combout\ & ((\regfile1|regx27|Q\(20)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[20]~876_combout\ & (((\regfile1|regx25|Q\(20) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(20),
	datab => \regfile1|muxes_rs1|mux10|S[20]~876_combout\,
	datac => \regfile1|regx25|Q\(20),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[20]~877_combout\);

-- Location: LCCOMB_X24_Y27_N28
\regfile1|muxes_rs1|mux10|S[20]~878\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~878_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(20)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(20),
	datac => \regfile1|regx17|Q\(20),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[20]~878_combout\);

-- Location: LCCOMB_X23_Y27_N20
\regfile1|muxes_rs1|mux10|S[20]~879\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~879_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[20]~878_combout\ & ((\regfile1|regx19|Q\(20)))) # (!\regfile1|muxes_rs1|mux10|S[20]~878_combout\ & (\regfile1|regx18|Q\(20))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[20]~878_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[20]~878_combout\,
	datac => \regfile1|regx18|Q\(20),
	datad => \regfile1|regx19|Q\(20),
	combout => \regfile1|muxes_rs1|mux10|S[20]~879_combout\);

-- Location: LCCOMB_X22_Y24_N30
\regfile1|muxes_rs1|mux10|S[20]~880\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~880_combout\ = (\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[20]~877_combout\) # (\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[20]~879_combout\ & ((!\RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[20]~879_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[20]~877_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[20]~880_combout\);

-- Location: LCCOMB_X25_Y20_N24
\regfile1|muxes_rs1|mux10|S[20]~881\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~881_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(20)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx28|Q\(20),
	datad => \regfile1|regx29|Q\(20),
	combout => \regfile1|muxes_rs1|mux10|S[20]~881_combout\);

-- Location: LCCOMB_X31_Y20_N14
\regfile1|muxes_rs1|mux10|S[20]~882\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~882_combout\ = (\regfile1|muxes_rs1|mux10|S[20]~881_combout\ & (((\regfile1|regx31|Q\(20)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[20]~881_combout\ & (\regfile1|regx30|Q\(20) & (\RI1|riOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(20),
	datab => \regfile1|muxes_rs1|mux10|S[20]~881_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx31|Q\(20),
	combout => \regfile1|muxes_rs1|mux10|S[20]~882_combout\);

-- Location: LCCOMB_X23_Y21_N22
\regfile1|muxes_rs1|mux10|S[20]~883\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~883_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[20]~880_combout\ & ((\regfile1|muxes_rs1|mux10|S[20]~882_combout\))) # (!\regfile1|muxes_rs1|mux10|S[20]~880_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[20]~875_combout\)))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[20]~880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[20]~875_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[20]~882_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[20]~880_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[20]~883_combout\);

-- Location: LCFF_X24_Y21_N1
\regfile1|regx14|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(19));

-- Location: LCFF_X24_Y21_N31
\regfile1|regx12|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(19));

-- Location: LCCOMB_X24_Y21_N30
\regfile1|muxes_rs2|mux10|S[19]~885\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~885_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(19)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(19) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx14|Q\(19),
	datac => \regfile1|regx12|Q\(19),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[19]~885_combout\);

-- Location: LCCOMB_X24_Y23_N30
\regfile1|muxes_rs2|mux10|S[19]~886\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~886_combout\ = (\regfile1|muxes_rs2|mux10|S[19]~885_combout\ & (((\regfile1|regx15|Q\(19)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[19]~885_combout\ & (\regfile1|regx13|Q\(19) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[19]~885_combout\,
	datab => \regfile1|regx13|Q\(19),
	datac => \regfile1|regx15|Q\(19),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[19]~886_combout\);

-- Location: LCFF_X23_Y26_N5
\regfile1|regx27|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(19));

-- Location: LCFF_X27_Y26_N15
\regfile1|regx21|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(19));

-- Location: LCFF_X28_Y22_N9
\regfile1|regx20|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(19));

-- Location: LCCOMB_X28_Y22_N8
\regfile1|muxes_rs2|mux10|S[19]~896\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~896_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(19))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(19),
	datac => \regfile1|regx20|Q\(19),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[19]~896_combout\);

-- Location: LCCOMB_X22_Y26_N8
\regfile1|muxes_rs2|mux10|S[19]~897\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~897_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[19]~896_combout\ & (\regfile1|regx23|Q\(19))) # (!\regfile1|muxes_rs2|mux10|S[19]~896_combout\ & ((\regfile1|regx22|Q\(19)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[19]~896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(19),
	datab => \regfile1|regx22|Q\(19),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[19]~896_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~897_combout\);

-- Location: LCCOMB_X24_Y27_N2
\regfile1|muxes_rs2|mux10|S[19]~898\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~898_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(19)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(19) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(19),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx16|Q\(19),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[19]~898_combout\);

-- Location: LCCOMB_X23_Y27_N22
\regfile1|muxes_rs2|mux10|S[19]~899\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~899_combout\ = (\regfile1|muxes_rs2|mux10|S[19]~898_combout\ & ((\regfile1|regx19|Q\(19)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[19]~898_combout\ & (((\regfile1|regx18|Q\(19) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[19]~898_combout\,
	datab => \regfile1|regx19|Q\(19),
	datac => \regfile1|regx18|Q\(19),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[19]~899_combout\);

-- Location: LCCOMB_X22_Y26_N6
\regfile1|muxes_rs2|mux10|S[19]~900\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~900_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[19]~897_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[19]~899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[19]~897_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[19]~899_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~900_combout\);

-- Location: LCCOMB_X24_Y21_N0
\regfile1|muxes_rs1|mux10|S[19]~885\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~885_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(19)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(19) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(19),
	datac => \regfile1|regx14|Q\(19),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[19]~885_combout\);

-- Location: LCCOMB_X27_Y28_N8
\regfile1|muxes_rs1|mux10|S[19]~887\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~887_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(19))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(19),
	datad => \regfile1|regx8|Q\(19),
	combout => \regfile1|muxes_rs1|mux10|S[19]~887_combout\);

-- Location: LCCOMB_X27_Y27_N22
\regfile1|muxes_rs1|mux10|S[19]~888\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~888_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[19]~887_combout\ & ((\regfile1|regx11|Q\(19)))) # (!\regfile1|muxes_rs1|mux10|S[19]~887_combout\ & (\regfile1|regx9|Q\(19))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[19]~887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(19),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx11|Q\(19),
	datad => \regfile1|muxes_rs1|mux10|S[19]~887_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[19]~888_combout\);

-- Location: LCCOMB_X30_Y23_N22
\regfile1|muxes_rs1|mux10|S[19]~889\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~889_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(19)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(19) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(19),
	datac => \regfile1|regx5|Q\(19),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[19]~889_combout\);

-- Location: LCCOMB_X20_Y22_N0
\regfile1|muxes_rs1|mux10|S[19]~894\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~894_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(19)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(19),
	datac => \regfile1|regx26|Q\(19),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[19]~894_combout\);

-- Location: LCCOMB_X20_Y25_N28
\regfile1|muxes_rs1|mux10|S[19]~895\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~895_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[19]~894_combout\ & ((\regfile1|regx27|Q\(19)))) # (!\regfile1|muxes_rs1|mux10|S[19]~894_combout\ & (\regfile1|regx25|Q\(19))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[19]~894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(19),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[19]~894_combout\,
	datad => \regfile1|regx27|Q\(19),
	combout => \regfile1|muxes_rs1|mux10|S[19]~895_combout\);

-- Location: LCCOMB_X27_Y26_N0
\regfile1|muxes_rs1|mux10|S[19]~896\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~896_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx21|Q\(19))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx21|Q\(19),
	datad => \regfile1|regx20|Q\(19),
	combout => \regfile1|muxes_rs1|mux10|S[19]~896_combout\);

-- Location: LCCOMB_X29_Y20_N6
\regfile1|muxes_rs1|mux10|S[19]~901\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~901_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(19)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(19),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx30|Q\(19),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[19]~901_combout\);

-- Location: LCFF_X27_Y27_N7
\regfile1|regx11|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[18]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(18));

-- Location: LCFF_X28_Y28_N3
\regfile1|regx12|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[18]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(18));

-- Location: LCFF_X28_Y23_N17
\regfile1|regx6|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(18));

-- Location: LCFF_X32_Y27_N25
\regfile1|regx22|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(18));

-- Location: LCFF_X20_Y22_N25
\regfile1|regx26|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[18]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(18));

-- Location: LCCOMB_X21_Y27_N0
\regfile1|muxes_rs2|mux10|S[18]~916\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~916_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(18))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(18),
	datab => \RI1|riOUT\(20),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|regx24|Q\(18),
	combout => \regfile1|muxes_rs2|mux10|S[18]~916_combout\);

-- Location: LCFF_X23_Y26_N7
\regfile1|regx27|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(18));

-- Location: LCCOMB_X21_Y27_N26
\regfile1|muxes_rs2|mux10|S[18]~917\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~917_combout\ = (\regfile1|muxes_rs2|mux10|S[18]~916_combout\ & (((\regfile1|regx27|Q\(18)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[18]~916_combout\ & (\regfile1|regx25|Q\(18) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(18),
	datab => \regfile1|muxes_rs2|mux10|S[18]~916_combout\,
	datac => \regfile1|regx27|Q\(18),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[18]~917_combout\);

-- Location: LCFF_X27_Y23_N25
\regfile1|regx29|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(18));

-- Location: LCFF_X29_Y20_N5
\regfile1|regx28|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(18));

-- Location: LCCOMB_X29_Y20_N4
\regfile1|muxes_rs2|mux10|S[18]~921\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~921_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(18)))) # (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(18),
	datad => \regfile1|regx29|Q\(18),
	combout => \regfile1|muxes_rs2|mux10|S[18]~921_combout\);

-- Location: LCCOMB_X29_Y20_N2
\regfile1|muxes_rs2|mux10|S[18]~922\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~922_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[18]~921_combout\ & ((\regfile1|regx31|Q\(18)))) # (!\regfile1|muxes_rs2|mux10|S[18]~921_combout\ & (\regfile1|regx30|Q\(18))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[18]~921_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[18]~921_combout\,
	datac => \regfile1|regx30|Q\(18),
	datad => \regfile1|regx31|Q\(18),
	combout => \regfile1|muxes_rs2|mux10|S[18]~922_combout\);

-- Location: LCCOMB_X25_Y28_N24
\regfile1|muxes_rs1|mux10|S[18]~907\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~907_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx13|Q\(18)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(18) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(18),
	datab => \regfile1|regx13|Q\(18),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[18]~907_combout\);

-- Location: LCCOMB_X25_Y28_N26
\regfile1|muxes_rs1|mux10|S[18]~908\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~908_combout\ = (\regfile1|muxes_rs1|mux10|S[18]~907_combout\ & ((\regfile1|regx15|Q\(18)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[18]~907_combout\ & (((\regfile1|regx14|Q\(18) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(18),
	datab => \regfile1|regx14|Q\(18),
	datac => \regfile1|muxes_rs1|mux10|S[18]~907_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[18]~908_combout\);

-- Location: LCCOMB_X30_Y23_N24
\regfile1|muxes_rs1|mux10|S[18]~909\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~909_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(18)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(18) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(18),
	datac => \regfile1|regx5|Q\(18),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[18]~909_combout\);

-- Location: LCCOMB_X28_Y23_N18
\regfile1|muxes_rs1|mux10|S[18]~910\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~910_combout\ = (\regfile1|muxes_rs1|mux10|S[18]~909_combout\ & (((\regfile1|regx7|Q\(18)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[18]~909_combout\ & (\regfile1|regx6|Q\(18) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(18),
	datab => \regfile1|muxes_rs1|mux10|S[18]~909_combout\,
	datac => \regfile1|regx7|Q\(18),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[18]~910_combout\);

-- Location: LCCOMB_X24_Y26_N8
\regfile1|muxes_rs1|mux10|S[18]~911\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~911_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[18]~910_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(18) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[18]~910_combout\,
	datab => \regfile1|regx3|Q\(18),
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[18]~911_combout\);

-- Location: LCCOMB_X24_Y26_N22
\regfile1|muxes_rs1|mux10|S[18]~912\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~912_combout\ = (\regfile1|muxes_rs1|mux10|S[18]~911_combout\ & (((\regfile1|regx2|Q\(18)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[18]~911_combout\ & (\regfile1|regx1|Q\(18) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(18),
	datab => \regfile1|regx2|Q\(18),
	datac => \regfile1|muxes_rs1|mux10|S[18]~911_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[18]~912_combout\);

-- Location: LCCOMB_X28_Y28_N4
\regfile1|muxes_rs1|mux10|S[18]~913\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~913_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[18]~908_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[18]~912_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[18]~908_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[18]~912_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[18]~913_combout\);

-- Location: LCCOMB_X27_Y22_N28
\regfile1|muxes_rs1|mux10|S[18]~914\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~914_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx22|Q\(18))))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(18) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx20|Q\(18),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx22|Q\(18),
	combout => \regfile1|muxes_rs1|mux10|S[18]~914_combout\);

-- Location: LCCOMB_X23_Y22_N28
\regfile1|muxes_rs1|mux10|S[18]~915\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~915_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[18]~914_combout\ & ((\regfile1|regx23|Q\(18)))) # (!\regfile1|muxes_rs1|mux10|S[18]~914_combout\ & (\regfile1|regx21|Q\(18))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[18]~914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(18),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx23|Q\(18),
	datad => \regfile1|muxes_rs1|mux10|S[18]~914_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[18]~915_combout\);

-- Location: LCCOMB_X27_Y23_N24
\regfile1|muxes_rs1|mux10|S[18]~921\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~921_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(18)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(18),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx29|Q\(18),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[18]~921_combout\);

-- Location: LCFF_X24_Y23_N17
\regfile1|regx13|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(17));

-- Location: LCFF_X24_Y21_N5
\regfile1|regx14|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(17));

-- Location: LCFF_X24_Y21_N3
\regfile1|regx12|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(17));

-- Location: LCCOMB_X24_Y21_N2
\regfile1|muxes_rs2|mux10|S[17]~925\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~925_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(17)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(17) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(17),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(17),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[17]~925_combout\);

-- Location: LCFF_X24_Y23_N7
\regfile1|regx15|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(17));

-- Location: LCCOMB_X24_Y23_N6
\regfile1|muxes_rs2|mux10|S[17]~926\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~926_combout\ = (\regfile1|muxes_rs2|mux10|S[17]~925_combout\ & (((\regfile1|regx15|Q\(17)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[17]~925_combout\ & (\regfile1|regx13|Q\(17) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(17),
	datab => \regfile1|muxes_rs2|mux10|S[17]~925_combout\,
	datac => \regfile1|regx15|Q\(17),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[17]~926_combout\);

-- Location: LCFF_X24_Y16_N25
\regfile1|regx11|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[17]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(17));

-- Location: LCFF_X27_Y24_N5
\regfile1|regx1|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(17));

-- Location: LCFF_X29_Y23_N15
\regfile1|regx6|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(17));

-- Location: LCFF_X21_Y25_N7
\regfile1|regx27|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[17]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(17));

-- Location: LCCOMB_X30_Y19_N24
\regfile1|muxes_rs2|mux10|S[17]~941\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~941_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(17)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(17) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(17),
	datac => \regfile1|regx28|Q\(17),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[17]~941_combout\);

-- Location: LCFF_X27_Y23_N11
\regfile1|regx31|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux46~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(17));

-- Location: LCCOMB_X27_Y23_N8
\regfile1|muxes_rs2|mux10|S[17]~942\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~942_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[17]~941_combout\ & (\regfile1|regx31|Q\(17))) # (!\regfile1|muxes_rs2|mux10|S[17]~941_combout\ & ((\regfile1|regx29|Q\(17)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[17]~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(17),
	datab => \regfile1|regx29|Q\(17),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[17]~941_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~942_combout\);

-- Location: LCCOMB_X24_Y21_N4
\regfile1|muxes_rs1|mux10|S[17]~925\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~925_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(17)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(17) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(17),
	datac => \regfile1|regx14|Q\(17),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[17]~925_combout\);

-- Location: LCCOMB_X24_Y23_N16
\regfile1|muxes_rs1|mux10|S[17]~926\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~926_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[17]~925_combout\ & ((\regfile1|regx15|Q\(17)))) # (!\regfile1|muxes_rs1|mux10|S[17]~925_combout\ & (\regfile1|regx13|Q\(17))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[17]~925_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[17]~925_combout\,
	datac => \regfile1|regx13|Q\(17),
	datad => \regfile1|regx15|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~926_combout\);

-- Location: LCCOMB_X31_Y23_N8
\regfile1|muxes_rs1|mux10|S[17]~929\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~929_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(17)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(17),
	datab => \regfile1|regx5|Q\(17),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[17]~929_combout\);

-- Location: LCCOMB_X29_Y23_N28
\regfile1|muxes_rs1|mux10|S[17]~930\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~930_combout\ = (\regfile1|muxes_rs1|mux10|S[17]~929_combout\ & (((\regfile1|regx7|Q\(17))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[17]~929_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx6|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[17]~929_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx7|Q\(17),
	datad => \regfile1|regx6|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~930_combout\);

-- Location: LCCOMB_X28_Y23_N30
\regfile1|muxes_rs1|mux10|S[17]~931\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~931_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[17]~930_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(17))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(17),
	datab => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[17]~930_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[17]~931_combout\);

-- Location: LCCOMB_X27_Y24_N20
\regfile1|muxes_rs1|mux10|S[17]~932\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~932_combout\ = (\regfile1|muxes_rs1|mux10|S[17]~931_combout\ & (((\regfile1|regx2|Q\(17)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[17]~931_combout\ & (\regfile1|regx1|Q\(17) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[17]~931_combout\,
	datab => \regfile1|regx1|Q\(17),
	datac => \regfile1|regx2|Q\(17),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[17]~932_combout\);

-- Location: LCCOMB_X21_Y22_N28
\regfile1|muxes_rs1|mux10|S[17]~934\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~934_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(17))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(17),
	datad => \regfile1|regx24|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~934_combout\);

-- Location: LCCOMB_X21_Y25_N24
\regfile1|muxes_rs1|mux10|S[17]~935\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~935_combout\ = (\regfile1|muxes_rs1|mux10|S[17]~934_combout\ & ((\regfile1|regx27|Q\(17)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[17]~934_combout\ & (((\regfile1|regx25|Q\(17) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(17),
	datab => \regfile1|muxes_rs1|mux10|S[17]~934_combout\,
	datac => \regfile1|regx25|Q\(17),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[17]~935_combout\);

-- Location: LCFF_X21_Y21_N31
\regfile1|regx11|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(16));

-- Location: LCFF_X28_Y28_N23
\regfile1|regx14|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(16));

-- Location: LCFF_X31_Y28_N5
\regfile1|regx13|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(16));

-- Location: LCFF_X28_Y28_N9
\regfile1|regx12|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(16));

-- Location: LCCOMB_X28_Y28_N8
\regfile1|muxes_rs2|mux10|S[16]~947\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~947_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(16)))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(16),
	datad => \regfile1|regx13|Q\(16),
	combout => \regfile1|muxes_rs2|mux10|S[16]~947_combout\);

-- Location: LCFF_X25_Y28_N17
\regfile1|regx15|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[16]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(16));

-- Location: LCCOMB_X28_Y28_N6
\regfile1|muxes_rs2|mux10|S[16]~948\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~948_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[16]~947_combout\ & (\regfile1|regx15|Q\(16))) # (!\regfile1|muxes_rs2|mux10|S[16]~947_combout\ & ((\regfile1|regx14|Q\(16)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[16]~947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(16),
	datac => \regfile1|muxes_rs2|mux10|S[16]~947_combout\,
	datad => \regfile1|regx14|Q\(16),
	combout => \regfile1|muxes_rs2|mux10|S[16]~948_combout\);

-- Location: LCFF_X24_Y26_N21
\regfile1|regx2|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[16]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(16));

-- Location: LCFF_X29_Y26_N17
\regfile1|regx6|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(16));

-- Location: LCFF_X30_Y23_N19
\regfile1|regx5|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(16));

-- Location: LCFF_X31_Y23_N11
\regfile1|regx4|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(16));

-- Location: LCCOMB_X31_Y23_N10
\regfile1|muxes_rs2|mux10|S[16]~949\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~949_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(16)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(16),
	datad => \regfile1|regx5|Q\(16),
	combout => \regfile1|muxes_rs2|mux10|S[16]~949_combout\);

-- Location: LCFF_X30_Y25_N3
\regfile1|regx7|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(16));

-- Location: LCCOMB_X30_Y25_N8
\regfile1|muxes_rs2|mux10|S[16]~950\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~950_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[16]~949_combout\ & ((\regfile1|regx7|Q\(16)))) # (!\regfile1|muxes_rs2|mux10|S[16]~949_combout\ & (\regfile1|regx6|Q\(16))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[16]~949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(16),
	datab => \regfile1|regx7|Q\(16),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[16]~949_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~950_combout\);

-- Location: LCFF_X32_Y26_N25
\regfile1|regx22|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(16));

-- Location: LCFF_X27_Y22_N5
\regfile1|regx31|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux47~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(16));

-- Location: LCCOMB_X30_Y28_N8
\regfile1|muxes_rs1|mux10|S[16]~947\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~947_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(16)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(16),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx13|Q\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~947_combout\);

-- Location: LCCOMB_X29_Y28_N28
\regfile1|muxes_rs1|mux10|S[16]~948\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~948_combout\ = (\regfile1|muxes_rs1|mux10|S[16]~947_combout\ & ((\regfile1|regx15|Q\(16)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[16]~947_combout\ & (((\regfile1|regx14|Q\(16) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(16),
	datab => \regfile1|regx14|Q\(16),
	datac => \regfile1|muxes_rs1|mux10|S[16]~947_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~948_combout\);

-- Location: LCCOMB_X30_Y23_N18
\regfile1|muxes_rs1|mux10|S[16]~949\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~949_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(16))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(16),
	datad => \regfile1|regx4|Q\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~949_combout\);

-- Location: LCCOMB_X30_Y25_N22
\regfile1|muxes_rs1|mux10|S[16]~950\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~950_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[16]~949_combout\ & ((\regfile1|regx7|Q\(16)))) # (!\regfile1|muxes_rs1|mux10|S[16]~949_combout\ & (\regfile1|regx6|Q\(16))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[16]~949_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[16]~949_combout\,
	datac => \regfile1|regx6|Q\(16),
	datad => \regfile1|regx7|Q\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~950_combout\);

-- Location: LCCOMB_X31_Y25_N2
\regfile1|muxes_rs1|mux10|S[16]~951\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~951_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[16]~950_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(16)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[16]~950_combout\,
	datac => \regfile1|regx3|Q\(16),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[16]~951_combout\);

-- Location: LCCOMB_X31_Y25_N10
\regfile1|muxes_rs1|mux10|S[16]~952\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~952_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[16]~951_combout\ & ((\regfile1|regx2|Q\(16)))) # (!\regfile1|muxes_rs1|mux10|S[16]~951_combout\ & (\regfile1|regx1|Q\(16))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (\regfile1|muxes_rs1|mux10|S[16]~951_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[16]~951_combout\,
	datac => \regfile1|regx1|Q\(16),
	datad => \regfile1|regx2|Q\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~952_combout\);

-- Location: LCCOMB_X29_Y28_N10
\regfile1|muxes_rs1|mux10|S[16]~953\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~953_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[16]~948_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[16]~952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[16]~948_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[16]~952_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[16]~953_combout\);

-- Location: LCCOMB_X21_Y22_N8
\regfile1|muxes_rs1|mux10|S[16]~956\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~956_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(16)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(16),
	datac => \regfile1|regx26|Q\(16),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~956_combout\);

-- Location: LCCOMB_X24_Y27_N0
\regfile1|muxes_rs1|mux10|S[16]~958\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~958_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(16)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(16),
	datac => \regfile1|regx17|Q\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[16]~958_combout\);

-- Location: LCCOMB_X27_Y19_N14
\regfile1|muxes_rs1|mux10|S[16]~961\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~961_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx29|Q\(16)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(16) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(16),
	datac => \regfile1|regx29|Q\(16),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~961_combout\);

-- Location: LCCOMB_X28_Y28_N28
\regfile1|muxes_rs1|mux10|S[16]~962\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~962_combout\ = (\regfile1|muxes_rs1|mux10|S[16]~961_combout\ & ((\regfile1|regx31|Q\(16)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[16]~961_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx30|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(16),
	datab => \regfile1|muxes_rs1|mux10|S[16]~961_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx30|Q\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~962_combout\);

-- Location: LCFF_X28_Y28_N27
\regfile1|regx14|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[15]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(15));

-- Location: LCFF_X28_Y28_N21
\regfile1|regx12|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(15));

-- Location: LCCOMB_X28_Y28_N20
\regfile1|muxes_rs2|mux10|S[15]~965\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~965_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx14|Q\(15))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(15),
	datad => \regfile1|regx14|Q\(15),
	combout => \regfile1|muxes_rs2|mux10|S[15]~965_combout\);

-- Location: LCCOMB_X25_Y27_N16
\regfile1|muxes_rs2|mux10|S[15]~966\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~966_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[15]~965_combout\ & (\regfile1|regx15|Q\(15))) # (!\regfile1|muxes_rs2|mux10|S[15]~965_combout\ & ((\regfile1|regx13|Q\(15)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[15]~965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(15),
	datab => \regfile1|regx13|Q\(15),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[15]~965_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~966_combout\);

-- Location: LCFF_X20_Y16_N9
\regfile1|regx11|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[15]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(15));

-- Location: LCFF_X28_Y26_N21
\regfile1|regx3|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(15));

-- Location: LCFF_X29_Y28_N13
\regfile1|regx6|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[15]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(15));

-- Location: LCFF_X25_Y26_N31
\regfile1|regx5|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(15));

-- Location: LCFF_X30_Y26_N21
\regfile1|regx4|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(15));

-- Location: LCCOMB_X30_Y26_N20
\regfile1|muxes_rs2|mux10|S[15]~969\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~969_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(15)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(15),
	datad => \regfile1|regx5|Q\(15),
	combout => \regfile1|muxes_rs2|mux10|S[15]~969_combout\);

-- Location: LCFF_X30_Y26_N11
\regfile1|regx7|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(15));

-- Location: LCCOMB_X30_Y26_N10
\regfile1|muxes_rs2|mux10|S[15]~970\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~970_combout\ = (\regfile1|muxes_rs2|mux10|S[15]~969_combout\ & (((\regfile1|regx7|Q\(15))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[15]~969_combout\ & (\RI1|riOUT\(21) & ((\regfile1|regx6|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[15]~969_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(15),
	datad => \regfile1|regx6|Q\(15),
	combout => \regfile1|muxes_rs2|mux10|S[15]~970_combout\);

-- Location: LCCOMB_X29_Y26_N22
\regfile1|muxes_rs2|mux10|S[15]~971\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~971_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[15]~970_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(15),
	datad => \regfile1|muxes_rs2|mux10|S[15]~970_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~971_combout\);

-- Location: LCFF_X24_Y22_N19
\regfile1|regx25|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(15));

-- Location: LCFF_X25_Y22_N25
\regfile1|regx26|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(15));

-- Location: LCFF_X25_Y22_N7
\regfile1|regx24|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(15));

-- Location: LCCOMB_X25_Y22_N6
\regfile1|muxes_rs2|mux10|S[15]~974\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~974_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(15)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(15) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(15),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(15),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[15]~974_combout\);

-- Location: LCFF_X21_Y20_N13
\regfile1|regx27|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(15));

-- Location: LCCOMB_X24_Y26_N14
\regfile1|muxes_rs2|mux10|S[15]~975\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~975_combout\ = (\regfile1|muxes_rs2|mux10|S[15]~974_combout\ & (((\regfile1|regx27|Q\(15)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[15]~974_combout\ & (\regfile1|regx25|Q\(15) & (\RI1|riOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[15]~974_combout\,
	datab => \regfile1|regx25|Q\(15),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx27|Q\(15),
	combout => \regfile1|muxes_rs2|mux10|S[15]~975_combout\);

-- Location: LCFF_X21_Y23_N13
\regfile1|regx17|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(15));

-- Location: LCFF_X21_Y23_N3
\regfile1|regx16|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(15));

-- Location: LCCOMB_X21_Y23_N28
\regfile1|muxes_rs2|mux10|S[15]~978\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~978_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(15))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(15),
	datab => \regfile1|regx16|Q\(15),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[15]~978_combout\);

-- Location: LCCOMB_X22_Y23_N4
\regfile1|muxes_rs2|mux10|S[15]~979\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~979_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[15]~978_combout\ & (\regfile1|regx19|Q\(15))) # (!\regfile1|muxes_rs2|mux10|S[15]~978_combout\ & ((\regfile1|regx18|Q\(15)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[15]~978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(15),
	datac => \regfile1|regx18|Q\(15),
	datad => \regfile1|muxes_rs2|mux10|S[15]~978_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~979_combout\);

-- Location: LCCOMB_X28_Y28_N18
\regfile1|muxes_rs1|mux10|S[15]~965\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~965_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(15)))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(15),
	datab => \RI1|riOUT\(15),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx14|Q\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~965_combout\);

-- Location: LCCOMB_X22_Y20_N6
\regfile1|muxes_rs1|mux10|S[15]~967\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~967_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(15))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(15),
	datad => \regfile1|regx8|Q\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~967_combout\);

-- Location: LCCOMB_X22_Y17_N18
\regfile1|muxes_rs1|mux10|S[15]~968\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~968_combout\ = (\regfile1|muxes_rs1|mux10|S[15]~967_combout\ & (((\regfile1|regx11|Q\(15)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[15]~967_combout\ & (\regfile1|regx9|Q\(15) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~967_combout\,
	datab => \regfile1|regx9|Q\(15),
	datac => \regfile1|regx11|Q\(15),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~968_combout\);

-- Location: LCCOMB_X29_Y28_N18
\regfile1|muxes_rs1|mux10|S[15]~969\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~969_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(15)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(15) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(15),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[15]~969_combout\);

-- Location: LCCOMB_X29_Y28_N24
\regfile1|muxes_rs1|mux10|S[15]~970\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~970_combout\ = (\regfile1|muxes_rs1|mux10|S[15]~969_combout\ & ((\regfile1|regx7|Q\(15)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[15]~969_combout\ & (((\regfile1|regx6|Q\(15) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(15),
	datab => \regfile1|muxes_rs1|mux10|S[15]~969_combout\,
	datac => \regfile1|regx6|Q\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[15]~970_combout\);

-- Location: LCCOMB_X28_Y26_N20
\regfile1|muxes_rs1|mux10|S[15]~971\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~971_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[15]~970_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(15) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[15]~970_combout\,
	datac => \regfile1|regx3|Q\(15),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[15]~971_combout\);

-- Location: LCCOMB_X25_Y26_N2
\regfile1|muxes_rs1|mux10|S[15]~972\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~972_combout\ = (\regfile1|muxes_rs1|mux10|S[15]~971_combout\ & (((\regfile1|regx2|Q\(15))) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))) # (!\regfile1|muxes_rs1|mux10|S[15]~971_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|regx1|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~971_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(15),
	datad => \regfile1|regx1|Q\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~972_combout\);

-- Location: LCCOMB_X19_Y18_N28
\regfile1|muxes_rs1|mux10|S[15]~973\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~973_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[15]~968_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[15]~972_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~968_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[15]~972_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[15]~973_combout\);

-- Location: LCCOMB_X25_Y22_N24
\regfile1|muxes_rs1|mux10|S[15]~974\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~974_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(15)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(15) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(15),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~974_combout\);

-- Location: LCCOMB_X24_Y22_N18
\regfile1|muxes_rs1|mux10|S[15]~975\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~975_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[15]~974_combout\ & ((\regfile1|regx27|Q\(15)))) # (!\regfile1|muxes_rs1|mux10|S[15]~974_combout\ & (\regfile1|regx25|Q\(15))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[15]~974_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[15]~974_combout\,
	datac => \regfile1|regx25|Q\(15),
	datad => \regfile1|regx27|Q\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~975_combout\);

-- Location: LCCOMB_X19_Y19_N2
\regfile1|muxes_rs1|mux10|S[15]~976\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~976_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(15)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((!\RI1|riOUT\(16) & \regfile1|regx20|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(15),
	datab => \RI1|riOUT\(15),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx20|Q\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~976_combout\);

-- Location: LCCOMB_X21_Y23_N2
\regfile1|muxes_rs1|mux10|S[15]~978\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~978_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(15)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(15) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(15),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx16|Q\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[15]~978_combout\);

-- Location: LCFF_X20_Y16_N3
\regfile1|regx9|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[14]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(14));

-- Location: LCFF_X22_Y20_N27
\regfile1|regx10|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(14));

-- Location: LCFF_X22_Y20_N13
\regfile1|regx8|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(14));

-- Location: LCCOMB_X22_Y20_N12
\regfile1|muxes_rs2|mux10|S[14]~985\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~985_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(14)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(14) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(14),
	datac => \regfile1|regx8|Q\(14),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[14]~985_combout\);

-- Location: LCFF_X30_Y20_N19
\regfile1|regx11|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(14));

-- Location: LCCOMB_X20_Y16_N16
\regfile1|muxes_rs2|mux10|S[14]~986\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~986_combout\ = (\regfile1|muxes_rs2|mux10|S[14]~985_combout\ & (((\regfile1|regx11|Q\(14)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[14]~985_combout\ & (\regfile1|regx9|Q\(14) & (\RI1|riOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[14]~985_combout\,
	datab => \regfile1|regx9|Q\(14),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx11|Q\(14),
	combout => \regfile1|muxes_rs2|mux10|S[14]~986_combout\);

-- Location: LCFF_X22_Y23_N13
\regfile1|regx19|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(14));

-- Location: LCCOMB_X22_Y20_N26
\regfile1|muxes_rs1|mux10|S[14]~985\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~985_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(14))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(14),
	datad => \regfile1|regx8|Q\(14),
	combout => \regfile1|muxes_rs1|mux10|S[14]~985_combout\);

-- Location: LCCOMB_X20_Y16_N26
\regfile1|muxes_rs1|mux10|S[14]~986\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~986_combout\ = (\regfile1|muxes_rs1|mux10|S[14]~985_combout\ & (((\regfile1|regx11|Q\(14)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[14]~985_combout\ & (\regfile1|regx9|Q\(14) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[14]~985_combout\,
	datab => \regfile1|regx9|Q\(14),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx11|Q\(14),
	combout => \regfile1|muxes_rs1|mux10|S[14]~986_combout\);

-- Location: LCCOMB_X38_Y21_N6
\regfile1|muxes_rs1|mux10|S[14]~987\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~987_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx13|Q\(14)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(14) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(14),
	datab => \regfile1|regx13|Q\(14),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[14]~987_combout\);

-- Location: LCCOMB_X29_Y17_N8
\regfile1|muxes_rs1|mux10|S[14]~988\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~988_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[14]~987_combout\ & ((\regfile1|regx15|Q\(14)))) # (!\regfile1|muxes_rs1|mux10|S[14]~987_combout\ & (\regfile1|regx14|Q\(14))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[14]~987_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[14]~987_combout\,
	datac => \regfile1|regx14|Q\(14),
	datad => \regfile1|regx15|Q\(14),
	combout => \regfile1|muxes_rs1|mux10|S[14]~988_combout\);

-- Location: LCCOMB_X30_Y28_N16
\regfile1|muxes_rs1|mux10|S[14]~989\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~989_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx5|Q\(14))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & (\regfile1|regx4|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx4|Q\(14),
	datad => \regfile1|regx5|Q\(14),
	combout => \regfile1|muxes_rs1|mux10|S[14]~989_combout\);

-- Location: LCCOMB_X29_Y26_N18
\regfile1|muxes_rs1|mux10|S[14]~990\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~990_combout\ = (\regfile1|muxes_rs1|mux10|S[14]~989_combout\ & (((\regfile1|regx7|Q\(14)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[14]~989_combout\ & (\regfile1|regx6|Q\(14) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(14),
	datab => \regfile1|muxes_rs1|mux10|S[14]~989_combout\,
	datac => \regfile1|regx7|Q\(14),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[14]~990_combout\);

-- Location: LCCOMB_X28_Y25_N0
\regfile1|muxes_rs1|mux10|S[14]~991\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~991_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[14]~990_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(14))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(14),
	datad => \regfile1|muxes_rs1|mux10|S[14]~990_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[14]~991_combout\);

-- Location: LCCOMB_X25_Y26_N4
\regfile1|muxes_rs1|mux10|S[14]~992\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~992_combout\ = (\regfile1|muxes_rs1|mux10|S[14]~991_combout\ & ((\regfile1|regx2|Q\(14)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[14]~991_combout\ & (((\regfile1|regx1|Q\(14) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(14),
	datab => \regfile1|regx1|Q\(14),
	datac => \regfile1|muxes_rs1|mux10|S[14]~991_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[14]~992_combout\);

-- Location: LCCOMB_X19_Y22_N6
\regfile1|muxes_rs1|mux10|S[14]~993\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~993_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[14]~988_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[14]~992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[14]~992_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[14]~988_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[14]~993_combout\);

-- Location: LCCOMB_X32_Y26_N30
\regfile1|muxes_rs1|mux10|S[14]~994\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~994_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx22|Q\(14)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(14) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx20|Q\(14),
	datac => \regfile1|regx22|Q\(14),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[14]~994_combout\);

-- Location: LCCOMB_X23_Y22_N8
\regfile1|muxes_rs1|mux10|S[14]~995\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~995_combout\ = (\regfile1|muxes_rs1|mux10|S[14]~994_combout\ & (((\regfile1|regx23|Q\(14))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[14]~994_combout\ & (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[14]~994_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx23|Q\(14),
	datad => \regfile1|regx21|Q\(14),
	combout => \regfile1|muxes_rs1|mux10|S[14]~995_combout\);

-- Location: LCCOMB_X20_Y22_N4
\regfile1|muxes_rs1|mux10|S[14]~996\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~996_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(14)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(14),
	datac => \regfile1|regx26|Q\(14),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[14]~996_combout\);

-- Location: LCCOMB_X19_Y22_N16
\regfile1|muxes_rs1|mux10|S[14]~997\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~997_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[14]~996_combout\ & ((\regfile1|regx27|Q\(14)))) # (!\regfile1|muxes_rs1|mux10|S[14]~996_combout\ & (\regfile1|regx25|Q\(14))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[14]~996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(14),
	datac => \regfile1|regx27|Q\(14),
	datad => \regfile1|muxes_rs1|mux10|S[14]~996_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[14]~997_combout\);

-- Location: LCCOMB_X21_Y23_N26
\regfile1|muxes_rs1|mux10|S[14]~998\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~998_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(14)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(14) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx16|Q\(14),
	datac => \regfile1|regx17|Q\(14),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[14]~998_combout\);

-- Location: LCCOMB_X22_Y23_N2
\regfile1|muxes_rs1|mux10|S[14]~999\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~999_combout\ = (\regfile1|muxes_rs1|mux10|S[14]~998_combout\ & ((\regfile1|regx19|Q\(14)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[14]~998_combout\ & (((\regfile1|regx18|Q\(14) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(14),
	datab => \regfile1|muxes_rs1|mux10|S[14]~998_combout\,
	datac => \regfile1|regx18|Q\(14),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[14]~999_combout\);

-- Location: LCCOMB_X19_Y22_N14
\regfile1|muxes_rs1|mux10|S[14]~1000\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~1000_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[14]~997_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[14]~999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[14]~999_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[14]~997_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[14]~1000_combout\);

-- Location: LCCOMB_X27_Y19_N30
\regfile1|muxes_rs1|mux10|S[14]~1001\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~1001_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx29|Q\(14))) # (!\RI1|riOUT\(15) & ((\regfile1|regx28|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx29|Q\(14),
	datad => \regfile1|regx28|Q\(14),
	combout => \regfile1|muxes_rs1|mux10|S[14]~1001_combout\);

-- Location: LCCOMB_X19_Y23_N18
\regfile1|muxes_rs1|mux10|S[14]~1002\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~1002_combout\ = (\regfile1|muxes_rs1|mux10|S[14]~1001_combout\ & ((\regfile1|regx31|Q\(14)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[14]~1001_combout\ & (((\regfile1|regx30|Q\(14) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(14),
	datab => \regfile1|muxes_rs1|mux10|S[14]~1001_combout\,
	datac => \regfile1|regx30|Q\(14),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[14]~1002_combout\);

-- Location: LCCOMB_X19_Y22_N4
\regfile1|muxes_rs1|mux10|S[14]~1003\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~1003_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[14]~1000_combout\ & (\regfile1|muxes_rs1|mux10|S[14]~1002_combout\)) # (!\regfile1|muxes_rs1|mux10|S[14]~1000_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[14]~995_combout\))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[14]~1000_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[14]~1002_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[14]~1000_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[14]~995_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[14]~1003_combout\);

-- Location: LCCOMB_X19_Y22_N10
\regfile1|muxes_rs1|mux10|S[14]~1004\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[14]~1004_combout\ = (\regfile1|muxes_rs1|mux10|S[14]~993_combout\ & ((\regfile1|muxes_rs1|mux10|S[14]~1003_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[14]~993_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[14]~986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[14]~993_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[14]~1003_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[14]~986_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[14]~1004_combout\);

-- Location: LCFF_X32_Y28_N23
\regfile1|regx12|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(13));

-- Location: LCFF_X30_Y21_N21
\regfile1|regx15|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(13));

-- Location: LCFF_X30_Y23_N15
\regfile1|regx5|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(13));

-- Location: LCFF_X30_Y26_N25
\regfile1|regx4|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(13));

-- Location: LCCOMB_X30_Y26_N24
\regfile1|muxes_rs2|mux10|S[13]~1009\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1009_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(13)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(13),
	datad => \regfile1|regx5|Q\(13),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1009_combout\);

-- Location: LCFF_X21_Y22_N5
\regfile1|regx26|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(13));

-- Location: LCFF_X30_Y25_N5
\regfile1|regx21|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(13));

-- Location: LCFF_X22_Y19_N7
\regfile1|regx20|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(13));

-- Location: LCCOMB_X22_Y19_N24
\regfile1|muxes_rs2|mux10|S[13]~1016\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1016_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx21|Q\(13)))) # (!\RI1|riOUT\(20) & (\regfile1|regx20|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(13),
	datab => \regfile1|regx21|Q\(13),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1016_combout\);

-- Location: LCCOMB_X21_Y19_N28
\regfile1|muxes_rs2|mux10|S[13]~1017\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1017_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[13]~1016_combout\ & (\regfile1|regx23|Q\(13))) # (!\regfile1|muxes_rs2|mux10|S[13]~1016_combout\ & ((\regfile1|regx22|Q\(13)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[13]~1016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(13),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(13),
	datad => \regfile1|muxes_rs2|mux10|S[13]~1016_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1017_combout\);

-- Location: LCFF_X28_Y19_N13
\regfile1|regx30|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(13));

-- Location: LCCOMB_X22_Y20_N14
\regfile1|muxes_rs1|mux10|S[13]~1007\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1007_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(13)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(13) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(13),
	datac => \regfile1|regx10|Q\(13),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1007_combout\);

-- Location: LCCOMB_X27_Y27_N10
\regfile1|muxes_rs1|mux10|S[13]~1008\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1008_combout\ = (\regfile1|muxes_rs1|mux10|S[13]~1007_combout\ & (((\regfile1|regx11|Q\(13))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[13]~1007_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx9|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1007_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx9|Q\(13),
	datad => \regfile1|regx11|Q\(13),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1008_combout\);

-- Location: LCCOMB_X30_Y23_N14
\regfile1|muxes_rs1|mux10|S[13]~1009\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1009_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(13)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(13) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(13),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(13),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1009_combout\);

-- Location: LCCOMB_X29_Y26_N10
\regfile1|muxes_rs1|mux10|S[13]~1010\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1010_combout\ = (\regfile1|muxes_rs1|mux10|S[13]~1009_combout\ & ((\regfile1|regx7|Q\(13)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[13]~1009_combout\ & (((\regfile1|regx6|Q\(13) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1009_combout\,
	datab => \regfile1|regx7|Q\(13),
	datac => \regfile1|regx6|Q\(13),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1010_combout\);

-- Location: LCCOMB_X21_Y22_N4
\regfile1|muxes_rs1|mux10|S[13]~1014\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1014_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(13)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(13) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(13),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(13),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1014_combout\);

-- Location: LCCOMB_X22_Y19_N6
\regfile1|muxes_rs1|mux10|S[13]~1016\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1016_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx21|Q\(13))) # (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx21|Q\(13),
	datac => \regfile1|regx20|Q\(13),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1016_combout\);

-- Location: LCCOMB_X21_Y23_N4
\regfile1|muxes_rs1|mux10|S[13]~1018\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1018_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(13)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(13) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx16|Q\(13),
	datac => \regfile1|regx17|Q\(13),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1018_combout\);

-- Location: LCCOMB_X22_Y23_N26
\regfile1|muxes_rs1|mux10|S[13]~1019\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1019_combout\ = (\regfile1|muxes_rs1|mux10|S[13]~1018_combout\ & (((\regfile1|regx19|Q\(13)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[13]~1018_combout\ & (\regfile1|regx18|Q\(13) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(13),
	datab => \regfile1|muxes_rs1|mux10|S[13]~1018_combout\,
	datac => \regfile1|regx19|Q\(13),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1019_combout\);

-- Location: LCCOMB_X28_Y19_N12
\regfile1|muxes_rs1|mux10|S[13]~1021\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1021_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(13)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(13),
	datac => \regfile1|regx30|Q\(13),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1021_combout\);

-- Location: LCCOMB_X24_Y22_N10
\regfile1|muxes_rs1|mux10|S[13]~1022\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1022_combout\ = (\regfile1|muxes_rs1|mux10|S[13]~1021_combout\ & (((\regfile1|regx31|Q\(13)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[13]~1021_combout\ & (\regfile1|regx29|Q\(13) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(13),
	datab => \regfile1|muxes_rs1|mux10|S[13]~1021_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx31|Q\(13),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1022_combout\);

-- Location: LCFF_X20_Y16_N15
\regfile1|regx11|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[12]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(12));

-- Location: LCFF_X37_Y20_N1
\regfile1|regx12|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[12]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(12));

-- Location: LCFF_X30_Y21_N11
\regfile1|regx15|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[12]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(12));

-- Location: LCFF_X24_Y27_N13
\regfile1|regx17|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(12));

-- Location: LCFF_X28_Y19_N29
\regfile1|regx30|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(12));

-- Location: LCFF_X27_Y19_N7
\regfile1|regx29|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(12));

-- Location: LCFF_X27_Y19_N5
\regfile1|regx28|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(12));

-- Location: LCCOMB_X27_Y19_N4
\regfile1|muxes_rs2|mux10|S[12]~1041\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1041_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(12)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx28|Q\(12) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(12),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(12),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1041_combout\);

-- Location: LCFF_X28_Y20_N9
\regfile1|regx31|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(12));

-- Location: LCCOMB_X28_Y19_N28
\regfile1|muxes_rs2|mux10|S[12]~1042\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1042_combout\ = (\regfile1|muxes_rs2|mux10|S[12]~1041_combout\ & ((\regfile1|regx31|Q\(12)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[12]~1041_combout\ & (((\regfile1|regx30|Q\(12) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[12]~1041_combout\,
	datab => \regfile1|regx31|Q\(12),
	datac => \regfile1|regx30|Q\(12),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1042_combout\);

-- Location: LCCOMB_X22_Y20_N30
\regfile1|muxes_rs1|mux10|S[12]~1025\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1025_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(12))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(12),
	datad => \regfile1|regx8|Q\(12),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1025_combout\);

-- Location: LCCOMB_X21_Y16_N18
\regfile1|muxes_rs1|mux10|S[12]~1026\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1026_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[12]~1025_combout\ & (\regfile1|regx11|Q\(12))) # (!\regfile1|muxes_rs1|mux10|S[12]~1025_combout\ & ((\regfile1|regx9|Q\(12)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[12]~1025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(12),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx9|Q\(12),
	datad => \regfile1|muxes_rs1|mux10|S[12]~1025_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1026_combout\);

-- Location: LCCOMB_X36_Y21_N6
\regfile1|muxes_rs1|mux10|S[12]~1027\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1027_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(12)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(12),
	datab => \regfile1|regx13|Q\(12),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1027_combout\);

-- Location: LCCOMB_X36_Y21_N24
\regfile1|muxes_rs1|mux10|S[12]~1028\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1028_combout\ = (\regfile1|muxes_rs1|mux10|S[12]~1027_combout\ & (((\regfile1|regx15|Q\(12)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[12]~1027_combout\ & (\regfile1|regx14|Q\(12) & (\RI1|riOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[12]~1027_combout\,
	datab => \regfile1|regx14|Q\(12),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx15|Q\(12),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1028_combout\);

-- Location: LCCOMB_X29_Y26_N20
\regfile1|muxes_rs1|mux10|S[12]~1029\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1029_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(12)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(12) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx5|Q\(12),
	datac => \regfile1|regx4|Q\(12),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1029_combout\);

-- Location: LCCOMB_X29_Y26_N26
\regfile1|muxes_rs1|mux10|S[12]~1030\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1030_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[12]~1029_combout\ & ((\regfile1|regx7|Q\(12)))) # (!\regfile1|muxes_rs1|mux10|S[12]~1029_combout\ & (\regfile1|regx6|Q\(12))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[12]~1029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(12),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[12]~1029_combout\,
	datad => \regfile1|regx7|Q\(12),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1030_combout\);

-- Location: LCCOMB_X24_Y27_N12
\regfile1|muxes_rs1|mux10|S[12]~1038\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1038_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(12))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(12),
	datad => \regfile1|regx16|Q\(12),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1038_combout\);

-- Location: LCCOMB_X27_Y19_N6
\regfile1|muxes_rs1|mux10|S[12]~1041\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1041_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx29|Q\(12)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(12) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(12),
	datac => \regfile1|regx29|Q\(12),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1041_combout\);

-- Location: LCCOMB_X28_Y19_N26
\regfile1|muxes_rs1|mux10|S[12]~1042\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1042_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[12]~1041_combout\ & ((\regfile1|regx31|Q\(12)))) # (!\regfile1|muxes_rs1|mux10|S[12]~1041_combout\ & (\regfile1|regx30|Q\(12))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[12]~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(12),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[12]~1041_combout\,
	datad => \regfile1|regx31|Q\(12),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1042_combout\);

-- Location: LCFF_X32_Y28_N13
\regfile1|regx12|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(11));

-- Location: LCFF_X22_Y19_N23
\regfile1|regx8|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(11));

-- Location: LCFF_X20_Y16_N7
\regfile1|regx11|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[11]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(11));

-- Location: LCFF_X20_Y22_N9
\regfile1|regx26|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(11));

-- Location: LCFF_X23_Y22_N15
\regfile1|regx21|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(11));

-- Location: LCFF_X22_Y19_N5
\regfile1|regx20|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(11));

-- Location: LCCOMB_X22_Y19_N4
\regfile1|muxes_rs2|mux10|S[11]~1056\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1056_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(11))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(11),
	datac => \regfile1|regx20|Q\(11),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1056_combout\);

-- Location: LCFF_X21_Y23_N21
\regfile1|regx16|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(11));

-- Location: LCFF_X28_Y19_N17
\regfile1|regx30|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(11));

-- Location: LCCOMB_X32_Y28_N4
\regfile1|muxes_rs1|mux10|S[11]~1045\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1045_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx14|Q\(11))) # (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(11),
	datad => \regfile1|regx12|Q\(11),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1045_combout\);

-- Location: LCCOMB_X19_Y19_N20
\regfile1|muxes_rs1|mux10|S[11]~1047\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1047_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(11))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx8|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx8|Q\(11),
	datad => \regfile1|regx10|Q\(11),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1047_combout\);

-- Location: LCCOMB_X19_Y19_N6
\regfile1|muxes_rs1|mux10|S[11]~1048\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1048_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[11]~1047_combout\ & ((\regfile1|regx11|Q\(11)))) # (!\regfile1|muxes_rs1|mux10|S[11]~1047_combout\ & (\regfile1|regx9|Q\(11))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[11]~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx9|Q\(11),
	datac => \regfile1|muxes_rs1|mux10|S[11]~1047_combout\,
	datad => \regfile1|regx11|Q\(11),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1048_combout\);

-- Location: LCCOMB_X30_Y28_N4
\regfile1|muxes_rs1|mux10|S[11]~1049\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1049_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(11)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(11) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx5|Q\(11),
	datac => \regfile1|regx4|Q\(11),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1049_combout\);

-- Location: LCCOMB_X30_Y28_N22
\regfile1|muxes_rs1|mux10|S[11]~1050\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1050_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[11]~1049_combout\ & (\regfile1|regx7|Q\(11))) # (!\regfile1|muxes_rs1|mux10|S[11]~1049_combout\ & ((\regfile1|regx6|Q\(11)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[11]~1049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(11),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[11]~1049_combout\,
	datad => \regfile1|regx6|Q\(11),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1050_combout\);

-- Location: LCCOMB_X31_Y25_N30
\regfile1|muxes_rs1|mux10|S[11]~1051\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1051_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[11]~1050_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(11)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[11]~1050_combout\,
	datac => \regfile1|regx3|Q\(11),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[11]~1051_combout\);

-- Location: LCCOMB_X20_Y22_N8
\regfile1|muxes_rs1|mux10|S[11]~1054\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1054_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(11)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(11) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(11),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(11),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1054_combout\);

-- Location: LCCOMB_X21_Y20_N8
\regfile1|muxes_rs1|mux10|S[11]~1055\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1055_combout\ = (\regfile1|muxes_rs1|mux10|S[11]~1054_combout\ & (((\regfile1|regx27|Q\(11))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[11]~1054_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx25|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[11]~1054_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx25|Q\(11),
	datad => \regfile1|regx27|Q\(11),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1055_combout\);

-- Location: LCCOMB_X23_Y22_N14
\regfile1|muxes_rs1|mux10|S[11]~1056\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1056_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx21|Q\(11)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(11) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(11),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx21|Q\(11),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1056_combout\);

-- Location: LCCOMB_X21_Y19_N0
\regfile1|muxes_rs1|mux10|S[11]~1057\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1057_combout\ = (\regfile1|muxes_rs1|mux10|S[11]~1056_combout\ & ((\regfile1|regx23|Q\(11)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[11]~1056_combout\ & (((\regfile1|regx22|Q\(11) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[11]~1056_combout\,
	datab => \regfile1|regx23|Q\(11),
	datac => \regfile1|regx22|Q\(11),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1057_combout\);

-- Location: LCCOMB_X21_Y23_N20
\regfile1|muxes_rs1|mux10|S[11]~1058\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1058_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(11)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(11) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(11),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx16|Q\(11),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1058_combout\);

-- Location: LCCOMB_X22_Y23_N10
\regfile1|muxes_rs1|mux10|S[11]~1059\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1059_combout\ = (\regfile1|muxes_rs1|mux10|S[11]~1058_combout\ & (((\regfile1|regx19|Q\(11))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[11]~1058_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx18|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[11]~1058_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(11),
	datad => \regfile1|regx18|Q\(11),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1059_combout\);

-- Location: LCCOMB_X19_Y19_N8
\regfile1|muxes_rs1|mux10|S[11]~1060\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1060_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18)) # (\regfile1|muxes_rs1|mux10|S[11]~1057_combout\)))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[11]~1059_combout\ & (!\RI1|riOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[11]~1059_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[11]~1057_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[11]~1060_combout\);

-- Location: LCCOMB_X28_Y19_N16
\regfile1|muxes_rs1|mux10|S[11]~1061\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1061_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(11)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(11),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx30|Q\(11),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1061_combout\);

-- Location: LCCOMB_X28_Y19_N24
\regfile1|muxes_rs1|mux10|S[11]~1062\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1062_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[11]~1061_combout\ & (\regfile1|regx31|Q\(11))) # (!\regfile1|muxes_rs1|mux10|S[11]~1061_combout\ & ((\regfile1|regx29|Q\(11)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[11]~1061_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[11]~1061_combout\,
	datac => \regfile1|regx31|Q\(11),
	datad => \regfile1|regx29|Q\(11),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1062_combout\);

-- Location: LCCOMB_X19_Y19_N26
\regfile1|muxes_rs1|mux10|S[11]~1063\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1063_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[11]~1060_combout\ & (\regfile1|muxes_rs1|mux10|S[11]~1062_combout\)) # (!\regfile1|muxes_rs1|mux10|S[11]~1060_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[11]~1055_combout\))))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[11]~1060_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[11]~1060_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[11]~1062_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[11]~1055_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[11]~1063_combout\);

-- Location: LCFF_X27_Y24_N25
\regfile1|regx9|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[10]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(10));

-- Location: LCFF_X25_Y25_N9
\regfile1|regx2|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(10));

-- Location: LCFF_X30_Y27_N7
\regfile1|regx7|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(10));

-- Location: LCFF_X31_Y21_N9
\regfile1|regx12|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(10));

-- Location: LCCOMB_X23_Y25_N24
\regfile1|muxes_rs2|mux10|S[10]~1075\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1075_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[10]~1067_combout\ & ((\regfile1|regx2|Q\(10)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|regx2|Q\(10),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1067_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1075_combout\);

-- Location: LCFF_X33_Y22_N7
\regfile1|regx23|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(10));

-- Location: LCFF_X24_Y22_N7
\regfile1|regx25|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(10));

-- Location: LCFF_X19_Y18_N31
\regfile1|regx26|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[10]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(10));

-- Location: LCFF_X23_Y19_N17
\regfile1|regx24|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(10));

-- Location: LCCOMB_X23_Y19_N16
\regfile1|muxes_rs2|mux10|S[10]~1079\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1079_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(10))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx26|Q\(10),
	datac => \regfile1|regx24|Q\(10),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1079_combout\);

-- Location: LCFF_X19_Y18_N17
\regfile1|regx27|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[10]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(10));

-- Location: LCCOMB_X23_Y19_N18
\regfile1|muxes_rs2|mux10|S[10]~1080\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1080_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[10]~1079_combout\ & (\regfile1|regx27|Q\(10))) # (!\regfile1|muxes_rs2|mux10|S[10]~1079_combout\ & ((\regfile1|regx25|Q\(10)))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[10]~1079_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[10]~1079_combout\,
	datac => \regfile1|regx27|Q\(10),
	datad => \regfile1|regx25|Q\(10),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1080_combout\);

-- Location: LCFF_X22_Y23_N21
\regfile1|regx18|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(10));

-- Location: LCFF_X21_Y23_N25
\regfile1|regx17|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(10));

-- Location: LCFF_X21_Y23_N11
\regfile1|regx16|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(10));

-- Location: LCCOMB_X21_Y23_N10
\regfile1|muxes_rs2|mux10|S[10]~1081\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1081_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(10))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(10),
	datac => \regfile1|regx16|Q\(10),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1081_combout\);

-- Location: LCFF_X22_Y23_N15
\regfile1|regx19|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(10));

-- Location: LCCOMB_X22_Y23_N20
\regfile1|muxes_rs2|mux10|S[10]~1082\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1082_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[10]~1081_combout\ & (\regfile1|regx19|Q\(10))) # (!\regfile1|muxes_rs2|mux10|S[10]~1081_combout\ & ((\regfile1|regx18|Q\(10)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[10]~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(10),
	datac => \regfile1|regx18|Q\(10),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1081_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1082_combout\);

-- Location: LCCOMB_X23_Y19_N24
\regfile1|muxes_rs2|mux10|S[10]~1083\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1083_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23))))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[10]~1080_combout\))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[10]~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[10]~1082_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1080_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1083_combout\);

-- Location: LCFF_X27_Y19_N21
\regfile1|regx29|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(10));

-- Location: LCFF_X29_Y21_N31
\regfile1|regx31|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux53~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(10));

-- Location: LCCOMB_X31_Y21_N8
\regfile1|muxes_rs1|mux10|S[10]~1072\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1072_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx13|Q\(10))) # (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(10),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx12|Q\(10),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1072_combout\);

-- Location: LCCOMB_X36_Y24_N24
\regfile1|muxes_rs1|mux10|S[10]~1075\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1075_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs1|mux10|S[10]~1067_combout\ & ((\regfile1|regx2|Q\(10)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(10),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[10]~1067_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1075_combout\);

-- Location: LCCOMB_X32_Y26_N26
\regfile1|muxes_rs1|mux10|S[10]~1077\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1077_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx22|Q\(10)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(10) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx20|Q\(10),
	datac => \regfile1|regx22|Q\(10),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1077_combout\);

-- Location: LCCOMB_X33_Y22_N6
\regfile1|muxes_rs1|mux10|S[10]~1078\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1078_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[10]~1077_combout\ & ((\regfile1|regx23|Q\(10)))) # (!\regfile1|muxes_rs1|mux10|S[10]~1077_combout\ & (\regfile1|regx21|Q\(10))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[10]~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(10),
	datac => \regfile1|regx23|Q\(10),
	datad => \regfile1|muxes_rs1|mux10|S[10]~1077_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1078_combout\);

-- Location: LCCOMB_X19_Y18_N14
\regfile1|muxes_rs1|mux10|S[10]~1079\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1079_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(10))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(10),
	datab => \regfile1|regx24|Q\(10),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1079_combout\);

-- Location: LCCOMB_X19_Y18_N0
\regfile1|muxes_rs1|mux10|S[10]~1080\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1080_combout\ = (\regfile1|muxes_rs1|mux10|S[10]~1079_combout\ & (((\regfile1|regx27|Q\(10)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[10]~1079_combout\ & (\regfile1|regx25|Q\(10) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[10]~1079_combout\,
	datab => \regfile1|regx25|Q\(10),
	datac => \regfile1|regx27|Q\(10),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1080_combout\);

-- Location: LCCOMB_X21_Y23_N24
\regfile1|muxes_rs1|mux10|S[10]~1081\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1081_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(10)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(10) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(10),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(10),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1081_combout\);

-- Location: LCCOMB_X22_Y23_N14
\regfile1|muxes_rs1|mux10|S[10]~1082\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1082_combout\ = (\regfile1|muxes_rs1|mux10|S[10]~1081_combout\ & (((\regfile1|regx19|Q\(10)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[10]~1081_combout\ & (\regfile1|regx18|Q\(10) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(10),
	datab => \regfile1|muxes_rs1|mux10|S[10]~1081_combout\,
	datac => \regfile1|regx19|Q\(10),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1082_combout\);

-- Location: LCCOMB_X20_Y18_N10
\regfile1|muxes_rs1|mux10|S[10]~1083\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1083_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[10]~1080_combout\)) # (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[10]~1082_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[10]~1080_combout\,
	datab => \RI1|riOUT\(17),
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[10]~1082_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1083_combout\);

-- Location: LCCOMB_X27_Y19_N20
\regfile1|muxes_rs1|mux10|S[10]~1084\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1084_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx29|Q\(10)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(10) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(10),
	datac => \regfile1|regx29|Q\(10),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1084_combout\);

-- Location: LCCOMB_X20_Y18_N12
\regfile1|muxes_rs1|mux10|S[10]~1085\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1085_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[10]~1084_combout\ & ((\regfile1|regx31|Q\(10)))) # (!\regfile1|muxes_rs1|mux10|S[10]~1084_combout\ & (\regfile1|regx30|Q\(10))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[10]~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(10),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx31|Q\(10),
	datad => \regfile1|muxes_rs1|mux10|S[10]~1084_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1085_combout\);

-- Location: LCCOMB_X20_Y18_N30
\regfile1|muxes_rs1|mux10|S[10]~1086\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1086_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[10]~1083_combout\ & (\regfile1|muxes_rs1|mux10|S[10]~1085_combout\)) # (!\regfile1|muxes_rs1|mux10|S[10]~1083_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[10]~1078_combout\))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[10]~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[10]~1085_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[10]~1078_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[10]~1083_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1086_combout\);

-- Location: LCFF_X29_Y28_N3
\regfile1|regx14|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(9));

-- Location: LCFF_X30_Y29_N17
\regfile1|regx12|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(9));

-- Location: LCCOMB_X29_Y28_N8
\regfile1|muxes_rs2|mux10|S[9]~1088\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1088_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(9)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(9) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx14|Q\(9),
	datac => \regfile1|regx12|Q\(9),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1088_combout\);

-- Location: LCCOMB_X29_Y28_N26
\regfile1|muxes_rs2|mux10|S[9]~1089\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1089_combout\ = (\regfile1|muxes_rs2|mux10|S[9]~1088_combout\ & ((\regfile1|regx15|Q\(9)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[9]~1088_combout\ & (((\regfile1|regx13|Q\(9) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(9),
	datab => \regfile1|muxes_rs2|mux10|S[9]~1088_combout\,
	datac => \regfile1|regx13|Q\(9),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1089_combout\);

-- Location: LCCOMB_X30_Y27_N26
\regfile1|muxes_rs2|mux10|S[9]~1091\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1091_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx7|Q\(9))) # (!\RI1|riOUT\(20) & ((\regfile1|regx6|Q\(9)))))) # (!\RI1|riOUT\(21) & (((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(9),
	datab => \regfile1|regx6|Q\(9),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1091_combout\);

-- Location: LCFF_X31_Y20_N17
\regfile1|regx10|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(9));

-- Location: LCFF_X30_Y20_N3
\regfile1|regx11|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(9));

-- Location: LCFF_X38_Y18_N17
\regfile1|regx26|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(9));

-- Location: LCFF_X37_Y16_N13
\regfile1|regx24|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx24|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(9));

-- Location: LCCOMB_X37_Y16_N6
\regfile1|muxes_rs2|mux10|S[9]~1100\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1100_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(9)))) # (!\RI1|riOUT\(21) & (\regfile1|regx24|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(9),
	datab => \regfile1|regx26|Q\(9),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1100_combout\);

-- Location: LCFF_X36_Y16_N23
\regfile1|regx19|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(9));

-- Location: LCFF_X30_Y20_N5
\regfile1|regx31|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux54~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(9));

-- Location: LCCOMB_X32_Y28_N18
\regfile1|muxes_rs1|mux10|S[9]~1088\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1088_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(9)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(9) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(9),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(9),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1088_combout\);

-- Location: LCCOMB_X31_Y20_N18
\regfile1|muxes_rs1|mux10|S[9]~1095\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1095_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(9)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx8|Q\(9) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(9),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx8|Q\(9),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1095_combout\);

-- Location: LCCOMB_X34_Y24_N18
\regfile1|muxes_rs1|mux10|S[9]~1096\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1096_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[9]~1095_combout\ & (\regfile1|regx11|Q\(9))) # (!\regfile1|muxes_rs1|mux10|S[9]~1095_combout\ & ((\regfile1|regx9|Q\(9)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[9]~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(9),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx9|Q\(9),
	datad => \regfile1|muxes_rs1|mux10|S[9]~1095_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1096_combout\);

-- Location: LCCOMB_X36_Y24_N20
\regfile1|muxes_rs1|mux10|S[9]~1098\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1098_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs1|mux10|S[9]~1090_combout\ & ((\regfile1|regx2|Q\(9)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1090_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(9),
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1098_combout\);

-- Location: LCCOMB_X37_Y16_N4
\regfile1|muxes_rs1|mux10|S[9]~1100\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1100_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(9)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(9),
	datab => \regfile1|regx26|Q\(9),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1100_combout\);

-- Location: LCCOMB_X37_Y16_N30
\regfile1|muxes_rs1|mux10|S[9]~1101\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1101_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[9]~1100_combout\ & ((\regfile1|regx27|Q\(9)))) # (!\regfile1|muxes_rs1|mux10|S[9]~1100_combout\ & (\regfile1|regx25|Q\(9))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[9]~1100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(9),
	datac => \regfile1|muxes_rs1|mux10|S[9]~1100_combout\,
	datad => \regfile1|regx27|Q\(9),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1101_combout\);

-- Location: LCCOMB_X38_Y17_N22
\regfile1|muxes_rs1|mux10|S[9]~1102\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1102_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx21|Q\(9)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(9) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(9),
	datab => \regfile1|regx21|Q\(9),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1102_combout\);

-- Location: LCCOMB_X38_Y17_N28
\regfile1|muxes_rs1|mux10|S[9]~1103\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1103_combout\ = (\regfile1|muxes_rs1|mux10|S[9]~1102_combout\ & ((\regfile1|regx23|Q\(9)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[9]~1102_combout\ & (((\regfile1|regx22|Q\(9) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(9),
	datab => \regfile1|muxes_rs1|mux10|S[9]~1102_combout\,
	datac => \regfile1|regx22|Q\(9),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1103_combout\);

-- Location: LCCOMB_X36_Y16_N16
\regfile1|muxes_rs1|mux10|S[9]~1104\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1104_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(9)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(9),
	datac => \regfile1|regx17|Q\(9),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1104_combout\);

-- Location: LCCOMB_X36_Y16_N22
\regfile1|muxes_rs1|mux10|S[9]~1105\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1105_combout\ = (\regfile1|muxes_rs1|mux10|S[9]~1104_combout\ & (((\regfile1|regx19|Q\(9)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[9]~1104_combout\ & (\regfile1|regx18|Q\(9) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1104_combout\,
	datab => \regfile1|regx18|Q\(9),
	datac => \regfile1|regx19|Q\(9),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1105_combout\);

-- Location: LCCOMB_X38_Y17_N26
\regfile1|muxes_rs1|mux10|S[9]~1106\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1106_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[9]~1103_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[9]~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1105_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[9]~1103_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1106_combout\);

-- Location: LCCOMB_X31_Y17_N12
\regfile1|muxes_rs1|mux10|S[9]~1107\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1107_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(9)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(9),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx30|Q\(9),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1107_combout\);

-- Location: LCCOMB_X28_Y19_N22
\regfile1|muxes_rs1|mux10|S[9]~1108\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1108_combout\ = (\regfile1|muxes_rs1|mux10|S[9]~1107_combout\ & (((\regfile1|regx31|Q\(9)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[9]~1107_combout\ & (\regfile1|regx29|Q\(9) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(9),
	datab => \regfile1|regx31|Q\(9),
	datac => \regfile1|muxes_rs1|mux10|S[9]~1107_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1108_combout\);

-- Location: LCCOMB_X20_Y17_N20
\regfile1|muxes_rs1|mux10|S[9]~1109\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1109_combout\ = (\regfile1|muxes_rs1|mux10|S[9]~1106_combout\ & ((\regfile1|muxes_rs1|mux10|S[9]~1108_combout\) # ((!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[9]~1106_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[9]~1101_combout\ & \RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1108_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[9]~1101_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[9]~1106_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1109_combout\);

-- Location: LCFF_X34_Y21_N3
\regfile1|regx9|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(8));

-- Location: LCFF_X35_Y22_N21
\regfile1|regx10|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(8));

-- Location: LCFF_X35_Y22_N23
\regfile1|regx8|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(8));

-- Location: LCCOMB_X35_Y22_N22
\regfile1|muxes_rs2|mux10|S[8]~1111\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1111_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(8)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(8) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(8),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(8),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[8]~1111_combout\);

-- Location: LCFF_X34_Y21_N9
\regfile1|regx11|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(8));

-- Location: LCCOMB_X34_Y21_N6
\regfile1|muxes_rs2|mux10|S[8]~1112\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1112_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[8]~1111_combout\ & ((\regfile1|regx11|Q\(8)))) # (!\regfile1|muxes_rs2|mux10|S[8]~1111_combout\ & (\regfile1|regx9|Q\(8))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[8]~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx9|Q\(8),
	datac => \regfile1|regx11|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[8]~1111_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1112_combout\);

-- Location: LCFF_X25_Y24_N27
\regfile1|regx3|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(8));

-- Location: LCCOMB_X25_Y24_N10
\regfile1|muxes_rs2|mux10|S[8]~1113\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1113_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(8) & 
-- \regfile1|muxes_rs2|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1113_combout\);

-- Location: LCFF_X36_Y25_N25
\regfile1|regx24|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(8));

-- Location: LCFF_X31_Y19_N13
\regfile1|regx17|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(8));

-- Location: LCFF_X31_Y19_N3
\regfile1|regx19|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(8));

-- Location: LCFF_X22_Y22_N25
\regfile1|regx29|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[8]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(8));

-- Location: LCFF_X22_Y22_N15
\regfile1|regx31|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx31|Q[8]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(8));

-- Location: LCCOMB_X35_Y22_N20
\regfile1|muxes_rs1|mux10|S[8]~1111\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1111_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(8))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(8),
	datad => \regfile1|regx8|Q\(8),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1111_combout\);

-- Location: LCCOMB_X34_Y21_N30
\regfile1|muxes_rs1|mux10|S[8]~1112\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1112_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[8]~1111_combout\ & ((\regfile1|regx11|Q\(8)))) # (!\regfile1|muxes_rs1|mux10|S[8]~1111_combout\ & (\regfile1|regx9|Q\(8))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[8]~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx9|Q\(8),
	datac => \regfile1|regx11|Q\(8),
	datad => \regfile1|muxes_rs1|mux10|S[8]~1111_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1112_combout\);

-- Location: LCCOMB_X25_Y24_N30
\regfile1|muxes_rs1|mux10|S[8]~1113\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1113_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(8) & 
-- \regfile1|muxes_rs1|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(8),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1113_combout\);

-- Location: LCCOMB_X30_Y27_N6
\regfile1|muxes_rs1|mux10|S[8]~1115\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1115_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[8]~1114_combout\) # (\regfile1|regx4|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[8]~1114_combout\,
	datad => \regfile1|regx4|Q\(8),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1115_combout\);

-- Location: LCCOMB_X36_Y25_N20
\regfile1|muxes_rs1|mux10|S[8]~1125\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1125_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(8)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(8) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(8),
	datab => \regfile1|regx26|Q\(8),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1125_combout\);

-- Location: LCCOMB_X37_Y21_N26
\regfile1|muxes_rs1|mux10|S[8]~1126\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1126_combout\ = (\regfile1|muxes_rs1|mux10|S[8]~1125_combout\ & ((\regfile1|regx27|Q\(8)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[8]~1125_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx25|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(8),
	datab => \regfile1|muxes_rs1|mux10|S[8]~1125_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx25|Q\(8),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1126_combout\);

-- Location: LCCOMB_X31_Y19_N12
\regfile1|muxes_rs1|mux10|S[8]~1127\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1127_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(8)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(8),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(8),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1127_combout\);

-- Location: LCCOMB_X31_Y19_N2
\regfile1|muxes_rs1|mux10|S[8]~1128\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1128_combout\ = (\regfile1|muxes_rs1|mux10|S[8]~1127_combout\ & (((\regfile1|regx19|Q\(8))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[8]~1127_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx18|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1127_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(8),
	datad => \regfile1|regx18|Q\(8),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1128_combout\);

-- Location: LCCOMB_X37_Y21_N24
\regfile1|muxes_rs1|mux10|S[8]~1129\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1129_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17)) # (\regfile1|muxes_rs1|mux10|S[8]~1126_combout\)))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[8]~1128_combout\ & (!\RI1|riOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1128_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[8]~1126_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1129_combout\);

-- Location: LCCOMB_X24_Y21_N22
\regfile1|muxes_rs2|mux10|S[7]~1134\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1134_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(7)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(7) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(7),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(7),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[7]~1134_combout\);

-- Location: LCCOMB_X24_Y17_N10
\regfile1|muxes_rs2|mux10|S[7]~1135\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1135_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[7]~1134_combout\ & (\regfile1|regx15|Q\(7))) # (!\regfile1|muxes_rs2|mux10|S[7]~1134_combout\ & ((\regfile1|regx13|Q\(7)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[7]~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(7),
	datab => \regfile1|regx13|Q\(7),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1134_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1135_combout\);

-- Location: LCFF_X25_Y15_N27
\regfile1|regx10|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[7]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(7));

-- Location: LCFF_X27_Y15_N29
\regfile1|regx25|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(7));

-- Location: LCFF_X27_Y13_N19
\regfile1|regx26|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[7]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(7));

-- Location: LCFF_X27_Y15_N11
\regfile1|regx24|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(7));

-- Location: LCCOMB_X27_Y15_N10
\regfile1|muxes_rs2|mux10|S[7]~1146\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1146_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(7))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(7),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(7),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[7]~1146_combout\);

-- Location: LCFF_X33_Y13_N27
\regfile1|regx27|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[7]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(7));

-- Location: LCCOMB_X27_Y15_N28
\regfile1|muxes_rs2|mux10|S[7]~1147\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1147_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[7]~1146_combout\ & (\regfile1|regx27|Q\(7))) # (!\regfile1|muxes_rs2|mux10|S[7]~1146_combout\ & ((\regfile1|regx25|Q\(7)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[7]~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(7),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1146_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1147_combout\);

-- Location: LCCOMB_X31_Y24_N6
\regfile1|muxes_rs1|mux10|S[7]~1138\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1138_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(7)) # (\regfile1|muxes_rs1|mux10|S[7]~1137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|regx4|Q\(7),
	datad => \regfile1|muxes_rs1|mux10|S[7]~1137_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1138_combout\);

-- Location: LCCOMB_X27_Y17_N30
\regfile1|muxes_rs1|mux10|S[7]~1141\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1141_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(7))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(7),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx8|Q\(7),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1141_combout\);

-- Location: LCCOMB_X34_Y15_N8
\regfile1|muxes_rs1|mux10|S[7]~1142\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1142_combout\ = (\regfile1|muxes_rs1|mux10|S[7]~1141_combout\ & ((\regfile1|regx11|Q\(7)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[7]~1141_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx9|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(7),
	datab => \regfile1|muxes_rs1|mux10|S[7]~1141_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx9|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1142_combout\);

-- Location: LCCOMB_X35_Y15_N0
\regfile1|muxes_rs1|mux10|S[7]~1143\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1143_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[7]~1142_combout\) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[7]~1142_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1143_combout\);

-- Location: LCCOMB_X27_Y13_N8
\regfile1|muxes_rs1|mux10|S[7]~1146\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1146_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(7))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx26|Q\(7),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx24|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1146_combout\);

-- Location: LCCOMB_X27_Y13_N6
\regfile1|muxes_rs1|mux10|S[7]~1147\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1147_combout\ = (\regfile1|muxes_rs1|mux10|S[7]~1146_combout\ & (((\regfile1|regx27|Q\(7)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[7]~1146_combout\ & (\regfile1|regx25|Q\(7) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(7),
	datab => \regfile1|muxes_rs1|mux10|S[7]~1146_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx27|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1147_combout\);

-- Location: LCFF_X28_Y14_N3
\regfile1|regx8|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(6));

-- Location: LCCOMB_X28_Y14_N2
\regfile1|muxes_rs2|mux10|S[6]~1157\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1157_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(6)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(6) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(6),
	datac => \regfile1|regx8|Q\(6),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1157_combout\);

-- Location: LCCOMB_X34_Y26_N16
\regfile1|muxes_rs2|mux10|S[6]~1158\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1158_combout\ = (\regfile1|muxes_rs2|mux10|S[6]~1157_combout\ & (((\regfile1|regx11|Q\(6)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[6]~1157_combout\ & (\regfile1|regx9|Q\(6) & (\RI1|riOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[6]~1157_combout\,
	datab => \regfile1|regx9|Q\(6),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx11|Q\(6),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1158_combout\);

-- Location: LCCOMB_X28_Y26_N12
\regfile1|muxes_rs2|mux10|S[6]~1159\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1159_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(6) & !\regfile1|muxes_rs2|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(6),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1159_combout\);

-- Location: LCFF_X29_Y23_N13
\regfile1|regx6|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(6));

-- Location: LCFF_X33_Y22_N13
\regfile1|regx23|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[6]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(6));

-- Location: LCFF_X31_Y16_N11
\regfile1|regx25|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[6]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(6));

-- Location: LCFF_X28_Y18_N21
\regfile1|regx26|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(6));

-- Location: LCFF_X29_Y13_N13
\regfile1|regx18|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(6));

-- Location: LCFF_X28_Y15_N29
\regfile1|regx17|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(6));

-- Location: LCFF_X30_Y19_N15
\regfile1|regx30|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(6));

-- Location: LCFF_X31_Y17_N7
\regfile1|regx29|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(6));

-- Location: LCFF_X30_Y19_N21
\regfile1|regx28|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(6));

-- Location: LCCOMB_X30_Y19_N20
\regfile1|muxes_rs2|mux10|S[6]~1176\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1176_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(6))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx29|Q\(6),
	datac => \regfile1|regx28|Q\(6),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1176_combout\);

-- Location: LCFF_X27_Y22_N17
\regfile1|regx31|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux57~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(6));

-- Location: LCCOMB_X30_Y19_N14
\regfile1|muxes_rs2|mux10|S[6]~1177\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1177_combout\ = (\regfile1|muxes_rs2|mux10|S[6]~1176_combout\ & (((\regfile1|regx31|Q\(6))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[6]~1176_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx30|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[6]~1176_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx30|Q\(6),
	datad => \regfile1|regx31|Q\(6),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1177_combout\);

-- Location: LCCOMB_X29_Y23_N12
\regfile1|muxes_rs1|mux10|S[6]~1160\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1160_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx7|Q\(6))) # (!\RI1|riOUT\(15) & ((\regfile1|regx6|Q\(6)))))) # (!\RI1|riOUT\(16) & (((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx7|Q\(6),
	datac => \regfile1|regx6|Q\(6),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1160_combout\);

-- Location: LCCOMB_X28_Y27_N12
\regfile1|muxes_rs1|mux10|S[6]~1167\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1167_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs1|mux10|S[6]~1159_combout\ & ((\regfile1|regx2|Q\(6)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(6),
	datac => \regfile1|muxes_rs1|mux10|S[6]~1159_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1167_combout\);

-- Location: LCCOMB_X27_Y21_N18
\regfile1|muxes_rs1|mux10|S[6]~1169\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1169_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(6)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx20|Q\(6),
	datac => \regfile1|regx22|Q\(6),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1169_combout\);

-- Location: LCCOMB_X34_Y26_N20
\regfile1|muxes_rs1|mux10|S[6]~1170\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1170_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[6]~1169_combout\ & (\regfile1|regx23|Q\(6))) # (!\regfile1|muxes_rs1|mux10|S[6]~1169_combout\ & ((\regfile1|regx21|Q\(6)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[6]~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(6),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx21|Q\(6),
	datad => \regfile1|muxes_rs1|mux10|S[6]~1169_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1170_combout\);

-- Location: LCCOMB_X28_Y18_N20
\regfile1|muxes_rs1|mux10|S[6]~1171\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1171_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(6))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(6),
	datad => \regfile1|regx24|Q\(6),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1171_combout\);

-- Location: LCCOMB_X31_Y13_N18
\regfile1|muxes_rs1|mux10|S[6]~1172\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1172_combout\ = (\regfile1|muxes_rs1|mux10|S[6]~1171_combout\ & (((\regfile1|regx27|Q\(6)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[6]~1171_combout\ & (\regfile1|regx25|Q\(6) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(6),
	datab => \regfile1|muxes_rs1|mux10|S[6]~1171_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx27|Q\(6),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1172_combout\);

-- Location: LCCOMB_X28_Y15_N28
\regfile1|muxes_rs1|mux10|S[6]~1173\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1173_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(6)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(6),
	datac => \regfile1|regx17|Q\(6),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1173_combout\);

-- Location: LCCOMB_X28_Y15_N14
\regfile1|muxes_rs1|mux10|S[6]~1174\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1174_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[6]~1173_combout\ & (\regfile1|regx19|Q\(6))) # (!\regfile1|muxes_rs1|mux10|S[6]~1173_combout\ & ((\regfile1|regx18|Q\(6)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[6]~1173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[6]~1173_combout\,
	datac => \regfile1|regx19|Q\(6),
	datad => \regfile1|regx18|Q\(6),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1174_combout\);

-- Location: LCCOMB_X31_Y13_N12
\regfile1|muxes_rs1|mux10|S[6]~1175\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1175_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[6]~1172_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[6]~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[6]~1174_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[6]~1172_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1175_combout\);

-- Location: LCCOMB_X31_Y17_N6
\regfile1|muxes_rs1|mux10|S[6]~1176\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1176_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx29|Q\(6))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx28|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx29|Q\(6),
	datad => \regfile1|regx28|Q\(6),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1176_combout\);

-- Location: LCCOMB_X30_Y19_N10
\regfile1|muxes_rs1|mux10|S[6]~1177\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1177_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[6]~1176_combout\ & ((\regfile1|regx31|Q\(6)))) # (!\regfile1|muxes_rs1|mux10|S[6]~1176_combout\ & (\regfile1|regx30|Q\(6))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[6]~1176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[6]~1176_combout\,
	datac => \regfile1|regx30|Q\(6),
	datad => \regfile1|regx31|Q\(6),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1177_combout\);

-- Location: LCCOMB_X30_Y25_N26
\regfile1|muxes_rs1|mux10|S[6]~1178\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1178_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[6]~1175_combout\ & ((\regfile1|muxes_rs1|mux10|S[6]~1177_combout\))) # (!\regfile1|muxes_rs1|mux10|S[6]~1175_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[6]~1170_combout\)))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[6]~1175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[6]~1175_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[6]~1170_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[6]~1177_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1178_combout\);

-- Location: LCFF_X24_Y23_N25
\regfile1|regx13|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(5));

-- Location: LCFF_X22_Y27_N3
\regfile1|regx14|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(5));

-- Location: LCFF_X22_Y27_N9
\regfile1|regx12|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(5));

-- Location: LCCOMB_X22_Y27_N6
\regfile1|muxes_rs2|mux10|S[5]~1180\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1180_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx14|Q\(5))) # (!\RI1|riOUT\(21) & ((\regfile1|regx12|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx14|Q\(5),
	datac => \regfile1|regx12|Q\(5),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1180_combout\);

-- Location: LCFF_X24_Y23_N11
\regfile1|regx15|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(5));

-- Location: LCCOMB_X22_Y25_N24
\regfile1|muxes_rs2|mux10|S[5]~1181\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1181_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[5]~1180_combout\ & ((\regfile1|regx15|Q\(5)))) # (!\regfile1|muxes_rs2|mux10|S[5]~1180_combout\ & (\regfile1|regx13|Q\(5))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[5]~1180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(5),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx15|Q\(5),
	datad => \regfile1|muxes_rs2|mux10|S[5]~1180_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1181_combout\);

-- Location: LCFF_X28_Y27_N5
\regfile1|regx5|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(5));

-- Location: LCFF_X29_Y23_N5
\regfile1|regx7|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(5));

-- Location: LCFF_X30_Y25_N1
\regfile1|regx21|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[5]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(5));

-- Location: LCFF_X23_Y21_N31
\regfile1|regx19|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(5));

-- Location: LCFF_X22_Y22_N9
\regfile1|regx29|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux58~0_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(5));

-- Location: LCFF_X25_Y23_N21
\regfile1|regx28|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(5));

-- Location: LCCOMB_X25_Y23_N20
\regfile1|muxes_rs2|mux10|S[5]~1199\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1199_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx30|Q\(5))) # (!\RI1|riOUT\(21) & ((\regfile1|regx28|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx30|Q\(5),
	datac => \regfile1|regx28|Q\(5),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1199_combout\);

-- Location: LCCOMB_X22_Y22_N6
\regfile1|muxes_rs2|mux10|S[5]~1200\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1200_combout\ = (\regfile1|muxes_rs2|mux10|S[5]~1199_combout\ & (((\regfile1|regx31|Q\(5)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[5]~1199_combout\ & (\regfile1|regx29|Q\(5) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(5),
	datab => \regfile1|muxes_rs2|mux10|S[5]~1199_combout\,
	datac => \regfile1|regx31|Q\(5),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1200_combout\);

-- Location: LCCOMB_X22_Y27_N12
\regfile1|muxes_rs1|mux10|S[5]~1180\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1180_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx14|Q\(5))) # (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(5),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx12|Q\(5),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1180_combout\);

-- Location: LCCOMB_X24_Y23_N10
\regfile1|muxes_rs1|mux10|S[5]~1181\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1181_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[5]~1180_combout\ & (\regfile1|regx15|Q\(5))) # (!\regfile1|muxes_rs1|mux10|S[5]~1180_combout\ & ((\regfile1|regx13|Q\(5)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[5]~1180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[5]~1180_combout\,
	datac => \regfile1|regx15|Q\(5),
	datad => \regfile1|regx13|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1181_combout\);

-- Location: LCCOMB_X29_Y23_N4
\regfile1|muxes_rs1|mux10|S[5]~1183\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1183_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx7|Q\(5))) # (!\RI1|riOUT\(15) & ((\regfile1|regx6|Q\(5)))))) # (!\RI1|riOUT\(16) & (\RI1|riOUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx7|Q\(5),
	datad => \regfile1|regx6|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1183_combout\);

-- Location: LCCOMB_X29_Y23_N18
\regfile1|muxes_rs1|mux10|S[5]~1184\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1184_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[5]~1183_combout\) # (\regfile1|regx4|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[5]~1183_combout\,
	datad => \regfile1|regx4|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1184_combout\);

-- Location: LCCOMB_X29_Y23_N26
\regfile1|muxes_rs1|mux10|S[5]~1185\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1185_combout\ = (\regfile1|muxes_rs1|mux10|S[5]~1184_combout\ & ((\RI1|riOUT\(16) & (\regfile1|muxes_rs1|mux10|S[5]~1183_combout\)) # (!\RI1|riOUT\(16) & ((\regfile1|regx5|Q\(5)) # 
-- (!\regfile1|muxes_rs1|mux10|S[5]~1183_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[5]~1184_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[5]~1183_combout\,
	datad => \regfile1|regx5|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1185_combout\);

-- Location: LCCOMB_X28_Y27_N20
\regfile1|muxes_rs1|mux10|S[5]~1186\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1186_combout\ = (\regfile1|muxes_rs1|mux10|S[5]~1185_combout\ & (((\regfile1|regx2|Q\(5)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[5]~1185_combout\ & (\regfile1|regx1|Q\(5) & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[5]~1185_combout\,
	datab => \regfile1|regx1|Q\(5),
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx2|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1186_combout\);

-- Location: LCCOMB_X30_Y25_N14
\regfile1|muxes_rs1|mux10|S[5]~1194\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1194_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(5)))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx20|Q\(5),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx21|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1194_combout\);

-- Location: LCCOMB_X21_Y17_N24
\regfile1|muxes_rs1|mux10|S[5]~1195\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1195_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[5]~1194_combout\ & ((\regfile1|regx23|Q\(5)))) # (!\regfile1|muxes_rs1|mux10|S[5]~1194_combout\ & (\regfile1|regx22|Q\(5))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[5]~1194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[5]~1194_combout\,
	datac => \regfile1|regx22|Q\(5),
	datad => \regfile1|regx23|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1195_combout\);

-- Location: LCCOMB_X23_Y21_N0
\regfile1|muxes_rs1|mux10|S[5]~1196\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1196_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(5))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(5),
	datad => \regfile1|regx16|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1196_combout\);

-- Location: LCCOMB_X23_Y21_N30
\regfile1|muxes_rs1|mux10|S[5]~1197\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1197_combout\ = (\regfile1|muxes_rs1|mux10|S[5]~1196_combout\ & (((\regfile1|regx19|Q\(5)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[5]~1196_combout\ & (\regfile1|regx18|Q\(5) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(5),
	datab => \regfile1|muxes_rs1|mux10|S[5]~1196_combout\,
	datac => \regfile1|regx19|Q\(5),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1197_combout\);

-- Location: LCCOMB_X21_Y17_N18
\regfile1|muxes_rs1|mux10|S[5]~1198\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1198_combout\ = (\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[5]~1195_combout\) # (\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[5]~1197_combout\ & ((!\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[5]~1197_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[5]~1195_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1198_combout\);

-- Location: LCFF_X27_Y28_N13
\regfile1|regx10|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(4));

-- Location: LCFF_X30_Y20_N11
\regfile1|regx11|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(4));

-- Location: LCFF_X25_Y25_N11
\regfile1|regx3|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(4));

-- Location: LCCOMB_X25_Y25_N10
\regfile1|muxes_rs2|mux10|S[4]~1205\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1205_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(4) & !\regfile1|muxes_rs2|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(4),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1205_combout\);

-- Location: LCFF_X34_Y25_N25
\regfile1|regx5|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(4));

-- Location: LCFF_X30_Y27_N11
\regfile1|regx6|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(4));

-- Location: LCCOMB_X20_Y22_N22
\regfile1|muxes_rs2|mux10|S[4]~1217\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1217_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(4)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(4) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(4),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(4),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1217_combout\);

-- Location: LCCOMB_X23_Y22_N4
\regfile1|muxes_rs2|mux10|S[4]~1218\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1218_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[4]~1217_combout\ & ((\regfile1|regx27|Q\(4)))) # (!\regfile1|muxes_rs2|mux10|S[4]~1217_combout\ & (\regfile1|regx25|Q\(4))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[4]~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(4),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx27|Q\(4),
	datad => \regfile1|muxes_rs2|mux10|S[4]~1217_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1218_combout\);

-- Location: LCFF_X23_Y20_N21
\regfile1|regx18|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(4));

-- Location: LCFF_X23_Y21_N21
\regfile1|regx17|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(4));

-- Location: LCFF_X23_Y20_N11
\regfile1|regx16|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(4));

-- Location: LCCOMB_X23_Y20_N10
\regfile1|muxes_rs2|mux10|S[4]~1219\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1219_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(4))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(4),
	datac => \regfile1|regx16|Q\(4),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1219_combout\);

-- Location: LCFF_X23_Y21_N15
\regfile1|regx19|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(4));

-- Location: LCCOMB_X23_Y20_N20
\regfile1|muxes_rs2|mux10|S[4]~1220\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1220_combout\ = (\regfile1|muxes_rs2|mux10|S[4]~1219_combout\ & (((\regfile1|regx19|Q\(4))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[4]~1219_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx18|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[4]~1219_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(4),
	datad => \regfile1|regx19|Q\(4),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1220_combout\);

-- Location: LCCOMB_X24_Y25_N12
\regfile1|muxes_rs2|mux10|S[4]~1221\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1221_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22)) # (\regfile1|muxes_rs2|mux10|S[4]~1218_combout\)))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[4]~1220_combout\ & (!\RI1|riOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[4]~1220_combout\,
	datab => \RI1|riOUT\(23),
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[4]~1218_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1221_combout\);

-- Location: LCFF_X27_Y23_N13
\regfile1|regx29|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(4));

-- Location: LCCOMB_X27_Y28_N12
\regfile1|muxes_rs1|mux10|S[4]~1203\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1203_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(4))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(4),
	datad => \regfile1|regx8|Q\(4),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1203_combout\);

-- Location: LCCOMB_X32_Y17_N22
\regfile1|muxes_rs1|mux10|S[4]~1204\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1204_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[4]~1203_combout\ & ((\regfile1|regx11|Q\(4)))) # (!\regfile1|muxes_rs1|mux10|S[4]~1203_combout\ & (\regfile1|regx9|Q\(4))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[4]~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx9|Q\(4),
	datac => \regfile1|muxes_rs1|mux10|S[4]~1203_combout\,
	datad => \regfile1|regx11|Q\(4),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1204_combout\);

-- Location: LCCOMB_X33_Y25_N14
\regfile1|muxes_rs1|mux10|S[4]~1205\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1205_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & \regfile1|regx3|Q\(4))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|regx3|Q\(4),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1205_combout\);

-- Location: LCCOMB_X32_Y26_N6
\regfile1|muxes_rs1|mux10|S[4]~1215\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1215_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx22|Q\(4)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(4) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx20|Q\(4),
	datac => \regfile1|regx22|Q\(4),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1215_combout\);

-- Location: LCCOMB_X23_Y21_N20
\regfile1|muxes_rs1|mux10|S[4]~1219\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1219_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(4)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(4) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(4),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(4),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1219_combout\);

-- Location: LCCOMB_X23_Y21_N14
\regfile1|muxes_rs1|mux10|S[4]~1220\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1220_combout\ = (\regfile1|muxes_rs1|mux10|S[4]~1219_combout\ & (((\regfile1|regx19|Q\(4)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[4]~1219_combout\ & (\regfile1|regx18|Q\(4) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[4]~1219_combout\,
	datab => \regfile1|regx18|Q\(4),
	datac => \regfile1|regx19|Q\(4),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1220_combout\);

-- Location: LCCOMB_X28_Y25_N12
\regfile1|muxes_rs1|mux10|S[4]~1222\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1222_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(4)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx28|Q\(4) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(4),
	datab => \regfile1|regx28|Q\(4),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1222_combout\);

-- Location: LCFF_X22_Y18_N23
\regfile1|regx13|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(3));

-- Location: LCFF_X22_Y27_N15
\regfile1|regx14|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[3]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(3));

-- Location: LCFF_X22_Y27_N5
\regfile1|regx12|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[3]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(3));

-- Location: LCCOMB_X22_Y27_N26
\regfile1|muxes_rs2|mux10|S[3]~1226\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1226_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(3)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx12|Q\(3),
	datac => \regfile1|regx14|Q\(3),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1226_combout\);

-- Location: LCFF_X22_Y18_N13
\regfile1|regx15|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(3));

-- Location: LCCOMB_X23_Y26_N16
\regfile1|muxes_rs2|mux10|S[3]~1227\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1227_combout\ = (\regfile1|muxes_rs2|mux10|S[3]~1226_combout\ & ((\regfile1|regx15|Q\(3)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[3]~1226_combout\ & (((\RI1|riOUT\(20) & \regfile1|regx13|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(3),
	datab => \regfile1|muxes_rs2|mux10|S[3]~1226_combout\,
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx13|Q\(3),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1227_combout\);

-- Location: LCCOMB_X25_Y24_N22
\regfile1|muxes_rs2|mux10|S[3]~1228\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1228_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(3) & 
-- \regfile1|muxes_rs2|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(3),
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1228_combout\);

-- Location: LCFF_X28_Y27_N25
\regfile1|regx5|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(3));

-- Location: LCFF_X20_Y20_N17
\regfile1|regx18|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[3]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(3));

-- Location: LCFF_X20_Y19_N23
\regfile1|regx17|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(3));

-- Location: LCCOMB_X22_Y27_N28
\regfile1|muxes_rs1|mux10|S[3]~1226\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1226_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(3)))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx12|Q\(3),
	datac => \regfile1|regx14|Q\(3),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1226_combout\);

-- Location: LCCOMB_X22_Y18_N12
\regfile1|muxes_rs1|mux10|S[3]~1227\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1227_combout\ = (\regfile1|muxes_rs1|mux10|S[3]~1226_combout\ & (((\regfile1|regx15|Q\(3))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[3]~1226_combout\ & (\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[3]~1226_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx15|Q\(3),
	datad => \regfile1|regx13|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1227_combout\);

-- Location: LCCOMB_X22_Y20_N18
\regfile1|muxes_rs1|mux10|S[3]~1233\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1233_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(3)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(3) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(3),
	datac => \regfile1|regx10|Q\(3),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1233_combout\);

-- Location: LCCOMB_X28_Y27_N0
\regfile1|muxes_rs1|mux10|S[3]~1236\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1236_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs1|mux10|S[3]~1228_combout\ & ((\regfile1|regx2|Q\(3)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[3]~1228_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|regx2|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1236_combout\);

-- Location: LCCOMB_X27_Y26_N22
\regfile1|muxes_rs1|mux10|S[3]~1240\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1240_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx21|Q\(3))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx21|Q\(3),
	datad => \regfile1|regx20|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1240_combout\);

-- Location: LCCOMB_X23_Y23_N28
\regfile1|muxes_rs1|mux10|S[3]~1241\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1241_combout\ = (\regfile1|muxes_rs1|mux10|S[3]~1240_combout\ & ((\regfile1|regx23|Q\(3)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[3]~1240_combout\ & (((\regfile1|regx22|Q\(3) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(3),
	datab => \regfile1|muxes_rs1|mux10|S[3]~1240_combout\,
	datac => \regfile1|regx22|Q\(3),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1241_combout\);

-- Location: LCCOMB_X20_Y19_N22
\regfile1|muxes_rs1|mux10|S[3]~1242\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1242_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx17|Q\(3))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx16|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(3),
	datad => \regfile1|regx16|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1242_combout\);

-- Location: LCCOMB_X20_Y19_N0
\regfile1|muxes_rs1|mux10|S[3]~1243\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1243_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[3]~1242_combout\ & ((\regfile1|regx19|Q\(3)))) # (!\regfile1|muxes_rs1|mux10|S[3]~1242_combout\ & (\regfile1|regx18|Q\(3))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[3]~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(3),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(3),
	datad => \regfile1|muxes_rs1|mux10|S[3]~1242_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1243_combout\);

-- Location: LCCOMB_X20_Y19_N14
\regfile1|muxes_rs1|mux10|S[3]~1244\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1244_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[3]~1241_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[3]~1243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[3]~1243_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[3]~1241_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1244_combout\);

-- Location: LCFF_X29_Y25_N1
\regfile1|regx9|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(2));

-- Location: LCFF_X19_Y19_N13
\regfile1|regx10|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(2));

-- Location: LCCOMB_X19_Y19_N12
\regfile1|muxes_rs2|mux10|S[2]~1249\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1249_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx10|Q\(2)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(2) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx8|Q\(2),
	datac => \regfile1|regx10|Q\(2),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1249_combout\);

-- Location: LCCOMB_X23_Y26_N8
\regfile1|muxes_rs2|mux10|S[2]~1250\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1250_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[2]~1249_combout\ & ((\regfile1|regx11|Q\(2)))) # (!\regfile1|muxes_rs2|mux10|S[2]~1249_combout\ & (\regfile1|regx9|Q\(2))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[2]~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(2),
	datab => \regfile1|regx11|Q\(2),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[2]~1249_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1250_combout\);

-- Location: LCFF_X25_Y24_N25
\regfile1|regx3|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(2));

-- Location: LCCOMB_X25_Y24_N24
\regfile1|muxes_rs2|mux10|S[2]~1251\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1251_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(2) & 
-- \regfile1|muxes_rs2|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(2),
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1251_combout\);

-- Location: LCFF_X25_Y28_N11
\regfile1|regx13|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(2));

-- Location: LCFF_X25_Y28_N21
\regfile1|regx15|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(2));

-- Location: LCFF_X23_Y19_N13
\regfile1|regx24|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(2));

-- Location: LCCOMB_X25_Y24_N28
\regfile1|muxes_rs1|mux10|S[2]~1251\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1251_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(2) & 
-- \regfile1|muxes_rs1|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(2),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[2]~1251_combout\);

-- Location: LCCOMB_X30_Y28_N20
\regfile1|muxes_rs1|mux10|S[2]~1252\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1252_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx7|Q\(2))) # (!\RI1|riOUT\(15) & ((\regfile1|regx6|Q\(2)))))) # (!\RI1|riOUT\(16) & (((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(2),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx6|Q\(2),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1252_combout\);

-- Location: LCCOMB_X30_Y28_N14
\regfile1|muxes_rs1|mux10|S[2]~1253\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1253_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[2]~1252_combout\) # (\regfile1|regx4|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[2]~1252_combout\,
	datad => \regfile1|regx4|Q\(2),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1253_combout\);

-- Location: LCCOMB_X30_Y28_N12
\regfile1|muxes_rs1|mux10|S[2]~1254\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1254_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1253_combout\ & ((\regfile1|muxes_rs1|mux10|S[2]~1252_combout\ & ((\RI1|riOUT\(16)) # (\regfile1|regx5|Q\(2)))) # (!\regfile1|muxes_rs1|mux10|S[2]~1252_combout\ & 
-- (!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[2]~1252_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[2]~1253_combout\,
	datad => \regfile1|regx5|Q\(2),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1254_combout\);

-- Location: LCCOMB_X29_Y28_N20
\regfile1|muxes_rs1|mux10|S[2]~1255\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1255_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1254_combout\ & ((\regfile1|regx2|Q\(2)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[2]~1254_combout\ & (((\regfile1|regx1|Q\(2) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(2),
	datab => \regfile1|regx1|Q\(2),
	datac => \regfile1|muxes_rs1|mux10|S[2]~1254_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[2]~1255_combout\);

-- Location: LCCOMB_X25_Y28_N18
\regfile1|muxes_rs1|mux10|S[2]~1256\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1256_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(2)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx12|Q\(2) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(2),
	datab => \regfile1|regx12|Q\(2),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1256_combout\);

-- Location: LCCOMB_X25_Y28_N12
\regfile1|muxes_rs1|mux10|S[2]~1257\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1257_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1256_combout\ & ((\regfile1|regx15|Q\(2)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[2]~1256_combout\ & (((\regfile1|regx14|Q\(2) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(2),
	datab => \regfile1|muxes_rs1|mux10|S[2]~1256_combout\,
	datac => \regfile1|regx14|Q\(2),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1257_combout\);

-- Location: LCCOMB_X28_Y28_N30
\regfile1|muxes_rs1|mux10|S[2]~1258\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1258_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[2]~1257_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[2]~1257_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[2]~1258_combout\);

-- Location: LCCOMB_X29_Y28_N6
\regfile1|muxes_rs1|mux10|S[2]~1259\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1259_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs1|mux10|S[2]~1251_combout\ & ((\regfile1|regx2|Q\(2)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(2),
	datad => \regfile1|muxes_rs1|mux10|S[2]~1251_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[2]~1259_combout\);

-- Location: LCCOMB_X29_Y28_N0
\regfile1|muxes_rs1|mux10|S[2]~1260\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1260_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1258_combout\ & ((\regfile1|muxes_rs1|mux10|S[2]~1259_combout\) # ((!\regfile1|muxes_rs1|mux10|S[2]~1251_combout\ & \regfile1|muxes_rs1|mux10|S[2]~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[2]~1258_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[2]~1251_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[2]~1255_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[2]~1259_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[2]~1260_combout\);

-- Location: LCCOMB_X23_Y19_N12
\regfile1|muxes_rs1|mux10|S[2]~1263\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1263_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(2))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx26|Q\(2),
	datac => \regfile1|regx24|Q\(2),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1263_combout\);

-- Location: LCFF_X24_Y23_N1
\regfile1|regx13|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(1));

-- Location: LCFF_X22_Y27_N19
\regfile1|regx14|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(1));

-- Location: LCFF_X22_Y27_N25
\regfile1|regx12|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(1));

-- Location: LCCOMB_X22_Y27_N22
\regfile1|muxes_rs2|mux10|S[1]~1272\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1272_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx14|Q\(1))) # (!\RI1|riOUT\(21) & ((\regfile1|regx12|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx14|Q\(1),
	datac => \regfile1|regx12|Q\(1),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1272_combout\);

-- Location: LCFF_X24_Y23_N3
\regfile1|regx15|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(1));

-- Location: LCCOMB_X24_Y23_N0
\regfile1|muxes_rs2|mux10|S[1]~1273\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1273_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[1]~1272_combout\ & ((\regfile1|regx15|Q\(1)))) # (!\regfile1|muxes_rs2|mux10|S[1]~1272_combout\ & (\regfile1|regx13|Q\(1))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[1]~1272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[1]~1272_combout\,
	datac => \regfile1|regx13|Q\(1),
	datad => \regfile1|regx15|Q\(1),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1273_combout\);

-- Location: LCCOMB_X25_Y25_N12
\regfile1|muxes_rs2|mux10|S[1]~1282\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1282_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[1]~1274_combout\ & ((\regfile1|regx2|Q\(1)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(1),
	datad => \regfile1|muxes_rs2|mux10|S[1]~1274_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1282_combout\);

-- Location: LCFF_X23_Y19_N29
\regfile1|regx24|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(1));

-- Location: LCCOMB_X23_Y19_N28
\regfile1|muxes_rs2|mux10|S[1]~1284\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1284_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(1))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx26|Q\(1),
	datac => \regfile1|regx24|Q\(1),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1284_combout\);

-- Location: LCCOMB_X23_Y19_N22
\regfile1|muxes_rs2|mux10|S[1]~1285\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1285_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[1]~1284_combout\ & (\regfile1|regx27|Q\(1))) # (!\regfile1|muxes_rs2|mux10|S[1]~1284_combout\ & ((\regfile1|regx25|Q\(1)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[1]~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(1),
	datab => \regfile1|regx25|Q\(1),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[1]~1284_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1285_combout\);

-- Location: LCFF_X28_Y22_N7
\regfile1|regx20|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(1));

-- Location: LCFF_X29_Y20_N27
\regfile1|regx30|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(1));

-- Location: LCFF_X29_Y20_N9
\regfile1|regx28|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(1));

-- Location: LCCOMB_X29_Y20_N8
\regfile1|muxes_rs2|mux10|S[1]~1291\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1291_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(1)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(1) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(1),
	datac => \regfile1|regx28|Q\(1),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1291_combout\);

-- Location: LCCOMB_X22_Y27_N30
\regfile1|muxes_rs1|mux10|S[1]~1272\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1272_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(1)))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(1),
	datab => \regfile1|regx14|Q\(1),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1272_combout\);

-- Location: LCCOMB_X24_Y23_N2
\regfile1|muxes_rs1|mux10|S[1]~1273\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1273_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[1]~1272_combout\ & ((\regfile1|regx15|Q\(1)))) # (!\regfile1|muxes_rs1|mux10|S[1]~1272_combout\ & (\regfile1|regx13|Q\(1))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[1]~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx13|Q\(1),
	datac => \regfile1|regx15|Q\(1),
	datad => \regfile1|muxes_rs1|mux10|S[1]~1272_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1273_combout\);

-- Location: LCCOMB_X28_Y23_N28
\regfile1|muxes_rs1|mux10|S[1]~1275\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1275_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx7|Q\(1)) # (!\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx6|Q\(1) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx6|Q\(1),
	datac => \regfile1|regx7|Q\(1),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1275_combout\);

-- Location: LCCOMB_X21_Y19_N24
\regfile1|muxes_rs1|mux10|S[1]~1279\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1279_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(1)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(1),
	datab => \regfile1|regx10|Q\(1),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1279_combout\);

-- Location: LCCOMB_X21_Y21_N10
\regfile1|muxes_rs1|mux10|S[1]~1280\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1280_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[1]~1279_combout\ & ((\regfile1|regx11|Q\(1)))) # (!\regfile1|muxes_rs1|mux10|S[1]~1279_combout\ & (\regfile1|regx9|Q\(1))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[1]~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(1),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx11|Q\(1),
	datad => \regfile1|muxes_rs1|mux10|S[1]~1279_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1280_combout\);

-- Location: LCCOMB_X21_Y21_N30
\regfile1|muxes_rs1|mux10|S[1]~1281\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1281_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # (\regfile1|muxes_rs1|mux10|S[1]~1280_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[1]~1280_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1281_combout\);

-- Location: LCCOMB_X29_Y20_N26
\regfile1|muxes_rs1|mux10|S[1]~1291\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1291_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(1)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(1),
	datac => \regfile1|regx30|Q\(1),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1291_combout\);

-- Location: LCCOMB_X22_Y22_N10
\regfile1|muxes_rs1|mux10|S[1]~1292\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1292_combout\ = (\regfile1|muxes_rs1|mux10|S[1]~1291_combout\ & (((\regfile1|regx31|Q\(1))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[1]~1291_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx29|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[1]~1291_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx29|Q\(1),
	datad => \regfile1|regx31|Q\(1),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1292_combout\);

-- Location: LCFF_X22_Y19_N13
\regfile1|regx8|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx8|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(0));

-- Location: LCFF_X25_Y24_N9
\regfile1|regx3|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(0));

-- Location: LCCOMB_X25_Y24_N8
\regfile1|muxes_rs2|mux10|S[0]~1297\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1297_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(0) & 
-- \regfile1|muxes_rs2|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(0),
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1297_combout\);

-- Location: LCFF_X24_Y28_N13
\regfile1|regx1|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(0));

-- Location: LCFF_X23_Y17_N31
\regfile1|regx13|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(0));

-- Location: LCFF_X21_Y25_N21
\regfile1|regx26|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(0));

-- Location: LCCOMB_X23_Y19_N20
\regfile1|muxes_rs2|mux10|S[0]~1309\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1309_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(0))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx26|Q\(0),
	datac => \regfile1|regx24|Q\(0),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1309_combout\);

-- Location: LCFF_X19_Y24_N29
\regfile1|regx17|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(0));

-- Location: LCFF_X19_Y23_N17
\regfile1|regx19|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(0));

-- Location: LCFF_X19_Y20_N31
\regfile1|regx29|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(0));

-- Location: LCFF_X19_Y20_N5
\regfile1|regx28|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(0));

-- Location: LCCOMB_X19_Y20_N30
\regfile1|muxes_rs2|mux10|S[0]~1314\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1314_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(0)))) # (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx28|Q\(0),
	datac => \regfile1|regx29|Q\(0),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1314_combout\);

-- Location: LCCOMB_X23_Y24_N24
\regfile1|muxes_rs2|mux10|S[0]~1315\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1315_combout\ = (\regfile1|muxes_rs2|mux10|S[0]~1314_combout\ & (((\regfile1|regx31|Q\(0))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[0]~1314_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx30|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[0]~1314_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx30|Q\(0),
	datad => \regfile1|regx31|Q\(0),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1315_combout\);

-- Location: LCCOMB_X25_Y28_N30
\regfile1|muxes_rs1|mux10|S[0]~1297\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1297_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(0) & 
-- \regfile1|muxes_rs1|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(0),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1297_combout\);

-- Location: LCCOMB_X27_Y25_N30
\regfile1|muxes_rs1|mux10|S[0]~1298\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1298_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx7|Q\(0)) # ((!\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx6|Q\(0) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(0),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx6|Q\(0),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1298_combout\);

-- Location: LCCOMB_X27_Y25_N24
\regfile1|muxes_rs1|mux10|S[0]~1299\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1299_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[0]~1298_combout\) # (\regfile1|regx4|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[0]~1298_combout\,
	datab => \regfile1|regx4|Q\(0),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1299_combout\);

-- Location: LCCOMB_X24_Y28_N10
\regfile1|muxes_rs1|mux10|S[0]~1300\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1300_combout\ = (\regfile1|muxes_rs1|mux10|S[0]~1299_combout\ & ((\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[0]~1298_combout\))) # (!\RI1|riOUT\(16) & ((\regfile1|regx5|Q\(0)) # 
-- (!\regfile1|muxes_rs1|mux10|S[0]~1298_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[0]~1299_combout\,
	datab => \regfile1|regx5|Q\(0),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[0]~1298_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1300_combout\);

-- Location: LCCOMB_X24_Y28_N24
\regfile1|muxes_rs1|mux10|S[0]~1301\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1301_combout\ = (\regfile1|muxes_rs1|mux10|S[0]~1300_combout\ & (((\regfile1|regx2|Q\(0)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[0]~1300_combout\ & (\regfile1|regx1|Q\(0) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[0]~1300_combout\,
	datab => \regfile1|regx1|Q\(0),
	datac => \regfile1|regx2|Q\(0),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1301_combout\);

-- Location: LCCOMB_X23_Y17_N30
\regfile1|muxes_rs1|mux10|S[0]~1302\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1302_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx13|Q\(0))) # (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(0),
	datad => \regfile1|regx12|Q\(0),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1302_combout\);

-- Location: LCCOMB_X23_Y17_N28
\regfile1|muxes_rs1|mux10|S[0]~1303\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1303_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[0]~1302_combout\ & (\regfile1|regx15|Q\(0))) # (!\regfile1|muxes_rs1|mux10|S[0]~1302_combout\ & ((\regfile1|regx14|Q\(0)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[0]~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx15|Q\(0),
	datac => \regfile1|regx14|Q\(0),
	datad => \regfile1|muxes_rs1|mux10|S[0]~1302_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1303_combout\);

-- Location: LCCOMB_X23_Y17_N8
\regfile1|muxes_rs1|mux10|S[0]~1304\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1304_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[0]~1303_combout\) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[0]~1303_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1304_combout\);

-- Location: LCCOMB_X24_Y28_N2
\regfile1|muxes_rs1|mux10|S[0]~1305\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1305_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs1|mux10|S[0]~1297_combout\ & ((\regfile1|regx2|Q\(0)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(0),
	datad => \regfile1|muxes_rs1|mux10|S[0]~1297_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1305_combout\);

-- Location: LCCOMB_X24_Y28_N0
\regfile1|muxes_rs1|mux10|S[0]~1306\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1306_combout\ = (\regfile1|muxes_rs1|mux10|S[0]~1304_combout\ & ((\regfile1|muxes_rs1|mux10|S[0]~1305_combout\) # ((\regfile1|muxes_rs1|mux10|S[0]~1301_combout\ & !\regfile1|muxes_rs1|mux10|S[0]~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[0]~1301_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[0]~1305_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[0]~1304_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[0]~1297_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1306_combout\);

-- Location: LCCOMB_X19_Y22_N26
\regfile1|muxes_rs1|mux10|S[0]~1311\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1311_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(0)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((!\RI1|riOUT\(16) & \regfile1|regx16|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx17|Q\(0),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx16|Q\(0),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1311_combout\);

-- Location: LCCOMB_X19_Y22_N12
\regfile1|muxes_rs1|mux10|S[0]~1312\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1312_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[0]~1311_combout\ & (\regfile1|regx19|Q\(0))) # (!\regfile1|muxes_rs1|mux10|S[0]~1311_combout\ & ((\regfile1|regx18|Q\(0)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[0]~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(0),
	datab => \regfile1|regx18|Q\(0),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[0]~1311_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1312_combout\);

-- Location: LCCOMB_X19_Y20_N22
\regfile1|muxes_rs1|mux10|S[0]~1314\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1314_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx29|Q\(0))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx28|Q\(0),
	datad => \regfile1|regx29|Q\(0),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1314_combout\);

-- Location: LCCOMB_X22_Y25_N20
\branch1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~2_combout\ = (\regfile1|muxes_rs2|mux10|S[4]~1225_combout\ & (\regfile1|muxes_rs1|mux10|S[4]~1225_combout\ & (\regfile1|muxes_rs2|mux10|S[5]~1202_combout\ $ (!\regfile1|muxes_rs1|mux10|S[5]~1202_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[4]~1225_combout\ & (!\regfile1|muxes_rs1|mux10|S[4]~1225_combout\ & (\regfile1|muxes_rs2|mux10|S[5]~1202_combout\ $ (!\regfile1|muxes_rs1|mux10|S[5]~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[4]~1225_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[5]~1202_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[5]~1202_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[4]~1225_combout\,
	combout => \branch1|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y18_N10
\branch1|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~6_combout\ = (\regfile1|muxes_rs2|mux10|S[10]~1087_combout\ & (\regfile1|muxes_rs1|mux10|S[10]~1087_combout\ & (\regfile1|muxes_rs2|mux10|S[11]~1064_combout\ $ (!\regfile1|muxes_rs1|mux10|S[11]~1064_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[10]~1087_combout\ & (!\regfile1|muxes_rs1|mux10|S[10]~1087_combout\ & (\regfile1|muxes_rs2|mux10|S[11]~1064_combout\ $ (!\regfile1|muxes_rs1|mux10|S[11]~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[10]~1087_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[11]~1064_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[11]~1064_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[10]~1087_combout\,
	combout => \branch1|Equal0~6_combout\);

-- Location: LCCOMB_X20_Y15_N14
\branch1|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~13_combout\ = (\regfile1|muxes_rs1|mux10|S[23]~824_combout\ & (\regfile1|muxes_rs2|mux10|S[23]~824_combout\ & (\regfile1|muxes_rs1|mux10|S[22]~844_combout\ $ (!\regfile1|muxes_rs2|mux10|S[22]~844_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[23]~824_combout\ & (!\regfile1|muxes_rs2|mux10|S[23]~824_combout\ & (\regfile1|muxes_rs1|mux10|S[22]~844_combout\ $ (!\regfile1|muxes_rs2|mux10|S[22]~844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[23]~824_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[23]~824_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[22]~844_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[22]~844_combout\,
	combout => \branch1|Equal0~13_combout\);

-- Location: LCCOMB_X21_Y15_N18
\branch1|Equal0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~15_combout\ = (\regfile1|muxes_rs2|mux10|S[24]~804_combout\ & (\regfile1|muxes_rs1|mux10|S[24]~804_combout\ & (\regfile1|muxes_rs2|mux10|S[25]~784_combout\ $ (!\regfile1|muxes_rs1|mux10|S[25]~784_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[24]~804_combout\ & (!\regfile1|muxes_rs1|mux10|S[24]~804_combout\ & (\regfile1|muxes_rs2|mux10|S[25]~784_combout\ $ (!\regfile1|muxes_rs1|mux10|S[25]~784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[24]~804_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[25]~784_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[25]~784_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[24]~804_combout\,
	combout => \branch1|Equal0~15_combout\);

-- Location: LCCOMB_X21_Y15_N0
\branch1|Equal0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~16_combout\ = (\regfile1|muxes_rs2|mux10|S[27]~744_combout\ & (\regfile1|muxes_rs1|mux10|S[27]~744_combout\ & (\regfile1|muxes_rs2|mux10|S[26]~764_combout\ $ (!\regfile1|muxes_rs1|mux10|S[26]~764_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[27]~744_combout\ & (!\regfile1|muxes_rs1|mux10|S[27]~744_combout\ & (\regfile1|muxes_rs2|mux10|S[26]~764_combout\ $ (!\regfile1|muxes_rs1|mux10|S[26]~764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[27]~744_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[26]~764_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[26]~764_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[27]~744_combout\,
	combout => \branch1|Equal0~16_combout\);

-- Location: LCCOMB_X21_Y15_N10
\branch1|Equal0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~17_combout\ = (\regfile1|muxes_rs1|mux10|S[28]~724_combout\ & (\regfile1|muxes_rs2|mux10|S[28]~724_combout\ & (\regfile1|muxes_rs2|mux10|S[29]~704_combout\ $ (!\regfile1|muxes_rs1|mux10|S[29]~704_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[28]~724_combout\ & (!\regfile1|muxes_rs2|mux10|S[28]~724_combout\ & (\regfile1|muxes_rs2|mux10|S[29]~704_combout\ $ (!\regfile1|muxes_rs1|mux10|S[29]~704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[28]~724_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[29]~704_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[29]~704_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[28]~724_combout\,
	combout => \branch1|Equal0~17_combout\);

-- Location: LCCOMB_X21_Y15_N24
\branch1|Equal0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~18_combout\ = (\regfile1|muxes_rs1|mux10|S[30]~684_combout\ & (\regfile1|muxes_rs2|mux10|S[30]~684_combout\ & (\regfile1|muxes_rs2|mux10|S[31]~664_combout\ $ (!\regfile1|muxes_rs1|mux10|S[31]~664_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[30]~684_combout\ & (!\regfile1|muxes_rs2|mux10|S[30]~684_combout\ & (\regfile1|muxes_rs2|mux10|S[31]~664_combout\ $ (!\regfile1|muxes_rs1|mux10|S[31]~664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[30]~684_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[30]~684_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[31]~664_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[31]~664_combout\,
	combout => \branch1|Equal0~18_combout\);

-- Location: LCCOMB_X21_Y15_N6
\branch1|Equal0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~19_combout\ = (\branch1|Equal0~17_combout\ & (\branch1|Equal0~15_combout\ & (\branch1|Equal0~18_combout\ & \branch1|Equal0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~17_combout\,
	datab => \branch1|Equal0~15_combout\,
	datac => \branch1|Equal0~18_combout\,
	datad => \branch1|Equal0~16_combout\,
	combout => \branch1|Equal0~19_combout\);

-- Location: LCCOMB_X21_Y16_N8
\branch1|Equal0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~21_combout\ = (\regfile1|muxes_rs1|mux10|S[33]~624_combout\ & (\regfile1|muxes_rs2|mux10|S[33]~624_combout\ & (\regfile1|muxes_rs1|mux10|S[32]~644_combout\ $ (!\regfile1|muxes_rs2|mux10|S[32]~644_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[33]~624_combout\ & (!\regfile1|muxes_rs2|mux10|S[33]~624_combout\ & (\regfile1|muxes_rs1|mux10|S[32]~644_combout\ $ (!\regfile1|muxes_rs2|mux10|S[32]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[33]~624_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[33]~624_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[32]~644_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[32]~644_combout\,
	combout => \branch1|Equal0~21_combout\);

-- Location: LCCOMB_X29_Y19_N10
\branch1|Equal0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~22_combout\ = (\regfile1|muxes_rs2|mux10|S[34]~604_combout\ & (\regfile1|muxes_rs1|mux10|S[34]~604_combout\ & (\regfile1|muxes_rs2|mux10|S[35]~584_combout\ $ (!\regfile1|muxes_rs1|mux10|S[35]~584_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[34]~604_combout\ & (!\regfile1|muxes_rs1|mux10|S[34]~604_combout\ & (\regfile1|muxes_rs2|mux10|S[35]~584_combout\ $ (!\regfile1|muxes_rs1|mux10|S[35]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[34]~604_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[35]~584_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[35]~584_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[34]~604_combout\,
	combout => \branch1|Equal0~22_combout\);

-- Location: LCCOMB_X27_Y17_N6
\branch1|Equal0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~23_combout\ = (\regfile1|muxes_rs2|mux10|S[36]~564_combout\ & (\regfile1|muxes_rs1|mux10|S[36]~564_combout\ & (\regfile1|muxes_rs2|mux10|S[37]~544_combout\ $ (!\regfile1|muxes_rs1|mux10|S[37]~544_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[36]~564_combout\ & (!\regfile1|muxes_rs1|mux10|S[36]~564_combout\ & (\regfile1|muxes_rs2|mux10|S[37]~544_combout\ $ (!\regfile1|muxes_rs1|mux10|S[37]~544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[36]~564_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[37]~544_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[36]~564_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[37]~544_combout\,
	combout => \branch1|Equal0~23_combout\);

-- Location: LCCOMB_X24_Y14_N8
\branch1|Equal0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~24_combout\ = (\regfile1|muxes_rs2|mux10|S[39]~504_combout\ & (\regfile1|muxes_rs1|mux10|S[39]~504_combout\ & (\regfile1|muxes_rs1|mux10|S[38]~524_combout\ $ (!\regfile1|muxes_rs2|mux10|S[38]~524_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[39]~504_combout\ & (!\regfile1|muxes_rs1|mux10|S[39]~504_combout\ & (\regfile1|muxes_rs1|mux10|S[38]~524_combout\ $ (!\regfile1|muxes_rs2|mux10|S[38]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[39]~504_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[38]~524_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[39]~504_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[38]~524_combout\,
	combout => \branch1|Equal0~24_combout\);

-- Location: LCCOMB_X27_Y17_N4
\branch1|Equal0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~25_combout\ = (\branch1|Equal0~23_combout\ & (\branch1|Equal0~24_combout\ & (\branch1|Equal0~21_combout\ & \branch1|Equal0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~23_combout\,
	datab => \branch1|Equal0~24_combout\,
	datac => \branch1|Equal0~21_combout\,
	datad => \branch1|Equal0~22_combout\,
	combout => \branch1|Equal0~25_combout\);

-- Location: LCCOMB_X25_Y14_N4
\branch1|Equal0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~26_combout\ = (\regfile1|muxes_rs2|mux10|S[43]~424_combout\ & (\regfile1|muxes_rs1|mux10|S[43]~424_combout\ & (\regfile1|muxes_rs1|mux10|S[42]~444_combout\ $ (!\regfile1|muxes_rs2|mux10|S[42]~444_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[43]~424_combout\ & (!\regfile1|muxes_rs1|mux10|S[43]~424_combout\ & (\regfile1|muxes_rs1|mux10|S[42]~444_combout\ $ (!\regfile1|muxes_rs2|mux10|S[42]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[43]~424_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[42]~444_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[43]~424_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[42]~444_combout\,
	combout => \branch1|Equal0~26_combout\);

-- Location: LCCOMB_X31_Y14_N10
\branch1|Equal0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~32_combout\ = (\regfile1|muxes_rs2|mux10|S[49]~304_combout\ & (\regfile1|muxes_rs1|mux10|S[49]~304_combout\ & (\regfile1|muxes_rs2|mux10|S[48]~324_combout\ $ (!\regfile1|muxes_rs1|mux10|S[48]~324_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[49]~304_combout\ & (!\regfile1|muxes_rs1|mux10|S[49]~304_combout\ & (\regfile1|muxes_rs2|mux10|S[48]~324_combout\ $ (!\regfile1|muxes_rs1|mux10|S[48]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[49]~304_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[48]~324_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[48]~324_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[49]~304_combout\,
	combout => \branch1|Equal0~32_combout\);

-- Location: LCCOMB_X34_Y14_N8
\branch1|Equal0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~38_combout\ = (\regfile1|muxes_rs1|mux10|S[58]~124_combout\ & (\regfile1|muxes_rs2|mux10|S[58]~124_combout\ & (\regfile1|muxes_rs2|mux10|S[59]~104_combout\ $ (!\regfile1|muxes_rs1|mux10|S[59]~104_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[58]~124_combout\ & (!\regfile1|muxes_rs2|mux10|S[58]~124_combout\ & (\regfile1|muxes_rs2|mux10|S[59]~104_combout\ $ (!\regfile1|muxes_rs1|mux10|S[59]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[58]~124_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[59]~104_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[59]~104_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[58]~124_combout\,
	combout => \branch1|Equal0~38_combout\);

-- Location: LCCOMB_X32_Y20_N30
\memoriaPrograma|concatenador1|saida[60]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[60]~7_combout\ = (\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(4) & ((\memoriaPrograma|concatenador1|saida[52]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(4),
	datab => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	combout => \memoriaPrograma|concatenador1|saida[60]~7_combout\);

-- Location: LCCOMB_X34_Y19_N16
\memoriaPrograma|concatenador1|saida[51]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[51]~16_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(3)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(3),
	combout => \memoriaPrograma|concatenador1|saida[51]~16_combout\);

-- Location: LCCOMB_X29_Y21_N20
\memoriaPrograma|concatenador1|saida[50]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[50]~17_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(2)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(2),
	combout => \memoriaPrograma|concatenador1|saida[50]~17_combout\);

-- Location: LCCOMB_X29_Y21_N6
\memoriaPrograma|concatenador1|saida[49]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[49]~18_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(1)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(1),
	combout => \memoriaPrograma|concatenador1|saida[49]~18_combout\);

-- Location: LCCOMB_X30_Y18_N0
\memoriaPrograma|concatenador1|saida[48]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[48]~19_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(0))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(0),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[48]~19_combout\);

-- Location: LCCOMB_X27_Y20_N30
\memoriaPrograma|concatenador1|saida[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[24]~44_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(0))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(0),
	datab => \RI1|riOUT\(13),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[24]~44_combout\);

-- Location: LCCOMB_X27_Y19_N10
\memoriaPrograma|concatenador1|saida[16]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[16]~52_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(0))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(13),
	datab => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(0),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[16]~52_combout\);

-- Location: LCCOMB_X29_Y20_N22
\memoriaPrograma|concatenador1|saida[15]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[15]~53_combout\ = (!\RI1|riOUT\(12) & (!\RI1|riOUT\(14) & (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7) & !\RI1|riOUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(12),
	datab => \RI1|riOUT\(14),
	datac => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	datad => \RI1|riOUT\(13),
	combout => \memoriaPrograma|concatenador1|saida[15]~53_combout\);

-- Location: LCCOMB_X27_Y20_N14
\memoriaPrograma|concatenador1|saida[15]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[15]~54_combout\ = (\memoriaPrograma|concatenador1|saida[15]~53_combout\) # ((\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(7) & ((\RI1|riOUT\(12)) # (\RI1|riOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(7),
	datab => \RI1|riOUT\(12),
	datac => \RI1|riOUT\(13),
	datad => \memoriaPrograma|concatenador1|saida[15]~53_combout\,
	combout => \memoriaPrograma|concatenador1|saida[15]~54_combout\);

-- Location: LCCOMB_X29_Y20_N12
\memoriaPrograma|concatenador1|saida[12]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[12]~58_combout\ = (\memoriaPrograma|concatenador1|saida[9]~55_combout\ & (((\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(4))))) # (!\memoriaPrograma|concatenador1|saida[9]~55_combout\ & 
-- (!\RI1|riOUT\(14) & (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(14),
	datab => \memoriaPrograma|concatenador1|saida[9]~55_combout\,
	datac => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(4),
	combout => \memoriaPrograma|concatenador1|saida[12]~58_combout\);

-- Location: LCCOMB_X32_Y27_N24
\mux3_1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|Mux4~0_combout\ = (\selMUX3~combout\(0) & ((\RI1|riOUT\(24)))) # (!\selMUX3~combout\(0) & (\RI1|riOUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(11),
	datab => \selMUX3~combout\(0),
	datad => \RI1|riOUT\(24),
	combout => \mux3_1|Mux4~0_combout\);

-- Location: LCFF_X30_Y28_N31
\RI1|riOUT[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(30),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(30));

-- Location: LCCOMB_X27_Y20_N18
\memoriaPrograma|controlador_escrita|vetor_wr[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|controlador_escrita|vetor_wr[7]~0_combout\ = (!\RI1|riOUT\(14) & (\RI1|riOUT\(12) & (\RI1|riOUT\(13) & \wr~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(14),
	datab => \RI1|riOUT\(12),
	datac => \RI1|riOUT\(13),
	datad => \wr~combout\,
	combout => \memoriaPrograma|controlador_escrita|vetor_wr[7]~0_combout\);

-- Location: LCCOMB_X27_Y20_N20
\memoriaPrograma|controlador_escrita|vetor_wr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|controlador_escrita|vetor_wr~1_combout\ = (!\RI1|riOUT\(14) & (\RI1|riOUT\(13) & \wr~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(14),
	datac => \RI1|riOUT\(13),
	datad => \wr~combout\,
	combout => \memoriaPrograma|controlador_escrita|vetor_wr~1_combout\);

-- Location: LCCOMB_X27_Y20_N16
\memoriaPrograma|controlador_escrita|vetor_wr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|controlador_escrita|vetor_wr~2_combout\ = (!\RI1|riOUT\(14) & (\wr~combout\ & ((\RI1|riOUT\(12)) # (\RI1|riOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(12),
	datab => \RI1|riOUT\(13),
	datac => \RI1|riOUT\(14),
	datad => \wr~combout\,
	combout => \memoriaPrograma|controlador_escrita|vetor_wr~2_combout\);

-- Location: LCCOMB_X27_Y20_N6
\memoriaPrograma|controlador_escrita|vetor_wr[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|controlador_escrita|vetor_wr[7]~3_combout\ = (!\RI1|riOUT\(14) & \wr~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(14),
	datad => \wr~combout\,
	combout => \memoriaPrograma|controlador_escrita|vetor_wr[7]~3_combout\);

-- Location: LCCOMB_X30_Y28_N30
\mux3_1|S[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(10) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\RI1|riOUT\(30)))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux3_1|S\(10),
	datac => \RI1|riOUT\(30),
	datad => \mux3_1|Mux32~0clkctrl_outclk\,
	combout => \mux3_1|S\(10));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(30),
	combout => \outMemProg~combout\(30));

-- Location: LCCOMB_X38_Y17_N8
\regfile1|regx21|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx21|Q[63]~feeder_combout\);

-- Location: LCCOMB_X38_Y17_N24
\regfile1|regx23|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx23|Q[63]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N12
\regfile1|regx10|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx10|Q[63]~feeder_combout\);

-- Location: LCCOMB_X38_Y20_N28
\regfile1|regx17|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx17|Q[63]~feeder_combout\);

-- Location: LCCOMB_X36_Y21_N2
\regfile1|regx19|Q[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[62]~feeder_combout\ = \mux0_1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux1~0_combout\,
	combout => \regfile1|regx19|Q[62]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N16
\regfile1|regx25|Q[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[62]~feeder_combout\ = \mux0_1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux1~0_combout\,
	combout => \regfile1|regx25|Q[62]~feeder_combout\);

-- Location: LCCOMB_X37_Y22_N20
\regfile1|regx8|Q[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx8|Q[62]~feeder_combout\ = \mux0_1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux1~0_combout\,
	combout => \regfile1|regx8|Q[62]~feeder_combout\);

-- Location: LCCOMB_X34_Y15_N16
\regfile1|regx9|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx9|Q[59]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N12
\regfile1|regx15|Q[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[58]~feeder_combout\ = \mux0_1|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux5~0_combout\,
	combout => \regfile1|regx15|Q[58]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N6
\regfile1|regx19|Q[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[58]~feeder_combout\ = \mux0_1|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux5~0_combout\,
	combout => \regfile1|regx19|Q[58]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N28
\regfile1|regx17|Q[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[58]~feeder_combout\ = \mux0_1|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux5~0_combout\,
	combout => \regfile1|regx17|Q[58]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N4
\regfile1|regx31|Q[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx31|Q[58]~feeder_combout\ = \mux0_1|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux5~0_combout\,
	combout => \regfile1|regx31|Q[58]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N22
\regfile1|regx29|Q[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[58]~feeder_combout\ = \mux0_1|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux5~0_combout\,
	combout => \regfile1|regx29|Q[58]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N16
\regfile1|regx26|Q[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[58]~feeder_combout\ = \mux0_1|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux5~0_combout\,
	combout => \regfile1|regx26|Q[58]~feeder_combout\);

-- Location: LCCOMB_X33_Y25_N8
\regfile1|regx2|Q[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[58]~feeder_combout\ = \mux0_1|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux5~0_combout\,
	combout => \regfile1|regx2|Q[58]~feeder_combout\);

-- Location: LCCOMB_X38_Y17_N6
\regfile1|regx21|Q[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[57]~feeder_combout\ = \mux0_1|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux6~0_combout\,
	combout => \regfile1|regx21|Q[57]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N30
\regfile1|regx27|Q[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[57]~feeder_combout\ = \mux0_1|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux6~0_combout\,
	combout => \regfile1|regx27|Q[57]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N24
\regfile1|regx25|Q[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[57]~feeder_combout\ = \mux0_1|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux6~0_combout\,
	combout => \regfile1|regx25|Q[57]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N4
\regfile1|regx26|Q[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[57]~feeder_combout\ = \mux0_1|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux6~0_combout\,
	combout => \regfile1|regx26|Q[57]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N6
\regfile1|regx24|Q[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx24|Q[57]~feeder_combout\ = \mux0_1|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux6~0_combout\,
	combout => \regfile1|regx24|Q[57]~feeder_combout\);

-- Location: LCCOMB_X38_Y16_N4
\regfile1|regx15|Q[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[56]~feeder_combout\ = \mux0_1|Mux7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux7~0_combout\,
	combout => \regfile1|regx15|Q[56]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N12
\regfile1|regx22|Q[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[56]~feeder_combout\ = \mux0_1|Mux7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux7~0_combout\,
	combout => \regfile1|regx22|Q[56]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N20
\regfile1|regx27|Q[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[56]~feeder_combout\ = \mux0_1|Mux7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux7~0_combout\,
	combout => \regfile1|regx27|Q[56]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N22
\regfile1|regx9|Q[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[54]~feeder_combout\ = \mux0_1|Mux9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux9~0_combout\,
	combout => \regfile1|regx9|Q[54]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N2
\regfile1|regx23|Q[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[53]~feeder_combout\ = \mux0_1|Mux10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux10~0_combout\,
	combout => \regfile1|regx23|Q[53]~feeder_combout\);

-- Location: LCCOMB_X32_Y26_N12
\regfile1|regx22|Q[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[53]~feeder_combout\ = \mux0_1|Mux10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux10~0_combout\,
	combout => \regfile1|regx22|Q[53]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N2
\regfile1|regx29|Q[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[52]~feeder_combout\ = \mux0_1|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux11~0_combout\,
	combout => \regfile1|regx29|Q[52]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N10
\regfile1|regx29|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx29|Q[51]~feeder_combout\);

-- Location: LCCOMB_X38_Y22_N10
\regfile1|regx30|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx30|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx30|Q[51]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N12
\regfile1|regx22|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx22|Q[51]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N8
\regfile1|regx22|Q[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[50]~feeder_combout\ = \mux0_1|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux13~0_combout\,
	combout => \regfile1|regx22|Q[50]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N6
\regfile1|regx11|Q[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[50]~feeder_combout\ = \mux0_1|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux13~0_combout\,
	combout => \regfile1|regx11|Q[50]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N8
\regfile1|regx30|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx30|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx30|Q[49]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N6
\regfile1|regx29|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx29|Q[49]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N8
\regfile1|regx15|Q[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[48]~feeder_combout\ = \mux0_1|Mux15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux15~0_combout\,
	combout => \regfile1|regx15|Q[48]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N10
\regfile1|regx17|Q[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[48]~feeder_combout\ = \mux0_1|Mux15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux15~0_combout\,
	combout => \regfile1|regx17|Q[48]~feeder_combout\);

-- Location: LCCOMB_X28_Y24_N14
\regfile1|regx1|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx1|Q[47]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N16
\regfile1|regx27|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx27|Q[47]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N0
\regfile1|regx9|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx9|Q[47]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N20
\regfile1|regx13|Q[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[46]~feeder_combout\ = \mux0_1|Mux17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux17~0_combout\,
	combout => \regfile1|regx13|Q[46]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N14
\regfile1|regx15|Q[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[46]~feeder_combout\ = \mux0_1|Mux17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux17~0_combout\,
	combout => \regfile1|regx15|Q[46]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N26
\regfile1|regx26|Q[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[45]~feeder_combout\ = \mux0_1|Mux18~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux18~0_combout\,
	combout => \regfile1|regx26|Q[45]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N10
\regfile1|regx18|Q[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[43]~feeder_combout\ = \mux0_1|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux20~0_combout\,
	combout => \regfile1|regx18|Q[43]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N18
\regfile1|regx25|Q[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[43]~feeder_combout\ = \mux0_1|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux20~0_combout\,
	combout => \regfile1|regx25|Q[43]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N20
\regfile1|regx24|Q[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx24|Q[43]~feeder_combout\ = \mux0_1|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux20~0_combout\,
	combout => \regfile1|regx24|Q[43]~feeder_combout\);

-- Location: LCCOMB_X28_Y13_N12
\regfile1|regx27|Q[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[43]~feeder_combout\ = \mux0_1|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux20~0_combout\,
	combout => \regfile1|regx27|Q[43]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N10
\regfile1|regx23|Q[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[42]~feeder_combout\ = \mux0_1|Mux21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux21~0_combout\,
	combout => \regfile1|regx23|Q[42]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N4
\regfile1|regx29|Q[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[42]~feeder_combout\ = \mux0_1|Mux21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux21~0_combout\,
	combout => \regfile1|regx29|Q[42]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N2
\regfile1|regx26|Q[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[42]~feeder_combout\ = \mux0_1|Mux21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux21~0_combout\,
	combout => \regfile1|regx26|Q[42]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N6
\regfile1|regx30|Q[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx30|Q[41]~feeder_combout\ = \mux0_1|Mux22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux22~0_combout\,
	combout => \regfile1|regx30|Q[41]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N30
\regfile1|regx27|Q[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[41]~feeder_combout\ = \mux0_1|Mux22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux22~0_combout\,
	combout => \regfile1|regx27|Q[41]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N20
\regfile1|regx26|Q[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[41]~feeder_combout\ = \mux0_1|Mux22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux22~0_combout\,
	combout => \regfile1|regx26|Q[41]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N18
\regfile1|regx21|Q[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[40]~feeder_combout\ = \mux0_1|Mux23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux23~0_combout\,
	combout => \regfile1|regx21|Q[40]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N14
\regfile1|regx15|Q[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[40]~feeder_combout\ = \mux0_1|Mux23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux23~0_combout\,
	combout => \regfile1|regx15|Q[40]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N12
\regfile1|regx13|Q[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[40]~feeder_combout\ = \mux0_1|Mux23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux23~0_combout\,
	combout => \regfile1|regx13|Q[40]~feeder_combout\);

-- Location: LCCOMB_X28_Y24_N20
\regfile1|regx1|Q[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[40]~feeder_combout\ = \mux0_1|Mux23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux23~0_combout\,
	combout => \regfile1|regx1|Q[40]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N16
\regfile1|regx25|Q[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[39]~feeder_combout\ = \mux0_1|Mux24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux24~0_combout\,
	combout => \regfile1|regx25|Q[39]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N28
\regfile1|regx21|Q[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[39]~feeder_combout\ = \mux0_1|Mux24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux24~0_combout\,
	combout => \regfile1|regx21|Q[39]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N18
\regfile1|regx20|Q[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx20|Q[39]~feeder_combout\ = \mux0_1|Mux24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux24~0_combout\,
	combout => \regfile1|regx20|Q[39]~feeder_combout\);

-- Location: LCCOMB_X32_Y19_N0
\regfile1|regx18|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx18|Q[38]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N6
\regfile1|regx25|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx25|Q[38]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N30
\regfile1|regx24|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx24|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx24|Q[38]~feeder_combout\);

-- Location: LCCOMB_X33_Y20_N8
\regfile1|regx12|Q[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[37]~feeder_combout\ = \mux0_1|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux26~0_combout\,
	combout => \regfile1|regx12|Q[37]~feeder_combout\);

-- Location: LCCOMB_X35_Y23_N12
\regfile1|regx2|Q[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[37]~feeder_combout\ = \mux0_1|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux26~0_combout\,
	combout => \regfile1|regx2|Q[37]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N28
\regfile1|regx13|Q[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[37]~feeder_combout\ = \mux0_1|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux26~0_combout\,
	combout => \regfile1|regx13|Q[37]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N18
\regfile1|regx15|Q[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[37]~feeder_combout\ = \mux0_1|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux26~0_combout\,
	combout => \regfile1|regx15|Q[37]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N8
\regfile1|regx11|Q[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[36]~feeder_combout\ = \mux0_1|Mux27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux27~0_combout\,
	combout => \regfile1|regx11|Q[36]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N10
\regfile1|regx17|Q[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[36]~feeder_combout\ = \mux0_1|Mux27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux27~0_combout\,
	combout => \regfile1|regx17|Q[36]~feeder_combout\);

-- Location: LCCOMB_X33_Y24_N30
\regfile1|regx6|Q[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[35]~feeder_combout\ = \mux0_1|Mux28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux28~0_combout\,
	combout => \regfile1|regx6|Q[35]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N8
\regfile1|regx13|Q[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[35]~feeder_combout\ = \mux0_1|Mux28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux28~0_combout\,
	combout => \regfile1|regx13|Q[35]~feeder_combout\);

-- Location: LCCOMB_X32_Y14_N16
\regfile1|regx20|Q[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx20|Q[35]~feeder_combout\ = \mux0_1|Mux28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux28~0_combout\,
	combout => \regfile1|regx20|Q[35]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N0
\regfile1|regx10|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx10|Q[33]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N16
\regfile1|regx30|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx30|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx30|Q[33]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N30
\regfile1|regx21|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx21|Q[33]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N20
\regfile1|regx1|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx1|Q[33]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N10
\regfile1|regx17|Q[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[32]~feeder_combout\ = \mux0_1|Mux31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux31~0_combout\,
	combout => \regfile1|regx17|Q[32]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N16
\regfile1|regx1|Q[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[31]~feeder_combout\ = \mux0_1|Mux32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux32~0_combout\,
	combout => \regfile1|regx1|Q[31]~feeder_combout\);

-- Location: LCCOMB_X24_Y26_N24
\regfile1|regx2|Q[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[30]~feeder_combout\ = \mux0_1|Mux33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux33~0_combout\,
	combout => \regfile1|regx2|Q[30]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N10
\regfile1|regx14|Q[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[30]~feeder_combout\ = \mux0_1|Mux33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux33~0_combout\,
	combout => \regfile1|regx14|Q[30]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N8
\regfile1|regx9|Q[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[30]~feeder_combout\ = \mux0_1|Mux33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux33~0_combout\,
	combout => \regfile1|regx9|Q[30]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N6
\regfile1|regx12|Q[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[28]~feeder_combout\ = \mux0_1|Mux35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux35~0_combout\,
	combout => \regfile1|regx12|Q[28]~feeder_combout\);

-- Location: LCCOMB_X23_Y25_N20
\regfile1|regx25|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx25|Q[27]~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N6
\regfile1|regx23|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx23|Q[27]~feeder_combout\);

-- Location: LCCOMB_X30_Y28_N6
\regfile1|regx5|Q[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[26]~feeder_combout\ = \mux0_1|Mux37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux37~0_combout\,
	combout => \regfile1|regx5|Q[26]~feeder_combout\);

-- Location: LCCOMB_X28_Y25_N6
\regfile1|regx28|Q[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx28|Q[26]~feeder_combout\ = \mux0_1|Mux37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux37~0_combout\,
	combout => \regfile1|regx28|Q[26]~feeder_combout\);

-- Location: LCCOMB_X25_Y21_N8
\regfile1|regx2|Q[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[26]~feeder_combout\ = \mux0_1|Mux37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux37~0_combout\,
	combout => \regfile1|regx2|Q[26]~feeder_combout\);

-- Location: LCCOMB_X30_Y25_N20
\regfile1|regx7|Q[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx7|Q[25]~feeder_combout\ = \mux0_1|Mux38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux38~0_combout\,
	combout => \regfile1|regx7|Q[25]~feeder_combout\);

-- Location: LCCOMB_X31_Y24_N2
\regfile1|regx5|Q[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[25]~feeder_combout\ = \mux0_1|Mux38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux38~0_combout\,
	combout => \regfile1|regx5|Q[25]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N6
\regfile1|regx17|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[24]~feeder_combout\ = \mux0_1|Mux39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux39~0_combout\,
	combout => \regfile1|regx17|Q[24]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N4
\regfile1|regx19|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[24]~feeder_combout\ = \mux0_1|Mux39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux39~0_combout\,
	combout => \regfile1|regx19|Q[24]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N12
\regfile1|regx27|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[24]~feeder_combout\ = \mux0_1|Mux39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux39~0_combout\,
	combout => \regfile1|regx27|Q[24]~feeder_combout\);

-- Location: LCCOMB_X28_Y25_N24
\regfile1|regx6|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx6|Q[22]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N16
\regfile1|regx17|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx17|Q[22]~feeder_combout\);

-- Location: LCCOMB_X20_Y23_N24
\regfile1|regx27|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx27|Q[22]~feeder_combout\);

-- Location: LCCOMB_X19_Y23_N4
\regfile1|regx19|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx19|Q[22]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N18
\regfile1|regx19|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx19|Q[21]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N16
\regfile1|regx28|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx28|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx28|Q[21]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N28
\regfile1|regx20|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx20|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx20|Q[21]~feeder_combout\);

-- Location: LCCOMB_X24_Y27_N24
\regfile1|regx17|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx17|Q[21]~feeder_combout\);

-- Location: LCCOMB_X28_Y28_N2
\regfile1|regx12|Q[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[18]~feeder_combout\ = \mux0_1|Mux45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux45~0_combout\,
	combout => \regfile1|regx12|Q[18]~feeder_combout\);

-- Location: LCCOMB_X20_Y22_N24
\regfile1|regx26|Q[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[18]~feeder_combout\ = \mux0_1|Mux45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux45~0_combout\,
	combout => \regfile1|regx26|Q[18]~feeder_combout\);

-- Location: LCCOMB_X27_Y27_N6
\regfile1|regx11|Q[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[18]~feeder_combout\ = \mux0_1|Mux45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux45~0_combout\,
	combout => \regfile1|regx11|Q[18]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N24
\regfile1|regx11|Q[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[17]~feeder_combout\ = \mux0_1|Mux46~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux46~0_combout\,
	combout => \regfile1|regx11|Q[17]~feeder_combout\);

-- Location: LCCOMB_X21_Y25_N6
\regfile1|regx27|Q[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[17]~feeder_combout\ = \mux0_1|Mux46~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux46~0_combout\,
	combout => \regfile1|regx27|Q[17]~feeder_combout\);

-- Location: LCCOMB_X24_Y26_N20
\regfile1|regx2|Q[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[16]~feeder_combout\ = \mux0_1|Mux47~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux47~0_combout\,
	combout => \regfile1|regx2|Q[16]~feeder_combout\);

-- Location: LCCOMB_X25_Y28_N16
\regfile1|regx15|Q[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[16]~feeder_combout\ = \mux0_1|Mux47~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux47~0_combout\,
	combout => \regfile1|regx15|Q[16]~feeder_combout\);

-- Location: LCCOMB_X29_Y28_N12
\regfile1|regx6|Q[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[15]~feeder_combout\ = \mux0_1|Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux48~0_combout\,
	combout => \regfile1|regx6|Q[15]~feeder_combout\);

-- Location: LCCOMB_X28_Y28_N26
\regfile1|regx14|Q[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[15]~feeder_combout\ = \mux0_1|Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux48~0_combout\,
	combout => \regfile1|regx14|Q[15]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N8
\regfile1|regx11|Q[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[15]~feeder_combout\ = \mux0_1|Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux48~0_combout\,
	combout => \regfile1|regx11|Q[15]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N2
\regfile1|regx9|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[14]~feeder_combout\ = \mux0_1|Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux49~0_combout\,
	combout => \regfile1|regx9|Q[14]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N10
\regfile1|regx15|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[12]~feeder_combout\ = \mux0_1|Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux51~0_combout\,
	combout => \regfile1|regx15|Q[12]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N14
\regfile1|regx11|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[12]~feeder_combout\ = \mux0_1|Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux51~0_combout\,
	combout => \regfile1|regx11|Q[12]~feeder_combout\);

-- Location: LCCOMB_X37_Y20_N0
\regfile1|regx12|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[12]~feeder_combout\ = \mux0_1|Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux51~0_combout\,
	combout => \regfile1|regx12|Q[12]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N6
\regfile1|regx11|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[11]~feeder_combout\ = \mux0_1|Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux52~0_combout\,
	combout => \regfile1|regx11|Q[11]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N16
\regfile1|regx27|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[10]~feeder_combout\ = \mux0_1|Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux53~0_combout\,
	combout => \regfile1|regx27|Q[10]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N30
\regfile1|regx26|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[10]~feeder_combout\ = \mux0_1|Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux53~0_combout\,
	combout => \regfile1|regx26|Q[10]~feeder_combout\);

-- Location: LCCOMB_X27_Y24_N24
\regfile1|regx9|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[10]~feeder_combout\ = \mux0_1|Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux53~0_combout\,
	combout => \regfile1|regx9|Q[10]~feeder_combout\);

-- Location: LCCOMB_X29_Y28_N2
\regfile1|regx14|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx14|Q[9]~feeder_combout\);

-- Location: LCCOMB_X30_Y29_N16
\regfile1|regx12|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx12|Q[9]~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N12
\regfile1|regx24|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx24|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx24|Q[9]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N16
\regfile1|regx26|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx26|Q[9]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N24
\regfile1|regx29|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[8]~feeder_combout\ = \mux0_1|Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux55~0_combout\,
	combout => \regfile1|regx29|Q[8]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N14
\regfile1|regx31|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx31|Q[8]~feeder_combout\ = \mux0_1|Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux55~0_combout\,
	combout => \regfile1|regx31|Q[8]~feeder_combout\);

-- Location: LCCOMB_X33_Y13_N26
\regfile1|regx27|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[7]~feeder_combout\ = \mux0_1|Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux56~0_combout\,
	combout => \regfile1|regx27|Q[7]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N18
\regfile1|regx26|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[7]~feeder_combout\ = \mux0_1|Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux56~0_combout\,
	combout => \regfile1|regx26|Q[7]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N26
\regfile1|regx10|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[7]~feeder_combout\ = \mux0_1|Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux56~0_combout\,
	combout => \regfile1|regx10|Q[7]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N12
\regfile1|regx23|Q[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[6]~feeder_combout\ = \mux0_1|Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux57~0_combout\,
	combout => \regfile1|regx23|Q[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N10
\regfile1|regx25|Q[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[6]~feeder_combout\ = \mux0_1|Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux57~0_combout\,
	combout => \regfile1|regx25|Q[6]~feeder_combout\);

-- Location: LCCOMB_X30_Y25_N0
\regfile1|regx21|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[5]~feeder_combout\ = \mux0_1|Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux58~0_combout\,
	combout => \regfile1|regx21|Q[5]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N16
\regfile1|regx18|Q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[3]~feeder_combout\ = \mux0_1|Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux60~0_combout\,
	combout => \regfile1|regx18|Q[3]~feeder_combout\);

-- Location: LCCOMB_X22_Y27_N4
\regfile1|regx12|Q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[3]~feeder_combout\ = \mux0_1|Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux60~0_combout\,
	combout => \regfile1|regx12|Q[3]~feeder_combout\);

-- Location: LCCOMB_X22_Y27_N14
\regfile1|regx14|Q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[3]~feeder_combout\ = \mux0_1|Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux60~0_combout\,
	combout => \regfile1|regx14|Q[3]~feeder_combout\);

-- Location: LCCOMB_X22_Y27_N18
\regfile1|regx14|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx14|Q[1]~feeder_combout\);

-- Location: LCCOMB_X22_Y27_N24
\regfile1|regx12|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx12|Q[1]~feeder_combout\);

-- Location: LCCOMB_X21_Y25_N20
\regfile1|regx26|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx26|Q[0]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N12
\regfile1|regx8|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx8|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx8|Q[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N28
\regfile1|regx17|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx17|Q[0]~feeder_combout\);

-- Location: LCCOMB_X24_Y28_N12
\regfile1|regx1|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx1|Q[0]~feeder_combout\);

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selMUX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selMUX0(0),
	combout => \selMUX0~combout\(0));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selMUX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selMUX3(1),
	combout => \selMUX3~combout\(1));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selMUX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selMUX3(0),
	combout => \selMUX3~combout\(0));

-- Location: LCCOMB_X32_Y35_N12
\mux3_1|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|Mux32~0_combout\ = (\selMUX3~combout\(0)) # (!\selMUX3~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \selMUX3~combout\(1),
	datad => \selMUX3~combout\(0),
	combout => \mux3_1|Mux32~0_combout\);

-- Location: CLKCTRL_G10
\mux3_1|Mux32~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mux3_1|Mux32~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mux3_1|Mux32~0clkctrl_outclk\);

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(7),
	combout => \outMemProg~combout\(7));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selRI~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selRI,
	combout => \selRI~combout\);

-- Location: LCFF_X32_Y27_N29
\RI1|riOUT[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(7),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(7));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(20),
	combout => \outMemProg~combout\(20));

-- Location: LCCOMB_X31_Y23_N22
\RI1|riOUT[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RI1|riOUT[20]~feeder_combout\ = \outMemProg~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \outMemProg~combout\(20),
	combout => \RI1|riOUT[20]~feeder_combout\);

-- Location: LCFF_X31_Y23_N23
\RI1|riOUT[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RI1|riOUT[20]~feeder_combout\,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(20));

-- Location: LCCOMB_X32_Y27_N28
\mux3_1|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|Mux11~0_combout\ = (\selMUX3~combout\(0) & ((\RI1|riOUT\(20)))) # (!\selMUX3~combout\(0) & (\RI1|riOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selMUX3~combout\(0),
	datac => \RI1|riOUT\(7),
	datad => \RI1|riOUT\(20),
	combout => \mux3_1|Mux11~0_combout\);

-- Location: LCCOMB_X32_Y27_N30
\mux3_1|S[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(11) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\mux3_1|Mux11~0_combout\))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux3_1|S\(11),
	datac => \mux3_1|Mux32~0clkctrl_outclk\,
	datad => \mux3_1|Mux11~0_combout\,
	combout => \mux3_1|S\(11));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(28),
	combout => \outMemProg~combout\(28));

-- Location: LCFF_X30_Y28_N25
\RI1|riOUT[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(28),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(28));

-- Location: LCCOMB_X30_Y28_N24
\mux3_1|S[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(8) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\RI1|riOUT\(28)))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(8),
	datac => \RI1|riOUT\(28),
	datad => \mux3_1|Mux32~0clkctrl_outclk\,
	combout => \mux3_1|S\(8));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(27),
	combout => \outMemProg~combout\(27));

-- Location: LCFF_X32_Y27_N9
\RI1|riOUT[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(27),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(27));

-- Location: LCCOMB_X32_Y27_N8
\mux3_1|S[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(7) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\RI1|riOUT\(27)))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux3_1|S\(7),
	datac => \RI1|riOUT\(27),
	datad => \mux3_1|Mux32~0clkctrl_outclk\,
	combout => \mux3_1|S\(7));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(25),
	combout => \outMemProg~combout\(25));

-- Location: LCFF_X30_Y28_N11
\RI1|riOUT[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(25),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(25));

-- Location: LCCOMB_X30_Y28_N10
\mux3_1|S[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(5) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\RI1|riOUT\(25)))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(5),
	datac => \RI1|riOUT\(25),
	datad => \mux3_1|Mux32~0clkctrl_outclk\,
	combout => \mux3_1|S\(5));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(10),
	combout => \outMemProg~combout\(10));

-- Location: LCFF_X32_Y27_N15
\RI1|riOUT[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(10),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(10));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(23),
	combout => \outMemProg~combout\(23));

-- Location: LCFF_X31_Y23_N5
\RI1|riOUT[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(23),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(23));

-- Location: LCCOMB_X32_Y27_N0
\mux3_1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|Mux5~0_combout\ = (\selMUX3~combout\(0) & ((\RI1|riOUT\(23)))) # (!\selMUX3~combout\(0) & (\RI1|riOUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selMUX3~combout\(0),
	datac => \RI1|riOUT\(10),
	datad => \RI1|riOUT\(23),
	combout => \mux3_1|Mux5~0_combout\);

-- Location: LCCOMB_X32_Y27_N18
\mux3_1|S[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(3) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\mux3_1|Mux5~0_combout\))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux3_1|S\(3),
	datac => \mux3_1|Mux32~0clkctrl_outclk\,
	datad => \mux3_1|Mux5~0_combout\,
	combout => \mux3_1|S\(3));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(9),
	combout => \outMemProg~combout\(9));

-- Location: LCFF_X32_Y27_N23
\RI1|riOUT[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(9),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(9));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(22),
	combout => \outMemProg~combout\(22));

-- Location: LCFF_X31_Y23_N27
\RI1|riOUT[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(22),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(22));

-- Location: LCCOMB_X32_Y27_N22
\mux3_1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|Mux6~0_combout\ = (\selMUX3~combout\(0) & ((\RI1|riOUT\(22)))) # (!\selMUX3~combout\(0) & (\RI1|riOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selMUX3~combout\(0),
	datac => \RI1|riOUT\(9),
	datad => \RI1|riOUT\(22),
	combout => \mux3_1|Mux6~0_combout\);

-- Location: LCCOMB_X32_Y27_N20
\mux3_1|S[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(2) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\mux3_1|Mux6~0_combout\))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(2),
	datac => \mux3_1|Mux32~0clkctrl_outclk\,
	datad => \mux3_1|Mux6~0_combout\,
	combout => \mux3_1|S\(2));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(8),
	combout => \outMemProg~combout\(8));

-- Location: LCFF_X32_Y27_N27
\RI1|riOUT[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(8),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(8));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(21),
	combout => \outMemProg~combout\(21));

-- Location: LCFF_X31_Y23_N17
\RI1|riOUT[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(21),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(21));

-- Location: LCCOMB_X32_Y27_N26
\mux3_1|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|Mux7~0_combout\ = (\selMUX3~combout\(0) & ((\RI1|riOUT\(21)))) # (!\selMUX3~combout\(0) & (\RI1|riOUT\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selMUX3~combout\(0),
	datac => \RI1|riOUT\(8),
	datad => \RI1|riOUT\(21),
	combout => \mux3_1|Mux7~0_combout\);

-- Location: LCCOMB_X32_Y27_N10
\mux3_1|S[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(1) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\mux3_1|Mux7~0_combout\))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(1),
	datab => \mux3_1|Mux32~0clkctrl_outclk\,
	datad => \mux3_1|Mux7~0_combout\,
	combout => \mux3_1|S\(1));

-- Location: LCCOMB_X31_Y27_N8
\PC1|pcOUT[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[1]~12_combout\ = (\PC1|pcOUT\(1) & (\mux3_1|S\(1) $ (VCC))) # (!\PC1|pcOUT\(1) & (\mux3_1|S\(1) & VCC))
-- \PC1|pcOUT[1]~13\ = CARRY((\PC1|pcOUT\(1) & \mux3_1|S\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(1),
	datab => \mux3_1|S\(1),
	datad => VCC,
	combout => \PC1|pcOUT[1]~12_combout\,
	cout => \PC1|pcOUT[1]~13\);

-- Location: LCCOMB_X31_Y27_N10
\PC1|pcOUT[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[2]~16_combout\ = (\PC1|pcOUT\(2) & ((\mux3_1|S\(2) & (\PC1|pcOUT[1]~13\ & VCC)) # (!\mux3_1|S\(2) & (!\PC1|pcOUT[1]~13\)))) # (!\PC1|pcOUT\(2) & ((\mux3_1|S\(2) & (!\PC1|pcOUT[1]~13\)) # (!\mux3_1|S\(2) & ((\PC1|pcOUT[1]~13\) # (GND)))))
-- \PC1|pcOUT[2]~17\ = CARRY((\PC1|pcOUT\(2) & (!\mux3_1|S\(2) & !\PC1|pcOUT[1]~13\)) # (!\PC1|pcOUT\(2) & ((!\PC1|pcOUT[1]~13\) # (!\mux3_1|S\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(2),
	datab => \mux3_1|S\(2),
	datad => VCC,
	cin => \PC1|pcOUT[1]~13\,
	combout => \PC1|pcOUT[2]~16_combout\,
	cout => \PC1|pcOUT[2]~17\);

-- Location: LCCOMB_X31_Y27_N12
\PC1|pcOUT[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[3]~19_combout\ = ((\PC1|pcOUT\(3) $ (\mux3_1|S\(3) $ (!\PC1|pcOUT[2]~17\)))) # (GND)
-- \PC1|pcOUT[3]~20\ = CARRY((\PC1|pcOUT\(3) & ((\mux3_1|S\(3)) # (!\PC1|pcOUT[2]~17\))) # (!\PC1|pcOUT\(3) & (\mux3_1|S\(3) & !\PC1|pcOUT[2]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(3),
	datab => \mux3_1|S\(3),
	datad => VCC,
	cin => \PC1|pcOUT[2]~17\,
	combout => \PC1|pcOUT[3]~19_combout\,
	cout => \PC1|pcOUT[3]~20\);

-- Location: LCCOMB_X31_Y27_N14
\PC1|pcOUT[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[4]~22_combout\ = (\mux3_1|S\(4) & ((\PC1|pcOUT\(4) & (\PC1|pcOUT[3]~20\ & VCC)) # (!\PC1|pcOUT\(4) & (!\PC1|pcOUT[3]~20\)))) # (!\mux3_1|S\(4) & ((\PC1|pcOUT\(4) & (!\PC1|pcOUT[3]~20\)) # (!\PC1|pcOUT\(4) & ((\PC1|pcOUT[3]~20\) # (GND)))))
-- \PC1|pcOUT[4]~23\ = CARRY((\mux3_1|S\(4) & (!\PC1|pcOUT\(4) & !\PC1|pcOUT[3]~20\)) # (!\mux3_1|S\(4) & ((!\PC1|pcOUT[3]~20\) # (!\PC1|pcOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(4),
	datab => \PC1|pcOUT\(4),
	datad => VCC,
	cin => \PC1|pcOUT[3]~20\,
	combout => \PC1|pcOUT[4]~22_combout\,
	cout => \PC1|pcOUT[4]~23\);

-- Location: LCCOMB_X31_Y28_N8
\outPC_mais4[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[0]~0_combout\ = \PC1|pcOUT\(0) $ (VCC)
-- \outPC_mais4[0]~1\ = CARRY(\PC1|pcOUT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC1|pcOUT\(0),
	datad => VCC,
	combout => \outPC_mais4[0]~0_combout\,
	cout => \outPC_mais4[0]~1\);

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selPC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selPC(1),
	combout => \selPC~combout\(1));

-- Location: LCCOMB_X31_Y28_N0
\PC1|pcOUT[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[0]~11_combout\ = (\selPC~combout\(0) & (\outPC_mais4[0]~0_combout\ & ((!\selPC~combout\(1))))) # (!\selPC~combout\(0) & (((\PC1|pcOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selPC~combout\(0),
	datab => \outPC_mais4[0]~0_combout\,
	datac => \PC1|pcOUT\(0),
	datad => \selPC~combout\(1),
	combout => \PC1|pcOUT[0]~11_combout\);

-- Location: LCFF_X31_Y28_N1
\PC1|pcOUT[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(0));

-- Location: LCCOMB_X31_Y28_N10
\outPC_mais4[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[1]~2_combout\ = (\PC1|pcOUT\(1) & (!\outPC_mais4[0]~1\)) # (!\PC1|pcOUT\(1) & ((\outPC_mais4[0]~1\) # (GND)))
-- \outPC_mais4[1]~3\ = CARRY((!\outPC_mais4[0]~1\) # (!\PC1|pcOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(1),
	datad => VCC,
	cin => \outPC_mais4[0]~1\,
	combout => \outPC_mais4[1]~2_combout\,
	cout => \outPC_mais4[1]~3\);

-- Location: LCCOMB_X31_Y28_N12
\outPC_mais4[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[2]~4_combout\ = (\PC1|pcOUT\(2) & (\outPC_mais4[1]~3\ $ (GND))) # (!\PC1|pcOUT\(2) & (!\outPC_mais4[1]~3\ & VCC))
-- \outPC_mais4[2]~5\ = CARRY((\PC1|pcOUT\(2) & !\outPC_mais4[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC1|pcOUT\(2),
	datad => VCC,
	cin => \outPC_mais4[1]~3\,
	combout => \outPC_mais4[2]~4_combout\,
	cout => \outPC_mais4[2]~5\);

-- Location: LCCOMB_X31_Y27_N30
\PC1|pcOUT~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~18_combout\ = (\selPC~combout\(1) & ((\mux3_1|S\(2)))) # (!\selPC~combout\(1) & (\outPC_mais4[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selPC~combout\(1),
	datab => \outPC_mais4[2]~4_combout\,
	datad => \mux3_1|S\(2),
	combout => \PC1|pcOUT~18_combout\);

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selPC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selPC(0),
	combout => \selPC~combout\(0));

-- Location: LCCOMB_X31_Y27_N0
\PC1|pcOUT[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[9]~15_combout\ = (\selPC~combout\(0)) # (\selPC~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selPC~combout\(0),
	datad => \selPC~combout\(1),
	combout => \PC1|pcOUT[9]~15_combout\);

-- Location: LCFF_X31_Y27_N11
\PC1|pcOUT[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[2]~16_combout\,
	sdata => \PC1|pcOUT~18_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(2));

-- Location: LCCOMB_X31_Y28_N14
\outPC_mais4[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[3]~6_combout\ = (\PC1|pcOUT\(3) & (!\outPC_mais4[2]~5\)) # (!\PC1|pcOUT\(3) & ((\outPC_mais4[2]~5\) # (GND)))
-- \outPC_mais4[3]~7\ = CARRY((!\outPC_mais4[2]~5\) # (!\PC1|pcOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC1|pcOUT\(3),
	datad => VCC,
	cin => \outPC_mais4[2]~5\,
	combout => \outPC_mais4[3]~6_combout\,
	cout => \outPC_mais4[3]~7\);

-- Location: LCCOMB_X33_Y27_N26
\PC1|pcOUT~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~21_combout\ = (\selPC~combout\(1) & ((\mux3_1|S\(3)))) # (!\selPC~combout\(1) & (\outPC_mais4[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selPC~combout\(1),
	datab => \outPC_mais4[3]~6_combout\,
	datad => \mux3_1|S\(3),
	combout => \PC1|pcOUT~21_combout\);

-- Location: LCFF_X31_Y27_N13
\PC1|pcOUT[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[3]~19_combout\,
	sdata => \PC1|pcOUT~21_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(3));

-- Location: LCCOMB_X31_Y28_N16
\outPC_mais4[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[4]~8_combout\ = (\PC1|pcOUT\(4) & (\outPC_mais4[3]~7\ $ (GND))) # (!\PC1|pcOUT\(4) & (!\outPC_mais4[3]~7\ & VCC))
-- \outPC_mais4[4]~9\ = CARRY((\PC1|pcOUT\(4) & !\outPC_mais4[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(4),
	datad => VCC,
	cin => \outPC_mais4[3]~7\,
	combout => \outPC_mais4[4]~8_combout\,
	cout => \outPC_mais4[4]~9\);

-- Location: LCCOMB_X32_Y27_N4
\mux3_1|S[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(4) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|Mux4~0_combout\)) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\mux3_1|S\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|Mux4~0_combout\,
	datac => \mux3_1|S\(4),
	datad => \mux3_1|Mux32~0clkctrl_outclk\,
	combout => \mux3_1|S\(4));

-- Location: LCCOMB_X30_Y27_N10
\PC1|pcOUT~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~24_combout\ = (\selPC~combout\(1) & ((\mux3_1|S\(4)))) # (!\selPC~combout\(1) & (\outPC_mais4[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selPC~combout\(1),
	datab => \outPC_mais4[4]~8_combout\,
	datad => \mux3_1|S\(4),
	combout => \PC1|pcOUT~24_combout\);

-- Location: LCFF_X31_Y27_N15
\PC1|pcOUT[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[4]~22_combout\,
	sdata => \PC1|pcOUT~24_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(4));

-- Location: LCCOMB_X31_Y27_N16
\PC1|pcOUT[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[5]~25_combout\ = ((\PC1|pcOUT\(5) $ (\mux3_1|S\(5) $ (!\PC1|pcOUT[4]~23\)))) # (GND)
-- \PC1|pcOUT[5]~26\ = CARRY((\PC1|pcOUT\(5) & ((\mux3_1|S\(5)) # (!\PC1|pcOUT[4]~23\))) # (!\PC1|pcOUT\(5) & (\mux3_1|S\(5) & !\PC1|pcOUT[4]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(5),
	datab => \mux3_1|S\(5),
	datad => VCC,
	cin => \PC1|pcOUT[4]~23\,
	combout => \PC1|pcOUT[5]~25_combout\,
	cout => \PC1|pcOUT[5]~26\);

-- Location: LCCOMB_X31_Y27_N18
\PC1|pcOUT[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[6]~28_combout\ = (\mux3_1|S\(6) & ((\PC1|pcOUT\(6) & (\PC1|pcOUT[5]~26\ & VCC)) # (!\PC1|pcOUT\(6) & (!\PC1|pcOUT[5]~26\)))) # (!\mux3_1|S\(6) & ((\PC1|pcOUT\(6) & (!\PC1|pcOUT[5]~26\)) # (!\PC1|pcOUT\(6) & ((\PC1|pcOUT[5]~26\) # (GND)))))
-- \PC1|pcOUT[6]~29\ = CARRY((\mux3_1|S\(6) & (!\PC1|pcOUT\(6) & !\PC1|pcOUT[5]~26\)) # (!\mux3_1|S\(6) & ((!\PC1|pcOUT[5]~26\) # (!\PC1|pcOUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(6),
	datab => \PC1|pcOUT\(6),
	datad => VCC,
	cin => \PC1|pcOUT[5]~26\,
	combout => \PC1|pcOUT[6]~28_combout\,
	cout => \PC1|pcOUT[6]~29\);

-- Location: LCCOMB_X31_Y28_N18
\outPC_mais4[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[5]~10_combout\ = (\PC1|pcOUT\(5) & (!\outPC_mais4[4]~9\)) # (!\PC1|pcOUT\(5) & ((\outPC_mais4[4]~9\) # (GND)))
-- \outPC_mais4[5]~11\ = CARRY((!\outPC_mais4[4]~9\) # (!\PC1|pcOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC1|pcOUT\(5),
	datad => VCC,
	cin => \outPC_mais4[4]~9\,
	combout => \outPC_mais4[5]~10_combout\,
	cout => \outPC_mais4[5]~11\);

-- Location: LCCOMB_X31_Y28_N4
\PC1|pcOUT~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~27_combout\ = (\selPC~combout\(1) & ((\mux3_1|S\(5)))) # (!\selPC~combout\(1) & (\outPC_mais4[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selPC~combout\(1),
	datab => \outPC_mais4[5]~10_combout\,
	datad => \mux3_1|S\(5),
	combout => \PC1|pcOUT~27_combout\);

-- Location: LCFF_X31_Y27_N17
\PC1|pcOUT[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[5]~25_combout\,
	sdata => \PC1|pcOUT~27_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(5));

-- Location: LCCOMB_X31_Y28_N20
\outPC_mais4[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[6]~12_combout\ = (\PC1|pcOUT\(6) & (\outPC_mais4[5]~11\ $ (GND))) # (!\PC1|pcOUT\(6) & (!\outPC_mais4[5]~11\ & VCC))
-- \outPC_mais4[6]~13\ = CARRY((\PC1|pcOUT\(6) & !\outPC_mais4[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(6),
	datad => VCC,
	cin => \outPC_mais4[5]~11\,
	combout => \outPC_mais4[6]~12_combout\,
	cout => \outPC_mais4[6]~13\);

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(26),
	combout => \outMemProg~combout\(26));

-- Location: LCFF_X32_Y27_N7
\RI1|riOUT[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(26),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(26));

-- Location: LCCOMB_X32_Y27_N6
\mux3_1|S[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(6) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\RI1|riOUT\(26)))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(6),
	datac => \RI1|riOUT\(26),
	datad => \mux3_1|Mux32~0clkctrl_outclk\,
	combout => \mux3_1|S\(6));

-- Location: LCCOMB_X31_Y27_N4
\PC1|pcOUT~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~30_combout\ = (\selPC~combout\(1) & ((\mux3_1|S\(6)))) # (!\selPC~combout\(1) & (\outPC_mais4[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selPC~combout\(1),
	datac => \outPC_mais4[6]~12_combout\,
	datad => \mux3_1|S\(6),
	combout => \PC1|pcOUT~30_combout\);

-- Location: LCFF_X31_Y27_N19
\PC1|pcOUT[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[6]~28_combout\,
	sdata => \PC1|pcOUT~30_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(6));

-- Location: LCCOMB_X31_Y27_N20
\PC1|pcOUT[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[7]~31_combout\ = ((\PC1|pcOUT\(7) $ (\mux3_1|S\(7) $ (!\PC1|pcOUT[6]~29\)))) # (GND)
-- \PC1|pcOUT[7]~32\ = CARRY((\PC1|pcOUT\(7) & ((\mux3_1|S\(7)) # (!\PC1|pcOUT[6]~29\))) # (!\PC1|pcOUT\(7) & (\mux3_1|S\(7) & !\PC1|pcOUT[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(7),
	datab => \mux3_1|S\(7),
	datad => VCC,
	cin => \PC1|pcOUT[6]~29\,
	combout => \PC1|pcOUT[7]~31_combout\,
	cout => \PC1|pcOUT[7]~32\);

-- Location: LCCOMB_X31_Y27_N22
\PC1|pcOUT[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[8]~34_combout\ = (\PC1|pcOUT\(8) & ((\mux3_1|S\(8) & (\PC1|pcOUT[7]~32\ & VCC)) # (!\mux3_1|S\(8) & (!\PC1|pcOUT[7]~32\)))) # (!\PC1|pcOUT\(8) & ((\mux3_1|S\(8) & (!\PC1|pcOUT[7]~32\)) # (!\mux3_1|S\(8) & ((\PC1|pcOUT[7]~32\) # (GND)))))
-- \PC1|pcOUT[8]~35\ = CARRY((\PC1|pcOUT\(8) & (!\mux3_1|S\(8) & !\PC1|pcOUT[7]~32\)) # (!\PC1|pcOUT\(8) & ((!\PC1|pcOUT[7]~32\) # (!\mux3_1|S\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(8),
	datab => \mux3_1|S\(8),
	datad => VCC,
	cin => \PC1|pcOUT[7]~32\,
	combout => \PC1|pcOUT[8]~34_combout\,
	cout => \PC1|pcOUT[8]~35\);

-- Location: LCCOMB_X31_Y27_N24
\PC1|pcOUT[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[9]~37_combout\ = ((\mux3_1|S\(9) $ (\PC1|pcOUT\(9) $ (!\PC1|pcOUT[8]~35\)))) # (GND)
-- \PC1|pcOUT[9]~38\ = CARRY((\mux3_1|S\(9) & ((\PC1|pcOUT\(9)) # (!\PC1|pcOUT[8]~35\))) # (!\mux3_1|S\(9) & (\PC1|pcOUT\(9) & !\PC1|pcOUT[8]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(9),
	datab => \PC1|pcOUT\(9),
	datad => VCC,
	cin => \PC1|pcOUT[8]~35\,
	combout => \PC1|pcOUT[9]~37_combout\,
	cout => \PC1|pcOUT[9]~38\);

-- Location: LCCOMB_X31_Y28_N22
\outPC_mais4[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[7]~14_combout\ = (\PC1|pcOUT\(7) & (!\outPC_mais4[6]~13\)) # (!\PC1|pcOUT\(7) & ((\outPC_mais4[6]~13\) # (GND)))
-- \outPC_mais4[7]~15\ = CARRY((!\outPC_mais4[6]~13\) # (!\PC1|pcOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC1|pcOUT\(7),
	datad => VCC,
	cin => \outPC_mais4[6]~13\,
	combout => \outPC_mais4[7]~14_combout\,
	cout => \outPC_mais4[7]~15\);

-- Location: LCCOMB_X32_Y27_N14
\PC1|pcOUT~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~33_combout\ = (\selPC~combout\(1) & (\mux3_1|S\(7))) # (!\selPC~combout\(1) & ((\outPC_mais4[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selPC~combout\(1),
	datab => \mux3_1|S\(7),
	datad => \outPC_mais4[7]~14_combout\,
	combout => \PC1|pcOUT~33_combout\);

-- Location: LCFF_X31_Y27_N21
\PC1|pcOUT[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[7]~31_combout\,
	sdata => \PC1|pcOUT~33_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(7));

-- Location: LCCOMB_X31_Y28_N24
\outPC_mais4[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[8]~16_combout\ = (\PC1|pcOUT\(8) & (\outPC_mais4[7]~15\ $ (GND))) # (!\PC1|pcOUT\(8) & (!\outPC_mais4[7]~15\ & VCC))
-- \outPC_mais4[8]~17\ = CARRY((\PC1|pcOUT\(8) & !\outPC_mais4[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(8),
	datad => VCC,
	cin => \outPC_mais4[7]~15\,
	combout => \outPC_mais4[8]~16_combout\,
	cout => \outPC_mais4[8]~17\);

-- Location: LCCOMB_X31_Y28_N26
\outPC_mais4[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[9]~18_combout\ = (\PC1|pcOUT\(9) & (!\outPC_mais4[8]~17\)) # (!\PC1|pcOUT\(9) & ((\outPC_mais4[8]~17\) # (GND)))
-- \outPC_mais4[9]~19\ = CARRY((!\outPC_mais4[8]~17\) # (!\PC1|pcOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|pcOUT\(9),
	datad => VCC,
	cin => \outPC_mais4[8]~17\,
	combout => \outPC_mais4[9]~18_combout\,
	cout => \outPC_mais4[9]~19\);

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(29),
	combout => \outMemProg~combout\(29));

-- Location: LCFF_X32_Y27_N3
\RI1|riOUT[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(29),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(29));

-- Location: LCCOMB_X32_Y27_N2
\mux3_1|S[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux3_1|S\(9) = (GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & ((\RI1|riOUT\(29)))) # (!GLOBAL(\mux3_1|Mux32~0clkctrl_outclk\) & (\mux3_1|S\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux3_1|S\(9),
	datac => \RI1|riOUT\(29),
	datad => \mux3_1|Mux32~0clkctrl_outclk\,
	combout => \mux3_1|S\(9));

-- Location: LCCOMB_X31_Y27_N2
\PC1|pcOUT~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~39_combout\ = (\selPC~combout\(1) & ((\mux3_1|S\(9)))) # (!\selPC~combout\(1) & (\outPC_mais4[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selPC~combout\(1),
	datac => \outPC_mais4[9]~18_combout\,
	datad => \mux3_1|S\(9),
	combout => \PC1|pcOUT~39_combout\);

-- Location: LCFF_X31_Y27_N25
\PC1|pcOUT[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[9]~37_combout\,
	sdata => \PC1|pcOUT~39_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(9));

-- Location: LCCOMB_X31_Y27_N26
\PC1|pcOUT[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[10]~40_combout\ = (\mux3_1|S\(10) & ((\PC1|pcOUT\(10) & (\PC1|pcOUT[9]~38\ & VCC)) # (!\PC1|pcOUT\(10) & (!\PC1|pcOUT[9]~38\)))) # (!\mux3_1|S\(10) & ((\PC1|pcOUT\(10) & (!\PC1|pcOUT[9]~38\)) # (!\PC1|pcOUT\(10) & ((\PC1|pcOUT[9]~38\) # 
-- (GND)))))
-- \PC1|pcOUT[10]~41\ = CARRY((\mux3_1|S\(10) & (!\PC1|pcOUT\(10) & !\PC1|pcOUT[9]~38\)) # (!\mux3_1|S\(10) & ((!\PC1|pcOUT[9]~38\) # (!\PC1|pcOUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(10),
	datab => \PC1|pcOUT\(10),
	datad => VCC,
	cin => \PC1|pcOUT[9]~38\,
	combout => \PC1|pcOUT[10]~40_combout\,
	cout => \PC1|pcOUT[10]~41\);

-- Location: LCCOMB_X31_Y28_N28
\outPC_mais4[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[10]~20_combout\ = (\PC1|pcOUT\(10) & (\outPC_mais4[9]~19\ $ (GND))) # (!\PC1|pcOUT\(10) & (!\outPC_mais4[9]~19\ & VCC))
-- \outPC_mais4[10]~21\ = CARRY((\PC1|pcOUT\(10) & !\outPC_mais4[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC1|pcOUT\(10),
	datad => VCC,
	cin => \outPC_mais4[9]~19\,
	combout => \outPC_mais4[10]~20_combout\,
	cout => \outPC_mais4[10]~21\);

-- Location: LCCOMB_X31_Y27_N6
\PC1|pcOUT~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~42_combout\ = (\selPC~combout\(1) & (\mux3_1|S\(10))) # (!\selPC~combout\(1) & ((\outPC_mais4[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(10),
	datab => \outPC_mais4[10]~20_combout\,
	datad => \selPC~combout\(1),
	combout => \PC1|pcOUT~42_combout\);

-- Location: LCFF_X31_Y27_N27
\PC1|pcOUT[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[10]~40_combout\,
	sdata => \PC1|pcOUT~42_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(10));

-- Location: LCCOMB_X31_Y27_N28
\PC1|pcOUT[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT[11]~43_combout\ = \mux3_1|S\(11) $ (\PC1|pcOUT[10]~41\ $ (!\PC1|pcOUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux3_1|S\(11),
	datad => \PC1|pcOUT\(11),
	cin => \PC1|pcOUT[10]~41\,
	combout => \PC1|pcOUT[11]~43_combout\);

-- Location: LCCOMB_X32_Y27_N12
\PC1|pcOUT~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~45_combout\ = (\selPC~combout\(1) & (\mux3_1|S\(11))) # (!\selPC~combout\(1) & ((\outPC_mais4[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selPC~combout\(1),
	datab => \mux3_1|S\(11),
	datad => \outPC_mais4[11]~22_combout\,
	combout => \PC1|pcOUT~45_combout\);

-- Location: LCFF_X31_Y27_N29
\PC1|pcOUT[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[11]~43_combout\,
	sdata => \PC1|pcOUT~45_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(11));

-- Location: LCCOMB_X31_Y28_N30
\outPC_mais4[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \outPC_mais4[11]~22_combout\ = \outPC_mais4[10]~21\ $ (\PC1|pcOUT\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC1|pcOUT\(11),
	cin => \outPC_mais4[10]~21\,
	combout => \outPC_mais4[11]~22_combout\);

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(14),
	combout => \outMemProg~combout\(14));

-- Location: LCFF_X27_Y20_N31
\RI1|riOUT[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \outMemProg~combout\(14),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(14));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(13),
	combout => \outMemProg~combout\(13));

-- Location: LCFF_X27_Y20_N15
\RI1|riOUT[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \outMemProg~combout\(13),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(13));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y23_N6
\regfile1|muxes_rs2|mux10|S[63]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~5_combout\ = (\RI1|riOUT\(24)) # ((!\RI1|riOUT\(22) & \RI1|riOUT\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(24),
	datab => \RI1|riOUT\(22),
	datad => \RI1|riOUT\(23),
	combout => \regfile1|muxes_rs2|mux10|S[63]~5_combout\);

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(24),
	combout => \outMemProg~combout\(24));

-- Location: LCFF_X32_Y27_N13
\RI1|riOUT[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(24),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(24));

-- Location: LCCOMB_X31_Y23_N16
\regfile1|muxes_rs2|mux10|S[63]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~2_combout\ = (\RI1|riOUT\(24)) # ((\RI1|riOUT\(23) & \RI1|riOUT\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(24),
	datad => \RI1|riOUT\(22),
	combout => \regfile1|muxes_rs2|mux10|S[63]~2_combout\);

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selMUX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selMUX0(1),
	combout => \selMUX0~combout\(1));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(12),
	combout => \outMemProg~combout\(12));

-- Location: LCFF_X27_Y20_N5
\RI1|riOUT[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \outMemProg~combout\(12),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(12));

-- Location: LCCOMB_X27_Y20_N24
\memoriaPrograma|concatenador1|saida[63]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[63]~4_combout\ = (!\wr~combout\ & (((!\RI1|riOUT\(14)) # (!\RI1|riOUT\(12))) # (!\RI1|riOUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wr~combout\,
	datab => \RI1|riOUT\(13),
	datac => \RI1|riOUT\(12),
	datad => \RI1|riOUT\(14),
	combout => \memoriaPrograma|concatenador1|saida[63]~4_combout\);

-- Location: CLKCTRL_G8
\memoriaPrograma|concatenador1|saida[63]~4clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\);

-- Location: LCCOMB_X23_Y24_N6
\memoriaPrograma|concatenador1|saida[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(0) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(0))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) 
-- & ((\memoriaPrograma|concatenador1|saida\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(0),
	datac => \memoriaPrograma|concatenador1|saida\(0),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(0));

-- Location: LCCOMB_X23_Y24_N30
\mux0_1|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux63~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[0]~0_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(0)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[0]~0_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(0),
	combout => \mux0_1|Mux63~0_combout\);

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(11),
	combout => \outMemProg~combout\(11));

-- Location: LCFF_X32_Y27_N17
\RI1|riOUT[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(11),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(11));

-- Location: LCCOMB_X34_Y27_N14
\regfile1|controlador_loads|load[11]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[11]~2_combout\ = (\enableRegfile~combout\ & (\RI1|riOUT\(8) & (!\RI1|riOUT\(11) & \RI1|riOUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enableRegfile~combout\,
	datab => \RI1|riOUT\(8),
	datac => \RI1|riOUT\(11),
	datad => \RI1|riOUT\(10),
	combout => \regfile1|controlador_loads|load[11]~2_combout\);

-- Location: LCCOMB_X34_Y27_N30
\regfile1|controlador_loads|load[10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[10]~7_combout\ = (!\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[11]~2_combout\ & !\RI1|riOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datac => \regfile1|controlador_loads|load[11]~2_combout\,
	datad => \RI1|riOUT\(9),
	combout => \regfile1|controlador_loads|load[10]~7_combout\);

-- Location: LCFF_X19_Y19_N29
\regfile1|regx10|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(0));

-- Location: LCCOMB_X19_Y19_N28
\regfile1|muxes_rs2|mux10|S[0]~1295\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1295_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(0)))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(0),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx10|Q\(0),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1295_combout\);

-- Location: LCCOMB_X35_Y27_N14
\regfile1|controlador_loads|load[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[11]~9_combout\ = (!\RI1|riOUT\(9) & (\RI1|riOUT\(7) & \regfile1|controlador_loads|load[11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(9),
	datac => \RI1|riOUT\(7),
	datad => \regfile1|controlador_loads|load[11]~2_combout\,
	combout => \regfile1|controlador_loads|load[11]~9_combout\);

-- Location: LCFF_X19_Y19_N19
\regfile1|regx11|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(0));

-- Location: LCCOMB_X19_Y19_N4
\regfile1|muxes_rs2|mux10|S[0]~1296\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1296_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[0]~1295_combout\ & ((\regfile1|regx11|Q\(0)))) # (!\regfile1|muxes_rs2|mux10|S[0]~1295_combout\ & (\regfile1|regx9|Q\(0))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[0]~1295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(0),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|muxes_rs2|mux10|S[0]~1295_combout\,
	datad => \regfile1|regx11|Q\(0),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1296_combout\);

-- Location: LCCOMB_X34_Y27_N20
\regfile1|controlador_loads|load[14]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[14]~3_combout\ = (!\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[11]~2_combout\ & \RI1|riOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datac => \regfile1|controlador_loads|load[11]~2_combout\,
	datad => \RI1|riOUT\(9),
	combout => \regfile1|controlador_loads|load[14]~3_combout\);

-- Location: LCFF_X23_Y17_N29
\regfile1|regx14|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(0));

-- Location: LCCOMB_X35_Y27_N24
\regfile1|controlador_loads|load[15]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[15]~5_combout\ = (\RI1|riOUT\(9) & (\RI1|riOUT\(7) & \regfile1|controlador_loads|load[11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(9),
	datac => \RI1|riOUT\(7),
	datad => \regfile1|controlador_loads|load[11]~2_combout\,
	combout => \regfile1|controlador_loads|load[15]~5_combout\);

-- Location: LCFF_X24_Y20_N13
\regfile1|regx15|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(0));

-- Location: LCCOMB_X34_Y27_N26
\regfile1|controlador_loads|load[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[13]~0_combout\ = (\enableRegfile~combout\ & (!\RI1|riOUT\(11) & \RI1|riOUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enableRegfile~combout\,
	datac => \RI1|riOUT\(11),
	datad => \RI1|riOUT\(10),
	combout => \regfile1|controlador_loads|load[13]~0_combout\);

-- Location: LCCOMB_X34_Y27_N22
\regfile1|controlador_loads|load[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[12]~4_combout\ = (!\RI1|riOUT\(7) & (!\RI1|riOUT\(8) & (\RI1|riOUT\(9) & \regfile1|controlador_loads|load[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \RI1|riOUT\(8),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[13]~0_combout\,
	combout => \regfile1|controlador_loads|load[12]~4_combout\);

-- Location: LCFF_X24_Y20_N31
\regfile1|regx12|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(0));

-- Location: LCCOMB_X24_Y20_N30
\regfile1|muxes_rs2|mux10|S[0]~1302\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1302_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(0)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx12|Q\(0) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(0),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(0),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1302_combout\);

-- Location: LCCOMB_X24_Y20_N12
\regfile1|muxes_rs2|mux10|S[0]~1303\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1303_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[0]~1302_combout\ & ((\regfile1|regx15|Q\(0)))) # (!\regfile1|muxes_rs2|mux10|S[0]~1302_combout\ & (\regfile1|regx14|Q\(0))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[0]~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx14|Q\(0),
	datac => \regfile1|regx15|Q\(0),
	datad => \regfile1|muxes_rs2|mux10|S[0]~1302_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1303_combout\);

-- Location: LCCOMB_X24_Y20_N22
\regfile1|muxes_rs2|mux10|S[0]~1304\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1304_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # (\regfile1|muxes_rs2|mux10|S[0]~1303_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[0]~1303_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1304_combout\);

-- Location: LCCOMB_X33_Y27_N16
\regfile1|controlador_loads|load[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[2]~12_combout\ = (\regfile1|controlador_loads|load[1]~10_combout\ & (!\RI1|riOUT\(7) & (\RI1|riOUT\(8) & !\RI1|riOUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|controlador_loads|load[1]~10_combout\,
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(8),
	datad => \RI1|riOUT\(9),
	combout => \regfile1|controlador_loads|load[2]~12_combout\);

-- Location: LCFF_X25_Y24_N15
\regfile1|regx2|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(0));

-- Location: LCCOMB_X30_Y24_N8
\regfile1|muxes_rs2|mux10|S[63]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~6_combout\ = (\RI1|riOUT\(22) & (\RI1|riOUT\(23) & (\RI1|riOUT\(21) $ (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(22) & (\RI1|riOUT\(21) $ ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(21),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(23),
	combout => \regfile1|muxes_rs2|mux10|S[63]~6_combout\);

-- Location: LCCOMB_X25_Y24_N14
\regfile1|muxes_rs2|mux10|S[0]~1305\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1305_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[0]~1297_combout\ & ((\regfile1|regx2|Q\(0)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[0]~1297_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|regx2|Q\(0),
	datad => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1305_combout\);

-- Location: LCCOMB_X33_Y27_N0
\regfile1|controlador_loads|load[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[5]~15_combout\ = (\regfile1|controlador_loads|load[1]~10_combout\ & (\RI1|riOUT\(7) & (!\RI1|riOUT\(8) & \RI1|riOUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|controlador_loads|load[1]~10_combout\,
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(8),
	datad => \RI1|riOUT\(9),
	combout => \regfile1|controlador_loads|load[5]~15_combout\);

-- Location: LCFF_X24_Y28_N15
\regfile1|regx5|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(0));

-- Location: LCCOMB_X31_Y23_N26
\regfile1|muxes_rs2|mux10|S[63]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~10_combout\ = (\RI1|riOUT\(21) & (((!\RI1|riOUT\(23) & \RI1|riOUT\(22))) # (!\RI1|riOUT\(20)))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(23) & (\RI1|riOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(23),
	datac => \RI1|riOUT\(22),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[63]~10_combout\);

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\enableRegfile~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_enableRegfile,
	combout => \enableRegfile~combout\);

-- Location: LCCOMB_X33_Y27_N12
\regfile1|controlador_loads|load[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[1]~10_combout\ = (\enableRegfile~combout\ & (!\RI1|riOUT\(11) & !\RI1|riOUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enableRegfile~combout\,
	datac => \RI1|riOUT\(11),
	datad => \RI1|riOUT\(10),
	combout => \regfile1|controlador_loads|load[1]~10_combout\);

-- Location: LCCOMB_X33_Y27_N22
\regfile1|controlador_loads|load[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[4]~16_combout\ = (\RI1|riOUT\(9) & (!\RI1|riOUT\(8) & (!\RI1|riOUT\(7) & \regfile1|controlador_loads|load[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(9),
	datab => \RI1|riOUT\(8),
	datac => \RI1|riOUT\(7),
	datad => \regfile1|controlador_loads|load[1]~10_combout\,
	combout => \regfile1|controlador_loads|load[4]~16_combout\);

-- Location: LCFF_X27_Y25_N27
\regfile1|regx4|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(0));

-- Location: LCCOMB_X34_Y27_N6
\regfile1|controlador_loads|load[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[6]~14_combout\ = (!\RI1|riOUT\(7) & (\RI1|riOUT\(8) & (\RI1|riOUT\(9) & \regfile1|controlador_loads|load[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \RI1|riOUT\(8),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[1]~10_combout\,
	combout => \regfile1|controlador_loads|load[6]~14_combout\);

-- Location: LCFF_X27_Y25_N31
\regfile1|regx6|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(0));

-- Location: LCCOMB_X29_Y25_N22
\regfile1|regx7|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx7|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx7|Q[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y27_N20
\regfile1|controlador_loads|load[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[7]~17_combout\ = (!\RI1|riOUT\(10) & (\RI1|riOUT\(7) & (\RI1|riOUT\(8) & \RI1|riOUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(10),
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(8),
	datad => \RI1|riOUT\(9),
	combout => \regfile1|controlador_loads|load[7]~17_combout\);

-- Location: LCCOMB_X33_Y27_N18
\regfile1|controlador_loads|load[7]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[7]~18_combout\ = (\enableRegfile~combout\ & (\regfile1|controlador_loads|load[7]~17_combout\ & !\RI1|riOUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enableRegfile~combout\,
	datac => \regfile1|controlador_loads|load[7]~17_combout\,
	datad => \RI1|riOUT\(11),
	combout => \regfile1|controlador_loads|load[7]~18_combout\);

-- Location: LCFF_X29_Y25_N23
\regfile1|regx7|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx7|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(0));

-- Location: LCCOMB_X27_Y25_N12
\regfile1|muxes_rs2|mux10|S[0]~1298\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1298_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx7|Q\(0)))) # (!\RI1|riOUT\(20) & (\regfile1|regx6|Q\(0))))) # (!\RI1|riOUT\(21) & (((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(0),
	datac => \regfile1|regx7|Q\(0),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1298_combout\);

-- Location: LCCOMB_X27_Y25_N26
\regfile1|muxes_rs2|mux10|S[0]~1299\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1299_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(0)) # (\regfile1|muxes_rs2|mux10|S[0]~1298_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx4|Q\(0),
	datad => \regfile1|muxes_rs2|mux10|S[0]~1298_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1299_combout\);

-- Location: LCCOMB_X24_Y28_N14
\regfile1|muxes_rs2|mux10|S[0]~1300\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1300_combout\ = (\regfile1|muxes_rs2|mux10|S[0]~1299_combout\ & ((\regfile1|muxes_rs2|mux10|S[0]~1298_combout\ & ((\RI1|riOUT\(21)) # (\regfile1|regx5|Q\(0)))) # (!\regfile1|muxes_rs2|mux10|S[0]~1298_combout\ & 
-- (!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[0]~1298_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx5|Q\(0),
	datad => \regfile1|muxes_rs2|mux10|S[0]~1299_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1300_combout\);

-- Location: LCCOMB_X24_Y28_N20
\regfile1|muxes_rs2|mux10|S[0]~1301\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1301_combout\ = (\regfile1|muxes_rs2|mux10|S[0]~1300_combout\ & (((\regfile1|regx2|Q\(0)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[0]~1300_combout\ & (\regfile1|regx1|Q\(0) & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(0),
	datab => \regfile1|regx2|Q\(0),
	datac => \regfile1|muxes_rs2|mux10|S[0]~1300_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1301_combout\);

-- Location: LCCOMB_X23_Y24_N14
\regfile1|muxes_rs2|mux10|S[0]~1306\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1306_combout\ = (\regfile1|muxes_rs2|mux10|S[0]~1304_combout\ & ((\regfile1|muxes_rs2|mux10|S[0]~1305_combout\) # ((!\regfile1|muxes_rs2|mux10|S[0]~1297_combout\ & \regfile1|muxes_rs2|mux10|S[0]~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[0]~1297_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[0]~1304_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[0]~1305_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[0]~1301_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1306_combout\);

-- Location: LCCOMB_X33_Y27_N24
\regfile1|controlador_loads|load[23]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[23]~29_combout\ = (\enableRegfile~combout\ & (\regfile1|controlador_loads|load[7]~17_combout\ & \RI1|riOUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enableRegfile~combout\,
	datac => \regfile1|controlador_loads|load[7]~17_combout\,
	datad => \RI1|riOUT\(11),
	combout => \regfile1|controlador_loads|load[23]~29_combout\);

-- Location: LCFF_X19_Y21_N15
\regfile1|regx23|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(0));

-- Location: LCCOMB_X22_Y19_N10
\regfile1|regx20|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx20|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx20|Q[0]~feeder_combout\);

-- Location: LCCOMB_X34_Y27_N0
\regfile1|controlador_loads|load[16]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[16]~25_combout\ = (\enableRegfile~combout\ & (\RI1|riOUT\(11) & !\RI1|riOUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enableRegfile~combout\,
	datac => \RI1|riOUT\(11),
	datad => \RI1|riOUT\(10),
	combout => \regfile1|controlador_loads|load[16]~25_combout\);

-- Location: LCCOMB_X33_Y26_N30
\regfile1|controlador_loads|load[20]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[20]~28_combout\ = (!\RI1|riOUT\(8) & (!\RI1|riOUT\(7) & (\RI1|riOUT\(9) & \regfile1|controlador_loads|load[16]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(8),
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[16]~25_combout\,
	combout => \regfile1|controlador_loads|load[20]~28_combout\);

-- Location: LCFF_X22_Y19_N11
\regfile1|regx20|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx20|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(0));

-- Location: LCCOMB_X20_Y21_N24
\regfile1|muxes_rs2|mux10|S[0]~1307\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1307_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(0)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(0) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(0),
	datab => \regfile1|regx20|Q\(0),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1307_combout\);

-- Location: LCCOMB_X19_Y21_N8
\regfile1|muxes_rs2|mux10|S[0]~1308\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1308_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[0]~1307_combout\ & ((\regfile1|regx23|Q\(0)))) # (!\regfile1|muxes_rs2|mux10|S[0]~1307_combout\ & (\regfile1|regx21|Q\(0))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[0]~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(0),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx23|Q\(0),
	datad => \regfile1|muxes_rs2|mux10|S[0]~1307_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1308_combout\);

-- Location: LCCOMB_X21_Y25_N18
\regfile1|regx27|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx27|Q[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y27_N6
\regfile1|controlador_loads|load[27]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[27]~21_combout\ = (\RI1|riOUT\(10) & (\enableRegfile~combout\ & (\RI1|riOUT\(8) & \RI1|riOUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(10),
	datab => \enableRegfile~combout\,
	datac => \RI1|riOUT\(8),
	datad => \RI1|riOUT\(11),
	combout => \regfile1|controlador_loads|load[27]~21_combout\);

-- Location: LCCOMB_X33_Y26_N4
\regfile1|controlador_loads|load[27]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[27]~24_combout\ = (\RI1|riOUT\(7) & (!\RI1|riOUT\(9) & \regfile1|controlador_loads|load[27]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[27]~21_combout\,
	combout => \regfile1|controlador_loads|load[27]~24_combout\);

-- Location: LCFF_X21_Y25_N19
\regfile1|regx27|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(0));

-- Location: LCCOMB_X33_Y27_N28
\regfile1|controlador_loads|load[25]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[25]~19_combout\ = (\enableRegfile~combout\ & (\RI1|riOUT\(11) & \RI1|riOUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \enableRegfile~combout\,
	datac => \RI1|riOUT\(11),
	datad => \RI1|riOUT\(10),
	combout => \regfile1|controlador_loads|load[25]~19_combout\);

-- Location: LCCOMB_X33_Y26_N2
\regfile1|controlador_loads|load[25]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[25]~20_combout\ = (!\RI1|riOUT\(9) & (\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[25]~19_combout\ & !\RI1|riOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(9),
	datab => \RI1|riOUT\(7),
	datac => \regfile1|controlador_loads|load[25]~19_combout\,
	datad => \RI1|riOUT\(8),
	combout => \regfile1|controlador_loads|load[25]~20_combout\);

-- Location: LCFF_X23_Y19_N31
\regfile1|regx25|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(0));

-- Location: LCCOMB_X23_Y19_N30
\regfile1|muxes_rs2|mux10|S[0]~1310\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1310_combout\ = (\regfile1|muxes_rs2|mux10|S[0]~1309_combout\ & ((\regfile1|regx27|Q\(0)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[0]~1309_combout\ & (((\regfile1|regx25|Q\(0) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[0]~1309_combout\,
	datab => \regfile1|regx27|Q\(0),
	datac => \regfile1|regx25|Q\(0),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1310_combout\);

-- Location: LCCOMB_X34_Y27_N2
\regfile1|controlador_loads|load[18]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[18]~30_combout\ = (!\RI1|riOUT\(7) & (\RI1|riOUT\(8) & (!\RI1|riOUT\(9) & \regfile1|controlador_loads|load[16]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \RI1|riOUT\(8),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[16]~25_combout\,
	combout => \regfile1|controlador_loads|load[18]~30_combout\);

-- Location: LCFF_X20_Y26_N13
\regfile1|regx18|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(0));

-- Location: LCCOMB_X34_Y27_N10
\regfile1|controlador_loads|load[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[16]~32_combout\ = (!\RI1|riOUT\(7) & (!\RI1|riOUT\(8) & (!\RI1|riOUT\(9) & \regfile1|controlador_loads|load[16]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \RI1|riOUT\(8),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[16]~25_combout\,
	combout => \regfile1|controlador_loads|load[16]~32_combout\);

-- Location: LCFF_X19_Y22_N29
\regfile1|regx16|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(0));

-- Location: LCCOMB_X19_Y22_N30
\regfile1|muxes_rs2|mux10|S[0]~1311\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1311_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(0))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(0),
	datab => \regfile1|regx16|Q\(0),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[0]~1311_combout\);

-- Location: LCCOMB_X19_Y22_N24
\regfile1|muxes_rs2|mux10|S[0]~1312\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1312_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[0]~1311_combout\ & (\regfile1|regx19|Q\(0))) # (!\regfile1|muxes_rs2|mux10|S[0]~1311_combout\ & ((\regfile1|regx18|Q\(0)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[0]~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(0),
	datab => \regfile1|regx18|Q\(0),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[0]~1311_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1312_combout\);

-- Location: LCCOMB_X23_Y19_N6
\regfile1|muxes_rs2|mux10|S[0]~1313\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1313_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23))))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[0]~1310_combout\)) # (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[0]~1312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[0]~1310_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[0]~1312_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1313_combout\);

-- Location: LCCOMB_X23_Y24_N18
\regfile1|muxes_rs2|mux10|S[0]~1316\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1316_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[0]~1313_combout\ & (\regfile1|muxes_rs2|mux10|S[0]~1315_combout\)) # (!\regfile1|muxes_rs2|mux10|S[0]~1313_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[0]~1308_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[0]~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[0]~1315_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[0]~1308_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[0]~1313_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1316_combout\);

-- Location: LCCOMB_X23_Y24_N28
\regfile1|muxes_rs2|mux10|S[0]~1317\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[0]~1317_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[0]~1306_combout\ & ((\regfile1|muxes_rs2|mux10|S[0]~1316_combout\))) # (!\regfile1|muxes_rs2|mux10|S[0]~1306_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[0]~1296_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[0]~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[0]~1296_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[0]~1306_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[0]~1316_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[0]~1317_combout\);

-- Location: LCCOMB_X22_Y22_N22
\memoriaPrograma|concatenador1|saida[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(3) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(3))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) 
-- & ((\memoriaPrograma|concatenador1|saida\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(3),
	datab => \memoriaPrograma|concatenador1|saida\(3),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(3));

-- Location: LCCOMB_X22_Y22_N0
\mux0_1|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux60~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[3]~6_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(3)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[3]~6_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(3),
	combout => \mux0_1|Mux60~0_combout\);

-- Location: LCCOMB_X33_Y26_N16
\regfile1|controlador_loads|load[29]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[29]~34_combout\ = (\RI1|riOUT\(9) & (\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[25]~19_combout\ & !\RI1|riOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(9),
	datab => \RI1|riOUT\(7),
	datac => \regfile1|controlador_loads|load[25]~19_combout\,
	datad => \RI1|riOUT\(8),
	combout => \regfile1|controlador_loads|load[29]~34_combout\);

-- Location: LCFF_X22_Y22_N23
\regfile1|regx29|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(3));

-- Location: LCCOMB_X33_Y26_N22
\regfile1|controlador_loads|load[30]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[30]~35_combout\ = (!\RI1|riOUT\(7) & (\RI1|riOUT\(9) & \regfile1|controlador_loads|load[27]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[27]~21_combout\,
	combout => \regfile1|controlador_loads|load[30]~35_combout\);

-- Location: LCFF_X21_Y26_N15
\regfile1|regx30|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(3));

-- Location: LCCOMB_X33_Y26_N24
\regfile1|controlador_loads|load[28]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[28]~36_combout\ = (\RI1|riOUT\(9) & (!\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[25]~19_combout\ & !\RI1|riOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(9),
	datab => \RI1|riOUT\(7),
	datac => \regfile1|controlador_loads|load[25]~19_combout\,
	datad => \RI1|riOUT\(8),
	combout => \regfile1|controlador_loads|load[28]~36_combout\);

-- Location: LCFF_X21_Y26_N1
\regfile1|regx28|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(3));

-- Location: LCCOMB_X21_Y26_N0
\regfile1|muxes_rs2|mux10|S[3]~1245\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1245_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(3)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(3) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(3),
	datac => \regfile1|regx28|Q\(3),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1245_combout\);

-- Location: LCCOMB_X33_Y26_N18
\regfile1|controlador_loads|load[31]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[31]~37_combout\ = (\RI1|riOUT\(7) & (\RI1|riOUT\(9) & \regfile1|controlador_loads|load[27]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[27]~21_combout\,
	combout => \regfile1|controlador_loads|load[31]~37_combout\);

-- Location: LCFF_X22_Y22_N1
\regfile1|regx31|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux60~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(3));

-- Location: LCCOMB_X22_Y22_N26
\regfile1|muxes_rs2|mux10|S[3]~1246\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1246_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[3]~1245_combout\ & ((\regfile1|regx31|Q\(3)))) # (!\regfile1|muxes_rs2|mux10|S[3]~1245_combout\ & (\regfile1|regx29|Q\(3))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[3]~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx29|Q\(3),
	datac => \regfile1|muxes_rs2|mux10|S[3]~1245_combout\,
	datad => \regfile1|regx31|Q\(3),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1246_combout\);

-- Location: LCCOMB_X33_Y26_N10
\regfile1|controlador_loads|load[22]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[22]~26_combout\ = (\RI1|riOUT\(8) & (!\RI1|riOUT\(7) & (\RI1|riOUT\(9) & \regfile1|controlador_loads|load[16]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(8),
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[16]~25_combout\,
	combout => \regfile1|controlador_loads|load[22]~26_combout\);

-- Location: LCFF_X23_Y23_N29
\regfile1|regx22|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(3));

-- Location: LCFF_X23_Y23_N11
\regfile1|regx23|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(3));

-- Location: LCCOMB_X33_Y26_N20
\regfile1|controlador_loads|load[21]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[21]~27_combout\ = (!\RI1|riOUT\(8) & (\RI1|riOUT\(7) & (\RI1|riOUT\(9) & \regfile1|controlador_loads|load[16]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(8),
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[16]~25_combout\,
	combout => \regfile1|controlador_loads|load[21]~27_combout\);

-- Location: LCFF_X27_Y26_N23
\regfile1|regx21|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(3));

-- Location: LCFF_X22_Y19_N31
\regfile1|regx20|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(3));

-- Location: LCCOMB_X22_Y19_N30
\regfile1|muxes_rs2|mux10|S[3]~1240\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1240_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(3))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(3),
	datac => \regfile1|regx20|Q\(3),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1240_combout\);

-- Location: LCCOMB_X23_Y23_N10
\regfile1|muxes_rs2|mux10|S[3]~1241\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1241_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[3]~1240_combout\ & ((\regfile1|regx23|Q\(3)))) # (!\regfile1|muxes_rs2|mux10|S[3]~1240_combout\ & (\regfile1|regx22|Q\(3))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[3]~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(3),
	datac => \regfile1|regx23|Q\(3),
	datad => \regfile1|muxes_rs2|mux10|S[3]~1240_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1241_combout\);

-- Location: LCCOMB_X34_Y27_N4
\regfile1|controlador_loads|load[19]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[19]~33_combout\ = (\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[16]~25_combout\ & (!\RI1|riOUT\(9) & \RI1|riOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \regfile1|controlador_loads|load[16]~25_combout\,
	datac => \RI1|riOUT\(9),
	datad => \RI1|riOUT\(8),
	combout => \regfile1|controlador_loads|load[19]~33_combout\);

-- Location: LCFF_X20_Y19_N1
\regfile1|regx19|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(3));

-- Location: LCCOMB_X20_Y20_N2
\regfile1|regx16|Q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx16|Q[3]~feeder_combout\ = \mux0_1|Mux60~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux60~0_combout\,
	combout => \regfile1|regx16|Q[3]~feeder_combout\);

-- Location: LCFF_X20_Y20_N3
\regfile1|regx16|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx16|Q[3]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(3));

-- Location: LCCOMB_X20_Y20_N12
\regfile1|muxes_rs2|mux10|S[3]~1242\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1242_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(3)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(3) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(3),
	datab => \regfile1|regx16|Q\(3),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1242_combout\);

-- Location: LCCOMB_X20_Y20_N22
\regfile1|muxes_rs2|mux10|S[3]~1243\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1243_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[3]~1242_combout\ & ((\regfile1|regx19|Q\(3)))) # (!\regfile1|muxes_rs2|mux10|S[3]~1242_combout\ & (\regfile1|regx18|Q\(3))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[3]~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(3),
	datab => \regfile1|regx19|Q\(3),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[3]~1242_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1243_combout\);

-- Location: LCCOMB_X22_Y26_N30
\regfile1|muxes_rs2|mux10|S[3]~1244\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1244_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[3]~1241_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[3]~1243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[3]~1241_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[3]~1243_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1244_combout\);

-- Location: LCFF_X24_Y18_N9
\regfile1|regx25|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(3));

-- Location: LCFF_X24_Y18_N23
\regfile1|regx27|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(3));

-- Location: LCCOMB_X33_Y26_N14
\regfile1|controlador_loads|load[24]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[24]~23_combout\ = (!\RI1|riOUT\(9) & (!\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[25]~19_combout\ & !\RI1|riOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(9),
	datab => \RI1|riOUT\(7),
	datac => \regfile1|controlador_loads|load[25]~19_combout\,
	datad => \RI1|riOUT\(8),
	combout => \regfile1|controlador_loads|load[24]~23_combout\);

-- Location: LCFF_X21_Y22_N3
\regfile1|regx24|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(3));

-- Location: LCCOMB_X21_Y22_N2
\regfile1|muxes_rs2|mux10|S[3]~1238\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1238_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(3))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(3),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(3),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1238_combout\);

-- Location: LCCOMB_X24_Y18_N22
\regfile1|muxes_rs2|mux10|S[3]~1239\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1239_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[3]~1238_combout\ & ((\regfile1|regx27|Q\(3)))) # (!\regfile1|muxes_rs2|mux10|S[3]~1238_combout\ & (\regfile1|regx25|Q\(3))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[3]~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(3),
	datac => \regfile1|regx27|Q\(3),
	datad => \regfile1|muxes_rs2|mux10|S[3]~1238_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1239_combout\);

-- Location: LCCOMB_X23_Y26_N20
\regfile1|muxes_rs2|mux10|S[3]~1247\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1247_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[3]~1244_combout\ & (\regfile1|muxes_rs2|mux10|S[3]~1246_combout\)) # (!\regfile1|muxes_rs2|mux10|S[3]~1244_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[3]~1239_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[3]~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[3]~1246_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[3]~1244_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[3]~1239_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1247_combout\);

-- Location: LCFF_X24_Y26_N1
\regfile1|regx2|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(3));

-- Location: LCCOMB_X24_Y26_N0
\regfile1|muxes_rs2|mux10|S[3]~1236\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1236_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[3]~1228_combout\ & ((\regfile1|regx2|Q\(3)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[3]~1228_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(3),
	datad => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1236_combout\);

-- Location: LCFF_X21_Y24_N27
\regfile1|regx11|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(3));

-- Location: LCCOMB_X34_Y27_N12
\regfile1|controlador_loads|load[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[9]~6_combout\ = (\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[13]~0_combout\ & (!\RI1|riOUT\(9) & !\RI1|riOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \regfile1|controlador_loads|load[13]~0_combout\,
	datac => \RI1|riOUT\(9),
	datad => \RI1|riOUT\(8),
	combout => \regfile1|controlador_loads|load[9]~6_combout\);

-- Location: LCFF_X21_Y24_N9
\regfile1|regx9|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(3));

-- Location: LCFF_X22_Y20_N19
\regfile1|regx10|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(3));

-- Location: LCCOMB_X34_Y27_N28
\regfile1|controlador_loads|load[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[8]~8_combout\ = (!\RI1|riOUT\(7) & (!\RI1|riOUT\(8) & (!\RI1|riOUT\(9) & \regfile1|controlador_loads|load[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \RI1|riOUT\(8),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[13]~0_combout\,
	combout => \regfile1|controlador_loads|load[8]~8_combout\);

-- Location: LCFF_X22_Y21_N7
\regfile1|regx8|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(3));

-- Location: LCCOMB_X22_Y21_N6
\regfile1|muxes_rs2|mux10|S[3]~1233\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1233_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(3))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx10|Q\(3),
	datac => \regfile1|regx8|Q\(3),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1233_combout\);

-- Location: LCCOMB_X21_Y24_N8
\regfile1|muxes_rs2|mux10|S[3]~1234\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1234_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[3]~1233_combout\ & (\regfile1|regx11|Q\(3))) # (!\regfile1|muxes_rs2|mux10|S[3]~1233_combout\ & ((\regfile1|regx9|Q\(3)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[3]~1233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(3),
	datac => \regfile1|regx9|Q\(3),
	datad => \regfile1|muxes_rs2|mux10|S[3]~1233_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1234_combout\);

-- Location: LCCOMB_X22_Y26_N4
\regfile1|muxes_rs2|mux10|S[3]~1235\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1235_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[3]~1234_combout\) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[3]~1234_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1235_combout\);

-- Location: LCCOMB_X33_Y27_N10
\regfile1|controlador_loads|load[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[1]~11_combout\ = (\regfile1|controlador_loads|load[1]~10_combout\ & (\RI1|riOUT\(7) & (!\RI1|riOUT\(8) & !\RI1|riOUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|controlador_loads|load[1]~10_combout\,
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(8),
	datad => \RI1|riOUT\(9),
	combout => \regfile1|controlador_loads|load[1]~11_combout\);

-- Location: LCFF_X28_Y27_N15
\regfile1|regx1|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(3));

-- Location: LCFF_X30_Y24_N13
\regfile1|regx4|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(3));

-- Location: LCFF_X29_Y25_N13
\regfile1|regx7|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(3));

-- Location: LCFF_X30_Y24_N7
\regfile1|regx6|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(3));

-- Location: LCCOMB_X30_Y24_N6
\regfile1|muxes_rs2|mux10|S[3]~1229\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1229_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx7|Q\(3)) # ((!\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx6|Q\(3) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx7|Q\(3),
	datac => \regfile1|regx6|Q\(3),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[3]~1229_combout\);

-- Location: LCCOMB_X30_Y24_N12
\regfile1|muxes_rs2|mux10|S[3]~1230\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1230_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(3)) # (\regfile1|muxes_rs2|mux10|S[3]~1229_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx4|Q\(3),
	datad => \regfile1|muxes_rs2|mux10|S[3]~1229_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1230_combout\);

-- Location: LCCOMB_X28_Y27_N10
\regfile1|muxes_rs2|mux10|S[3]~1231\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1231_combout\ = (\regfile1|muxes_rs2|mux10|S[3]~1230_combout\ & ((\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[3]~1229_combout\))) # (!\RI1|riOUT\(21) & ((\regfile1|regx5|Q\(3)) # 
-- (!\regfile1|muxes_rs2|mux10|S[3]~1229_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(3),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[3]~1230_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[3]~1229_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1231_combout\);

-- Location: LCCOMB_X28_Y27_N28
\regfile1|muxes_rs2|mux10|S[3]~1232\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1232_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[3]~1231_combout\ & (\regfile1|regx2|Q\(3))) # (!\regfile1|muxes_rs2|mux10|S[3]~1231_combout\ & ((\regfile1|regx1|Q\(3)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[3]~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(3),
	datac => \regfile1|regx1|Q\(3),
	datad => \regfile1|muxes_rs2|mux10|S[3]~1231_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1232_combout\);

-- Location: LCCOMB_X23_Y26_N18
\regfile1|muxes_rs2|mux10|S[3]~1237\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1237_combout\ = (\regfile1|muxes_rs2|mux10|S[3]~1235_combout\ & ((\regfile1|muxes_rs2|mux10|S[3]~1236_combout\) # ((!\regfile1|muxes_rs2|mux10|S[3]~1228_combout\ & \regfile1|muxes_rs2|mux10|S[3]~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[3]~1228_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[3]~1236_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[3]~1235_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[3]~1232_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1237_combout\);

-- Location: LCCOMB_X23_Y26_N26
\regfile1|muxes_rs2|mux10|S[3]~1248\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[3]~1248_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[3]~1237_combout\ & ((\regfile1|muxes_rs2|mux10|S[3]~1247_combout\))) # (!\regfile1|muxes_rs2|mux10|S[3]~1237_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[3]~1227_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[3]~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[3]~1227_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[3]~1247_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[3]~1237_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[3]~1248_combout\);

-- Location: LCCOMB_X24_Y25_N26
\memoriaPrograma|concatenador1|saida[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(4) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(4))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) 
-- & ((\memoriaPrograma|concatenador1|saida\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(4),
	datab => \memoriaPrograma|concatenador1|saida\(4),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(4));

-- Location: LCCOMB_X24_Y25_N24
\mux0_1|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux59~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[4]~8_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(4)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[4]~8_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(4),
	combout => \mux0_1|Mux59~0_combout\);

-- Location: LCFF_X28_Y25_N3
\regfile1|regx28|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(4));

-- Location: LCCOMB_X28_Y25_N2
\regfile1|muxes_rs2|mux10|S[4]~1222\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1222_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(4))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(4),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(4),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1222_combout\);

-- Location: LCFF_X24_Y25_N27
\regfile1|regx30|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(4));

-- Location: LCCOMB_X24_Y25_N18
\regfile1|muxes_rs2|mux10|S[4]~1223\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1223_combout\ = (\regfile1|muxes_rs2|mux10|S[4]~1222_combout\ & ((\regfile1|regx31|Q\(4)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[4]~1222_combout\ & (((\regfile1|regx30|Q\(4) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(4),
	datab => \regfile1|muxes_rs2|mux10|S[4]~1222_combout\,
	datac => \regfile1|regx30|Q\(4),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1223_combout\);

-- Location: LCFF_X33_Y22_N3
\regfile1|regx23|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(4));

-- Location: LCFF_X32_Y26_N1
\regfile1|regx20|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(4));

-- Location: LCFF_X32_Y26_N7
\regfile1|regx22|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(4));

-- Location: LCCOMB_X32_Y26_N0
\regfile1|muxes_rs2|mux10|S[4]~1215\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1215_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(4)))) # (!\RI1|riOUT\(21) & (\regfile1|regx20|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(4),
	datad => \regfile1|regx22|Q\(4),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1215_combout\);

-- Location: LCCOMB_X33_Y22_N2
\regfile1|muxes_rs2|mux10|S[4]~1216\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1216_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[4]~1215_combout\ & ((\regfile1|regx23|Q\(4)))) # (!\regfile1|muxes_rs2|mux10|S[4]~1215_combout\ & (\regfile1|regx21|Q\(4))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[4]~1215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(4),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx23|Q\(4),
	datad => \regfile1|muxes_rs2|mux10|S[4]~1215_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1216_combout\);

-- Location: LCCOMB_X24_Y25_N4
\regfile1|muxes_rs2|mux10|S[4]~1224\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1224_combout\ = (\regfile1|muxes_rs2|mux10|S[4]~1221_combout\ & ((\regfile1|muxes_rs2|mux10|S[4]~1223_combout\) # ((!\RI1|riOUT\(22))))) # (!\regfile1|muxes_rs2|mux10|S[4]~1221_combout\ & (((\RI1|riOUT\(22) & 
-- \regfile1|muxes_rs2|mux10|S[4]~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[4]~1221_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[4]~1223_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[4]~1216_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1224_combout\);

-- Location: LCCOMB_X32_Y17_N28
\regfile1|regx9|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[4]~feeder_combout\ = \mux0_1|Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux59~0_combout\,
	combout => \regfile1|regx9|Q[4]~feeder_combout\);

-- Location: LCFF_X32_Y17_N29
\regfile1|regx9|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[4]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(4));

-- Location: LCFF_X27_Y28_N31
\regfile1|regx8|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(4));

-- Location: LCCOMB_X27_Y28_N30
\regfile1|muxes_rs2|mux10|S[4]~1203\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1203_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(4)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(4) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(4),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(4),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1203_combout\);

-- Location: LCCOMB_X27_Y25_N4
\regfile1|muxes_rs2|mux10|S[4]~1204\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1204_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[4]~1203_combout\ & (\regfile1|regx11|Q\(4))) # (!\regfile1|muxes_rs2|mux10|S[4]~1203_combout\ & ((\regfile1|regx9|Q\(4)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[4]~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(4),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx9|Q\(4),
	datad => \regfile1|muxes_rs2|mux10|S[4]~1203_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1204_combout\);

-- Location: LCFF_X25_Y25_N5
\regfile1|regx2|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(4));

-- Location: LCCOMB_X25_Y25_N4
\regfile1|muxes_rs2|mux10|S[4]~1213\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1213_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[4]~1205_combout\ & ((\regfile1|regx2|Q\(4)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[4]~1205_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(4),
	datad => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1213_combout\);

-- Location: LCFF_X23_Y18_N7
\regfile1|regx15|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(4));

-- Location: LCFF_X25_Y18_N9
\regfile1|regx14|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(4));

-- Location: LCFF_X25_Y18_N3
\regfile1|regx12|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(4));

-- Location: LCCOMB_X34_Y27_N24
\regfile1|controlador_loads|load[13]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[13]~1_combout\ = (\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[13]~0_combout\ & (\RI1|riOUT\(9) & !\RI1|riOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \regfile1|controlador_loads|load[13]~0_combout\,
	datac => \RI1|riOUT\(9),
	datad => \RI1|riOUT\(8),
	combout => \regfile1|controlador_loads|load[13]~1_combout\);

-- Location: LCFF_X23_Y18_N13
\regfile1|regx13|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(4));

-- Location: LCCOMB_X25_Y18_N28
\regfile1|muxes_rs2|mux10|S[4]~1210\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1210_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(4)))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx12|Q\(4),
	datac => \regfile1|regx13|Q\(4),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1210_combout\);

-- Location: LCCOMB_X25_Y18_N8
\regfile1|muxes_rs2|mux10|S[4]~1211\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1211_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[4]~1210_combout\ & (\regfile1|regx15|Q\(4))) # (!\regfile1|muxes_rs2|mux10|S[4]~1210_combout\ & ((\regfile1|regx14|Q\(4)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[4]~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(4),
	datac => \regfile1|regx14|Q\(4),
	datad => \regfile1|muxes_rs2|mux10|S[4]~1210_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1211_combout\);

-- Location: LCCOMB_X25_Y25_N24
\regfile1|muxes_rs2|mux10|S[4]~1212\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1212_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[4]~1211_combout\) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[4]~1211_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1212_combout\);

-- Location: LCFF_X30_Y27_N9
\regfile1|regx7|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(4));

-- Location: LCCOMB_X30_Y27_N14
\regfile1|muxes_rs2|mux10|S[4]~1206\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1206_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx7|Q\(4)))) # (!\RI1|riOUT\(20) & (\regfile1|regx6|Q\(4))))) # (!\RI1|riOUT\(21) & (((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(4),
	datab => \regfile1|regx7|Q\(4),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1206_combout\);

-- Location: LCFF_X34_Y25_N7
\regfile1|regx4|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(4));

-- Location: LCCOMB_X34_Y25_N12
\regfile1|muxes_rs2|mux10|S[4]~1207\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1207_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[4]~1206_combout\) # (\regfile1|regx4|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[4]~1206_combout\,
	datad => \regfile1|regx4|Q\(4),
	combout => \regfile1|muxes_rs2|mux10|S[4]~1207_combout\);

-- Location: LCCOMB_X34_Y25_N26
\regfile1|muxes_rs2|mux10|S[4]~1208\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1208_combout\ = (\regfile1|muxes_rs2|mux10|S[4]~1207_combout\ & ((\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[4]~1206_combout\))) # (!\RI1|riOUT\(21) & ((\regfile1|regx5|Q\(4)) # 
-- (!\regfile1|muxes_rs2|mux10|S[4]~1206_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(4),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[4]~1206_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[4]~1207_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1208_combout\);

-- Location: LCCOMB_X34_Y25_N16
\regfile1|muxes_rs2|mux10|S[4]~1209\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1209_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[4]~1208_combout\ & ((\regfile1|regx2|Q\(4)))) # (!\regfile1|muxes_rs2|mux10|S[4]~1208_combout\ & (\regfile1|regx1|Q\(4))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[4]~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(4),
	datab => \regfile1|regx2|Q\(4),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[4]~1208_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1209_combout\);

-- Location: LCCOMB_X25_Y25_N2
\regfile1|muxes_rs2|mux10|S[4]~1214\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1214_combout\ = (\regfile1|muxes_rs2|mux10|S[4]~1212_combout\ & ((\regfile1|muxes_rs2|mux10|S[4]~1213_combout\) # ((!\regfile1|muxes_rs2|mux10|S[4]~1205_combout\ & \regfile1|muxes_rs2|mux10|S[4]~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[4]~1205_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[4]~1213_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[4]~1212_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[4]~1209_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1214_combout\);

-- Location: LCCOMB_X25_Y25_N0
\regfile1|muxes_rs2|mux10|S[4]~1225\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[4]~1225_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[4]~1214_combout\ & (\regfile1|muxes_rs2|mux10|S[4]~1224_combout\)) # (!\regfile1|muxes_rs2|mux10|S[4]~1214_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[4]~1204_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[4]~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[4]~1224_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[4]~1204_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[4]~1214_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[4]~1225_combout\);

-- Location: LCCOMB_X22_Y22_N28
\memoriaPrograma|concatenador1|saida[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(5) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(5))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) 
-- & ((\memoriaPrograma|concatenador1|saida\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(5),
	datab => \memoriaPrograma|concatenador1|saida\(5),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(5));

-- Location: LCCOMB_X22_Y22_N8
\mux0_1|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux58~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[5]~10_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(5)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[5]~10_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(5),
	combout => \mux0_1|Mux58~0_combout\);

-- Location: LCCOMB_X24_Y26_N30
\regfile1|regx2|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[5]~feeder_combout\ = \mux0_1|Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux58~0_combout\,
	combout => \regfile1|regx2|Q[5]~feeder_combout\);

-- Location: LCFF_X24_Y26_N31
\regfile1|regx2|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[5]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(5));

-- Location: LCCOMB_X33_Y27_N2
\regfile1|controlador_loads|load[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[3]~13_combout\ = (!\RI1|riOUT\(9) & (\RI1|riOUT\(8) & (\RI1|riOUT\(7) & \regfile1|controlador_loads|load[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(9),
	datab => \RI1|riOUT\(8),
	datac => \RI1|riOUT\(7),
	datad => \regfile1|controlador_loads|load[1]~10_combout\,
	combout => \regfile1|controlador_loads|load[3]~13_combout\);

-- Location: LCFF_X29_Y24_N27
\regfile1|regx3|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(5));

-- Location: LCCOMB_X29_Y24_N26
\regfile1|muxes_rs2|mux10|S[5]~1182\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1182_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(5) & !\regfile1|muxes_rs2|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(5),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1182_combout\);

-- Location: LCCOMB_X22_Y25_N0
\regfile1|muxes_rs2|mux10|S[5]~1190\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1190_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[5]~1182_combout\ & ((\regfile1|regx2|Q\(5)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|regx2|Q\(5),
	datad => \regfile1|muxes_rs2|mux10|S[5]~1182_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1190_combout\);

-- Location: LCFF_X29_Y27_N17
\regfile1|regx4|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(5));

-- Location: LCFF_X29_Y23_N19
\regfile1|regx6|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(5));

-- Location: LCCOMB_X29_Y23_N2
\regfile1|muxes_rs2|mux10|S[5]~1183\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1183_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx7|Q\(5)) # ((!\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx6|Q\(5) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(5),
	datab => \regfile1|regx6|Q\(5),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1183_combout\);

-- Location: LCCOMB_X29_Y23_N14
\regfile1|muxes_rs2|mux10|S[5]~1184\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1184_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(5)) # (\regfile1|muxes_rs2|mux10|S[5]~1183_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|regx4|Q\(5),
	datad => \regfile1|muxes_rs2|mux10|S[5]~1183_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1184_combout\);

-- Location: LCCOMB_X29_Y23_N8
\regfile1|muxes_rs2|mux10|S[5]~1185\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1185_combout\ = (\regfile1|muxes_rs2|mux10|S[5]~1184_combout\ & ((\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[5]~1183_combout\))) # (!\RI1|riOUT\(21) & ((\regfile1|regx5|Q\(5)) # 
-- (!\regfile1|muxes_rs2|mux10|S[5]~1183_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(5),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[5]~1184_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[5]~1183_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1185_combout\);

-- Location: LCCOMB_X24_Y26_N4
\regfile1|regx1|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[5]~feeder_combout\ = \mux0_1|Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux58~0_combout\,
	combout => \regfile1|regx1|Q[5]~feeder_combout\);

-- Location: LCFF_X24_Y26_N5
\regfile1|regx1|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[5]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(5));

-- Location: LCCOMB_X25_Y26_N18
\regfile1|muxes_rs2|mux10|S[5]~1186\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1186_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[5]~1185_combout\ & (\regfile1|regx2|Q\(5))) # (!\regfile1|muxes_rs2|mux10|S[5]~1185_combout\ & ((\regfile1|regx1|Q\(5)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[5]~1185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(5),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[5]~1185_combout\,
	datad => \regfile1|regx1|Q\(5),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1186_combout\);

-- Location: LCFF_X22_Y16_N1
\regfile1|regx11|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(5));

-- Location: LCFF_X21_Y18_N5
\regfile1|regx9|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(5));

-- Location: LCFF_X22_Y21_N29
\regfile1|regx8|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(5));

-- Location: LCCOMB_X22_Y21_N28
\regfile1|muxes_rs2|mux10|S[5]~1187\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1187_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(5)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(5) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(5),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(5),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1187_combout\);

-- Location: LCCOMB_X21_Y18_N4
\regfile1|muxes_rs2|mux10|S[5]~1188\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1188_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[5]~1187_combout\ & (\regfile1|regx11|Q\(5))) # (!\regfile1|muxes_rs2|mux10|S[5]~1187_combout\ & ((\regfile1|regx9|Q\(5)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[5]~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(5),
	datac => \regfile1|regx9|Q\(5),
	datad => \regfile1|muxes_rs2|mux10|S[5]~1187_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1188_combout\);

-- Location: LCCOMB_X22_Y25_N10
\regfile1|muxes_rs2|mux10|S[5]~1189\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1189_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # (\regfile1|muxes_rs2|mux10|S[5]~1188_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[5]~1188_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1189_combout\);

-- Location: LCCOMB_X22_Y25_N14
\regfile1|muxes_rs2|mux10|S[5]~1191\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1191_combout\ = (\regfile1|muxes_rs2|mux10|S[5]~1189_combout\ & ((\regfile1|muxes_rs2|mux10|S[5]~1190_combout\) # ((!\regfile1|muxes_rs2|mux10|S[5]~1182_combout\ & \regfile1|muxes_rs2|mux10|S[5]~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[5]~1182_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[5]~1190_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[5]~1186_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[5]~1189_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1191_combout\);

-- Location: LCFF_X21_Y22_N23
\regfile1|regx24|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(5));

-- Location: LCCOMB_X21_Y22_N22
\regfile1|muxes_rs2|mux10|S[5]~1192\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1192_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(5))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(5),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(5),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1192_combout\);

-- Location: LCCOMB_X27_Y16_N28
\regfile1|regx25|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[5]~feeder_combout\ = \mux0_1|Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux58~0_combout\,
	combout => \regfile1|regx25|Q[5]~feeder_combout\);

-- Location: LCFF_X27_Y16_N29
\regfile1|regx25|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[5]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(5));

-- Location: LCCOMB_X21_Y18_N26
\regfile1|muxes_rs2|mux10|S[5]~1193\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1193_combout\ = (\regfile1|muxes_rs2|mux10|S[5]~1192_combout\ & ((\regfile1|regx27|Q\(5)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[5]~1192_combout\ & (((\RI1|riOUT\(20) & \regfile1|regx25|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(5),
	datab => \regfile1|muxes_rs2|mux10|S[5]~1192_combout\,
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx25|Q\(5),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1193_combout\);

-- Location: LCFF_X21_Y17_N23
\regfile1|regx23|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(5));

-- Location: LCFF_X21_Y17_N1
\regfile1|regx22|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(5));

-- Location: LCFF_X28_Y22_N23
\regfile1|regx20|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(5));

-- Location: LCCOMB_X28_Y22_N16
\regfile1|muxes_rs2|mux10|S[5]~1194\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1194_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(5))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(5),
	datab => \regfile1|regx20|Q\(5),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1194_combout\);

-- Location: LCCOMB_X21_Y17_N0
\regfile1|muxes_rs2|mux10|S[5]~1195\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1195_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[5]~1194_combout\ & (\regfile1|regx23|Q\(5))) # (!\regfile1|muxes_rs2|mux10|S[5]~1194_combout\ & ((\regfile1|regx22|Q\(5)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[5]~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(5),
	datac => \regfile1|regx22|Q\(5),
	datad => \regfile1|muxes_rs2|mux10|S[5]~1194_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1195_combout\);

-- Location: LCFF_X32_Y19_N25
\regfile1|regx18|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(5));

-- Location: LCFF_X32_Y19_N23
\regfile1|regx16|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(5));

-- Location: LCCOMB_X34_Y27_N16
\regfile1|controlador_loads|load[17]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[17]~31_combout\ = (\RI1|riOUT\(7) & (\regfile1|controlador_loads|load[16]~25_combout\ & (!\RI1|riOUT\(9) & !\RI1|riOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(7),
	datab => \regfile1|controlador_loads|load[16]~25_combout\,
	datac => \RI1|riOUT\(9),
	datad => \RI1|riOUT\(8),
	combout => \regfile1|controlador_loads|load[17]~31_combout\);

-- Location: LCFF_X23_Y21_N1
\regfile1|regx17|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(5));

-- Location: LCCOMB_X32_Y19_N22
\regfile1|muxes_rs2|mux10|S[5]~1196\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1196_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx17|Q\(5))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx16|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(5),
	datad => \regfile1|regx17|Q\(5),
	combout => \regfile1|muxes_rs2|mux10|S[5]~1196_combout\);

-- Location: LCCOMB_X32_Y19_N24
\regfile1|muxes_rs2|mux10|S[5]~1197\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1197_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[5]~1196_combout\ & (\regfile1|regx19|Q\(5))) # (!\regfile1|muxes_rs2|mux10|S[5]~1196_combout\ & ((\regfile1|regx18|Q\(5)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[5]~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(5),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(5),
	datad => \regfile1|muxes_rs2|mux10|S[5]~1196_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1197_combout\);

-- Location: LCCOMB_X21_Y18_N12
\regfile1|muxes_rs2|mux10|S[5]~1198\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1198_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[5]~1195_combout\)) # (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[5]~1197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[5]~1195_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[5]~1197_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1198_combout\);

-- Location: LCCOMB_X21_Y18_N22
\regfile1|muxes_rs2|mux10|S[5]~1201\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1201_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[5]~1198_combout\ & (\regfile1|muxes_rs2|mux10|S[5]~1200_combout\)) # (!\regfile1|muxes_rs2|mux10|S[5]~1198_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[5]~1193_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[5]~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[5]~1200_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[5]~1193_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[5]~1198_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1201_combout\);

-- Location: LCCOMB_X22_Y25_N28
\regfile1|muxes_rs2|mux10|S[5]~1202\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[5]~1202_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[5]~1191_combout\ & ((\regfile1|muxes_rs2|mux10|S[5]~1201_combout\))) # (!\regfile1|muxes_rs2|mux10|S[5]~1191_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[5]~1181_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[5]~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[5]~1181_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[5]~1191_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[5]~1201_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[5]~1202_combout\);

-- Location: LCCOMB_X34_Y19_N26
\memoriaPrograma|concatenador1|saida[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(7) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(7),
	datac => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(7));

-- Location: LCCOMB_X34_Y19_N18
\mux0_1|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux56~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[7]~14_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(7)))))) # (!\selMUX0~combout\(0) & (\outPC_mais4[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \outPC_mais4[7]~14_combout\,
	datab => \selMUX0~combout\(0),
	datac => \selMUX0~combout\(1),
	datad => \memoriaPrograma|concatenador1|saida\(7),
	combout => \mux0_1|Mux56~0_combout\);

-- Location: LCCOMB_X35_Y15_N30
\regfile1|regx19|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[7]~feeder_combout\ = \mux0_1|Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux56~0_combout\,
	combout => \regfile1|regx19|Q[7]~feeder_combout\);

-- Location: LCFF_X35_Y15_N31
\regfile1|regx19|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[7]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(7));

-- Location: LCFF_X25_Y19_N1
\regfile1|regx18|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(7));

-- Location: LCCOMB_X31_Y17_N30
\regfile1|regx17|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[7]~feeder_combout\ = \mux0_1|Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux56~0_combout\,
	combout => \regfile1|regx17|Q[7]~feeder_combout\);

-- Location: LCFF_X31_Y17_N31
\regfile1|regx17|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[7]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(7));

-- Location: LCFF_X25_Y19_N19
\regfile1|regx16|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(7));

-- Location: LCCOMB_X25_Y19_N18
\regfile1|muxes_rs2|mux10|S[7]~1150\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1150_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(7))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(7),
	datac => \regfile1|regx16|Q\(7),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[7]~1150_combout\);

-- Location: LCCOMB_X25_Y19_N0
\regfile1|muxes_rs2|mux10|S[7]~1151\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1151_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[7]~1150_combout\ & (\regfile1|regx19|Q\(7))) # (!\regfile1|muxes_rs2|mux10|S[7]~1150_combout\ & ((\regfile1|regx18|Q\(7)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[7]~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(7),
	datac => \regfile1|regx18|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1150_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1151_combout\);

-- Location: LCCOMB_X35_Y15_N16
\regfile1|regx23|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[7]~feeder_combout\ = \mux0_1|Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux56~0_combout\,
	combout => \regfile1|regx23|Q[7]~feeder_combout\);

-- Location: LCFF_X35_Y15_N17
\regfile1|regx23|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[7]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(7));

-- Location: LCFF_X31_Y15_N27
\regfile1|regx21|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(7));

-- Location: LCCOMB_X31_Y15_N2
\regfile1|muxes_rs2|mux10|S[7]~1148\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1148_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx21|Q\(7)))) # (!\RI1|riOUT\(20) & (\regfile1|regx20|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(7),
	datab => \RI1|riOUT\(21),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx21|Q\(7),
	combout => \regfile1|muxes_rs2|mux10|S[7]~1148_combout\);

-- Location: LCCOMB_X36_Y15_N26
\regfile1|muxes_rs2|mux10|S[7]~1149\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1149_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[7]~1148_combout\ & ((\regfile1|regx23|Q\(7)))) # (!\regfile1|muxes_rs2|mux10|S[7]~1148_combout\ & (\regfile1|regx22|Q\(7))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[7]~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(7),
	datab => \regfile1|regx23|Q\(7),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1148_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1149_combout\);

-- Location: LCCOMB_X34_Y22_N14
\regfile1|muxes_rs2|mux10|S[7]~1152\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1152_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[7]~1149_combout\))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[7]~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[7]~1151_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1149_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1152_combout\);

-- Location: LCFF_X34_Y19_N19
\regfile1|regx31|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux56~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(7));

-- Location: LCFF_X31_Y17_N21
\regfile1|regx29|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(7));

-- Location: LCFF_X30_Y13_N5
\regfile1|regx28|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(7));

-- Location: LCCOMB_X30_Y13_N4
\regfile1|muxes_rs2|mux10|S[7]~1153\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1153_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(7)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(7) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(7),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(7),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[7]~1153_combout\);

-- Location: LCCOMB_X31_Y17_N20
\regfile1|muxes_rs2|mux10|S[7]~1154\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1154_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[7]~1153_combout\ & (\regfile1|regx31|Q\(7))) # (!\regfile1|muxes_rs2|mux10|S[7]~1153_combout\ & ((\regfile1|regx29|Q\(7)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[7]~1153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx31|Q\(7),
	datac => \regfile1|regx29|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1153_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1154_combout\);

-- Location: LCCOMB_X34_Y22_N20
\regfile1|muxes_rs2|mux10|S[7]~1155\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1155_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[7]~1152_combout\ & ((\regfile1|muxes_rs2|mux10|S[7]~1154_combout\))) # (!\regfile1|muxes_rs2|mux10|S[7]~1152_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[7]~1147_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[7]~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[7]~1147_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[7]~1152_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[7]~1154_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1155_combout\);

-- Location: LCFF_X34_Y22_N5
\regfile1|regx2|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(7));

-- Location: LCFF_X34_Y22_N31
\regfile1|regx1|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(7));

-- Location: LCFF_X31_Y24_N23
\regfile1|regx5|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(7));

-- Location: LCFF_X31_Y24_N13
\regfile1|regx4|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(7));

-- Location: LCFF_X29_Y23_N1
\regfile1|regx7|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(7));

-- Location: LCCOMB_X29_Y23_N10
\regfile1|muxes_rs2|mux10|S[7]~1137\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1137_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx7|Q\(7)) # (!\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx6|Q\(7) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(7),
	datab => \regfile1|regx7|Q\(7),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[7]~1137_combout\);

-- Location: LCCOMB_X31_Y24_N12
\regfile1|muxes_rs2|mux10|S[7]~1138\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1138_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(7)) # (\regfile1|muxes_rs2|mux10|S[7]~1137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx4|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1137_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1138_combout\);

-- Location: LCCOMB_X31_Y24_N22
\regfile1|muxes_rs2|mux10|S[7]~1139\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1139_combout\ = (\regfile1|muxes_rs2|mux10|S[7]~1138_combout\ & ((\regfile1|muxes_rs2|mux10|S[7]~1137_combout\ & ((\RI1|riOUT\(21)) # (\regfile1|regx5|Q\(7)))) # (!\regfile1|muxes_rs2|mux10|S[7]~1137_combout\ & 
-- (!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[7]~1137_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx5|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1138_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1139_combout\);

-- Location: LCCOMB_X34_Y22_N30
\regfile1|muxes_rs2|mux10|S[7]~1140\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1140_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[7]~1139_combout\ & (\regfile1|regx2|Q\(7))) # (!\regfile1|muxes_rs2|mux10|S[7]~1139_combout\ & ((\regfile1|regx1|Q\(7)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[7]~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(7),
	datac => \regfile1|regx1|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1139_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1140_combout\);

-- Location: LCFF_X29_Y22_N31
\regfile1|regx3|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(7));

-- Location: LCCOMB_X31_Y23_N4
\regfile1|muxes_rs2|mux10|S[63]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~9_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\RI1|riOUT\(22) & !\RI1|riOUT\(23))))) # (!\RI1|riOUT\(21) & (\RI1|riOUT\(22) & (!\RI1|riOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(22),
	datac => \RI1|riOUT\(23),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[63]~9_combout\);

-- Location: LCCOMB_X29_Y22_N30
\regfile1|muxes_rs2|mux10|S[7]~1136\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1136_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(7) & 
-- \regfile1|muxes_rs2|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1136_combout\);

-- Location: LCCOMB_X34_Y22_N4
\regfile1|muxes_rs2|mux10|S[7]~1144\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1144_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[7]~1136_combout\ & ((\regfile1|regx2|Q\(7)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|regx2|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1136_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1144_combout\);

-- Location: LCFF_X34_Y15_N7
\regfile1|regx11|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(7));

-- Location: LCFF_X34_Y15_N13
\regfile1|regx9|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(7));

-- Location: LCFF_X27_Y17_N31
\regfile1|regx8|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(7));

-- Location: LCCOMB_X27_Y17_N24
\regfile1|muxes_rs2|mux10|S[7]~1141\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1141_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(7)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(7) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(7),
	datab => \regfile1|regx8|Q\(7),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[7]~1141_combout\);

-- Location: LCCOMB_X34_Y15_N12
\regfile1|muxes_rs2|mux10|S[7]~1142\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1142_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[7]~1141_combout\ & (\regfile1|regx11|Q\(7))) # (!\regfile1|muxes_rs2|mux10|S[7]~1141_combout\ & ((\regfile1|regx9|Q\(7)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[7]~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(7),
	datac => \regfile1|regx9|Q\(7),
	datad => \regfile1|muxes_rs2|mux10|S[7]~1141_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1142_combout\);

-- Location: LCCOMB_X34_Y22_N10
\regfile1|muxes_rs2|mux10|S[7]~1143\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1143_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[7]~1142_combout\) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[7]~1142_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1143_combout\);

-- Location: LCCOMB_X34_Y22_N28
\regfile1|muxes_rs2|mux10|S[7]~1145\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1145_combout\ = (\regfile1|muxes_rs2|mux10|S[7]~1143_combout\ & ((\regfile1|muxes_rs2|mux10|S[7]~1144_combout\) # ((!\regfile1|muxes_rs2|mux10|S[7]~1136_combout\ & \regfile1|muxes_rs2|mux10|S[7]~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[7]~1136_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[7]~1140_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[7]~1144_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[7]~1143_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1145_combout\);

-- Location: LCCOMB_X34_Y22_N26
\regfile1|muxes_rs2|mux10|S[7]~1156\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[7]~1156_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[7]~1145_combout\ & ((\regfile1|muxes_rs2|mux10|S[7]~1155_combout\))) # (!\regfile1|muxes_rs2|mux10|S[7]~1145_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[7]~1135_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[7]~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[7]~1135_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[7]~1155_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[7]~1145_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[7]~1156_combout\);

-- Location: LCCOMB_X27_Y22_N12
\memoriaPrograma|concatenador1|saida[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(6) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(6))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) 
-- & ((\memoriaPrograma|concatenador1|saida\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(6),
	datac => \memoriaPrograma|concatenador1|saida\(6),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(6));

-- Location: LCCOMB_X27_Y22_N16
\mux0_1|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux57~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[6]~12_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(6)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[6]~12_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(6),
	combout => \mux0_1|Mux57~0_combout\);

-- Location: LCFF_X29_Y22_N13
\regfile1|regx2|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(6));

-- Location: LCCOMB_X34_Y26_N26
\regfile1|muxes_rs2|mux10|S[6]~1167\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1167_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[6]~1159_combout\ & ((\regfile1|regx2|Q\(6)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[6]~1159_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(6),
	datad => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1167_combout\);

-- Location: LCFF_X30_Y14_N7
\regfile1|regx15|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(6));

-- Location: LCFF_X30_Y15_N9
\regfile1|regx14|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(6));

-- Location: LCFF_X30_Y15_N19
\regfile1|regx12|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(6));

-- Location: LCFF_X30_Y14_N1
\regfile1|regx13|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(6));

-- Location: LCCOMB_X30_Y15_N18
\regfile1|muxes_rs2|mux10|S[6]~1164\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1164_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(6)))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(6),
	datad => \regfile1|regx13|Q\(6),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1164_combout\);

-- Location: LCCOMB_X30_Y15_N8
\regfile1|muxes_rs2|mux10|S[6]~1165\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1165_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[6]~1164_combout\ & (\regfile1|regx15|Q\(6))) # (!\regfile1|muxes_rs2|mux10|S[6]~1164_combout\ & ((\regfile1|regx14|Q\(6)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[6]~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(6),
	datac => \regfile1|regx14|Q\(6),
	datad => \regfile1|muxes_rs2|mux10|S[6]~1164_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1165_combout\);

-- Location: LCCOMB_X34_Y26_N8
\regfile1|muxes_rs2|mux10|S[6]~1166\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1166_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[6]~1165_combout\) # (\regfile1|muxes_rs2|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- ((!\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[6]~1165_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1166_combout\);

-- Location: LCFF_X28_Y27_N7
\regfile1|regx5|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(6));

-- Location: LCFF_X29_Y23_N23
\regfile1|regx7|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(6));

-- Location: LCCOMB_X29_Y23_N20
\regfile1|muxes_rs2|mux10|S[6]~1160\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1160_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx7|Q\(6)) # (!\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx6|Q\(6) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(6),
	datab => \regfile1|regx7|Q\(6),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1160_combout\);

-- Location: LCCOMB_X29_Y27_N22
\regfile1|regx4|Q[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx4|Q[6]~feeder_combout\ = \mux0_1|Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux57~0_combout\,
	combout => \regfile1|regx4|Q[6]~feeder_combout\);

-- Location: LCFF_X29_Y27_N23
\regfile1|regx4|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx4|Q[6]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(6));

-- Location: LCCOMB_X30_Y27_N18
\regfile1|muxes_rs2|mux10|S[6]~1161\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1161_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(6)) # (\regfile1|muxes_rs2|mux10|S[6]~1160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|regx4|Q\(6),
	datac => \regfile1|muxes_rs2|mux10|S[6]~1160_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1161_combout\);

-- Location: LCCOMB_X30_Y27_N16
\regfile1|muxes_rs2|mux10|S[6]~1162\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1162_combout\ = (\regfile1|muxes_rs2|mux10|S[6]~1161_combout\ & ((\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[6]~1160_combout\))) # (!\RI1|riOUT\(21) & ((\regfile1|regx5|Q\(6)) # 
-- (!\regfile1|muxes_rs2|mux10|S[6]~1160_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(6),
	datac => \regfile1|muxes_rs2|mux10|S[6]~1160_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[6]~1161_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1162_combout\);

-- Location: LCCOMB_X34_Y26_N30
\regfile1|muxes_rs2|mux10|S[6]~1163\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1163_combout\ = (\regfile1|muxes_rs2|mux10|S[6]~1162_combout\ & (((\regfile1|regx2|Q\(6)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[6]~1162_combout\ & (\regfile1|regx1|Q\(6) & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(6),
	datab => \regfile1|regx2|Q\(6),
	datac => \regfile1|muxes_rs2|mux10|S[6]~1162_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1163_combout\);

-- Location: LCCOMB_X34_Y26_N24
\regfile1|muxes_rs2|mux10|S[6]~1168\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1168_combout\ = (\regfile1|muxes_rs2|mux10|S[6]~1166_combout\ & ((\regfile1|muxes_rs2|mux10|S[6]~1167_combout\) # ((!\regfile1|muxes_rs2|mux10|S[6]~1159_combout\ & \regfile1|muxes_rs2|mux10|S[6]~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[6]~1159_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[6]~1167_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[6]~1166_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[6]~1163_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1168_combout\);

-- Location: LCFF_X28_Y22_N25
\regfile1|regx20|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(6));

-- Location: LCFF_X27_Y21_N19
\regfile1|regx22|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(6));

-- Location: LCCOMB_X28_Y22_N24
\regfile1|muxes_rs2|mux10|S[6]~1169\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1169_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx22|Q\(6))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx20|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx20|Q\(6),
	datad => \regfile1|regx22|Q\(6),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1169_combout\);

-- Location: LCCOMB_X32_Y18_N24
\regfile1|regx21|Q[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[6]~feeder_combout\ = \mux0_1|Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux57~0_combout\,
	combout => \regfile1|regx21|Q[6]~feeder_combout\);

-- Location: LCFF_X32_Y18_N25
\regfile1|regx21|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[6]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(6));

-- Location: LCCOMB_X34_Y26_N14
\regfile1|muxes_rs2|mux10|S[6]~1170\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1170_combout\ = (\regfile1|muxes_rs2|mux10|S[6]~1169_combout\ & ((\regfile1|regx23|Q\(6)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[6]~1169_combout\ & (((\regfile1|regx21|Q\(6) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(6),
	datab => \regfile1|muxes_rs2|mux10|S[6]~1169_combout\,
	datac => \regfile1|regx21|Q\(6),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1170_combout\);

-- Location: LCFF_X28_Y15_N15
\regfile1|regx19|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(6));

-- Location: LCFF_X29_Y13_N3
\regfile1|regx16|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(6));

-- Location: LCCOMB_X29_Y13_N28
\regfile1|muxes_rs2|mux10|S[6]~1173\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1173_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(6))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(6),
	datab => \regfile1|regx16|Q\(6),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1173_combout\);

-- Location: LCCOMB_X29_Y13_N6
\regfile1|muxes_rs2|mux10|S[6]~1174\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1174_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[6]~1173_combout\ & ((\regfile1|regx19|Q\(6)))) # (!\regfile1|muxes_rs2|mux10|S[6]~1173_combout\ & (\regfile1|regx18|Q\(6))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[6]~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(6),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx19|Q\(6),
	datad => \regfile1|muxes_rs2|mux10|S[6]~1173_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1174_combout\);

-- Location: LCFF_X31_Y16_N29
\regfile1|regx27|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(6));

-- Location: LCFF_X28_Y18_N3
\regfile1|regx24|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(6));

-- Location: LCCOMB_X28_Y18_N2
\regfile1|muxes_rs2|mux10|S[6]~1171\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1171_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(6)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(6) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(6),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(6),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[6]~1171_combout\);

-- Location: LCCOMB_X31_Y16_N28
\regfile1|muxes_rs2|mux10|S[6]~1172\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1172_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[6]~1171_combout\ & ((\regfile1|regx27|Q\(6)))) # (!\regfile1|muxes_rs2|mux10|S[6]~1171_combout\ & (\regfile1|regx25|Q\(6))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[6]~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(6),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx27|Q\(6),
	datad => \regfile1|muxes_rs2|mux10|S[6]~1171_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1172_combout\);

-- Location: LCCOMB_X34_Y26_N12
\regfile1|muxes_rs2|mux10|S[6]~1175\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1175_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[6]~1172_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[6]~1174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[6]~1174_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[6]~1172_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1175_combout\);

-- Location: LCCOMB_X34_Y26_N2
\regfile1|muxes_rs2|mux10|S[6]~1178\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1178_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[6]~1175_combout\ & (\regfile1|muxes_rs2|mux10|S[6]~1177_combout\)) # (!\regfile1|muxes_rs2|mux10|S[6]~1175_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[6]~1170_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[6]~1175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[6]~1177_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[6]~1170_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[6]~1175_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1178_combout\);

-- Location: LCCOMB_X34_Y26_N4
\regfile1|muxes_rs2|mux10|S[6]~1179\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[6]~1179_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[6]~1168_combout\ & ((\regfile1|muxes_rs2|mux10|S[6]~1178_combout\))) # (!\regfile1|muxes_rs2|mux10|S[6]~1168_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[6]~1158_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[6]~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[6]~1158_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[6]~1168_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[6]~1178_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[6]~1179_combout\);

-- Location: LCCOMB_X27_Y22_N22
\memoriaPrograma|concatenador1|saida[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(2) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(2),
	datac => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(2),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(2));

-- Location: LCCOMB_X27_Y22_N30
\mux0_1|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux61~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[2]~4_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(2)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[2]~4_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(2),
	combout => \mux0_1|Mux61~0_combout\);

-- Location: LCFF_X21_Y23_N1
\regfile1|regx17|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(2));

-- Location: LCFF_X21_Y23_N7
\regfile1|regx16|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(2));

-- Location: LCCOMB_X21_Y23_N6
\regfile1|muxes_rs2|mux10|S[2]~1265\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1265_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(2)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(2) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(2),
	datac => \regfile1|regx16|Q\(2),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1265_combout\);

-- Location: LCCOMB_X19_Y23_N8
\regfile1|regx19|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[2]~feeder_combout\ = \mux0_1|Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux61~0_combout\,
	combout => \regfile1|regx19|Q[2]~feeder_combout\);

-- Location: LCFF_X19_Y23_N9
\regfile1|regx19|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[2]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(2));

-- Location: LCCOMB_X20_Y23_N4
\regfile1|muxes_rs2|mux10|S[2]~1266\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1266_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[2]~1265_combout\ & ((\regfile1|regx19|Q\(2)))) # (!\regfile1|muxes_rs2|mux10|S[2]~1265_combout\ & (\regfile1|regx18|Q\(2))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[2]~1265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(2),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[2]~1265_combout\,
	datad => \regfile1|regx19|Q\(2),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1266_combout\);

-- Location: LCCOMB_X20_Y23_N12
\regfile1|regx27|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[2]~feeder_combout\ = \mux0_1|Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux61~0_combout\,
	combout => \regfile1|regx27|Q[2]~feeder_combout\);

-- Location: LCFF_X20_Y23_N13
\regfile1|regx27|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[2]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(2));

-- Location: LCFF_X23_Y19_N11
\regfile1|regx25|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(2));

-- Location: LCCOMB_X33_Y26_N8
\regfile1|controlador_loads|load[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|controlador_loads|load[26]~22_combout\ = (!\RI1|riOUT\(7) & (!\RI1|riOUT\(9) & \regfile1|controlador_loads|load[27]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(7),
	datac => \RI1|riOUT\(9),
	datad => \regfile1|controlador_loads|load[27]~21_combout\,
	combout => \regfile1|controlador_loads|load[26]~22_combout\);

-- Location: LCFF_X21_Y25_N27
\regfile1|regx26|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(2));

-- Location: LCCOMB_X23_Y19_N26
\regfile1|muxes_rs2|mux10|S[2]~1263\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1263_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(2)))) # (!\RI1|riOUT\(21) & (\regfile1|regx24|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(2),
	datab => \regfile1|regx26|Q\(2),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1263_combout\);

-- Location: LCCOMB_X23_Y19_N10
\regfile1|muxes_rs2|mux10|S[2]~1264\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1264_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[2]~1263_combout\ & (\regfile1|regx27|Q\(2))) # (!\regfile1|muxes_rs2|mux10|S[2]~1263_combout\ & ((\regfile1|regx25|Q\(2)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[2]~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(2),
	datac => \regfile1|regx25|Q\(2),
	datad => \regfile1|muxes_rs2|mux10|S[2]~1263_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1264_combout\);

-- Location: LCCOMB_X20_Y23_N2
\regfile1|muxes_rs2|mux10|S[2]~1267\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1267_combout\ = (\RI1|riOUT\(22) & (\RI1|riOUT\(23))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[2]~1264_combout\))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[2]~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[2]~1266_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[2]~1264_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1267_combout\);

-- Location: LCCOMB_X19_Y23_N26
\regfile1|regx30|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx30|Q[2]~feeder_combout\ = \mux0_1|Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux61~0_combout\,
	combout => \regfile1|regx30|Q[2]~feeder_combout\);

-- Location: LCFF_X19_Y23_N27
\regfile1|regx30|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx30|Q[2]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(2));

-- Location: LCFF_X27_Y19_N27
\regfile1|regx28|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(2));

-- Location: LCCOMB_X27_Y19_N26
\regfile1|muxes_rs2|mux10|S[2]~1268\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1268_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(2))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(2),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(2),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1268_combout\);

-- Location: LCFF_X27_Y22_N31
\regfile1|regx31|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux61~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(2));

-- Location: LCCOMB_X19_Y23_N0
\regfile1|muxes_rs2|mux10|S[2]~1269\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1269_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[2]~1268_combout\ & ((\regfile1|regx31|Q\(2)))) # (!\regfile1|muxes_rs2|mux10|S[2]~1268_combout\ & (\regfile1|regx30|Q\(2))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[2]~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(2),
	datac => \regfile1|muxes_rs2|mux10|S[2]~1268_combout\,
	datad => \regfile1|regx31|Q\(2),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1269_combout\);

-- Location: LCCOMB_X30_Y25_N28
\regfile1|regx21|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[2]~feeder_combout\ = \mux0_1|Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux61~0_combout\,
	combout => \regfile1|regx21|Q[2]~feeder_combout\);

-- Location: LCFF_X30_Y25_N29
\regfile1|regx21|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[2]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(2));

-- Location: LCFF_X32_Y26_N29
\regfile1|regx22|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(2));

-- Location: LCFF_X32_Y26_N11
\regfile1|regx20|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(2));

-- Location: LCCOMB_X32_Y26_N10
\regfile1|muxes_rs2|mux10|S[2]~1261\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1261_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(2))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(2),
	datac => \regfile1|regx20|Q\(2),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1261_combout\);

-- Location: LCCOMB_X20_Y25_N0
\regfile1|muxes_rs2|mux10|S[2]~1262\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1262_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[2]~1261_combout\ & (\regfile1|regx23|Q\(2))) # (!\regfile1|muxes_rs2|mux10|S[2]~1261_combout\ & ((\regfile1|regx21|Q\(2)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[2]~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(2),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(2),
	datad => \regfile1|muxes_rs2|mux10|S[2]~1261_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1262_combout\);

-- Location: LCCOMB_X20_Y23_N20
\regfile1|muxes_rs2|mux10|S[2]~1270\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1270_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[2]~1267_combout\ & (\regfile1|muxes_rs2|mux10|S[2]~1269_combout\)) # (!\regfile1|muxes_rs2|mux10|S[2]~1267_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[2]~1262_combout\))))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[2]~1267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[2]~1267_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[2]~1269_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[2]~1262_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1270_combout\);

-- Location: LCFF_X25_Y24_N3
\regfile1|regx2|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(2));

-- Location: LCCOMB_X25_Y24_N2
\regfile1|muxes_rs2|mux10|S[2]~1259\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1259_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[2]~1251_combout\ & ((\regfile1|regx2|Q\(2)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[2]~1251_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(2),
	datad => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1259_combout\);

-- Location: LCFF_X24_Y26_N7
\regfile1|regx1|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(2));

-- Location: LCFF_X31_Y24_N21
\regfile1|regx5|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(2));

-- Location: LCFF_X31_Y24_N31
\regfile1|regx4|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(2));

-- Location: LCCOMB_X29_Y26_N8
\regfile1|regx6|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[2]~feeder_combout\ = \mux0_1|Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux61~0_combout\,
	combout => \regfile1|regx6|Q[2]~feeder_combout\);

-- Location: LCFF_X29_Y26_N9
\regfile1|regx6|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[2]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(2));

-- Location: LCFF_X30_Y26_N27
\regfile1|regx7|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(2));

-- Location: LCCOMB_X30_Y26_N26
\regfile1|muxes_rs2|mux10|S[2]~1252\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1252_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx7|Q\(2)))) # (!\RI1|riOUT\(20) & (\regfile1|regx6|Q\(2))))) # (!\RI1|riOUT\(21) & (((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(2),
	datac => \regfile1|regx7|Q\(2),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1252_combout\);

-- Location: LCCOMB_X31_Y24_N30
\regfile1|muxes_rs2|mux10|S[2]~1253\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1253_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(2)) # (\regfile1|muxes_rs2|mux10|S[2]~1252_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx4|Q\(2),
	datad => \regfile1|muxes_rs2|mux10|S[2]~1252_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1253_combout\);

-- Location: LCCOMB_X31_Y24_N20
\regfile1|muxes_rs2|mux10|S[2]~1254\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1254_combout\ = (\regfile1|muxes_rs2|mux10|S[2]~1253_combout\ & ((\regfile1|muxes_rs2|mux10|S[2]~1252_combout\ & ((\RI1|riOUT\(21)) # (\regfile1|regx5|Q\(2)))) # (!\regfile1|muxes_rs2|mux10|S[2]~1252_combout\ & 
-- (!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[2]~1252_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx5|Q\(2),
	datad => \regfile1|muxes_rs2|mux10|S[2]~1253_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1254_combout\);

-- Location: LCCOMB_X25_Y24_N20
\regfile1|muxes_rs2|mux10|S[2]~1255\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1255_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[2]~1254_combout\ & (\regfile1|regx2|Q\(2))) # (!\regfile1|muxes_rs2|mux10|S[2]~1254_combout\ & ((\regfile1|regx1|Q\(2)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[2]~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(2),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(2),
	datad => \regfile1|muxes_rs2|mux10|S[2]~1254_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1255_combout\);

-- Location: LCFF_X28_Y28_N25
\regfile1|regx14|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(2));

-- Location: LCFF_X28_Y28_N31
\regfile1|regx12|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(2));

-- Location: LCCOMB_X28_Y28_N12
\regfile1|muxes_rs2|mux10|S[2]~1256\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1256_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(2))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(2),
	datab => \regfile1|regx12|Q\(2),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[2]~1256_combout\);

-- Location: LCCOMB_X28_Y28_N24
\regfile1|muxes_rs2|mux10|S[2]~1257\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1257_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[2]~1256_combout\ & (\regfile1|regx15|Q\(2))) # (!\regfile1|muxes_rs2|mux10|S[2]~1256_combout\ & ((\regfile1|regx14|Q\(2)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[2]~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(2),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(2),
	datad => \regfile1|muxes_rs2|mux10|S[2]~1256_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1257_combout\);

-- Location: LCCOMB_X28_Y28_N14
\regfile1|muxes_rs2|mux10|S[2]~1258\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1258_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[2]~1257_combout\) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[2]~1257_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1258_combout\);

-- Location: LCCOMB_X25_Y24_N6
\regfile1|muxes_rs2|mux10|S[2]~1260\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1260_combout\ = (\regfile1|muxes_rs2|mux10|S[2]~1258_combout\ & ((\regfile1|muxes_rs2|mux10|S[2]~1259_combout\) # ((!\regfile1|muxes_rs2|mux10|S[2]~1251_combout\ & \regfile1|muxes_rs2|mux10|S[2]~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[2]~1251_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[2]~1259_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[2]~1255_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[2]~1258_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1260_combout\);

-- Location: LCCOMB_X25_Y23_N2
\regfile1|muxes_rs2|mux10|S[2]~1271\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[2]~1271_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[2]~1260_combout\ & ((\regfile1|muxes_rs2|mux10|S[2]~1270_combout\))) # (!\regfile1|muxes_rs2|mux10|S[2]~1260_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[2]~1250_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[2]~1260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[2]~1250_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[2]~1270_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[2]~1260_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[2]~1271_combout\);

-- Location: LCCOMB_X22_Y22_N12
\memoriaPrograma|concatenador1|saida[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(1) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(1),
	datab => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(1),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(1));

-- Location: LCCOMB_X22_Y22_N18
\mux0_1|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux62~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[1]~2_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(1)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[1]~2_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(1),
	combout => \mux0_1|Mux62~0_combout\);

-- Location: LCFF_X25_Y25_N19
\regfile1|regx3|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(1));

-- Location: LCCOMB_X25_Y25_N18
\regfile1|muxes_rs2|mux10|S[1]~1274\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1274_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(1) & !\regfile1|muxes_rs2|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(1),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1274_combout\);

-- Location: LCFF_X21_Y21_N11
\regfile1|regx11|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(1));

-- Location: LCFF_X21_Y21_N25
\regfile1|regx9|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(1));

-- Location: LCCOMB_X19_Y19_N22
\regfile1|regx10|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx10|Q[1]~feeder_combout\);

-- Location: LCFF_X19_Y19_N23
\regfile1|regx10|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(1));

-- Location: LCFF_X22_Y19_N27
\regfile1|regx8|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(1));

-- Location: LCCOMB_X22_Y19_N26
\regfile1|muxes_rs2|mux10|S[1]~1279\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1279_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(1)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(1) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(1),
	datac => \regfile1|regx8|Q\(1),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1279_combout\);

-- Location: LCCOMB_X21_Y21_N24
\regfile1|muxes_rs2|mux10|S[1]~1280\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1280_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[1]~1279_combout\ & (\regfile1|regx11|Q\(1))) # (!\regfile1|muxes_rs2|mux10|S[1]~1279_combout\ & ((\regfile1|regx9|Q\(1)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[1]~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(1),
	datac => \regfile1|regx9|Q\(1),
	datad => \regfile1|muxes_rs2|mux10|S[1]~1279_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1280_combout\);

-- Location: LCCOMB_X25_Y25_N14
\regfile1|muxes_rs2|mux10|S[1]~1281\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1281_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # (\regfile1|muxes_rs2|mux10|S[1]~1280_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[1]~1280_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1281_combout\);

-- Location: LCFF_X28_Y23_N29
\regfile1|regx7|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(1));

-- Location: LCFF_X28_Y23_N27
\regfile1|regx6|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(1));

-- Location: LCCOMB_X28_Y23_N2
\regfile1|muxes_rs2|mux10|S[1]~1275\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1275_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx7|Q\(1))) # (!\RI1|riOUT\(20) & ((\regfile1|regx6|Q\(1)))))) # (!\RI1|riOUT\(21) & (((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx7|Q\(1),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx6|Q\(1),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1275_combout\);

-- Location: LCCOMB_X28_Y23_N12
\regfile1|muxes_rs2|mux10|S[1]~1276\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1276_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(1)) # (\regfile1|muxes_rs2|mux10|S[1]~1275_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(1),
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[1]~1275_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1276_combout\);

-- Location: LCCOMB_X25_Y26_N20
\regfile1|muxes_rs2|mux10|S[1]~1277\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1277_combout\ = (\regfile1|muxes_rs2|mux10|S[1]~1276_combout\ & ((\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[1]~1275_combout\))) # (!\RI1|riOUT\(21) & ((\regfile1|regx5|Q\(1)) # 
-- (!\regfile1|muxes_rs2|mux10|S[1]~1275_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(1),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[1]~1275_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[1]~1276_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1277_combout\);

-- Location: LCFF_X25_Y25_N13
\regfile1|regx2|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(1));

-- Location: LCCOMB_X25_Y26_N22
\regfile1|muxes_rs2|mux10|S[1]~1278\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1278_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[1]~1277_combout\ & ((\regfile1|regx2|Q\(1)))) # (!\regfile1|muxes_rs2|mux10|S[1]~1277_combout\ & (\regfile1|regx1|Q\(1))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[1]~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(1),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[1]~1277_combout\,
	datad => \regfile1|regx2|Q\(1),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1278_combout\);

-- Location: LCCOMB_X25_Y25_N20
\regfile1|muxes_rs2|mux10|S[1]~1283\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1283_combout\ = (\regfile1|muxes_rs2|mux10|S[1]~1281_combout\ & ((\regfile1|muxes_rs2|mux10|S[1]~1282_combout\) # ((!\regfile1|muxes_rs2|mux10|S[1]~1274_combout\ & \regfile1|muxes_rs2|mux10|S[1]~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[1]~1282_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[1]~1274_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[1]~1281_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[1]~1278_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1283_combout\);

-- Location: LCFF_X22_Y22_N19
\regfile1|regx31|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux62~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(1));

-- Location: LCFF_X22_Y22_N13
\regfile1|regx29|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(1));

-- Location: LCCOMB_X22_Y22_N20
\regfile1|muxes_rs2|mux10|S[1]~1292\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1292_combout\ = (\regfile1|muxes_rs2|mux10|S[1]~1291_combout\ & ((\regfile1|regx31|Q\(1)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[1]~1291_combout\ & (((\regfile1|regx29|Q\(1) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[1]~1291_combout\,
	datab => \regfile1|regx31|Q\(1),
	datac => \regfile1|regx29|Q\(1),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1292_combout\);

-- Location: LCFF_X23_Y27_N15
\regfile1|regx19|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(1));

-- Location: LCCOMB_X21_Y27_N28
\regfile1|regx17|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx17|Q[1]~feeder_combout\);

-- Location: LCFF_X21_Y27_N29
\regfile1|regx17|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(1));

-- Location: LCCOMB_X21_Y27_N8
\regfile1|muxes_rs2|mux10|S[1]~1288\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1288_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(1)))) # (!\RI1|riOUT\(20) & (\regfile1|regx16|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(1),
	datab => \regfile1|regx17|Q\(1),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1288_combout\);

-- Location: LCCOMB_X22_Y27_N0
\regfile1|muxes_rs2|mux10|S[1]~1289\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1289_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[1]~1288_combout\ & ((\regfile1|regx19|Q\(1)))) # (!\regfile1|muxes_rs2|mux10|S[1]~1288_combout\ & (\regfile1|regx18|Q\(1))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[1]~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(1),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx19|Q\(1),
	datad => \regfile1|muxes_rs2|mux10|S[1]~1288_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1289_combout\);

-- Location: LCFF_X23_Y22_N13
\regfile1|regx23|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(1));

-- Location: LCFF_X19_Y22_N9
\regfile1|regx22|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(1));

-- Location: LCFF_X23_Y22_N19
\regfile1|regx21|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(1));

-- Location: LCCOMB_X19_Y22_N2
\regfile1|muxes_rs2|mux10|S[1]~1286\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1286_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx21|Q\(1)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx20|Q\(1) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(1),
	datab => \regfile1|regx21|Q\(1),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[1]~1286_combout\);

-- Location: LCCOMB_X19_Y22_N8
\regfile1|muxes_rs2|mux10|S[1]~1287\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1287_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[1]~1286_combout\ & (\regfile1|regx23|Q\(1))) # (!\regfile1|muxes_rs2|mux10|S[1]~1286_combout\ & ((\regfile1|regx22|Q\(1)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[1]~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(1),
	datac => \regfile1|regx22|Q\(1),
	datad => \regfile1|muxes_rs2|mux10|S[1]~1286_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1287_combout\);

-- Location: LCCOMB_X20_Y25_N20
\regfile1|muxes_rs2|mux10|S[1]~1290\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1290_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[1]~1287_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[1]~1289_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[1]~1289_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[1]~1287_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1290_combout\);

-- Location: LCCOMB_X24_Y25_N10
\regfile1|muxes_rs2|mux10|S[1]~1293\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1293_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[1]~1290_combout\ & ((\regfile1|muxes_rs2|mux10|S[1]~1292_combout\))) # (!\regfile1|muxes_rs2|mux10|S[1]~1290_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[1]~1285_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[1]~1290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[1]~1285_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[1]~1292_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[1]~1290_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1293_combout\);

-- Location: LCCOMB_X25_Y25_N6
\regfile1|muxes_rs2|mux10|S[1]~1294\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[1]~1294_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[1]~1283_combout\ & ((\regfile1|muxes_rs2|mux10|S[1]~1293_combout\))) # (!\regfile1|muxes_rs2|mux10|S[1]~1283_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[1]~1273_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[1]~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[1]~1273_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[1]~1283_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[1]~1293_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[1]~1294_combout\);

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_wr,
	combout => \wr~combout\);

-- Location: LCCOMB_X30_Y20_N18
\memoriaPrograma|concatenador1|saida[9]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[9]~55_combout\ = (\RI1|riOUT\(12)) # ((\wr~combout\) # (\RI1|riOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(12),
	datab => \wr~combout\,
	datad => \RI1|riOUT\(13),
	combout => \memoriaPrograma|concatenador1|saida[9]~55_combout\);

-- Location: LCCOMB_X29_Y20_N30
\memoriaPrograma|concatenador1|saida[10]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[10]~60_combout\ = (\memoriaPrograma|concatenador1|saida[9]~55_combout\ & (\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(2))) # (!\memoriaPrograma|concatenador1|saida[9]~55_combout\ & 
-- (((\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7) & !\RI1|riOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(2),
	datab => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	datac => \RI1|riOUT\(14),
	datad => \memoriaPrograma|concatenador1|saida[9]~55_combout\,
	combout => \memoriaPrograma|concatenador1|saida[10]~60_combout\);

-- Location: LCCOMB_X29_Y21_N0
\memoriaPrograma|concatenador1|saida[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(10) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[10]~60_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(10),
	datab => \memoriaPrograma|concatenador1|saida[10]~60_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(10));

-- Location: LCCOMB_X29_Y21_N30
\mux0_1|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux53~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[10]~20_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(10)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[10]~20_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(10),
	combout => \mux0_1|Mux53~0_combout\);

-- Location: LCFF_X30_Y20_N21
\regfile1|regx11|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(10));

-- Location: LCFF_X22_Y19_N19
\regfile1|regx8|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(10));

-- Location: LCCOMB_X22_Y17_N12
\regfile1|regx10|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[10]~feeder_combout\ = \mux0_1|Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux53~0_combout\,
	combout => \regfile1|regx10|Q[10]~feeder_combout\);

-- Location: LCFF_X22_Y17_N13
\regfile1|regx10|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[10]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(10));

-- Location: LCCOMB_X22_Y19_N18
\regfile1|muxes_rs2|mux10|S[10]~1065\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1065_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx10|Q\(10))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx8|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx8|Q\(10),
	datad => \regfile1|regx10|Q\(10),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1065_combout\);

-- Location: LCCOMB_X23_Y25_N14
\regfile1|muxes_rs2|mux10|S[10]~1066\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1066_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[10]~1065_combout\ & ((\regfile1|regx11|Q\(10)))) # (!\regfile1|muxes_rs2|mux10|S[10]~1065_combout\ & (\regfile1|regx9|Q\(10))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[10]~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(10),
	datab => \regfile1|regx11|Q\(10),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1065_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1066_combout\);

-- Location: LCFF_X25_Y25_N27
\regfile1|regx3|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(10));

-- Location: LCCOMB_X25_Y25_N26
\regfile1|muxes_rs2|mux10|S[10]~1067\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1067_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(10) & !\regfile1|muxes_rs2|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(10),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1067_combout\);

-- Location: LCCOMB_X27_Y24_N18
\regfile1|regx1|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[10]~feeder_combout\ = \mux0_1|Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux53~0_combout\,
	combout => \regfile1|regx1|Q[10]~feeder_combout\);

-- Location: LCFF_X27_Y24_N19
\regfile1|regx1|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[10]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(10));

-- Location: LCFF_X31_Y24_N19
\regfile1|regx5|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(10));

-- Location: LCFF_X31_Y24_N25
\regfile1|regx4|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(10));

-- Location: LCFF_X30_Y27_N25
\regfile1|regx6|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(10));

-- Location: LCCOMB_X30_Y27_N0
\regfile1|muxes_rs2|mux10|S[10]~1068\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1068_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx7|Q\(10))) # (!\RI1|riOUT\(20) & ((\regfile1|regx6|Q\(10)))))) # (!\RI1|riOUT\(21) & (((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(10),
	datab => \regfile1|regx6|Q\(10),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1068_combout\);

-- Location: LCCOMB_X31_Y24_N24
\regfile1|muxes_rs2|mux10|S[10]~1069\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1069_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(10)) # (\regfile1|muxes_rs2|mux10|S[10]~1068_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx4|Q\(10),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1068_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1069_combout\);

-- Location: LCCOMB_X31_Y24_N18
\regfile1|muxes_rs2|mux10|S[10]~1070\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1070_combout\ = (\regfile1|muxes_rs2|mux10|S[10]~1069_combout\ & ((\regfile1|muxes_rs2|mux10|S[10]~1068_combout\ & ((\RI1|riOUT\(21)) # (\regfile1|regx5|Q\(10)))) # (!\regfile1|muxes_rs2|mux10|S[10]~1068_combout\ & 
-- (!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[10]~1068_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx5|Q\(10),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1069_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1070_combout\);

-- Location: LCCOMB_X27_Y24_N0
\regfile1|muxes_rs2|mux10|S[10]~1071\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1071_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[10]~1070_combout\ & (\regfile1|regx2|Q\(10))) # (!\regfile1|muxes_rs2|mux10|S[10]~1070_combout\ & ((\regfile1|regx1|Q\(10)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[10]~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(10),
	datab => \regfile1|regx1|Q\(10),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[10]~1070_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1071_combout\);

-- Location: LCCOMB_X30_Y21_N0
\regfile1|regx13|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[10]~feeder_combout\ = \mux0_1|Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux53~0_combout\,
	combout => \regfile1|regx13|Q[10]~feeder_combout\);

-- Location: LCFF_X30_Y21_N1
\regfile1|regx13|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[10]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(10));

-- Location: LCCOMB_X31_Y21_N2
\regfile1|muxes_rs2|mux10|S[10]~1072\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1072_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(10)))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(10),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx13|Q\(10),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1072_combout\);

-- Location: LCFF_X37_Y20_N23
\regfile1|regx14|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(10));

-- Location: LCCOMB_X23_Y25_N16
\regfile1|muxes_rs2|mux10|S[10]~1073\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1073_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[10]~1072_combout\ & (\regfile1|regx15|Q\(10))) # (!\regfile1|muxes_rs2|mux10|S[10]~1072_combout\ & ((\regfile1|regx14|Q\(10)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[10]~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(10),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[10]~1072_combout\,
	datad => \regfile1|regx14|Q\(10),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1073_combout\);

-- Location: LCCOMB_X23_Y25_N30
\regfile1|muxes_rs2|mux10|S[10]~1074\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1074_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[10]~1073_combout\) # (\regfile1|muxes_rs2|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- ((!\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[10]~1073_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1074_combout\);

-- Location: LCCOMB_X23_Y25_N2
\regfile1|muxes_rs2|mux10|S[10]~1076\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1076_combout\ = (\regfile1|muxes_rs2|mux10|S[10]~1074_combout\ & ((\regfile1|muxes_rs2|mux10|S[10]~1075_combout\) # ((!\regfile1|muxes_rs2|mux10|S[10]~1067_combout\ & \regfile1|muxes_rs2|mux10|S[10]~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[10]~1075_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[10]~1067_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[10]~1071_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[10]~1074_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1076_combout\);

-- Location: LCFF_X33_Y22_N1
\regfile1|regx21|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(10));

-- Location: LCFF_X32_Y26_N27
\regfile1|regx22|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(10));

-- Location: LCFF_X32_Y26_N17
\regfile1|regx20|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(10));

-- Location: LCCOMB_X32_Y26_N16
\regfile1|muxes_rs2|mux10|S[10]~1077\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1077_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(10))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(10),
	datac => \regfile1|regx20|Q\(10),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1077_combout\);

-- Location: LCCOMB_X33_Y22_N0
\regfile1|muxes_rs2|mux10|S[10]~1078\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1078_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[10]~1077_combout\ & (\regfile1|regx23|Q\(10))) # (!\regfile1|muxes_rs2|mux10|S[10]~1077_combout\ & ((\regfile1|regx21|Q\(10)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[10]~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(10),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(10),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1077_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1078_combout\);

-- Location: LCFF_X33_Y18_N27
\regfile1|regx30|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(10));

-- Location: LCFF_X27_Y19_N19
\regfile1|regx28|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux53~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(10));

-- Location: LCCOMB_X27_Y19_N18
\regfile1|muxes_rs2|mux10|S[10]~1084\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1084_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(10)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx28|Q\(10) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(10),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(10),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[10]~1084_combout\);

-- Location: LCCOMB_X33_Y18_N26
\regfile1|muxes_rs2|mux10|S[10]~1085\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1085_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[10]~1084_combout\ & (\regfile1|regx31|Q\(10))) # (!\regfile1|muxes_rs2|mux10|S[10]~1084_combout\ & ((\regfile1|regx30|Q\(10)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[10]~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(10),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx30|Q\(10),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1084_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1085_combout\);

-- Location: LCCOMB_X23_Y19_N2
\regfile1|muxes_rs2|mux10|S[10]~1086\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1086_combout\ = (\regfile1|muxes_rs2|mux10|S[10]~1083_combout\ & (((\regfile1|muxes_rs2|mux10|S[10]~1085_combout\) # (!\RI1|riOUT\(22))))) # (!\regfile1|muxes_rs2|mux10|S[10]~1083_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[10]~1078_combout\ & (\RI1|riOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[10]~1083_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[10]~1078_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[10]~1085_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1086_combout\);

-- Location: LCCOMB_X23_Y19_N8
\regfile1|muxes_rs2|mux10|S[10]~1087\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[10]~1087_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[10]~1076_combout\ & ((\regfile1|muxes_rs2|mux10|S[10]~1086_combout\))) # (!\regfile1|muxes_rs2|mux10|S[10]~1076_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[10]~1066_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[10]~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[10]~1066_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[10]~1076_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[10]~1086_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[10]~1087_combout\);

-- Location: LCCOMB_X28_Y20_N8
\memoriaPrograma|concatenador1|saida[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(12) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[12]~58_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[12]~58_combout\,
	datab => \memoriaPrograma|concatenador1|saida\(12),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(12));

-- Location: LCCOMB_X28_Y20_N0
\mux0_1|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux51~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(12)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \memoriaPrograma|concatenador1|saida\(12),
	datad => \selMUX0~combout\(0),
	combout => \mux0_1|Mux51~0_combout\);

-- Location: LCFF_X22_Y20_N31
\regfile1|regx10|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(12));

-- Location: LCFF_X22_Y20_N9
\regfile1|regx8|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(12));

-- Location: LCCOMB_X22_Y20_N8
\regfile1|muxes_rs2|mux10|S[12]~1025\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1025_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(12)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(12) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(12),
	datac => \regfile1|regx8|Q\(12),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1025_combout\);

-- Location: LCCOMB_X20_Y16_N20
\regfile1|regx9|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[12]~feeder_combout\ = \mux0_1|Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux51~0_combout\,
	combout => \regfile1|regx9|Q[12]~feeder_combout\);

-- Location: LCFF_X20_Y16_N21
\regfile1|regx9|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[12]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(12));

-- Location: LCCOMB_X21_Y16_N16
\regfile1|muxes_rs2|mux10|S[12]~1026\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1026_combout\ = (\regfile1|muxes_rs2|mux10|S[12]~1025_combout\ & ((\regfile1|regx11|Q\(12)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[12]~1025_combout\ & (((\regfile1|regx9|Q\(12) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(12),
	datab => \regfile1|muxes_rs2|mux10|S[12]~1025_combout\,
	datac => \regfile1|regx9|Q\(12),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1026_combout\);

-- Location: LCCOMB_X37_Y20_N10
\regfile1|regx14|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[12]~feeder_combout\ = \mux0_1|Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux51~0_combout\,
	combout => \regfile1|regx14|Q[12]~feeder_combout\);

-- Location: LCFF_X37_Y20_N11
\regfile1|regx14|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[12]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(12));

-- Location: LCFF_X35_Y20_N23
\regfile1|regx13|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(12));

-- Location: LCCOMB_X36_Y21_N22
\regfile1|muxes_rs2|mux10|S[12]~1027\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1027_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx13|Q\(12)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(12) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(12),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx13|Q\(12),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1027_combout\);

-- Location: LCCOMB_X36_Y21_N16
\regfile1|muxes_rs2|mux10|S[12]~1028\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1028_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[12]~1027_combout\ & (\regfile1|regx15|Q\(12))) # (!\regfile1|muxes_rs2|mux10|S[12]~1027_combout\ & ((\regfile1|regx14|Q\(12)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[12]~1027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(12),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(12),
	datad => \regfile1|muxes_rs2|mux10|S[12]~1027_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1028_combout\);

-- Location: LCFF_X28_Y26_N13
\regfile1|regx1|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(12));

-- Location: LCFF_X28_Y26_N11
\regfile1|regx3|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(12));

-- Location: LCFF_X30_Y26_N17
\regfile1|regx4|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(12));

-- Location: LCCOMB_X28_Y27_N22
\regfile1|regx5|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[12]~feeder_combout\ = \mux0_1|Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux51~0_combout\,
	combout => \regfile1|regx5|Q[12]~feeder_combout\);

-- Location: LCFF_X28_Y27_N23
\regfile1|regx5|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[12]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(12));

-- Location: LCCOMB_X30_Y26_N16
\regfile1|muxes_rs2|mux10|S[12]~1029\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1029_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(12)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(12),
	datad => \regfile1|regx5|Q\(12),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1029_combout\);

-- Location: LCFF_X27_Y26_N3
\regfile1|regx7|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(12));

-- Location: LCFF_X29_Y26_N7
\regfile1|regx6|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(12));

-- Location: LCCOMB_X27_Y26_N2
\regfile1|muxes_rs2|mux10|S[12]~1030\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1030_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[12]~1029_combout\ & (\regfile1|regx7|Q\(12))) # (!\regfile1|muxes_rs2|mux10|S[12]~1029_combout\ & ((\regfile1|regx6|Q\(12)))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[12]~1029_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[12]~1029_combout\,
	datac => \regfile1|regx7|Q\(12),
	datad => \regfile1|regx6|Q\(12),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1030_combout\);

-- Location: LCCOMB_X28_Y26_N10
\regfile1|muxes_rs2|mux10|S[12]~1031\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1031_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[12]~1030_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(12))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(12),
	datad => \regfile1|muxes_rs2|mux10|S[12]~1030_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1031_combout\);

-- Location: LCFF_X27_Y18_N31
\regfile1|regx2|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(12));

-- Location: LCCOMB_X27_Y18_N28
\regfile1|muxes_rs2|mux10|S[12]~1032\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1032_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[12]~1031_combout\ & ((\regfile1|regx2|Q\(12)))) # (!\regfile1|muxes_rs2|mux10|S[12]~1031_combout\ & (\regfile1|regx1|Q\(12))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[12]~1031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx1|Q\(12),
	datac => \regfile1|muxes_rs2|mux10|S[12]~1031_combout\,
	datad => \regfile1|regx2|Q\(12),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1032_combout\);

-- Location: LCCOMB_X27_Y18_N22
\regfile1|muxes_rs2|mux10|S[12]~1033\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1033_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[12]~1028_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[12]~1032_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[12]~1028_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[12]~1032_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1033_combout\);

-- Location: LCFF_X27_Y18_N5
\regfile1|regx21|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(12));

-- Location: LCFF_X32_Y26_N3
\regfile1|regx22|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(12));

-- Location: LCFF_X32_Y26_N9
\regfile1|regx20|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(12));

-- Location: LCCOMB_X32_Y26_N8
\regfile1|muxes_rs2|mux10|S[12]~1034\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1034_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(12))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(12),
	datac => \regfile1|regx20|Q\(12),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1034_combout\);

-- Location: LCCOMB_X27_Y18_N14
\regfile1|muxes_rs2|mux10|S[12]~1035\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1035_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[12]~1034_combout\ & (\regfile1|regx23|Q\(12))) # (!\regfile1|muxes_rs2|mux10|S[12]~1034_combout\ & ((\regfile1|regx21|Q\(12)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[12]~1034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(12),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(12),
	datad => \regfile1|muxes_rs2|mux10|S[12]~1034_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1035_combout\);

-- Location: LCCOMB_X35_Y18_N18
\regfile1|regx27|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[12]~feeder_combout\ = \mux0_1|Mux51~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux51~0_combout\,
	combout => \regfile1|regx27|Q[12]~feeder_combout\);

-- Location: LCFF_X35_Y18_N19
\regfile1|regx27|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[12]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(12));

-- Location: LCFF_X21_Y22_N19
\regfile1|regx26|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(12));

-- Location: LCFF_X25_Y22_N23
\regfile1|regx24|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(12));

-- Location: LCCOMB_X25_Y22_N22
\regfile1|muxes_rs2|mux10|S[12]~1036\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1036_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(12)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(12) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(12),
	datac => \regfile1|regx24|Q\(12),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1036_combout\);

-- Location: LCCOMB_X27_Y16_N14
\regfile1|muxes_rs2|mux10|S[12]~1037\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1037_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[12]~1036_combout\ & ((\regfile1|regx27|Q\(12)))) # (!\regfile1|muxes_rs2|mux10|S[12]~1036_combout\ & (\regfile1|regx25|Q\(12))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[12]~1036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(12),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx27|Q\(12),
	datad => \regfile1|muxes_rs2|mux10|S[12]~1036_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1037_combout\);

-- Location: LCFF_X22_Y23_N23
\regfile1|regx19|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(12));

-- Location: LCFF_X22_Y23_N9
\regfile1|regx18|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(12));

-- Location: LCFF_X24_Y27_N11
\regfile1|regx16|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(12));

-- Location: LCCOMB_X24_Y27_N10
\regfile1|muxes_rs2|mux10|S[12]~1038\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1038_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(12))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(12),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(12),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[12]~1038_combout\);

-- Location: LCCOMB_X22_Y23_N8
\regfile1|muxes_rs2|mux10|S[12]~1039\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1039_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[12]~1038_combout\ & (\regfile1|regx19|Q\(12))) # (!\regfile1|muxes_rs2|mux10|S[12]~1038_combout\ & ((\regfile1|regx18|Q\(12)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[12]~1038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(12),
	datac => \regfile1|regx18|Q\(12),
	datad => \regfile1|muxes_rs2|mux10|S[12]~1038_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1039_combout\);

-- Location: LCCOMB_X27_Y16_N12
\regfile1|muxes_rs2|mux10|S[12]~1040\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1040_combout\ = (\RI1|riOUT\(22) & (\RI1|riOUT\(23))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[12]~1037_combout\)) # (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[12]~1039_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[12]~1037_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[12]~1039_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1040_combout\);

-- Location: LCCOMB_X27_Y16_N2
\regfile1|muxes_rs2|mux10|S[12]~1043\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1043_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[12]~1040_combout\ & (\regfile1|muxes_rs2|mux10|S[12]~1042_combout\)) # (!\regfile1|muxes_rs2|mux10|S[12]~1040_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[12]~1035_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[12]~1040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[12]~1042_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[12]~1035_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[12]~1040_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1043_combout\);

-- Location: LCCOMB_X27_Y19_N22
\regfile1|muxes_rs2|mux10|S[12]~1044\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[12]~1044_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[12]~1033_combout\ & ((\regfile1|muxes_rs2|mux10|S[12]~1043_combout\))) # (!\regfile1|muxes_rs2|mux10|S[12]~1033_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[12]~1026_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[12]~1033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[12]~1026_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[12]~1033_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[12]~1043_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[12]~1044_combout\);

-- Location: LCCOMB_X27_Y20_N2
\memoriaPrograma|concatenador1|saida[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(15) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[15]~54_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[15]~54_combout\,
	datab => \memoriaPrograma|concatenador1|saida\(15),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(15));

-- Location: LCCOMB_X27_Y20_N26
\mux0_1|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux48~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(15)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(15),
	combout => \mux0_1|Mux48~0_combout\);

-- Location: LCFF_X24_Y22_N5
\regfile1|regx29|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(15));

-- Location: LCFF_X24_Y15_N31
\regfile1|regx30|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(15));

-- Location: LCCOMB_X24_Y15_N10
\regfile1|muxes_rs2|mux10|S[15]~981\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~981_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx30|Q\(15)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx28|Q\(15) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(15),
	datab => \regfile1|regx30|Q\(15),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[15]~981_combout\);

-- Location: LCCOMB_X24_Y22_N26
\regfile1|muxes_rs2|mux10|S[15]~982\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~982_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[15]~981_combout\ & (\regfile1|regx31|Q\(15))) # (!\regfile1|muxes_rs2|mux10|S[15]~981_combout\ & ((\regfile1|regx29|Q\(15)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[15]~981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(15),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx29|Q\(15),
	datad => \regfile1|muxes_rs2|mux10|S[15]~981_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~982_combout\);

-- Location: LCFF_X21_Y19_N9
\regfile1|regx22|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(15));

-- Location: LCFF_X27_Y26_N29
\regfile1|regx21|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(15));

-- Location: LCFF_X22_Y19_N29
\regfile1|regx20|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(15));

-- Location: LCCOMB_X22_Y19_N28
\regfile1|muxes_rs2|mux10|S[15]~976\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~976_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(15))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(15),
	datac => \regfile1|regx20|Q\(15),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[15]~976_combout\);

-- Location: LCCOMB_X21_Y19_N8
\regfile1|muxes_rs2|mux10|S[15]~977\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~977_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[15]~976_combout\ & (\regfile1|regx23|Q\(15))) # (!\regfile1|muxes_rs2|mux10|S[15]~976_combout\ & ((\regfile1|regx22|Q\(15)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[15]~976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(15),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(15),
	datad => \regfile1|muxes_rs2|mux10|S[15]~976_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~977_combout\);

-- Location: LCCOMB_X25_Y26_N28
\regfile1|muxes_rs2|mux10|S[15]~980\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~980_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23)) # (\regfile1|muxes_rs2|mux10|S[15]~977_combout\)))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[15]~979_combout\ & (!\RI1|riOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[15]~979_combout\,
	datab => \RI1|riOUT\(22),
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[15]~977_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~980_combout\);

-- Location: LCCOMB_X25_Y26_N14
\regfile1|muxes_rs2|mux10|S[15]~983\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~983_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[15]~980_combout\ & ((\regfile1|muxes_rs2|mux10|S[15]~982_combout\))) # (!\regfile1|muxes_rs2|mux10|S[15]~980_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[15]~975_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[15]~980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[15]~975_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[15]~982_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[15]~980_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~983_combout\);

-- Location: LCCOMB_X33_Y26_N6
\regfile1|regx2|Q[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[15]~feeder_combout\ = \mux0_1|Mux48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux48~0_combout\,
	combout => \regfile1|regx2|Q[15]~feeder_combout\);

-- Location: LCFF_X33_Y26_N7
\regfile1|regx2|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[15]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(15));

-- Location: LCFF_X25_Y26_N1
\regfile1|regx1|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(15));

-- Location: LCCOMB_X25_Y26_N8
\regfile1|muxes_rs2|mux10|S[15]~972\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~972_combout\ = (\regfile1|muxes_rs2|mux10|S[15]~971_combout\ & ((\regfile1|regx2|Q\(15)) # ((!\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[15]~971_combout\ & 
-- (((\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & \regfile1|regx1|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[15]~971_combout\,
	datab => \regfile1|regx2|Q\(15),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|regx1|Q\(15),
	combout => \regfile1|muxes_rs2|mux10|S[15]~972_combout\);

-- Location: LCFF_X22_Y17_N9
\regfile1|regx9|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(15));

-- Location: LCFF_X22_Y20_N7
\regfile1|regx10|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(15));

-- Location: LCFF_X22_Y20_N21
\regfile1|regx8|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(15));

-- Location: LCCOMB_X22_Y20_N20
\regfile1|muxes_rs2|mux10|S[15]~967\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~967_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(15)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(15) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(15),
	datac => \regfile1|regx8|Q\(15),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[15]~967_combout\);

-- Location: LCCOMB_X22_Y17_N8
\regfile1|muxes_rs2|mux10|S[15]~968\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~968_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[15]~967_combout\ & (\regfile1|regx11|Q\(15))) # (!\regfile1|muxes_rs2|mux10|S[15]~967_combout\ & ((\regfile1|regx9|Q\(15)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[15]~967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(15),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx9|Q\(15),
	datad => \regfile1|muxes_rs2|mux10|S[15]~967_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~968_combout\);

-- Location: LCCOMB_X25_Y26_N10
\regfile1|muxes_rs2|mux10|S[15]~973\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~973_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[15]~968_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[15]~972_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[15]~972_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[15]~968_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~973_combout\);

-- Location: LCCOMB_X25_Y26_N12
\regfile1|muxes_rs2|mux10|S[15]~984\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[15]~984_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[15]~973_combout\ & ((\regfile1|muxes_rs2|mux10|S[15]~983_combout\))) # (!\regfile1|muxes_rs2|mux10|S[15]~973_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[15]~966_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[15]~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[15]~966_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[15]~983_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[15]~973_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[15]~984_combout\);

-- Location: LCCOMB_X30_Y20_N8
\memoriaPrograma|concatenador1|saida[14]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[14]~56_combout\ = (\memoriaPrograma|concatenador1|saida[9]~55_combout\ & (\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(6))) # (!\memoriaPrograma|concatenador1|saida[9]~55_combout\ & 
-- (((!\RI1|riOUT\(14) & \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[9]~55_combout\,
	datab => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(6),
	datac => \RI1|riOUT\(14),
	datad => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[14]~56_combout\);

-- Location: LCCOMB_X30_Y20_N10
\memoriaPrograma|concatenador1|saida[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(14) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[14]~56_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(14),
	datab => \memoriaPrograma|concatenador1|saida[14]~56_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(14));

-- Location: LCCOMB_X30_Y20_N24
\mux0_1|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux49~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(14)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(14),
	combout => \mux0_1|Mux49~0_combout\);

-- Location: LCFF_X29_Y17_N9
\regfile1|regx14|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(14));

-- Location: LCFF_X29_Y17_N11
\regfile1|regx15|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(14));

-- Location: LCFF_X31_Y21_N15
\regfile1|regx12|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(14));

-- Location: LCCOMB_X31_Y28_N2
\regfile1|regx13|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[14]~feeder_combout\ = \mux0_1|Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux49~0_combout\,
	combout => \regfile1|regx13|Q[14]~feeder_combout\);

-- Location: LCFF_X31_Y28_N3
\regfile1|regx13|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[14]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(14));

-- Location: LCCOMB_X31_Y21_N14
\regfile1|muxes_rs2|mux10|S[14]~987\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~987_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx13|Q\(14))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(14),
	datad => \regfile1|regx13|Q\(14),
	combout => \regfile1|muxes_rs2|mux10|S[14]~987_combout\);

-- Location: LCCOMB_X29_Y17_N10
\regfile1|muxes_rs2|mux10|S[14]~988\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~988_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[14]~987_combout\ & ((\regfile1|regx15|Q\(14)))) # (!\regfile1|muxes_rs2|mux10|S[14]~987_combout\ & (\regfile1|regx14|Q\(14))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[14]~987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx14|Q\(14),
	datac => \regfile1|regx15|Q\(14),
	datad => \regfile1|muxes_rs2|mux10|S[14]~987_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~988_combout\);

-- Location: LCCOMB_X24_Y26_N28
\regfile1|regx2|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[14]~feeder_combout\ = \mux0_1|Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux49~0_combout\,
	combout => \regfile1|regx2|Q[14]~feeder_combout\);

-- Location: LCFF_X24_Y26_N29
\regfile1|regx2|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[14]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(14));

-- Location: LCFF_X28_Y26_N15
\regfile1|regx1|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(14));

-- Location: LCFF_X28_Y26_N29
\regfile1|regx3|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(14));

-- Location: LCCOMB_X30_Y28_N26
\regfile1|regx5|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[14]~feeder_combout\ = \mux0_1|Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux49~0_combout\,
	combout => \regfile1|regx5|Q[14]~feeder_combout\);

-- Location: LCFF_X30_Y28_N27
\regfile1|regx5|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[14]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(14));

-- Location: LCFF_X30_Y26_N29
\regfile1|regx4|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(14));

-- Location: LCCOMB_X30_Y26_N28
\regfile1|muxes_rs2|mux10|S[14]~989\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~989_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(14))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(14),
	datac => \regfile1|regx4|Q\(14),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[14]~989_combout\);

-- Location: LCFF_X30_Y26_N19
\regfile1|regx7|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(14));

-- Location: LCCOMB_X29_Y26_N12
\regfile1|regx6|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[14]~feeder_combout\ = \mux0_1|Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux49~0_combout\,
	combout => \regfile1|regx6|Q[14]~feeder_combout\);

-- Location: LCFF_X29_Y26_N13
\regfile1|regx6|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[14]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(14));

-- Location: LCCOMB_X30_Y26_N18
\regfile1|muxes_rs2|mux10|S[14]~990\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~990_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[14]~989_combout\ & (\regfile1|regx7|Q\(14))) # (!\regfile1|muxes_rs2|mux10|S[14]~989_combout\ & ((\regfile1|regx6|Q\(14)))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[14]~989_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[14]~989_combout\,
	datac => \regfile1|regx7|Q\(14),
	datad => \regfile1|regx6|Q\(14),
	combout => \regfile1|muxes_rs2|mux10|S[14]~990_combout\);

-- Location: LCCOMB_X28_Y26_N28
\regfile1|muxes_rs2|mux10|S[14]~991\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~991_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[14]~990_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(14),
	datad => \regfile1|muxes_rs2|mux10|S[14]~990_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~991_combout\);

-- Location: LCCOMB_X28_Y26_N14
\regfile1|muxes_rs2|mux10|S[14]~992\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~992_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[14]~991_combout\ & (\regfile1|regx2|Q\(14))) # (!\regfile1|muxes_rs2|mux10|S[14]~991_combout\ & ((\regfile1|regx1|Q\(14)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[14]~991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(14),
	datac => \regfile1|regx1|Q\(14),
	datad => \regfile1|muxes_rs2|mux10|S[14]~991_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~992_combout\);

-- Location: LCCOMB_X24_Y16_N4
\regfile1|muxes_rs2|mux10|S[14]~993\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~993_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[14]~988_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[14]~992_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[14]~988_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[14]~992_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~993_combout\);

-- Location: LCFF_X23_Y22_N9
\regfile1|regx23|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(14));

-- Location: LCFF_X23_Y22_N27
\regfile1|regx21|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(14));

-- Location: LCFF_X32_Y26_N31
\regfile1|regx22|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(14));

-- Location: LCFF_X32_Y26_N5
\regfile1|regx20|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(14));

-- Location: LCCOMB_X32_Y26_N4
\regfile1|muxes_rs2|mux10|S[14]~994\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~994_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(14))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(14),
	datac => \regfile1|regx20|Q\(14),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[14]~994_combout\);

-- Location: LCCOMB_X23_Y22_N26
\regfile1|muxes_rs2|mux10|S[14]~995\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~995_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[14]~994_combout\ & (\regfile1|regx23|Q\(14))) # (!\regfile1|muxes_rs2|mux10|S[14]~994_combout\ & ((\regfile1|regx21|Q\(14)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[14]~994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx23|Q\(14),
	datac => \regfile1|regx21|Q\(14),
	datad => \regfile1|muxes_rs2|mux10|S[14]~994_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~995_combout\);

-- Location: LCFF_X30_Y20_N25
\regfile1|regx31|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux49~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(14));

-- Location: LCFF_X25_Y23_N29
\regfile1|regx30|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(14));

-- Location: LCFF_X27_Y19_N31
\regfile1|regx29|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(14));

-- Location: LCFF_X27_Y19_N13
\regfile1|regx28|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(14));

-- Location: LCCOMB_X27_Y19_N12
\regfile1|muxes_rs2|mux10|S[14]~1001\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~1001_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(14))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx29|Q\(14),
	datac => \regfile1|regx28|Q\(14),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[14]~1001_combout\);

-- Location: LCCOMB_X25_Y23_N28
\regfile1|muxes_rs2|mux10|S[14]~1002\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~1002_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[14]~1001_combout\ & (\regfile1|regx31|Q\(14))) # (!\regfile1|muxes_rs2|mux10|S[14]~1001_combout\ & ((\regfile1|regx30|Q\(14)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[14]~1001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(14),
	datac => \regfile1|regx30|Q\(14),
	datad => \regfile1|muxes_rs2|mux10|S[14]~1001_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~1002_combout\);

-- Location: LCFF_X22_Y23_N3
\regfile1|regx18|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(14));

-- Location: LCFF_X21_Y23_N27
\regfile1|regx17|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(14));

-- Location: LCFF_X21_Y23_N9
\regfile1|regx16|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(14));

-- Location: LCCOMB_X21_Y23_N14
\regfile1|muxes_rs2|mux10|S[14]~998\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~998_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(14))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(14),
	datac => \regfile1|regx16|Q\(14),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[14]~998_combout\);

-- Location: LCCOMB_X22_Y23_N6
\regfile1|muxes_rs2|mux10|S[14]~999\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~999_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[14]~998_combout\ & (\regfile1|regx19|Q\(14))) # (!\regfile1|muxes_rs2|mux10|S[14]~998_combout\ & ((\regfile1|regx18|Q\(14)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[14]~998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(14),
	datab => \regfile1|regx18|Q\(14),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[14]~998_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~999_combout\);

-- Location: LCCOMB_X20_Y24_N18
\regfile1|regx25|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[14]~feeder_combout\ = \mux0_1|Mux49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux49~0_combout\,
	combout => \regfile1|regx25|Q[14]~feeder_combout\);

-- Location: LCFF_X20_Y24_N19
\regfile1|regx25|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[14]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(14));

-- Location: LCFF_X22_Y16_N23
\regfile1|regx27|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(14));

-- Location: LCFF_X20_Y22_N5
\regfile1|regx26|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(14));

-- Location: LCFF_X20_Y22_N3
\regfile1|regx24|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux49~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(14));

-- Location: LCCOMB_X20_Y22_N2
\regfile1|muxes_rs2|mux10|S[14]~996\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~996_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(14)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(14) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(14),
	datac => \regfile1|regx24|Q\(14),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[14]~996_combout\);

-- Location: LCCOMB_X19_Y22_N0
\regfile1|muxes_rs2|mux10|S[14]~997\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~997_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[14]~996_combout\ & ((\regfile1|regx27|Q\(14)))) # (!\regfile1|muxes_rs2|mux10|S[14]~996_combout\ & (\regfile1|regx25|Q\(14))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[14]~996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(14),
	datac => \regfile1|regx27|Q\(14),
	datad => \regfile1|muxes_rs2|mux10|S[14]~996_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~997_combout\);

-- Location: LCCOMB_X24_Y16_N18
\regfile1|muxes_rs2|mux10|S[14]~1000\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~1000_combout\ = (\RI1|riOUT\(22) & (\RI1|riOUT\(23))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[14]~997_combout\))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[14]~999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[14]~999_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[14]~997_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~1000_combout\);

-- Location: LCCOMB_X24_Y16_N28
\regfile1|muxes_rs2|mux10|S[14]~1003\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~1003_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[14]~1000_combout\ & ((\regfile1|muxes_rs2|mux10|S[14]~1002_combout\))) # (!\regfile1|muxes_rs2|mux10|S[14]~1000_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[14]~995_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[14]~1000_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[14]~995_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[14]~1002_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[14]~1000_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~1003_combout\);

-- Location: LCCOMB_X24_Y16_N26
\regfile1|muxes_rs2|mux10|S[14]~1004\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[14]~1004_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[14]~993_combout\ & ((\regfile1|muxes_rs2|mux10|S[14]~1003_combout\))) # (!\regfile1|muxes_rs2|mux10|S[14]~993_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[14]~986_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[14]~993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[14]~986_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[14]~993_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[14]~1003_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[14]~1004_combout\);

-- Location: LCCOMB_X30_Y20_N6
\memoriaPrograma|concatenador1|saida[13]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[13]~57_combout\ = (\memoriaPrograma|concatenador1|saida[9]~55_combout\ & (((\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(5))))) # (!\memoriaPrograma|concatenador1|saida[9]~55_combout\ & 
-- (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7) & (!\RI1|riOUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[9]~55_combout\,
	datab => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	datac => \RI1|riOUT\(14),
	datad => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(5),
	combout => \memoriaPrograma|concatenador1|saida[13]~57_combout\);

-- Location: LCCOMB_X30_Y20_N12
\memoriaPrograma|concatenador1|saida[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(13) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[13]~57_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(13),
	datab => \memoriaPrograma|concatenador1|saida[13]~57_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(13));

-- Location: LCCOMB_X30_Y20_N14
\mux0_1|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux50~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(13)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(13),
	combout => \mux0_1|Mux50~0_combout\);

-- Location: LCFF_X32_Y28_N25
\regfile1|regx14|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(13));

-- Location: LCCOMB_X32_Y28_N24
\regfile1|muxes_rs2|mux10|S[13]~1005\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1005_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(13)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(13),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx14|Q\(13),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1005_combout\);

-- Location: LCCOMB_X21_Y20_N10
\regfile1|regx13|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[13]~feeder_combout\ = \mux0_1|Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux50~0_combout\,
	combout => \regfile1|regx13|Q[13]~feeder_combout\);

-- Location: LCFF_X21_Y20_N11
\regfile1|regx13|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[13]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(13));

-- Location: LCCOMB_X30_Y21_N30
\regfile1|muxes_rs2|mux10|S[13]~1006\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1006_combout\ = (\regfile1|muxes_rs2|mux10|S[13]~1005_combout\ & ((\regfile1|regx15|Q\(13)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[13]~1005_combout\ & (((\regfile1|regx13|Q\(13) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(13),
	datab => \regfile1|muxes_rs2|mux10|S[13]~1005_combout\,
	datac => \regfile1|regx13|Q\(13),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1006_combout\);

-- Location: LCFF_X22_Y23_N27
\regfile1|regx19|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(13));

-- Location: LCFF_X22_Y23_N17
\regfile1|regx18|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(13));

-- Location: LCFF_X21_Y23_N5
\regfile1|regx17|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(13));

-- Location: LCFF_X21_Y23_N23
\regfile1|regx16|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(13));

-- Location: LCCOMB_X21_Y23_N22
\regfile1|muxes_rs2|mux10|S[13]~1018\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1018_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(13))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(13),
	datac => \regfile1|regx16|Q\(13),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1018_combout\);

-- Location: LCCOMB_X22_Y23_N16
\regfile1|muxes_rs2|mux10|S[13]~1019\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1019_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[13]~1018_combout\ & (\regfile1|regx19|Q\(13))) # (!\regfile1|muxes_rs2|mux10|S[13]~1018_combout\ & ((\regfile1|regx18|Q\(13)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[13]~1018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(13),
	datac => \regfile1|regx18|Q\(13),
	datad => \regfile1|muxes_rs2|mux10|S[13]~1018_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1019_combout\);

-- Location: LCCOMB_X27_Y18_N0
\regfile1|muxes_rs2|mux10|S[13]~1020\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1020_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[13]~1017_combout\) # ((\RI1|riOUT\(23))))) # (!\RI1|riOUT\(22) & (((!\RI1|riOUT\(23) & \regfile1|muxes_rs2|mux10|S[13]~1019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[13]~1017_combout\,
	datab => \RI1|riOUT\(22),
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[13]~1019_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1020_combout\);

-- Location: LCFF_X28_Y19_N3
\regfile1|regx28|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(13));

-- Location: LCCOMB_X28_Y19_N2
\regfile1|muxes_rs2|mux10|S[13]~1021\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1021_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx30|Q\(13))) # (!\RI1|riOUT\(21) & ((\regfile1|regx28|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(13),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(13),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1021_combout\);

-- Location: LCCOMB_X24_Y22_N16
\regfile1|regx29|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[13]~feeder_combout\ = \mux0_1|Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux50~0_combout\,
	combout => \regfile1|regx29|Q[13]~feeder_combout\);

-- Location: LCFF_X24_Y22_N17
\regfile1|regx29|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[13]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(13));

-- Location: LCFF_X30_Y20_N15
\regfile1|regx31|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux50~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(13));

-- Location: LCCOMB_X24_Y22_N22
\regfile1|muxes_rs2|mux10|S[13]~1022\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1022_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[13]~1021_combout\ & ((\regfile1|regx31|Q\(13)))) # (!\regfile1|muxes_rs2|mux10|S[13]~1021_combout\ & (\regfile1|regx29|Q\(13))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[13]~1021_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[13]~1021_combout\,
	datac => \regfile1|regx29|Q\(13),
	datad => \regfile1|regx31|Q\(13),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1022_combout\);

-- Location: LCFF_X25_Y22_N21
\regfile1|regx24|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(13));

-- Location: LCCOMB_X25_Y22_N20
\regfile1|muxes_rs2|mux10|S[13]~1014\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1014_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(13)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(13) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(13),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(13),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1014_combout\);

-- Location: LCCOMB_X21_Y20_N0
\regfile1|regx27|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[13]~feeder_combout\ = \mux0_1|Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux50~0_combout\,
	combout => \regfile1|regx27|Q[13]~feeder_combout\);

-- Location: LCFF_X21_Y20_N1
\regfile1|regx27|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[13]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(13));

-- Location: LCCOMB_X25_Y24_N4
\regfile1|muxes_rs2|mux10|S[13]~1015\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1015_combout\ = (\regfile1|muxes_rs2|mux10|S[13]~1014_combout\ & (((\regfile1|regx27|Q\(13)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[13]~1014_combout\ & (\regfile1|regx25|Q\(13) & (\RI1|riOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(13),
	datab => \regfile1|muxes_rs2|mux10|S[13]~1014_combout\,
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx27|Q\(13),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1015_combout\);

-- Location: LCCOMB_X27_Y18_N26
\regfile1|muxes_rs2|mux10|S[13]~1023\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1023_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[13]~1020_combout\ & (\regfile1|muxes_rs2|mux10|S[13]~1022_combout\)) # (!\regfile1|muxes_rs2|mux10|S[13]~1020_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[13]~1015_combout\))))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[13]~1020_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[13]~1020_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[13]~1022_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[13]~1015_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1023_combout\);

-- Location: LCCOMB_X33_Y26_N12
\regfile1|regx1|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[13]~feeder_combout\ = \mux0_1|Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux50~0_combout\,
	combout => \regfile1|regx1|Q[13]~feeder_combout\);

-- Location: LCFF_X33_Y26_N13
\regfile1|regx1|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[13]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(13));

-- Location: LCFF_X28_Y26_N27
\regfile1|regx3|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(13));

-- Location: LCFF_X30_Y26_N3
\regfile1|regx7|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(13));

-- Location: LCCOMB_X29_Y26_N24
\regfile1|regx6|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[13]~feeder_combout\ = \mux0_1|Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux50~0_combout\,
	combout => \regfile1|regx6|Q[13]~feeder_combout\);

-- Location: LCFF_X29_Y26_N25
\regfile1|regx6|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[13]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(13));

-- Location: LCCOMB_X30_Y26_N2
\regfile1|muxes_rs2|mux10|S[13]~1010\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1010_combout\ = (\regfile1|muxes_rs2|mux10|S[13]~1009_combout\ & (((\regfile1|regx7|Q\(13))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[13]~1009_combout\ & (\RI1|riOUT\(21) & ((\regfile1|regx6|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[13]~1009_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(13),
	datad => \regfile1|regx6|Q\(13),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1010_combout\);

-- Location: LCCOMB_X28_Y26_N26
\regfile1|muxes_rs2|mux10|S[13]~1011\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1011_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[13]~1010_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(13),
	datad => \regfile1|muxes_rs2|mux10|S[13]~1010_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1011_combout\);

-- Location: LCCOMB_X29_Y23_N16
\regfile1|muxes_rs2|mux10|S[13]~1012\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1012_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[13]~1011_combout\ & (\regfile1|regx2|Q\(13))) # (!\regfile1|muxes_rs2|mux10|S[13]~1011_combout\ & ((\regfile1|regx1|Q\(13)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[13]~1011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(13),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(13),
	datad => \regfile1|muxes_rs2|mux10|S[13]~1011_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1012_combout\);

-- Location: LCCOMB_X29_Y27_N4
\regfile1|regx9|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[13]~feeder_combout\ = \mux0_1|Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux50~0_combout\,
	combout => \regfile1|regx9|Q[13]~feeder_combout\);

-- Location: LCFF_X29_Y27_N5
\regfile1|regx9|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[13]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(13));

-- Location: LCFF_X27_Y27_N1
\regfile1|regx11|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(13));

-- Location: LCFF_X22_Y20_N15
\regfile1|regx10|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(13));

-- Location: LCFF_X22_Y20_N29
\regfile1|regx8|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(13));

-- Location: LCCOMB_X22_Y20_N28
\regfile1|muxes_rs2|mux10|S[13]~1007\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1007_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(13)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(13) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(13),
	datac => \regfile1|regx8|Q\(13),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[13]~1007_combout\);

-- Location: LCCOMB_X27_Y27_N0
\regfile1|muxes_rs2|mux10|S[13]~1008\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1008_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[13]~1007_combout\ & ((\regfile1|regx11|Q\(13)))) # (!\regfile1|muxes_rs2|mux10|S[13]~1007_combout\ & (\regfile1|regx9|Q\(13))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[13]~1007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx9|Q\(13),
	datac => \regfile1|regx11|Q\(13),
	datad => \regfile1|muxes_rs2|mux10|S[13]~1007_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1008_combout\);

-- Location: LCCOMB_X27_Y18_N18
\regfile1|muxes_rs2|mux10|S[13]~1013\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1013_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[13]~1008_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[13]~1012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[13]~1012_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[13]~1008_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1013_combout\);

-- Location: LCCOMB_X27_Y18_N16
\regfile1|muxes_rs2|mux10|S[13]~1024\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[13]~1024_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[13]~1013_combout\ & ((\regfile1|muxes_rs2|mux10|S[13]~1023_combout\))) # (!\regfile1|muxes_rs2|mux10|S[13]~1013_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[13]~1006_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[13]~1013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[13]~1006_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[13]~1023_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[13]~1013_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[13]~1024_combout\);

-- Location: LCCOMB_X31_Y20_N6
\memoriaPrograma|concatenador1|saida[11]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[11]~59_combout\ = (\memoriaPrograma|concatenador1|saida[9]~55_combout\ & (((\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(3))))) # (!\memoriaPrograma|concatenador1|saida[9]~55_combout\ & 
-- (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7) & (!\RI1|riOUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	datab => \RI1|riOUT\(14),
	datac => \memoriaPrograma|concatenador1|saida[9]~55_combout\,
	datad => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(3),
	combout => \memoriaPrograma|concatenador1|saida[11]~59_combout\);

-- Location: LCCOMB_X31_Y18_N10
\memoriaPrograma|concatenador1|saida[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(11) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[11]~59_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida[11]~59_combout\,
	datac => \memoriaPrograma|concatenador1|saida\(11),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(11));

-- Location: LCCOMB_X31_Y18_N4
\mux0_1|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux52~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(11)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(11),
	combout => \mux0_1|Mux52~0_combout\);

-- Location: LCCOMB_X20_Y18_N20
\regfile1|regx17|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[11]~feeder_combout\ = \mux0_1|Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux52~0_combout\,
	combout => \regfile1|regx17|Q[11]~feeder_combout\);

-- Location: LCFF_X20_Y18_N21
\regfile1|regx17|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[11]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(11));

-- Location: LCCOMB_X21_Y23_N18
\regfile1|muxes_rs2|mux10|S[11]~1058\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1058_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21)) # (\regfile1|regx17|Q\(11))))) # (!\RI1|riOUT\(20) & (\regfile1|regx16|Q\(11) & (!\RI1|riOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(11),
	datab => \RI1|riOUT\(20),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|regx17|Q\(11),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1058_combout\);

-- Location: LCFF_X22_Y23_N29
\regfile1|regx18|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(11));

-- Location: LCFF_X22_Y23_N11
\regfile1|regx19|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(11));

-- Location: LCCOMB_X22_Y23_N28
\regfile1|muxes_rs2|mux10|S[11]~1059\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1059_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[11]~1058_combout\ & ((\regfile1|regx19|Q\(11)))) # (!\regfile1|muxes_rs2|mux10|S[11]~1058_combout\ & (\regfile1|regx18|Q\(11))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[11]~1058_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[11]~1058_combout\,
	datac => \regfile1|regx18|Q\(11),
	datad => \regfile1|regx19|Q\(11),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1059_combout\);

-- Location: LCFF_X21_Y19_N19
\regfile1|regx23|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(11));

-- Location: LCFF_X21_Y19_N1
\regfile1|regx22|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(11));

-- Location: LCCOMB_X21_Y19_N18
\regfile1|muxes_rs2|mux10|S[11]~1057\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1057_combout\ = (\regfile1|muxes_rs2|mux10|S[11]~1056_combout\ & (((\regfile1|regx23|Q\(11))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[11]~1056_combout\ & (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[11]~1056_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx23|Q\(11),
	datad => \regfile1|regx22|Q\(11),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1057_combout\);

-- Location: LCCOMB_X22_Y19_N14
\regfile1|muxes_rs2|mux10|S[11]~1060\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1060_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[11]~1057_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[11]~1059_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[11]~1059_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[11]~1057_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1060_combout\);

-- Location: LCFF_X24_Y22_N15
\regfile1|regx25|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(11));

-- Location: LCFF_X20_Y22_N7
\regfile1|regx24|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(11));

-- Location: LCCOMB_X20_Y22_N6
\regfile1|muxes_rs2|mux10|S[11]~1054\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1054_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(11))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(11),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(11),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1054_combout\);

-- Location: LCCOMB_X21_Y20_N26
\regfile1|regx27|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[11]~feeder_combout\ = \mux0_1|Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux52~0_combout\,
	combout => \regfile1|regx27|Q[11]~feeder_combout\);

-- Location: LCFF_X21_Y20_N27
\regfile1|regx27|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[11]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(11));

-- Location: LCCOMB_X21_Y20_N16
\regfile1|muxes_rs2|mux10|S[11]~1055\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1055_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[11]~1054_combout\ & ((\regfile1|regx27|Q\(11)))) # (!\regfile1|muxes_rs2|mux10|S[11]~1054_combout\ & (\regfile1|regx25|Q\(11))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[11]~1054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(11),
	datac => \regfile1|muxes_rs2|mux10|S[11]~1054_combout\,
	datad => \regfile1|regx27|Q\(11),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1055_combout\);

-- Location: LCFF_X31_Y18_N5
\regfile1|regx31|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux52~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(11));

-- Location: LCFF_X24_Y22_N13
\regfile1|regx29|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(11));

-- Location: LCFF_X28_Y19_N11
\regfile1|regx28|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(11));

-- Location: LCCOMB_X28_Y19_N10
\regfile1|muxes_rs2|mux10|S[11]~1061\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1061_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx30|Q\(11))) # (!\RI1|riOUT\(21) & ((\regfile1|regx28|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(11),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(11),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1061_combout\);

-- Location: LCCOMB_X24_Y22_N12
\regfile1|muxes_rs2|mux10|S[11]~1062\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1062_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[11]~1061_combout\ & (\regfile1|regx31|Q\(11))) # (!\regfile1|muxes_rs2|mux10|S[11]~1061_combout\ & ((\regfile1|regx29|Q\(11)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[11]~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx31|Q\(11),
	datac => \regfile1|regx29|Q\(11),
	datad => \regfile1|muxes_rs2|mux10|S[11]~1061_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1062_combout\);

-- Location: LCCOMB_X22_Y19_N8
\regfile1|muxes_rs2|mux10|S[11]~1063\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1063_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[11]~1060_combout\ & ((\regfile1|muxes_rs2|mux10|S[11]~1062_combout\))) # (!\regfile1|muxes_rs2|mux10|S[11]~1060_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[11]~1055_combout\)))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[11]~1060_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[11]~1060_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[11]~1055_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[11]~1062_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1063_combout\);

-- Location: LCCOMB_X21_Y20_N30
\regfile1|regx13|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[11]~feeder_combout\ = \mux0_1|Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux52~0_combout\,
	combout => \regfile1|regx13|Q[11]~feeder_combout\);

-- Location: LCFF_X21_Y20_N31
\regfile1|regx13|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[11]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(11));

-- Location: LCCOMB_X29_Y26_N0
\regfile1|regx15|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[11]~feeder_combout\ = \mux0_1|Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux52~0_combout\,
	combout => \regfile1|regx15|Q[11]~feeder_combout\);

-- Location: LCFF_X29_Y26_N1
\regfile1|regx15|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[11]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(11));

-- Location: LCFF_X32_Y28_N15
\regfile1|regx14|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(11));

-- Location: LCCOMB_X32_Y28_N10
\regfile1|muxes_rs2|mux10|S[11]~1045\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1045_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(11)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(11),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx14|Q\(11),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1045_combout\);

-- Location: LCCOMB_X21_Y20_N28
\regfile1|muxes_rs2|mux10|S[11]~1046\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1046_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[11]~1045_combout\ & ((\regfile1|regx15|Q\(11)))) # (!\regfile1|muxes_rs2|mux10|S[11]~1045_combout\ & (\regfile1|regx13|Q\(11))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[11]~1045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx13|Q\(11),
	datac => \regfile1|regx15|Q\(11),
	datad => \regfile1|muxes_rs2|mux10|S[11]~1045_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1046_combout\);

-- Location: LCCOMB_X20_Y16_N12
\regfile1|regx9|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[11]~feeder_combout\ = \mux0_1|Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux52~0_combout\,
	combout => \regfile1|regx9|Q[11]~feeder_combout\);

-- Location: LCFF_X20_Y16_N13
\regfile1|regx9|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[11]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(11));

-- Location: LCFF_X19_Y19_N1
\regfile1|regx10|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(11));

-- Location: LCCOMB_X19_Y19_N0
\regfile1|muxes_rs2|mux10|S[11]~1047\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1047_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(11)))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(11),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx10|Q\(11),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1047_combout\);

-- Location: LCCOMB_X19_Y19_N30
\regfile1|muxes_rs2|mux10|S[11]~1048\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1048_combout\ = (\regfile1|muxes_rs2|mux10|S[11]~1047_combout\ & ((\regfile1|regx11|Q\(11)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[11]~1047_combout\ & (((\regfile1|regx9|Q\(11) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(11),
	datab => \regfile1|regx9|Q\(11),
	datac => \regfile1|muxes_rs2|mux10|S[11]~1047_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1048_combout\);

-- Location: LCFF_X31_Y25_N25
\regfile1|regx1|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(11));

-- Location: LCFF_X31_Y25_N31
\regfile1|regx3|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(11));

-- Location: LCCOMB_X29_Y26_N14
\regfile1|regx6|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[11]~feeder_combout\ = \mux0_1|Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux52~0_combout\,
	combout => \regfile1|regx6|Q[11]~feeder_combout\);

-- Location: LCFF_X29_Y26_N15
\regfile1|regx6|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[11]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(11));

-- Location: LCFF_X30_Y26_N5
\regfile1|regx7|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(11));

-- Location: LCCOMB_X30_Y28_N18
\regfile1|regx5|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[11]~feeder_combout\ = \mux0_1|Mux52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux52~0_combout\,
	combout => \regfile1|regx5|Q[11]~feeder_combout\);

-- Location: LCFF_X30_Y28_N19
\regfile1|regx5|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[11]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(11));

-- Location: LCFF_X30_Y26_N31
\regfile1|regx4|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(11));

-- Location: LCCOMB_X30_Y26_N30
\regfile1|muxes_rs2|mux10|S[11]~1049\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1049_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(11))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(11),
	datac => \regfile1|regx4|Q\(11),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[11]~1049_combout\);

-- Location: LCCOMB_X30_Y26_N4
\regfile1|muxes_rs2|mux10|S[11]~1050\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1050_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[11]~1049_combout\ & ((\regfile1|regx7|Q\(11)))) # (!\regfile1|muxes_rs2|mux10|S[11]~1049_combout\ & (\regfile1|regx6|Q\(11))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[11]~1049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(11),
	datac => \regfile1|regx7|Q\(11),
	datad => \regfile1|muxes_rs2|mux10|S[11]~1049_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1050_combout\);

-- Location: LCCOMB_X31_Y25_N28
\regfile1|muxes_rs2|mux10|S[11]~1051\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1051_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[11]~1050_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(11))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(11),
	datac => \regfile1|muxes_rs2|mux10|S[11]~1050_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1051_combout\);

-- Location: LCCOMB_X31_Y25_N24
\regfile1|muxes_rs2|mux10|S[11]~1052\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1052_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[11]~1051_combout\ & (\regfile1|regx2|Q\(11))) # (!\regfile1|muxes_rs2|mux10|S[11]~1051_combout\ & ((\regfile1|regx1|Q\(11)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[11]~1051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(11),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(11),
	datad => \regfile1|muxes_rs2|mux10|S[11]~1051_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1052_combout\);

-- Location: LCCOMB_X20_Y21_N10
\regfile1|muxes_rs2|mux10|S[11]~1053\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1053_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[11]~1048_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[11]~1052_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[11]~1048_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[11]~1052_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1053_combout\);

-- Location: LCCOMB_X21_Y19_N4
\regfile1|muxes_rs2|mux10|S[11]~1064\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[11]~1064_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[11]~1053_combout\ & (\regfile1|muxes_rs2|mux10|S[11]~1063_combout\)) # (!\regfile1|muxes_rs2|mux10|S[11]~1053_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[11]~1046_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[11]~1053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[11]~1063_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[11]~1046_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[11]~1053_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[11]~1064_combout\);

-- Location: LCCOMB_X30_Y20_N28
\memoriaPrograma|concatenador1|saida[9]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[9]~61_combout\ = (\memoriaPrograma|concatenador1|saida[9]~55_combout\ & (((\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(1))))) # (!\memoriaPrograma|concatenador1|saida[9]~55_combout\ & 
-- (\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7) & (!\RI1|riOUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[9]~55_combout\,
	datab => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	datac => \RI1|riOUT\(14),
	datad => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(1),
	combout => \memoriaPrograma|concatenador1|saida[9]~61_combout\);

-- Location: LCCOMB_X30_Y20_N2
\memoriaPrograma|concatenador1|saida[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(9) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[9]~61_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(9),
	datab => \memoriaPrograma|concatenador1|saida[9]~61_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(9));

-- Location: LCCOMB_X30_Y20_N4
\mux0_1|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux54~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[9]~18_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(9)))))) # (!\selMUX0~combout\(0) & (\outPC_mais4[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \outPC_mais4[9]~18_combout\,
	datac => \selMUX0~combout\(1),
	datad => \memoriaPrograma|concatenador1|saida\(9),
	combout => \mux0_1|Mux54~0_combout\);

-- Location: LCFF_X38_Y19_N9
\regfile1|regx29|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(9));

-- Location: LCFF_X27_Y22_N15
\regfile1|regx30|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(9));

-- Location: LCFF_X38_Y19_N31
\regfile1|regx28|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(9));

-- Location: LCCOMB_X38_Y19_N30
\regfile1|muxes_rs2|mux10|S[9]~1107\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1107_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(9)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(9) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(9),
	datac => \regfile1|regx28|Q\(9),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1107_combout\);

-- Location: LCCOMB_X38_Y19_N8
\regfile1|muxes_rs2|mux10|S[9]~1108\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1108_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[9]~1107_combout\ & (\regfile1|regx31|Q\(9))) # (!\regfile1|muxes_rs2|mux10|S[9]~1107_combout\ & ((\regfile1|regx29|Q\(9)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[9]~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(9),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx29|Q\(9),
	datad => \regfile1|muxes_rs2|mux10|S[9]~1107_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1108_combout\);

-- Location: LCFF_X37_Y16_N27
\regfile1|regx25|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(9));

-- Location: LCCOMB_X38_Y18_N6
\regfile1|regx27|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx27|Q[9]~feeder_combout\);

-- Location: LCFF_X38_Y18_N7
\regfile1|regx27|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(9));

-- Location: LCCOMB_X37_Y16_N26
\regfile1|muxes_rs2|mux10|S[9]~1101\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1101_combout\ = (\regfile1|muxes_rs2|mux10|S[9]~1100_combout\ & (((\regfile1|regx27|Q\(9))) # (!\RI1|riOUT\(20)))) # (!\regfile1|muxes_rs2|mux10|S[9]~1100_combout\ & (\RI1|riOUT\(20) & (\regfile1|regx25|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[9]~1100_combout\,
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(9),
	datad => \regfile1|regx27|Q\(9),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1101_combout\);

-- Location: LCCOMB_X38_Y17_N0
\regfile1|regx23|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx23|Q[9]~feeder_combout\);

-- Location: LCFF_X38_Y17_N1
\regfile1|regx23|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(9));

-- Location: LCFF_X37_Y18_N29
\regfile1|regx22|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(9));

-- Location: LCCOMB_X38_Y17_N30
\regfile1|regx21|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx21|Q[9]~feeder_combout\);

-- Location: LCFF_X38_Y17_N31
\regfile1|regx21|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(9));

-- Location: LCFF_X37_Y18_N7
\regfile1|regx20|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(9));

-- Location: LCCOMB_X37_Y18_N6
\regfile1|muxes_rs2|mux10|S[9]~1102\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1102_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(9))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(9),
	datac => \regfile1|regx20|Q\(9),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1102_combout\);

-- Location: LCCOMB_X37_Y18_N28
\regfile1|muxes_rs2|mux10|S[9]~1103\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1103_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[9]~1102_combout\ & (\regfile1|regx23|Q\(9))) # (!\regfile1|muxes_rs2|mux10|S[9]~1102_combout\ & ((\regfile1|regx22|Q\(9)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[9]~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(9),
	datac => \regfile1|regx22|Q\(9),
	datad => \regfile1|muxes_rs2|mux10|S[9]~1102_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1103_combout\);

-- Location: LCFF_X36_Y16_N17
\regfile1|regx17|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(9));

-- Location: LCFF_X35_Y19_N23
\regfile1|regx16|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(9));

-- Location: LCCOMB_X35_Y19_N22
\regfile1|muxes_rs2|mux10|S[9]~1104\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1104_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(9))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(9),
	datac => \regfile1|regx16|Q\(9),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1104_combout\);

-- Location: LCCOMB_X36_Y20_N14
\regfile1|regx18|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx18|Q[9]~feeder_combout\);

-- Location: LCFF_X36_Y20_N15
\regfile1|regx18|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(9));

-- Location: LCCOMB_X35_Y18_N0
\regfile1|muxes_rs2|mux10|S[9]~1105\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1105_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[9]~1104_combout\ & (\regfile1|regx19|Q\(9))) # (!\regfile1|muxes_rs2|mux10|S[9]~1104_combout\ & ((\regfile1|regx18|Q\(9)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[9]~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(9),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[9]~1104_combout\,
	datad => \regfile1|regx18|Q\(9),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1105_combout\);

-- Location: LCCOMB_X35_Y18_N22
\regfile1|muxes_rs2|mux10|S[9]~1106\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1106_combout\ = (\RI1|riOUT\(23) & (\RI1|riOUT\(22))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[9]~1103_combout\)) # (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[9]~1105_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[9]~1103_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[9]~1105_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1106_combout\);

-- Location: LCCOMB_X34_Y22_N24
\regfile1|muxes_rs2|mux10|S[9]~1109\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1109_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[9]~1106_combout\ & (\regfile1|muxes_rs2|mux10|S[9]~1108_combout\)) # (!\regfile1|muxes_rs2|mux10|S[9]~1106_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[9]~1101_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[9]~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[9]~1108_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[9]~1101_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[9]~1106_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1109_combout\);

-- Location: LCFF_X34_Y24_N25
\regfile1|regx9|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(9));

-- Location: LCFF_X31_Y20_N19
\regfile1|regx8|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(9));

-- Location: LCCOMB_X31_Y20_N24
\regfile1|muxes_rs2|mux10|S[9]~1095\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1095_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(9))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(9),
	datab => \regfile1|regx8|Q\(9),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[9]~1095_combout\);

-- Location: LCCOMB_X34_Y24_N24
\regfile1|muxes_rs2|mux10|S[9]~1096\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1096_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[9]~1095_combout\ & (\regfile1|regx11|Q\(9))) # (!\regfile1|muxes_rs2|mux10|S[9]~1095_combout\ & ((\regfile1|regx9|Q\(9)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[9]~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(9),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx9|Q\(9),
	datad => \regfile1|muxes_rs2|mux10|S[9]~1095_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1096_combout\);

-- Location: LCCOMB_X34_Y22_N18
\regfile1|muxes_rs2|mux10|S[9]~1097\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1097_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[9]~1096_combout\) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[9]~1096_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1097_combout\);

-- Location: LCCOMB_X28_Y26_N4
\regfile1|muxes_rs2|mux10|S[9]~1090\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1090_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(9) & !\regfile1|muxes_rs2|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(9),
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1090_combout\);

-- Location: LCCOMB_X34_Y22_N8
\regfile1|muxes_rs2|mux10|S[9]~1098\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1098_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[9]~1090_combout\ & ((\regfile1|regx2|Q\(9)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(9),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[9]~1090_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1098_combout\);

-- Location: LCFF_X34_Y22_N19
\regfile1|regx1|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(9));

-- Location: LCFF_X34_Y22_N17
\regfile1|regx2|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(9));

-- Location: LCFF_X31_Y24_N27
\regfile1|regx5|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(9));

-- Location: LCFF_X31_Y24_N29
\regfile1|regx4|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(9));

-- Location: LCCOMB_X31_Y24_N28
\regfile1|muxes_rs2|mux10|S[9]~1092\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1092_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[9]~1091_combout\) # (\regfile1|regx4|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[9]~1091_combout\,
	datac => \regfile1|regx4|Q\(9),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1092_combout\);

-- Location: LCCOMB_X31_Y24_N26
\regfile1|muxes_rs2|mux10|S[9]~1093\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1093_combout\ = (\regfile1|muxes_rs2|mux10|S[9]~1092_combout\ & ((\regfile1|muxes_rs2|mux10|S[9]~1091_combout\ & ((\RI1|riOUT\(21)) # (\regfile1|regx5|Q\(9)))) # (!\regfile1|muxes_rs2|mux10|S[9]~1091_combout\ & 
-- (!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[9]~1091_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx5|Q\(9),
	datad => \regfile1|muxes_rs2|mux10|S[9]~1092_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1093_combout\);

-- Location: LCCOMB_X34_Y22_N22
\regfile1|muxes_rs2|mux10|S[9]~1094\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1094_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[9]~1093_combout\ & ((\regfile1|regx2|Q\(9)))) # (!\regfile1|muxes_rs2|mux10|S[9]~1093_combout\ & (\regfile1|regx1|Q\(9))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[9]~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx1|Q\(9),
	datac => \regfile1|regx2|Q\(9),
	datad => \regfile1|muxes_rs2|mux10|S[9]~1093_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1094_combout\);

-- Location: LCCOMB_X34_Y22_N2
\regfile1|muxes_rs2|mux10|S[9]~1099\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1099_combout\ = (\regfile1|muxes_rs2|mux10|S[9]~1097_combout\ & ((\regfile1|muxes_rs2|mux10|S[9]~1098_combout\) # ((!\regfile1|muxes_rs2|mux10|S[9]~1090_combout\ & \regfile1|muxes_rs2|mux10|S[9]~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[9]~1090_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[9]~1097_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[9]~1098_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[9]~1094_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1099_combout\);

-- Location: LCCOMB_X34_Y22_N6
\regfile1|muxes_rs2|mux10|S[9]~1110\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[9]~1110_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[9]~1099_combout\ & ((\regfile1|muxes_rs2|mux10|S[9]~1109_combout\))) # (!\regfile1|muxes_rs2|mux10|S[9]~1099_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[9]~1089_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[9]~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[9]~1089_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[9]~1109_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[9]~1099_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[9]~1110_combout\);

-- Location: LCCOMB_X30_Y20_N30
\memoriaPrograma|concatenador1|saida[8]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[8]~62_combout\ = (\memoriaPrograma|concatenador1|saida[9]~55_combout\ & (((\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(0))))) # (!\memoriaPrograma|concatenador1|saida[9]~55_combout\ & 
-- (!\RI1|riOUT\(14) & ((\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(14),
	datab => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(0),
	datac => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|concatenador1|saida[9]~55_combout\,
	combout => \memoriaPrograma|concatenador1|saida[8]~62_combout\);

-- Location: LCCOMB_X22_Y22_N2
\memoriaPrograma|concatenador1|saida[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(8) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[8]~62_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(8),
	datac => \memoriaPrograma|concatenador1|saida[8]~62_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(8));

-- Location: LCCOMB_X22_Y22_N4
\mux0_1|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux55~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[8]~16_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(8)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[8]~16_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(8),
	combout => \mux0_1|Mux55~0_combout\);

-- Location: LCFF_X31_Y21_N23
\regfile1|regx12|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(8));

-- Location: LCCOMB_X30_Y17_N24
\regfile1|regx13|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[8]~feeder_combout\ = \mux0_1|Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux55~0_combout\,
	combout => \regfile1|regx13|Q[8]~feeder_combout\);

-- Location: LCFF_X30_Y17_N25
\regfile1|regx13|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[8]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(8));

-- Location: LCCOMB_X31_Y21_N22
\regfile1|muxes_rs2|mux10|S[8]~1118\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1118_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx13|Q\(8))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(8),
	datad => \regfile1|regx13|Q\(8),
	combout => \regfile1|muxes_rs2|mux10|S[8]~1118_combout\);

-- Location: LCFF_X31_Y21_N29
\regfile1|regx14|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(8));

-- Location: LCCOMB_X31_Y21_N28
\regfile1|muxes_rs2|mux10|S[8]~1119\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1119_combout\ = (\regfile1|muxes_rs2|mux10|S[8]~1118_combout\ & ((\regfile1|regx15|Q\(8)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[8]~1118_combout\ & (((\regfile1|regx14|Q\(8) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(8),
	datab => \regfile1|muxes_rs2|mux10|S[8]~1118_combout\,
	datac => \regfile1|regx14|Q\(8),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[8]~1119_combout\);

-- Location: LCCOMB_X33_Y21_N28
\regfile1|muxes_rs2|mux10|S[8]~1120\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1120_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[8]~1119_combout\) # (\regfile1|muxes_rs2|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- ((!\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[8]~1119_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1120_combout\);

-- Location: LCFF_X32_Y21_N23
\regfile1|regx1|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(8));

-- Location: LCFF_X25_Y24_N13
\regfile1|regx2|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(8));

-- Location: LCFF_X30_Y27_N29
\regfile1|regx6|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(8));

-- Location: LCFF_X30_Y26_N23
\regfile1|regx7|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(8));

-- Location: LCCOMB_X30_Y26_N22
\regfile1|muxes_rs2|mux10|S[8]~1114\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1114_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx7|Q\(8)))) # (!\RI1|riOUT\(20) & (\regfile1|regx6|Q\(8))))) # (!\RI1|riOUT\(21) & (((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(8),
	datac => \regfile1|regx7|Q\(8),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[8]~1114_combout\);

-- Location: LCFF_X32_Y21_N29
\regfile1|regx5|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(8));

-- Location: LCFF_X30_Y26_N1
\regfile1|regx4|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(8));

-- Location: LCCOMB_X30_Y26_N0
\regfile1|muxes_rs2|mux10|S[8]~1115\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1115_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[8]~1114_combout\) # (\regfile1|regx4|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[8]~1114_combout\,
	datac => \regfile1|regx4|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1115_combout\);

-- Location: LCCOMB_X32_Y21_N28
\regfile1|muxes_rs2|mux10|S[8]~1116\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1116_combout\ = (\regfile1|muxes_rs2|mux10|S[8]~1115_combout\ & ((\RI1|riOUT\(21) & (\regfile1|muxes_rs2|mux10|S[8]~1114_combout\)) # (!\RI1|riOUT\(21) & ((\regfile1|regx5|Q\(8)) # 
-- (!\regfile1|muxes_rs2|mux10|S[8]~1114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[8]~1114_combout\,
	datac => \regfile1|regx5|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[8]~1115_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1116_combout\);

-- Location: LCCOMB_X32_Y21_N14
\regfile1|muxes_rs2|mux10|S[8]~1117\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1117_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[8]~1116_combout\ & ((\regfile1|regx2|Q\(8)))) # (!\regfile1|muxes_rs2|mux10|S[8]~1116_combout\ & (\regfile1|regx1|Q\(8))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[8]~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx1|Q\(8),
	datac => \regfile1|regx2|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[8]~1116_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1117_combout\);

-- Location: LCCOMB_X25_Y24_N12
\regfile1|muxes_rs2|mux10|S[8]~1121\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1121_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[8]~1113_combout\ & ((\regfile1|regx2|Q\(8)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[8]~1113_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1121_combout\);

-- Location: LCCOMB_X32_Y21_N8
\regfile1|muxes_rs2|mux10|S[8]~1122\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1122_combout\ = (\regfile1|muxes_rs2|mux10|S[8]~1120_combout\ & ((\regfile1|muxes_rs2|mux10|S[8]~1121_combout\) # ((!\regfile1|muxes_rs2|mux10|S[8]~1113_combout\ & \regfile1|muxes_rs2|mux10|S[8]~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[8]~1113_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[8]~1120_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[8]~1117_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[8]~1121_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1122_combout\);

-- Location: LCFF_X36_Y19_N5
\regfile1|regx21|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(8));

-- Location: LCFF_X33_Y19_N29
\regfile1|regx22|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(8));

-- Location: LCFF_X36_Y19_N27
\regfile1|regx20|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(8));

-- Location: LCCOMB_X36_Y19_N26
\regfile1|muxes_rs2|mux10|S[8]~1123\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1123_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(8)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(8) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(8),
	datac => \regfile1|regx20|Q\(8),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[8]~1123_combout\);

-- Location: LCCOMB_X36_Y19_N4
\regfile1|muxes_rs2|mux10|S[8]~1124\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1124_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[8]~1123_combout\ & (\regfile1|regx23|Q\(8))) # (!\regfile1|muxes_rs2|mux10|S[8]~1123_combout\ & ((\regfile1|regx21|Q\(8)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[8]~1123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(8),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[8]~1123_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1124_combout\);

-- Location: LCFF_X38_Y22_N17
\regfile1|regx30|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(8));

-- Location: LCFF_X38_Y22_N15
\regfile1|regx28|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(8));

-- Location: LCCOMB_X38_Y22_N12
\regfile1|muxes_rs2|mux10|S[8]~1130\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1130_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(8))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(8),
	datab => \regfile1|regx28|Q\(8),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[8]~1130_combout\);

-- Location: LCCOMB_X38_Y22_N16
\regfile1|muxes_rs2|mux10|S[8]~1131\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1131_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[8]~1130_combout\ & (\regfile1|regx31|Q\(8))) # (!\regfile1|muxes_rs2|mux10|S[8]~1130_combout\ & ((\regfile1|regx30|Q\(8)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[8]~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(8),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx30|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[8]~1130_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1131_combout\);

-- Location: LCFF_X32_Y19_N29
\regfile1|regx18|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(8));

-- Location: LCFF_X32_Y19_N3
\regfile1|regx16|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(8));

-- Location: LCCOMB_X32_Y19_N2
\regfile1|muxes_rs2|mux10|S[8]~1127\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1127_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(8))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(8),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(8),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[8]~1127_combout\);

-- Location: LCCOMB_X32_Y19_N28
\regfile1|muxes_rs2|mux10|S[8]~1128\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1128_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[8]~1127_combout\ & (\regfile1|regx19|Q\(8))) # (!\regfile1|muxes_rs2|mux10|S[8]~1127_combout\ & ((\regfile1|regx18|Q\(8)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[8]~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(8),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[8]~1127_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1128_combout\);

-- Location: LCCOMB_X38_Y21_N30
\regfile1|regx27|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[8]~feeder_combout\ = \mux0_1|Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux55~0_combout\,
	combout => \regfile1|regx27|Q[8]~feeder_combout\);

-- Location: LCFF_X38_Y21_N31
\regfile1|regx27|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[8]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(8));

-- Location: LCFF_X36_Y25_N19
\regfile1|regx25|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(8));

-- Location: LCCOMB_X38_Y21_N4
\regfile1|regx26|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[8]~feeder_combout\ = \mux0_1|Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux55~0_combout\,
	combout => \regfile1|regx26|Q[8]~feeder_combout\);

-- Location: LCFF_X38_Y21_N5
\regfile1|regx26|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[8]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(8));

-- Location: LCCOMB_X36_Y25_N6
\regfile1|muxes_rs2|mux10|S[8]~1125\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1125_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx26|Q\(8)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx24|Q\(8) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(8),
	datab => \regfile1|regx26|Q\(8),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[8]~1125_combout\);

-- Location: LCCOMB_X36_Y25_N18
\regfile1|muxes_rs2|mux10|S[8]~1126\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1126_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[8]~1125_combout\ & (\regfile1|regx27|Q\(8))) # (!\regfile1|muxes_rs2|mux10|S[8]~1125_combout\ & ((\regfile1|regx25|Q\(8)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[8]~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(8),
	datac => \regfile1|regx25|Q\(8),
	datad => \regfile1|muxes_rs2|mux10|S[8]~1125_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1126_combout\);

-- Location: LCCOMB_X35_Y25_N18
\regfile1|muxes_rs2|mux10|S[8]~1129\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1129_combout\ = (\RI1|riOUT\(22) & (\RI1|riOUT\(23))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[8]~1126_combout\))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[8]~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[8]~1128_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[8]~1126_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1129_combout\);

-- Location: LCCOMB_X34_Y21_N12
\regfile1|muxes_rs2|mux10|S[8]~1132\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1132_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[8]~1129_combout\ & ((\regfile1|muxes_rs2|mux10|S[8]~1131_combout\))) # (!\regfile1|muxes_rs2|mux10|S[8]~1129_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[8]~1124_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[8]~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[8]~1124_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[8]~1131_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[8]~1129_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1132_combout\);

-- Location: LCCOMB_X33_Y19_N16
\regfile1|muxes_rs2|mux10|S[8]~1133\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[8]~1133_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[8]~1122_combout\ & ((\regfile1|muxes_rs2|mux10|S[8]~1132_combout\))) # (!\regfile1|muxes_rs2|mux10|S[8]~1122_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[8]~1112_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[8]~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[8]~1112_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[8]~1122_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[8]~1132_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[8]~1133_combout\);

-- Location: LCCOMB_X27_Y20_N28
\memoriaPrograma|concatenador1|saida[63]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[63]~1_combout\ = (\RI1|riOUT\(12) & (!\RI1|riOUT\(13) & (\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(7)))) # (!\RI1|riOUT\(12) & ((\RI1|riOUT\(13)) # 
-- ((\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(12),
	datab => \RI1|riOUT\(13),
	datac => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[63]~1_combout\);

-- Location: LCCOMB_X27_Y20_N10
\memoriaPrograma|concatenador1|saida[63]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[63]~2_combout\ = (!\wr~combout\ & (!\RI1|riOUT\(14) & \memoriaPrograma|concatenador1|saida[63]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wr~combout\,
	datab => \RI1|riOUT\(14),
	datad => \memoriaPrograma|concatenador1|saida[63]~1_combout\,
	combout => \memoriaPrograma|concatenador1|saida[63]~2_combout\);

-- Location: LCCOMB_X30_Y20_N20
\memoriaPrograma|concatenador1|saida[52]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[52]~0_combout\ = (!\RI1|riOUT\(14) & (!\wr~combout\ & \RI1|riOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(14),
	datab => \wr~combout\,
	datad => \RI1|riOUT\(13),
	combout => \memoriaPrograma|concatenador1|saida[52]~0_combout\);

-- Location: LCCOMB_X25_Y18_N24
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X33_Y20_N22
\memoriaPrograma|concatenador1|saida[60]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(60) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[60]~7_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[60]~7_combout\,
	datab => \memoriaPrograma|concatenador1|saida\(60),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(60));

-- Location: LCCOMB_X33_Y20_N26
\mux0_1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux3~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(60)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(60),
	combout => \mux0_1|Mux3~0_combout\);

-- Location: LCFF_X34_Y24_N5
\regfile1|regx11|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(60));

-- Location: LCFF_X34_Y24_N3
\regfile1|regx9|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(60));

-- Location: LCFF_X37_Y22_N15
\regfile1|regx8|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(60));

-- Location: LCCOMB_X37_Y22_N28
\regfile1|muxes_rs2|mux10|S[60]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~65_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(60)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(60) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(60),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(60),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[60]~65_combout\);

-- Location: LCCOMB_X34_Y24_N2
\regfile1|muxes_rs2|mux10|S[60]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~66_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[60]~65_combout\ & (\regfile1|regx11|Q\(60))) # (!\regfile1|muxes_rs2|mux10|S[60]~65_combout\ & ((\regfile1|regx9|Q\(60)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[60]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(60),
	datac => \regfile1|regx9|Q\(60),
	datad => \regfile1|muxes_rs2|mux10|S[60]~65_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~66_combout\);

-- Location: LCFF_X34_Y16_N13
\regfile1|regx29|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(60));

-- Location: LCFF_X33_Y18_N15
\regfile1|regx28|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(60));

-- Location: LCCOMB_X33_Y18_N14
\regfile1|muxes_rs2|mux10|S[60]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~81_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(60))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(60))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx29|Q\(60),
	datac => \regfile1|regx28|Q\(60),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[60]~81_combout\);

-- Location: LCFF_X33_Y18_N1
\regfile1|regx30|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(60));

-- Location: LCCOMB_X33_Y18_N0
\regfile1|muxes_rs2|mux10|S[60]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~82_combout\ = (\regfile1|muxes_rs2|mux10|S[60]~81_combout\ & ((\regfile1|regx31|Q\(60)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[60]~81_combout\ & (((\regfile1|regx30|Q\(60) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(60),
	datab => \regfile1|muxes_rs2|mux10|S[60]~81_combout\,
	datac => \regfile1|regx30|Q\(60),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[60]~82_combout\);

-- Location: LCFF_X33_Y22_N29
\regfile1|regx21|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(60));

-- Location: LCFF_X33_Y22_N19
\regfile1|regx23|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(60));

-- Location: LCFF_X35_Y21_N1
\regfile1|regx20|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(60));

-- Location: LCCOMB_X35_Y21_N0
\regfile1|muxes_rs2|mux10|S[60]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~74_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(60)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(60) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(60),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(60),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[60]~74_combout\);

-- Location: LCCOMB_X33_Y22_N18
\regfile1|muxes_rs2|mux10|S[60]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~75_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[60]~74_combout\ & ((\regfile1|regx23|Q\(60)))) # (!\regfile1|muxes_rs2|mux10|S[60]~74_combout\ & (\regfile1|regx21|Q\(60))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[60]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx21|Q\(60),
	datac => \regfile1|regx23|Q\(60),
	datad => \regfile1|muxes_rs2|mux10|S[60]~74_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~75_combout\);

-- Location: LCFF_X38_Y20_N23
\regfile1|regx19|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(60));

-- Location: LCFF_X36_Y20_N17
\regfile1|regx18|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(60));

-- Location: LCFF_X38_Y20_N25
\regfile1|regx17|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(60));

-- Location: LCFF_X36_Y20_N27
\regfile1|regx16|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(60));

-- Location: LCCOMB_X36_Y20_N26
\regfile1|muxes_rs2|mux10|S[60]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~78_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(60))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(60))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(60),
	datac => \regfile1|regx16|Q\(60),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[60]~78_combout\);

-- Location: LCCOMB_X36_Y20_N16
\regfile1|muxes_rs2|mux10|S[60]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~79_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[60]~78_combout\ & (\regfile1|regx19|Q\(60))) # (!\regfile1|muxes_rs2|mux10|S[60]~78_combout\ & ((\regfile1|regx18|Q\(60)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[60]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(60),
	datac => \regfile1|regx18|Q\(60),
	datad => \regfile1|muxes_rs2|mux10|S[60]~78_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~79_combout\);

-- Location: LCCOMB_X32_Y24_N24
\regfile1|regx25|Q[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[60]~feeder_combout\ = \mux0_1|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux3~0_combout\,
	combout => \regfile1|regx25|Q[60]~feeder_combout\);

-- Location: LCFF_X32_Y24_N25
\regfile1|regx25|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[60]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(60));

-- Location: LCFF_X34_Y16_N3
\regfile1|regx27|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(60));

-- Location: LCFF_X34_Y18_N5
\regfile1|regx26|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(60));

-- Location: LCCOMB_X34_Y18_N20
\regfile1|muxes_rs2|mux10|S[60]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~76_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx26|Q\(60)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx24|Q\(60) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(60),
	datab => \regfile1|regx26|Q\(60),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[60]~76_combout\);

-- Location: LCCOMB_X34_Y16_N2
\regfile1|muxes_rs2|mux10|S[60]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~77_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[60]~76_combout\ & ((\regfile1|regx27|Q\(60)))) # (!\regfile1|muxes_rs2|mux10|S[60]~76_combout\ & (\regfile1|regx25|Q\(60))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[60]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(60),
	datac => \regfile1|regx27|Q\(60),
	datad => \regfile1|muxes_rs2|mux10|S[60]~76_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~77_combout\);

-- Location: LCCOMB_X36_Y16_N24
\regfile1|muxes_rs2|mux10|S[60]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~80_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22)) # (\regfile1|muxes_rs2|mux10|S[60]~77_combout\)))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[60]~79_combout\ & (!\RI1|riOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[60]~79_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[60]~77_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~80_combout\);

-- Location: LCCOMB_X35_Y16_N0
\regfile1|muxes_rs2|mux10|S[60]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~83_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[60]~80_combout\ & (\regfile1|muxes_rs2|mux10|S[60]~82_combout\)) # (!\regfile1|muxes_rs2|mux10|S[60]~80_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[60]~75_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[60]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[60]~82_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[60]~75_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[60]~80_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~83_combout\);

-- Location: LCFF_X35_Y17_N19
\regfile1|regx14|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(60));

-- Location: LCFF_X35_Y17_N5
\regfile1|regx15|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(60));

-- Location: LCCOMB_X35_Y17_N30
\regfile1|muxes_rs2|mux10|S[60]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~68_combout\ = (\regfile1|muxes_rs2|mux10|S[60]~67_combout\ & (((\regfile1|regx15|Q\(60)) # (!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[60]~67_combout\ & (\regfile1|regx14|Q\(60) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[60]~67_combout\,
	datab => \regfile1|regx14|Q\(60),
	datac => \regfile1|regx15|Q\(60),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[60]~68_combout\);

-- Location: LCFF_X32_Y21_N5
\regfile1|regx1|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(60));

-- Location: LCFF_X37_Y24_N27
\regfile1|regx2|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(60));

-- Location: LCFF_X35_Y24_N11
\regfile1|regx3|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(60));

-- Location: LCFF_X33_Y24_N29
\regfile1|regx7|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(60));

-- Location: LCFF_X32_Y23_N23
\regfile1|regx4|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(60));

-- Location: LCCOMB_X32_Y23_N22
\regfile1|muxes_rs2|mux10|S[60]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~69_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(60))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(60))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(60),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(60),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[60]~69_combout\);

-- Location: LCCOMB_X33_Y24_N28
\regfile1|muxes_rs2|mux10|S[60]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~70_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[60]~69_combout\ & ((\regfile1|regx7|Q\(60)))) # (!\regfile1|muxes_rs2|mux10|S[60]~69_combout\ & (\regfile1|regx6|Q\(60))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[60]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(60),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(60),
	datad => \regfile1|muxes_rs2|mux10|S[60]~69_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~70_combout\);

-- Location: LCCOMB_X35_Y24_N10
\regfile1|muxes_rs2|mux10|S[60]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~71_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[60]~70_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(60),
	datad => \regfile1|muxes_rs2|mux10|S[60]~70_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~71_combout\);

-- Location: LCCOMB_X35_Y24_N28
\regfile1|muxes_rs2|mux10|S[60]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~72_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[60]~71_combout\ & ((\regfile1|regx2|Q\(60)))) # (!\regfile1|muxes_rs2|mux10|S[60]~71_combout\ & (\regfile1|regx1|Q\(60))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[60]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx1|Q\(60),
	datac => \regfile1|regx2|Q\(60),
	datad => \regfile1|muxes_rs2|mux10|S[60]~71_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~72_combout\);

-- Location: LCCOMB_X34_Y17_N28
\regfile1|muxes_rs2|mux10|S[60]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~73_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[60]~68_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[60]~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[60]~68_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[60]~72_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~73_combout\);

-- Location: LCCOMB_X34_Y17_N30
\regfile1|muxes_rs2|mux10|S[60]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[60]~84_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[60]~73_combout\ & ((\regfile1|muxes_rs2|mux10|S[60]~83_combout\))) # (!\regfile1|muxes_rs2|mux10|S[60]~73_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[60]~66_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[60]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[60]~66_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[60]~83_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[60]~73_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[60]~84_combout\);

-- Location: LCCOMB_X27_Y22_N2
\memoriaPrograma|concatenador1|saida[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(16) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[16]~52_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[16]~52_combout\,
	datab => \memoriaPrograma|concatenador1|saida\(16),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(16));

-- Location: LCCOMB_X27_Y22_N4
\mux0_1|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux47~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(16)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(16),
	combout => \mux0_1|Mux47~0_combout\);

-- Location: LCFF_X27_Y24_N3
\regfile1|regx9|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(16));

-- Location: LCFF_X22_Y21_N21
\regfile1|regx8|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(16));

-- Location: LCCOMB_X22_Y21_N20
\regfile1|muxes_rs2|mux10|S[16]~945\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~945_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(16)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(16) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(16),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(16),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[16]~945_combout\);

-- Location: LCCOMB_X27_Y24_N28
\regfile1|muxes_rs2|mux10|S[16]~946\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~946_combout\ = (\regfile1|muxes_rs2|mux10|S[16]~945_combout\ & ((\regfile1|regx11|Q\(16)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[16]~945_combout\ & (((\regfile1|regx9|Q\(16) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(16),
	datab => \regfile1|regx9|Q\(16),
	datac => \regfile1|muxes_rs2|mux10|S[16]~945_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[16]~946_combout\);

-- Location: LCFF_X23_Y22_N23
\regfile1|regx21|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(16));

-- Location: LCFF_X23_Y22_N21
\regfile1|regx23|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(16));

-- Location: LCFF_X32_Y26_N15
\regfile1|regx20|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(16));

-- Location: LCCOMB_X32_Y26_N20
\regfile1|muxes_rs2|mux10|S[16]~954\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~954_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(16))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(16),
	datab => \regfile1|regx20|Q\(16),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[16]~954_combout\);

-- Location: LCCOMB_X25_Y28_N2
\regfile1|muxes_rs2|mux10|S[16]~955\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~955_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[16]~954_combout\ & ((\regfile1|regx23|Q\(16)))) # (!\regfile1|muxes_rs2|mux10|S[16]~954_combout\ & (\regfile1|regx21|Q\(16))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[16]~954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx21|Q\(16),
	datac => \regfile1|regx23|Q\(16),
	datad => \regfile1|muxes_rs2|mux10|S[16]~954_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~955_combout\);

-- Location: LCFF_X27_Y22_N3
\regfile1|regx30|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(16));

-- Location: LCFF_X27_Y19_N15
\regfile1|regx29|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(16));

-- Location: LCFF_X27_Y19_N29
\regfile1|regx28|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(16));

-- Location: LCCOMB_X27_Y19_N28
\regfile1|muxes_rs2|mux10|S[16]~961\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~961_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(16))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx29|Q\(16),
	datac => \regfile1|regx28|Q\(16),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[16]~961_combout\);

-- Location: LCCOMB_X28_Y28_N10
\regfile1|muxes_rs2|mux10|S[16]~962\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~962_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[16]~961_combout\ & (\regfile1|regx31|Q\(16))) # (!\regfile1|muxes_rs2|mux10|S[16]~961_combout\ & ((\regfile1|regx30|Q\(16)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[16]~961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(16),
	datab => \regfile1|regx30|Q\(16),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[16]~961_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~962_combout\);

-- Location: LCCOMB_X25_Y27_N26
\regfile1|regx18|Q[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[16]~feeder_combout\ = \mux0_1|Mux47~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux47~0_combout\,
	combout => \regfile1|regx18|Q[16]~feeder_combout\);

-- Location: LCFF_X25_Y27_N27
\regfile1|regx18|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[16]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(16));

-- Location: LCCOMB_X22_Y23_N18
\regfile1|regx19|Q[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[16]~feeder_combout\ = \mux0_1|Mux47~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux47~0_combout\,
	combout => \regfile1|regx19|Q[16]~feeder_combout\);

-- Location: LCFF_X22_Y23_N19
\regfile1|regx19|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[16]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(16));

-- Location: LCFF_X24_Y27_N1
\regfile1|regx17|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(16));

-- Location: LCFF_X24_Y27_N23
\regfile1|regx16|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(16));

-- Location: LCCOMB_X24_Y27_N22
\regfile1|muxes_rs2|mux10|S[16]~958\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~958_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(16))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(16),
	datac => \regfile1|regx16|Q\(16),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[16]~958_combout\);

-- Location: LCCOMB_X25_Y27_N28
\regfile1|muxes_rs2|mux10|S[16]~959\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~959_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[16]~958_combout\ & ((\regfile1|regx19|Q\(16)))) # (!\regfile1|muxes_rs2|mux10|S[16]~958_combout\ & (\regfile1|regx18|Q\(16))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[16]~958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx18|Q\(16),
	datac => \regfile1|regx19|Q\(16),
	datad => \regfile1|muxes_rs2|mux10|S[16]~958_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~959_combout\);

-- Location: LCFF_X23_Y25_N5
\regfile1|regx25|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(16));

-- Location: LCFF_X23_Y25_N27
\regfile1|regx27|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(16));

-- Location: LCFF_X21_Y22_N9
\regfile1|regx26|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(16));

-- Location: LCFF_X21_Y22_N15
\regfile1|regx24|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(16));

-- Location: LCCOMB_X21_Y22_N14
\regfile1|muxes_rs2|mux10|S[16]~956\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~956_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(16)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(16) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(16),
	datac => \regfile1|regx24|Q\(16),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[16]~956_combout\);

-- Location: LCCOMB_X23_Y25_N26
\regfile1|muxes_rs2|mux10|S[16]~957\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~957_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[16]~956_combout\ & ((\regfile1|regx27|Q\(16)))) # (!\regfile1|muxes_rs2|mux10|S[16]~956_combout\ & (\regfile1|regx25|Q\(16))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[16]~956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(16),
	datac => \regfile1|regx27|Q\(16),
	datad => \regfile1|muxes_rs2|mux10|S[16]~956_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~957_combout\);

-- Location: LCCOMB_X24_Y28_N16
\regfile1|muxes_rs2|mux10|S[16]~960\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~960_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22)) # (\regfile1|muxes_rs2|mux10|S[16]~957_combout\)))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[16]~959_combout\ & (!\RI1|riOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[16]~959_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[16]~957_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~960_combout\);

-- Location: LCCOMB_X25_Y28_N4
\regfile1|muxes_rs2|mux10|S[16]~963\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~963_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[16]~960_combout\ & ((\regfile1|muxes_rs2|mux10|S[16]~962_combout\))) # (!\regfile1|muxes_rs2|mux10|S[16]~960_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[16]~955_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[16]~960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[16]~955_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[16]~962_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[16]~960_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~963_combout\);

-- Location: LCFF_X31_Y25_N9
\regfile1|regx1|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(16));

-- Location: LCFF_X31_Y25_N3
\regfile1|regx3|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux47~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(16));

-- Location: LCCOMB_X31_Y25_N0
\regfile1|muxes_rs2|mux10|S[16]~951\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~951_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs2|mux10|S[16]~950_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(16)))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[16]~950_combout\,
	datab => \regfile1|regx3|Q\(16),
	datac => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~951_combout\);

-- Location: LCCOMB_X31_Y25_N8
\regfile1|muxes_rs2|mux10|S[16]~952\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~952_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[16]~951_combout\ & (\regfile1|regx2|Q\(16))) # (!\regfile1|muxes_rs2|mux10|S[16]~951_combout\ & ((\regfile1|regx1|Q\(16)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[16]~951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(16),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(16),
	datad => \regfile1|muxes_rs2|mux10|S[16]~951_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~952_combout\);

-- Location: LCCOMB_X28_Y28_N16
\regfile1|muxes_rs2|mux10|S[16]~953\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~953_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[16]~948_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (((!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & \regfile1|muxes_rs2|mux10|S[16]~952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[16]~948_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[16]~952_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~953_combout\);

-- Location: LCCOMB_X25_Y28_N14
\regfile1|muxes_rs2|mux10|S[16]~964\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[16]~964_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[16]~953_combout\ & ((\regfile1|muxes_rs2|mux10|S[16]~963_combout\))) # (!\regfile1|muxes_rs2|mux10|S[16]~953_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[16]~946_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[16]~953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[16]~946_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[16]~963_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[16]~953_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[16]~964_combout\);

-- Location: LCCOMB_X27_Y20_N0
\memoriaPrograma|concatenador1|saida[31]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[31]~36_combout\ = (!\RI1|riOUT\(14) & ((\RI1|riOUT\(12) & (\memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(7))) # (!\RI1|riOUT\(12) & 
-- ((\memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria1|altsyncram_component|auto_generated|q_a\(7),
	datab => \RI1|riOUT\(12),
	datac => \RI1|riOUT\(14),
	datad => \memoriaPrograma|memoria0|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[31]~36_combout\);

-- Location: LCCOMB_X27_Y23_N28
\memoriaPrograma|concatenador1|saida[17]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[17]~51_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(1))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(1),
	datab => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	datad => \RI1|riOUT\(13),
	combout => \memoriaPrograma|concatenador1|saida[17]~51_combout\);

-- Location: LCCOMB_X27_Y23_N2
\memoriaPrograma|concatenador1|saida[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(17) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[17]~51_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(17),
	datac => \memoriaPrograma|concatenador1|saida[17]~51_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(17));

-- Location: LCCOMB_X27_Y23_N10
\mux0_1|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux46~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(17)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(17),
	combout => \mux0_1|Mux46~0_combout\);

-- Location: LCCOMB_X24_Y22_N30
\regfile1|regx25|Q[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[17]~feeder_combout\ = \mux0_1|Mux46~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux46~0_combout\,
	combout => \regfile1|regx25|Q[17]~feeder_combout\);

-- Location: LCFF_X24_Y22_N31
\regfile1|regx25|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[17]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(17));

-- Location: LCFF_X21_Y22_N29
\regfile1|regx26|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(17));

-- Location: LCFF_X21_Y22_N11
\regfile1|regx24|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(17));

-- Location: LCCOMB_X21_Y22_N10
\regfile1|muxes_rs2|mux10|S[17]~934\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~934_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(17)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(17) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(17),
	datac => \regfile1|regx24|Q\(17),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[17]~934_combout\);

-- Location: LCCOMB_X24_Y22_N8
\regfile1|muxes_rs2|mux10|S[17]~935\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~935_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[17]~934_combout\ & (\regfile1|regx27|Q\(17))) # (!\regfile1|muxes_rs2|mux10|S[17]~934_combout\ & ((\regfile1|regx25|Q\(17)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[17]~934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(17),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(17),
	datad => \regfile1|muxes_rs2|mux10|S[17]~934_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~935_combout\);

-- Location: LCFF_X21_Y19_N23
\regfile1|regx22|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(17));

-- Location: LCFF_X27_Y26_N19
\regfile1|regx21|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(17));

-- Location: LCFF_X28_Y22_N21
\regfile1|regx20|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(17));

-- Location: LCCOMB_X28_Y22_N20
\regfile1|muxes_rs2|mux10|S[17]~936\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~936_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(17))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(17),
	datac => \regfile1|regx20|Q\(17),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[17]~936_combout\);

-- Location: LCCOMB_X21_Y19_N22
\regfile1|muxes_rs2|mux10|S[17]~937\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~937_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[17]~936_combout\ & (\regfile1|regx23|Q\(17))) # (!\regfile1|muxes_rs2|mux10|S[17]~936_combout\ & ((\regfile1|regx22|Q\(17)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[17]~936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(17),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(17),
	datad => \regfile1|muxes_rs2|mux10|S[17]~936_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~937_combout\);

-- Location: LCCOMB_X23_Y27_N0
\regfile1|regx19|Q[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[17]~feeder_combout\ = \mux0_1|Mux46~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux46~0_combout\,
	combout => \regfile1|regx19|Q[17]~feeder_combout\);

-- Location: LCFF_X23_Y27_N1
\regfile1|regx19|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[17]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(17));

-- Location: LCFF_X24_Y27_N9
\regfile1|regx17|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(17));

-- Location: LCFF_X24_Y27_N7
\regfile1|regx16|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(17));

-- Location: LCCOMB_X24_Y27_N6
\regfile1|muxes_rs2|mux10|S[17]~938\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~938_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(17))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(17),
	datac => \regfile1|regx16|Q\(17),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[17]~938_combout\);

-- Location: LCCOMB_X23_Y27_N30
\regfile1|muxes_rs2|mux10|S[17]~939\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~939_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[17]~938_combout\ & ((\regfile1|regx19|Q\(17)))) # (!\regfile1|muxes_rs2|mux10|S[17]~938_combout\ & (\regfile1|regx18|Q\(17))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[17]~938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(17),
	datab => \regfile1|regx19|Q\(17),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[17]~938_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~939_combout\);

-- Location: LCCOMB_X24_Y16_N22
\regfile1|muxes_rs2|mux10|S[17]~940\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~940_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[17]~937_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[17]~939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[17]~937_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[17]~939_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~940_combout\);

-- Location: LCCOMB_X24_Y16_N16
\regfile1|muxes_rs2|mux10|S[17]~943\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~943_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[17]~940_combout\ & (\regfile1|muxes_rs2|mux10|S[17]~942_combout\)) # (!\regfile1|muxes_rs2|mux10|S[17]~940_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[17]~935_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[17]~940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[17]~942_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[17]~935_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[17]~940_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~943_combout\);

-- Location: LCFF_X27_Y24_N15
\regfile1|regx9|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(17));

-- Location: LCFF_X22_Y20_N3
\regfile1|regx10|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(17));

-- Location: LCFF_X22_Y20_N25
\regfile1|regx8|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(17));

-- Location: LCCOMB_X22_Y20_N24
\regfile1|muxes_rs2|mux10|S[17]~927\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~927_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(17)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(17) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(17),
	datac => \regfile1|regx8|Q\(17),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[17]~927_combout\);

-- Location: LCCOMB_X24_Y16_N14
\regfile1|muxes_rs2|mux10|S[17]~928\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~928_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[17]~927_combout\ & (\regfile1|regx11|Q\(17))) # (!\regfile1|muxes_rs2|mux10|S[17]~927_combout\ & ((\regfile1|regx9|Q\(17)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[17]~927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(17),
	datab => \regfile1|regx9|Q\(17),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[17]~927_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~928_combout\);

-- Location: LCFF_X25_Y24_N31
\regfile1|regx2|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(17));

-- Location: LCFF_X25_Y24_N1
\regfile1|regx3|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(17));

-- Location: LCFF_X29_Y23_N29
\regfile1|regx7|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(17));

-- Location: LCFF_X30_Y23_N9
\regfile1|regx4|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(17));

-- Location: LCCOMB_X33_Y23_N22
\regfile1|regx5|Q[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[17]~feeder_combout\ = \mux0_1|Mux46~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux46~0_combout\,
	combout => \regfile1|regx5|Q[17]~feeder_combout\);

-- Location: LCFF_X33_Y23_N23
\regfile1|regx5|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[17]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(17));

-- Location: LCCOMB_X30_Y23_N8
\regfile1|muxes_rs2|mux10|S[17]~929\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~929_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(17)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(17),
	datad => \regfile1|regx5|Q\(17),
	combout => \regfile1|muxes_rs2|mux10|S[17]~929_combout\);

-- Location: LCCOMB_X29_Y23_N30
\regfile1|muxes_rs2|mux10|S[17]~930\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~930_combout\ = (\regfile1|muxes_rs2|mux10|S[17]~929_combout\ & (((\regfile1|regx7|Q\(17)) # (!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[17]~929_combout\ & (\regfile1|regx6|Q\(17) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(17),
	datab => \regfile1|regx7|Q\(17),
	datac => \regfile1|muxes_rs2|mux10|S[17]~929_combout\,
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[17]~930_combout\);

-- Location: LCCOMB_X25_Y24_N0
\regfile1|muxes_rs2|mux10|S[17]~931\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~931_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[17]~930_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(17))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(17),
	datad => \regfile1|muxes_rs2|mux10|S[17]~930_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~931_combout\);

-- Location: LCCOMB_X25_Y24_N18
\regfile1|muxes_rs2|mux10|S[17]~932\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~932_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[17]~931_combout\ & ((\regfile1|regx2|Q\(17)))) # (!\regfile1|muxes_rs2|mux10|S[17]~931_combout\ & (\regfile1|regx1|Q\(17))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[17]~931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(17),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(17),
	datad => \regfile1|muxes_rs2|mux10|S[17]~931_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~932_combout\);

-- Location: LCCOMB_X24_Y16_N12
\regfile1|muxes_rs2|mux10|S[17]~933\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~933_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[17]~928_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[17]~932_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[17]~928_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[17]~932_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~933_combout\);

-- Location: LCCOMB_X24_Y16_N2
\regfile1|muxes_rs2|mux10|S[17]~944\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[17]~944_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[17]~933_combout\ & ((\regfile1|muxes_rs2|mux10|S[17]~943_combout\))) # (!\regfile1|muxes_rs2|mux10|S[17]~933_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[17]~926_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[17]~933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[17]~926_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[17]~943_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[17]~933_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[17]~944_combout\);

-- Location: LCCOMB_X28_Y20_N28
\memoriaPrograma|concatenador1|saida[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(24) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[24]~44_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[24]~44_combout\,
	datab => \memoriaPrograma|concatenador1|saida\(24),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(24));

-- Location: LCCOMB_X28_Y20_N10
\mux0_1|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux39~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(24)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(24),
	combout => \mux0_1|Mux39~0_combout\);

-- Location: LCCOMB_X19_Y21_N28
\regfile1|regx21|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[24]~feeder_combout\ = \mux0_1|Mux39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux39~0_combout\,
	combout => \regfile1|regx21|Q[24]~feeder_combout\);

-- Location: LCFF_X19_Y21_N29
\regfile1|regx21|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[24]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(24));

-- Location: LCFF_X27_Y21_N23
\regfile1|regx22|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(24));

-- Location: LCFF_X27_Y21_N13
\regfile1|regx20|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(24));

-- Location: LCCOMB_X27_Y21_N12
\regfile1|muxes_rs2|mux10|S[24]~794\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~794_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(24))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(24),
	datac => \regfile1|regx20|Q\(24),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[24]~794_combout\);

-- Location: LCCOMB_X20_Y21_N0
\regfile1|muxes_rs2|mux10|S[24]~795\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~795_combout\ = (\regfile1|muxes_rs2|mux10|S[24]~794_combout\ & ((\regfile1|regx23|Q\(24)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[24]~794_combout\ & (((\regfile1|regx21|Q\(24) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(24),
	datab => \regfile1|regx21|Q\(24),
	datac => \regfile1|muxes_rs2|mux10|S[24]~794_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[24]~795_combout\);

-- Location: LCFF_X28_Y20_N23
\regfile1|regx31|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(24));

-- Location: LCFF_X30_Y19_N9
\regfile1|regx30|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(24));

-- Location: LCFF_X27_Y19_N25
\regfile1|regx29|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(24));

-- Location: LCFF_X28_Y19_N31
\regfile1|regx28|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(24));

-- Location: LCCOMB_X28_Y19_N30
\regfile1|muxes_rs2|mux10|S[24]~801\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~801_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(24)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx28|Q\(24) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx29|Q\(24),
	datac => \regfile1|regx28|Q\(24),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[24]~801_combout\);

-- Location: LCCOMB_X30_Y19_N8
\regfile1|muxes_rs2|mux10|S[24]~802\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~802_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[24]~801_combout\ & (\regfile1|regx31|Q\(24))) # (!\regfile1|muxes_rs2|mux10|S[24]~801_combout\ & ((\regfile1|regx30|Q\(24)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[24]~801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(24),
	datac => \regfile1|regx30|Q\(24),
	datad => \regfile1|muxes_rs2|mux10|S[24]~801_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~802_combout\);

-- Location: LCCOMB_X20_Y21_N18
\regfile1|regx25|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[24]~feeder_combout\ = \mux0_1|Mux39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux39~0_combout\,
	combout => \regfile1|regx25|Q[24]~feeder_combout\);

-- Location: LCFF_X20_Y21_N19
\regfile1|regx25|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[24]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(24));

-- Location: LCFF_X21_Y22_N27
\regfile1|regx26|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(24));

-- Location: LCFF_X21_Y22_N17
\regfile1|regx24|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(24));

-- Location: LCCOMB_X21_Y22_N16
\regfile1|muxes_rs2|mux10|S[24]~796\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~796_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(24)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(24) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(24),
	datac => \regfile1|regx24|Q\(24),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[24]~796_combout\);

-- Location: LCCOMB_X20_Y21_N12
\regfile1|muxes_rs2|mux10|S[24]~797\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~797_combout\ = (\regfile1|muxes_rs2|mux10|S[24]~796_combout\ & ((\regfile1|regx27|Q\(24)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[24]~796_combout\ & (((\regfile1|regx25|Q\(24) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(24),
	datab => \regfile1|regx25|Q\(24),
	datac => \regfile1|muxes_rs2|mux10|S[24]~796_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[24]~797_combout\);

-- Location: LCCOMB_X20_Y21_N2
\regfile1|muxes_rs2|mux10|S[24]~800\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~800_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22)) # (\regfile1|muxes_rs2|mux10|S[24]~797_combout\)))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[24]~799_combout\ & (!\RI1|riOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[24]~799_combout\,
	datab => \RI1|riOUT\(23),
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[24]~797_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~800_combout\);

-- Location: LCCOMB_X20_Y21_N16
\regfile1|muxes_rs2|mux10|S[24]~803\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~803_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[24]~800_combout\ & ((\regfile1|muxes_rs2|mux10|S[24]~802_combout\))) # (!\regfile1|muxes_rs2|mux10|S[24]~800_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[24]~795_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[24]~800_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[24]~795_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[24]~802_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[24]~800_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~803_combout\);

-- Location: LCFF_X25_Y21_N17
\regfile1|regx1|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(24));

-- Location: LCFF_X25_Y21_N23
\regfile1|regx2|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(24));

-- Location: LCCOMB_X25_Y21_N16
\regfile1|muxes_rs2|mux10|S[24]~792\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~792_combout\ = (\regfile1|muxes_rs2|mux10|S[24]~791_combout\ & (((\regfile1|regx2|Q\(24))) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\))) # (!\regfile1|muxes_rs2|mux10|S[24]~791_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (\regfile1|regx1|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[24]~791_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(24),
	datad => \regfile1|regx2|Q\(24),
	combout => \regfile1|muxes_rs2|mux10|S[24]~792_combout\);

-- Location: LCCOMB_X21_Y20_N14
\regfile1|muxes_rs2|mux10|S[24]~793\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~793_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[24]~788_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (((\regfile1|muxes_rs2|mux10|S[24]~792_combout\ & !\regfile1|muxes_rs2|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[24]~788_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[24]~792_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~793_combout\);

-- Location: LCCOMB_X27_Y27_N14
\regfile1|regx11|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[24]~feeder_combout\ = \mux0_1|Mux39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux39~0_combout\,
	combout => \regfile1|regx11|Q[24]~feeder_combout\);

-- Location: LCFF_X27_Y27_N15
\regfile1|regx11|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[24]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(24));

-- Location: LCCOMB_X29_Y25_N14
\regfile1|regx9|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[24]~feeder_combout\ = \mux0_1|Mux39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux39~0_combout\,
	combout => \regfile1|regx9|Q[24]~feeder_combout\);

-- Location: LCFF_X29_Y25_N15
\regfile1|regx9|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[24]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(24));

-- Location: LCFF_X27_Y28_N3
\regfile1|regx8|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(24));

-- Location: LCFF_X27_Y28_N29
\regfile1|regx10|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(24));

-- Location: LCCOMB_X27_Y28_N2
\regfile1|muxes_rs2|mux10|S[24]~785\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~785_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx10|Q\(24))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx8|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx8|Q\(24),
	datad => \regfile1|regx10|Q\(24),
	combout => \regfile1|muxes_rs2|mux10|S[24]~785_combout\);

-- Location: LCCOMB_X29_Y25_N16
\regfile1|muxes_rs2|mux10|S[24]~786\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~786_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[24]~785_combout\ & (\regfile1|regx11|Q\(24))) # (!\regfile1|muxes_rs2|mux10|S[24]~785_combout\ & ((\regfile1|regx9|Q\(24)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[24]~785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(24),
	datac => \regfile1|regx9|Q\(24),
	datad => \regfile1|muxes_rs2|mux10|S[24]~785_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~786_combout\);

-- Location: LCCOMB_X21_Y20_N24
\regfile1|muxes_rs2|mux10|S[24]~804\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[24]~804_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[24]~793_combout\ & (\regfile1|muxes_rs2|mux10|S[24]~803_combout\)) # (!\regfile1|muxes_rs2|mux10|S[24]~793_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[24]~786_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[24]~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[24]~803_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[24]~793_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[24]~786_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[24]~804_combout\);

-- Location: LCCOMB_X27_Y20_N12
\memoriaPrograma|concatenador1|saida[28]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[28]~40_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(4))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(4),
	datac => \RI1|riOUT\(13),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[28]~40_combout\);

-- Location: LCCOMB_X23_Y24_N2
\memoriaPrograma|concatenador1|saida[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(28) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[28]~40_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(28),
	datac => \memoriaPrograma|concatenador1|saida[28]~40_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(28));

-- Location: LCCOMB_X23_Y24_N4
\mux0_1|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux35~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(28)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(28),
	combout => \mux0_1|Mux35~0_combout\);

-- Location: LCFF_X23_Y18_N3
\regfile1|regx15|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(28));

-- Location: LCCOMB_X25_Y18_N4
\regfile1|regx14|Q[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[28]~feeder_combout\ = \mux0_1|Mux35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux35~0_combout\,
	combout => \regfile1|regx14|Q[28]~feeder_combout\);

-- Location: LCFF_X25_Y18_N5
\regfile1|regx14|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[28]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(28));

-- Location: LCFF_X23_Y18_N25
\regfile1|regx13|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(28));

-- Location: LCCOMB_X25_Y18_N0
\regfile1|muxes_rs2|mux10|S[28]~707\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~707_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(28)))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(28),
	datab => \regfile1|regx13|Q\(28),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[28]~707_combout\);

-- Location: LCCOMB_X25_Y18_N26
\regfile1|muxes_rs2|mux10|S[28]~708\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~708_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[28]~707_combout\ & (\regfile1|regx15|Q\(28))) # (!\regfile1|muxes_rs2|mux10|S[28]~707_combout\ & ((\regfile1|regx14|Q\(28)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[28]~707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(28),
	datac => \regfile1|regx14|Q\(28),
	datad => \regfile1|muxes_rs2|mux10|S[28]~707_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~708_combout\);

-- Location: LCFF_X28_Y24_N27
\regfile1|regx1|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(28));

-- Location: LCFF_X25_Y24_N29
\regfile1|regx2|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(28));

-- Location: LCFF_X29_Y24_N5
\regfile1|regx3|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(28));

-- Location: LCFF_X27_Y25_N17
\regfile1|regx6|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(28));

-- Location: LCFF_X29_Y24_N31
\regfile1|regx7|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(28));

-- Location: LCFF_X22_Y24_N29
\regfile1|regx5|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(28));

-- Location: LCCOMB_X29_Y27_N8
\regfile1|muxes_rs2|mux10|S[28]~709\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~709_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21)) # (\regfile1|regx5|Q\(28))))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(28) & (!\RI1|riOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(28),
	datab => \RI1|riOUT\(20),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|regx5|Q\(28),
	combout => \regfile1|muxes_rs2|mux10|S[28]~709_combout\);

-- Location: LCCOMB_X29_Y24_N30
\regfile1|muxes_rs2|mux10|S[28]~710\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~710_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[28]~709_combout\ & ((\regfile1|regx7|Q\(28)))) # (!\regfile1|muxes_rs2|mux10|S[28]~709_combout\ & (\regfile1|regx6|Q\(28))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[28]~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(28),
	datac => \regfile1|regx7|Q\(28),
	datad => \regfile1|muxes_rs2|mux10|S[28]~709_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~710_combout\);

-- Location: LCCOMB_X29_Y24_N4
\regfile1|muxes_rs2|mux10|S[28]~711\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~711_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[28]~710_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(28))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(28),
	datad => \regfile1|muxes_rs2|mux10|S[28]~710_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~711_combout\);

-- Location: LCCOMB_X28_Y24_N24
\regfile1|muxes_rs2|mux10|S[28]~712\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~712_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[28]~711_combout\ & ((\regfile1|regx2|Q\(28)))) # (!\regfile1|muxes_rs2|mux10|S[28]~711_combout\ & (\regfile1|regx1|Q\(28))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[28]~711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx1|Q\(28),
	datac => \regfile1|regx2|Q\(28),
	datad => \regfile1|muxes_rs2|mux10|S[28]~711_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~712_combout\);

-- Location: LCCOMB_X25_Y18_N20
\regfile1|muxes_rs2|mux10|S[28]~713\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~713_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[28]~708_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (((!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & \regfile1|muxes_rs2|mux10|S[28]~712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[28]~708_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[28]~712_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~713_combout\);

-- Location: LCFF_X23_Y24_N27
\regfile1|regx31|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(28));

-- Location: LCFF_X23_Y24_N13
\regfile1|regx30|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(28));

-- Location: LCCOMB_X28_Y25_N16
\regfile1|regx28|Q[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx28|Q[28]~feeder_combout\ = \mux0_1|Mux35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux35~0_combout\,
	combout => \regfile1|regx28|Q[28]~feeder_combout\);

-- Location: LCFF_X28_Y25_N17
\regfile1|regx28|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx28|Q[28]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(28));

-- Location: LCCOMB_X22_Y24_N24
\regfile1|muxes_rs2|mux10|S[28]~721\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~721_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(28))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(28),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(28),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[28]~721_combout\);

-- Location: LCCOMB_X23_Y24_N12
\regfile1|muxes_rs2|mux10|S[28]~722\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~722_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[28]~721_combout\ & (\regfile1|regx31|Q\(28))) # (!\regfile1|muxes_rs2|mux10|S[28]~721_combout\ & ((\regfile1|regx30|Q\(28)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[28]~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(28),
	datac => \regfile1|regx30|Q\(28),
	datad => \regfile1|muxes_rs2|mux10|S[28]~721_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~722_combout\);

-- Location: LCFF_X23_Y21_N5
\regfile1|regx19|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(28));

-- Location: LCFF_X23_Y20_N9
\regfile1|regx18|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(28));

-- Location: LCFF_X23_Y20_N23
\regfile1|regx16|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(28));

-- Location: LCCOMB_X23_Y20_N22
\regfile1|muxes_rs2|mux10|S[28]~718\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~718_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(28))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(28),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(28),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[28]~718_combout\);

-- Location: LCCOMB_X23_Y20_N8
\regfile1|muxes_rs2|mux10|S[28]~719\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~719_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[28]~718_combout\ & (\regfile1|regx19|Q\(28))) # (!\regfile1|muxes_rs2|mux10|S[28]~718_combout\ & ((\regfile1|regx18|Q\(28)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[28]~718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(28),
	datac => \regfile1|regx18|Q\(28),
	datad => \regfile1|muxes_rs2|mux10|S[28]~718_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~719_combout\);

-- Location: LCFF_X20_Y24_N31
\regfile1|regx27|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(28));

-- Location: LCFF_X25_Y22_N17
\regfile1|regx26|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(28));

-- Location: LCFF_X21_Y22_N1
\regfile1|regx24|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux35~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(28));

-- Location: LCCOMB_X21_Y22_N0
\regfile1|muxes_rs2|mux10|S[28]~716\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~716_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(28)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(28) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(28),
	datac => \regfile1|regx24|Q\(28),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[28]~716_combout\);

-- Location: LCCOMB_X20_Y24_N28
\regfile1|muxes_rs2|mux10|S[28]~717\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~717_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[28]~716_combout\ & ((\regfile1|regx27|Q\(28)))) # (!\regfile1|muxes_rs2|mux10|S[28]~716_combout\ & (\regfile1|regx25|Q\(28))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[28]~716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(28),
	datab => \regfile1|regx27|Q\(28),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[28]~716_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~717_combout\);

-- Location: LCCOMB_X21_Y16_N6
\regfile1|muxes_rs2|mux10|S[28]~720\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~720_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[28]~717_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[28]~719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[28]~719_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[28]~717_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~720_combout\);

-- Location: LCCOMB_X21_Y16_N12
\regfile1|muxes_rs2|mux10|S[28]~723\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~723_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[28]~720_combout\ & ((\regfile1|muxes_rs2|mux10|S[28]~722_combout\))) # (!\regfile1|muxes_rs2|mux10|S[28]~720_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[28]~715_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[28]~720_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[28]~715_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[28]~722_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[28]~720_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~723_combout\);

-- Location: LCCOMB_X25_Y18_N22
\regfile1|muxes_rs2|mux10|S[28]~724\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[28]~724_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[28]~713_combout\ & ((\regfile1|muxes_rs2|mux10|S[28]~723_combout\))) # (!\regfile1|muxes_rs2|mux10|S[28]~713_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[28]~706_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[28]~713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[28]~706_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[28]~713_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[28]~723_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[28]~724_combout\);

-- Location: LCCOMB_X27_Y20_N22
\memoriaPrograma|concatenador1|saida[31]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[31]~37_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # (!\RI1|riOUT\(13) & ((\wr~combout\ & 
-- (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # (!\wr~combout\ & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \RI1|riOUT\(13),
	datac => \wr~combout\,
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[31]~37_combout\);

-- Location: LCCOMB_X24_Y24_N12
\memoriaPrograma|concatenador1|saida[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(31) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[31]~37_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(31),
	datab => \memoriaPrograma|concatenador1|saida[31]~37_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(31));

-- Location: LCCOMB_X24_Y24_N22
\mux0_1|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux32~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(31)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(31),
	combout => \mux0_1|Mux32~0_combout\);

-- Location: LCFF_X25_Y22_N5
\regfile1|regx26|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(31));

-- Location: LCFF_X25_Y22_N19
\regfile1|regx24|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(31));

-- Location: LCCOMB_X25_Y22_N18
\regfile1|muxes_rs2|mux10|S[31]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~654_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(31)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(31) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(31),
	datac => \regfile1|regx24|Q\(31),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[31]~654_combout\);

-- Location: LCFF_X24_Y18_N7
\regfile1|regx25|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(31));

-- Location: LCFF_X24_Y18_N13
\regfile1|regx27|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(31));

-- Location: LCCOMB_X24_Y18_N6
\regfile1|muxes_rs2|mux10|S[31]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~655_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[31]~654_combout\ & ((\regfile1|regx27|Q\(31)))) # (!\regfile1|muxes_rs2|mux10|S[31]~654_combout\ & (\regfile1|regx25|Q\(31))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[31]~654_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[31]~654_combout\,
	datac => \regfile1|regx25|Q\(31),
	datad => \regfile1|regx27|Q\(31),
	combout => \regfile1|muxes_rs2|mux10|S[31]~655_combout\);

-- Location: LCFF_X28_Y17_N3
\regfile1|regx23|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(31));

-- Location: LCFF_X28_Y17_N5
\regfile1|regx22|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(31));

-- Location: LCFF_X28_Y22_N27
\regfile1|regx20|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(31));

-- Location: LCCOMB_X28_Y22_N26
\regfile1|muxes_rs2|mux10|S[31]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~656_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(31))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(31),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(31),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[31]~656_combout\);

-- Location: LCCOMB_X28_Y17_N4
\regfile1|muxes_rs2|mux10|S[31]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~657_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[31]~656_combout\ & (\regfile1|regx23|Q\(31))) # (!\regfile1|muxes_rs2|mux10|S[31]~656_combout\ & ((\regfile1|regx22|Q\(31)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[31]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(31),
	datac => \regfile1|regx22|Q\(31),
	datad => \regfile1|muxes_rs2|mux10|S[31]~656_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[31]~657_combout\);

-- Location: LCFF_X24_Y19_N13
\regfile1|regx18|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(31));

-- Location: LCFF_X24_Y19_N19
\regfile1|regx16|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(31));

-- Location: LCCOMB_X24_Y19_N18
\regfile1|muxes_rs2|mux10|S[31]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~658_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(31))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(31),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(31),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[31]~658_combout\);

-- Location: LCCOMB_X24_Y19_N12
\regfile1|muxes_rs2|mux10|S[31]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~659_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[31]~658_combout\ & (\regfile1|regx19|Q\(31))) # (!\regfile1|muxes_rs2|mux10|S[31]~658_combout\ & ((\regfile1|regx18|Q\(31)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[31]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(31),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(31),
	datad => \regfile1|muxes_rs2|mux10|S[31]~658_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[31]~659_combout\);

-- Location: LCCOMB_X28_Y17_N0
\regfile1|muxes_rs2|mux10|S[31]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~660_combout\ = (\RI1|riOUT\(23) & (\RI1|riOUT\(22))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[31]~657_combout\)) # (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[31]~659_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[31]~657_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[31]~659_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[31]~660_combout\);

-- Location: LCCOMB_X29_Y19_N18
\regfile1|muxes_rs2|mux10|S[31]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~663_combout\ = (\regfile1|muxes_rs2|mux10|S[31]~660_combout\ & ((\regfile1|muxes_rs2|mux10|S[31]~662_combout\) # ((!\RI1|riOUT\(23))))) # (!\regfile1|muxes_rs2|mux10|S[31]~660_combout\ & 
-- (((\regfile1|muxes_rs2|mux10|S[31]~655_combout\ & \RI1|riOUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[31]~662_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[31]~655_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[31]~660_combout\,
	datad => \RI1|riOUT\(23),
	combout => \regfile1|muxes_rs2|mux10|S[31]~663_combout\);

-- Location: LCFF_X22_Y18_N3
\regfile1|regx13|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(31));

-- Location: LCFF_X22_Y18_N25
\regfile1|regx15|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(31));

-- Location: LCFF_X25_Y17_N29
\regfile1|regx12|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(31));

-- Location: LCCOMB_X25_Y17_N28
\regfile1|muxes_rs2|mux10|S[31]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~645_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(31)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(31) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(31),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(31),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[31]~645_combout\);

-- Location: LCCOMB_X22_Y18_N24
\regfile1|muxes_rs2|mux10|S[31]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~646_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[31]~645_combout\ & ((\regfile1|regx15|Q\(31)))) # (!\regfile1|muxes_rs2|mux10|S[31]~645_combout\ & (\regfile1|regx13|Q\(31))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[31]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx13|Q\(31),
	datac => \regfile1|regx15|Q\(31),
	datad => \regfile1|muxes_rs2|mux10|S[31]~645_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[31]~646_combout\);

-- Location: LCFF_X21_Y21_N27
\regfile1|regx11|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(31));

-- Location: LCFF_X21_Y21_N29
\regfile1|regx9|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(31));

-- Location: LCCOMB_X21_Y21_N26
\regfile1|muxes_rs2|mux10|S[31]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~648_combout\ = (\regfile1|muxes_rs2|mux10|S[31]~647_combout\ & (((\regfile1|regx11|Q\(31))) # (!\RI1|riOUT\(20)))) # (!\regfile1|muxes_rs2|mux10|S[31]~647_combout\ & (\RI1|riOUT\(20) & ((\regfile1|regx9|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[31]~647_combout\,
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx11|Q\(31),
	datad => \regfile1|regx9|Q\(31),
	combout => \regfile1|muxes_rs2|mux10|S[31]~648_combout\);

-- Location: LCFF_X28_Y21_N31
\regfile1|regx2|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(31));

-- Location: LCFF_X28_Y21_N13
\regfile1|regx3|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(31));

-- Location: LCFF_X28_Y23_N15
\regfile1|regx6|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(31));

-- Location: LCFF_X31_Y23_N25
\regfile1|regx4|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(31));

-- Location: LCCOMB_X31_Y23_N24
\regfile1|muxes_rs2|mux10|S[31]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~649_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(31))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(31),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(31),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[31]~649_combout\);

-- Location: LCCOMB_X28_Y23_N22
\regfile1|muxes_rs2|mux10|S[31]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~650_combout\ = (\regfile1|muxes_rs2|mux10|S[31]~649_combout\ & ((\regfile1|regx7|Q\(31)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[31]~649_combout\ & (((\regfile1|regx6|Q\(31) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(31),
	datab => \regfile1|regx6|Q\(31),
	datac => \regfile1|muxes_rs2|mux10|S[31]~649_combout\,
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[31]~650_combout\);

-- Location: LCCOMB_X28_Y21_N12
\regfile1|muxes_rs2|mux10|S[31]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~651_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[31]~650_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(31))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(31),
	datad => \regfile1|muxes_rs2|mux10|S[31]~650_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[31]~651_combout\);

-- Location: LCCOMB_X29_Y19_N26
\regfile1|muxes_rs2|mux10|S[31]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~652_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[31]~651_combout\ & ((\regfile1|regx2|Q\(31)))) # (!\regfile1|muxes_rs2|mux10|S[31]~651_combout\ & (\regfile1|regx1|Q\(31))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[31]~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(31),
	datab => \regfile1|regx2|Q\(31),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[31]~651_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[31]~652_combout\);

-- Location: LCCOMB_X29_Y19_N12
\regfile1|muxes_rs2|mux10|S[31]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~653_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[31]~648_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[31]~652_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[31]~648_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[31]~652_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[31]~653_combout\);

-- Location: LCCOMB_X29_Y19_N0
\regfile1|muxes_rs2|mux10|S[31]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[31]~664_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[31]~653_combout\ & (\regfile1|muxes_rs2|mux10|S[31]~663_combout\)) # (!\regfile1|muxes_rs2|mux10|S[31]~653_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[31]~646_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[31]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[31]~663_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[31]~646_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[31]~653_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[31]~664_combout\);

-- Location: LCCOMB_X27_Y22_N14
\memoriaPrograma|concatenador1|saida[30]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[30]~38_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(6))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(13),
	datab => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(6),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[30]~38_combout\);

-- Location: LCCOMB_X27_Y22_N0
\memoriaPrograma|concatenador1|saida[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(30) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[30]~38_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(30),
	datac => \memoriaPrograma|concatenador1|saida[30]~38_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(30));

-- Location: LCCOMB_X27_Y22_N24
\mux0_1|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux33~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(30)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(30),
	combout => \mux0_1|Mux33~0_combout\);

-- Location: LCFF_X21_Y21_N5
\regfile1|regx11|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(30));

-- Location: LCFF_X22_Y21_N19
\regfile1|regx8|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(30));

-- Location: LCCOMB_X22_Y21_N18
\regfile1|muxes_rs2|mux10|S[30]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~665_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(30)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(30) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(30),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(30),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[30]~665_combout\);

-- Location: LCCOMB_X21_Y21_N4
\regfile1|muxes_rs2|mux10|S[30]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~666_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[30]~665_combout\ & ((\regfile1|regx11|Q\(30)))) # (!\regfile1|muxes_rs2|mux10|S[30]~665_combout\ & (\regfile1|regx9|Q\(30))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[30]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(30),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx11|Q\(30),
	datad => \regfile1|muxes_rs2|mux10|S[30]~665_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~666_combout\);

-- Location: LCCOMB_X25_Y18_N14
\regfile1|regx12|Q[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[30]~feeder_combout\ = \mux0_1|Mux33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux33~0_combout\,
	combout => \regfile1|regx12|Q[30]~feeder_combout\);

-- Location: LCFF_X25_Y18_N15
\regfile1|regx12|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[30]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(30));

-- Location: LCFF_X23_Y18_N21
\regfile1|regx13|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(30));

-- Location: LCCOMB_X23_Y18_N20
\regfile1|muxes_rs2|mux10|S[30]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~667_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(30)))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx12|Q\(30),
	datac => \regfile1|regx13|Q\(30),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[30]~667_combout\);

-- Location: LCFF_X23_Y18_N19
\regfile1|regx15|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(30));

-- Location: LCCOMB_X23_Y18_N16
\regfile1|muxes_rs2|mux10|S[30]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~668_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[30]~667_combout\ & ((\regfile1|regx15|Q\(30)))) # (!\regfile1|muxes_rs2|mux10|S[30]~667_combout\ & (\regfile1|regx14|Q\(30))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[30]~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(30),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[30]~667_combout\,
	datad => \regfile1|regx15|Q\(30),
	combout => \regfile1|muxes_rs2|mux10|S[30]~668_combout\);

-- Location: LCFF_X28_Y24_N31
\regfile1|regx1|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(30));

-- Location: LCFF_X29_Y24_N25
\regfile1|regx3|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(30));

-- Location: LCCOMB_X29_Y23_N24
\regfile1|regx6|Q[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[30]~feeder_combout\ = \mux0_1|Mux33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux33~0_combout\,
	combout => \regfile1|regx6|Q[30]~feeder_combout\);

-- Location: LCFF_X29_Y23_N25
\regfile1|regx6|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[30]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(30));

-- Location: LCFF_X29_Y24_N3
\regfile1|regx7|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(30));

-- Location: LCFF_X30_Y23_N13
\regfile1|regx5|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(30));

-- Location: LCFF_X30_Y23_N7
\regfile1|regx4|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(30));

-- Location: LCCOMB_X30_Y23_N6
\regfile1|muxes_rs2|mux10|S[30]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~669_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(30))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(30),
	datac => \regfile1|regx4|Q\(30),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[30]~669_combout\);

-- Location: LCCOMB_X29_Y24_N2
\regfile1|muxes_rs2|mux10|S[30]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~670_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[30]~669_combout\ & ((\regfile1|regx7|Q\(30)))) # (!\regfile1|muxes_rs2|mux10|S[30]~669_combout\ & (\regfile1|regx6|Q\(30))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[30]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(30),
	datac => \regfile1|regx7|Q\(30),
	datad => \regfile1|muxes_rs2|mux10|S[30]~669_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~670_combout\);

-- Location: LCCOMB_X29_Y24_N24
\regfile1|muxes_rs2|mux10|S[30]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~671_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[30]~670_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(30))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(30),
	datad => \regfile1|muxes_rs2|mux10|S[30]~670_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~671_combout\);

-- Location: LCCOMB_X28_Y24_N30
\regfile1|muxes_rs2|mux10|S[30]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~672_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[30]~671_combout\ & (\regfile1|regx2|Q\(30))) # (!\regfile1|muxes_rs2|mux10|S[30]~671_combout\ & ((\regfile1|regx1|Q\(30)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[30]~671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(30),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(30),
	datad => \regfile1|muxes_rs2|mux10|S[30]~671_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~672_combout\);

-- Location: LCCOMB_X23_Y18_N14
\regfile1|muxes_rs2|mux10|S[30]~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~673_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[30]~668_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[30]~672_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[30]~668_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[30]~672_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~673_combout\);

-- Location: LCFF_X23_Y20_N13
\regfile1|regx18|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(30));

-- Location: LCFF_X23_Y21_N25
\regfile1|regx19|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(30));

-- Location: LCCOMB_X23_Y20_N12
\regfile1|muxes_rs2|mux10|S[30]~679\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~679_combout\ = (\regfile1|muxes_rs2|mux10|S[30]~678_combout\ & (((\regfile1|regx19|Q\(30))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[30]~678_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx18|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[30]~678_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(30),
	datad => \regfile1|regx19|Q\(30),
	combout => \regfile1|muxes_rs2|mux10|S[30]~679_combout\);

-- Location: LCFF_X24_Y18_N31
\regfile1|regx25|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(30));

-- Location: LCFF_X25_Y22_N13
\regfile1|regx26|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(30));

-- Location: LCFF_X25_Y22_N31
\regfile1|regx24|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(30));

-- Location: LCCOMB_X25_Y22_N30
\regfile1|muxes_rs2|mux10|S[30]~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~676_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(30)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(30) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(30),
	datac => \regfile1|regx24|Q\(30),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[30]~676_combout\);

-- Location: LCCOMB_X24_Y18_N30
\regfile1|muxes_rs2|mux10|S[30]~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~677_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[30]~676_combout\ & (\regfile1|regx27|Q\(30))) # (!\regfile1|muxes_rs2|mux10|S[30]~676_combout\ & ((\regfile1|regx25|Q\(30)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[30]~676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(30),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(30),
	datad => \regfile1|muxes_rs2|mux10|S[30]~676_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~677_combout\);

-- Location: LCCOMB_X23_Y18_N8
\regfile1|muxes_rs2|mux10|S[30]~680\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~680_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22)) # (\regfile1|muxes_rs2|mux10|S[30]~677_combout\)))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[30]~679_combout\ & (!\RI1|riOUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[30]~679_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[30]~677_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~680_combout\);

-- Location: LCFF_X32_Y18_N31
\regfile1|regx23|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(30));

-- Location: LCFF_X32_Y18_N29
\regfile1|regx21|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(30));

-- Location: LCCOMB_X32_Y18_N28
\regfile1|muxes_rs2|mux10|S[30]~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~675_combout\ = (\regfile1|muxes_rs2|mux10|S[30]~674_combout\ & ((\regfile1|regx23|Q\(30)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[30]~674_combout\ & (((\regfile1|regx21|Q\(30) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[30]~674_combout\,
	datab => \regfile1|regx23|Q\(30),
	datac => \regfile1|regx21|Q\(30),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[30]~675_combout\);

-- Location: LCFF_X27_Y22_N25
\regfile1|regx31|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux33~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(30));

-- Location: LCFF_X33_Y21_N1
\regfile1|regx30|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(30));

-- Location: LCFF_X28_Y25_N23
\regfile1|regx28|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(30));

-- Location: LCCOMB_X28_Y25_N22
\regfile1|muxes_rs2|mux10|S[30]~681\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~681_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(30))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(30),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(30),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[30]~681_combout\);

-- Location: LCCOMB_X33_Y21_N0
\regfile1|muxes_rs2|mux10|S[30]~682\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~682_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[30]~681_combout\ & (\regfile1|regx31|Q\(30))) # (!\regfile1|muxes_rs2|mux10|S[30]~681_combout\ & ((\regfile1|regx30|Q\(30)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[30]~681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(30),
	datac => \regfile1|regx30|Q\(30),
	datad => \regfile1|muxes_rs2|mux10|S[30]~681_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~682_combout\);

-- Location: LCCOMB_X23_Y18_N26
\regfile1|muxes_rs2|mux10|S[30]~683\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~683_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[30]~680_combout\ & ((\regfile1|muxes_rs2|mux10|S[30]~682_combout\))) # (!\regfile1|muxes_rs2|mux10|S[30]~680_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[30]~675_combout\)))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[30]~680_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[30]~680_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[30]~675_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[30]~682_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~683_combout\);

-- Location: LCCOMB_X23_Y18_N4
\regfile1|muxes_rs2|mux10|S[30]~684\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[30]~684_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[30]~673_combout\ & ((\regfile1|muxes_rs2|mux10|S[30]~683_combout\))) # (!\regfile1|muxes_rs2|mux10|S[30]~673_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[30]~666_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[30]~673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[30]~666_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[30]~673_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[30]~683_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[30]~684_combout\);

-- Location: LCCOMB_X27_Y20_N4
\memoriaPrograma|concatenador1|saida[29]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[29]~39_combout\ = (\RI1|riOUT\(13) & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(5)))) # (!\RI1|riOUT\(13) & (\memoriaPrograma|concatenador1|saida[31]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	datab => \RI1|riOUT\(13),
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(5),
	combout => \memoriaPrograma|concatenador1|saida[29]~39_combout\);

-- Location: LCCOMB_X28_Y20_N12
\memoriaPrograma|concatenador1|saida[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(29) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[29]~39_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(29),
	datab => \memoriaPrograma|concatenador1|saida[29]~39_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(29));

-- Location: LCCOMB_X28_Y20_N6
\mux0_1|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux34~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(29)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(29),
	combout => \mux0_1|Mux34~0_combout\);

-- Location: LCFF_X22_Y18_N31
\regfile1|regx13|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(29));

-- Location: LCFF_X24_Y21_N19
\regfile1|regx12|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(29));

-- Location: LCCOMB_X24_Y21_N18
\regfile1|muxes_rs2|mux10|S[29]~685\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~685_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx14|Q\(29))) # (!\RI1|riOUT\(21) & ((\regfile1|regx12|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(29),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(29),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[29]~685_combout\);

-- Location: LCCOMB_X24_Y20_N16
\regfile1|regx15|Q[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[29]~feeder_combout\ = \mux0_1|Mux34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux34~0_combout\,
	combout => \regfile1|regx15|Q[29]~feeder_combout\);

-- Location: LCFF_X24_Y20_N17
\regfile1|regx15|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[29]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(29));

-- Location: LCCOMB_X22_Y18_N20
\regfile1|muxes_rs2|mux10|S[29]~686\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~686_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[29]~685_combout\ & ((\regfile1|regx15|Q\(29)))) # (!\regfile1|muxes_rs2|mux10|S[29]~685_combout\ & (\regfile1|regx13|Q\(29))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[29]~685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx13|Q\(29),
	datac => \regfile1|muxes_rs2|mux10|S[29]~685_combout\,
	datad => \regfile1|regx15|Q\(29),
	combout => \regfile1|muxes_rs2|mux10|S[29]~686_combout\);

-- Location: LCFF_X21_Y24_N15
\regfile1|regx11|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(29));

-- Location: LCFF_X22_Y20_N1
\regfile1|regx8|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(29));

-- Location: LCCOMB_X22_Y20_N0
\regfile1|muxes_rs2|mux10|S[29]~687\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~687_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(29)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(29) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(29),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(29),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[29]~687_combout\);

-- Location: LCCOMB_X21_Y24_N16
\regfile1|muxes_rs2|mux10|S[29]~688\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~688_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[29]~687_combout\ & ((\regfile1|regx11|Q\(29)))) # (!\regfile1|muxes_rs2|mux10|S[29]~687_combout\ & (\regfile1|regx9|Q\(29))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[29]~687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(29),
	datab => \regfile1|regx11|Q\(29),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[29]~687_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~688_combout\);

-- Location: LCFF_X28_Y24_N17
\regfile1|regx1|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(29));

-- Location: LCFF_X28_Y21_N17
\regfile1|regx2|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(29));

-- Location: LCFF_X28_Y21_N7
\regfile1|regx3|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(29));

-- Location: LCCOMB_X28_Y23_N0
\regfile1|regx6|Q[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[29]~feeder_combout\ = \mux0_1|Mux34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux34~0_combout\,
	combout => \regfile1|regx6|Q[29]~feeder_combout\);

-- Location: LCFF_X28_Y23_N1
\regfile1|regx6|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[29]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(29));

-- Location: LCCOMB_X30_Y28_N28
\regfile1|regx5|Q[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[29]~feeder_combout\ = \mux0_1|Mux34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux34~0_combout\,
	combout => \regfile1|regx5|Q[29]~feeder_combout\);

-- Location: LCFF_X30_Y28_N29
\regfile1|regx5|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[29]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(29));

-- Location: LCCOMB_X29_Y27_N2
\regfile1|muxes_rs2|mux10|S[29]~689\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~689_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx5|Q\(29)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(29) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(29),
	datab => \regfile1|regx5|Q\(29),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[29]~689_combout\);

-- Location: LCCOMB_X28_Y24_N12
\regfile1|muxes_rs2|mux10|S[29]~690\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~690_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[29]~689_combout\ & (\regfile1|regx7|Q\(29))) # (!\regfile1|muxes_rs2|mux10|S[29]~689_combout\ & ((\regfile1|regx6|Q\(29)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[29]~689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(29),
	datab => \regfile1|regx6|Q\(29),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[29]~689_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~690_combout\);

-- Location: LCCOMB_X28_Y21_N6
\regfile1|muxes_rs2|mux10|S[29]~691\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~691_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[29]~690_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(29))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(29),
	datad => \regfile1|muxes_rs2|mux10|S[29]~690_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~691_combout\);

-- Location: LCCOMB_X28_Y21_N16
\regfile1|muxes_rs2|mux10|S[29]~692\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~692_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[29]~691_combout\ & ((\regfile1|regx2|Q\(29)))) # (!\regfile1|muxes_rs2|mux10|S[29]~691_combout\ & (\regfile1|regx1|Q\(29))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[29]~691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx1|Q\(29),
	datac => \regfile1|regx2|Q\(29),
	datad => \regfile1|muxes_rs2|mux10|S[29]~691_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~692_combout\);

-- Location: LCCOMB_X24_Y20_N26
\regfile1|muxes_rs2|mux10|S[29]~693\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~693_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[29]~688_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[29]~692_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[29]~688_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[29]~692_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~693_combout\);

-- Location: LCFF_X25_Y22_N9
\regfile1|regx26|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(29));

-- Location: LCFF_X25_Y22_N15
\regfile1|regx24|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(29));

-- Location: LCCOMB_X25_Y22_N14
\regfile1|muxes_rs2|mux10|S[29]~694\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~694_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(29)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(29) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(29),
	datac => \regfile1|regx24|Q\(29),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[29]~694_combout\);

-- Location: LCFF_X24_Y18_N11
\regfile1|regx25|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(29));

-- Location: LCCOMB_X24_Y18_N10
\regfile1|muxes_rs2|mux10|S[29]~695\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~695_combout\ = (\regfile1|muxes_rs2|mux10|S[29]~694_combout\ & ((\regfile1|regx27|Q\(29)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[29]~694_combout\ & (((\regfile1|regx25|Q\(29) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(29),
	datab => \regfile1|muxes_rs2|mux10|S[29]~694_combout\,
	datac => \regfile1|regx25|Q\(29),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[29]~695_combout\);

-- Location: LCFF_X23_Y21_N27
\regfile1|regx17|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(29));

-- Location: LCFF_X23_Y20_N17
\regfile1|regx16|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(29));

-- Location: LCCOMB_X23_Y20_N16
\regfile1|muxes_rs2|mux10|S[29]~698\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~698_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(29))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(29),
	datac => \regfile1|regx16|Q\(29),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[29]~698_combout\);

-- Location: LCFF_X23_Y20_N27
\regfile1|regx18|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(29));

-- Location: LCCOMB_X23_Y20_N14
\regfile1|muxes_rs2|mux10|S[29]~699\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~699_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[29]~698_combout\ & (\regfile1|regx19|Q\(29))) # (!\regfile1|muxes_rs2|mux10|S[29]~698_combout\ & ((\regfile1|regx18|Q\(29)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[29]~698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(29),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[29]~698_combout\,
	datad => \regfile1|regx18|Q\(29),
	combout => \regfile1|muxes_rs2|mux10|S[29]~699_combout\);

-- Location: LCFF_X28_Y17_N7
\regfile1|regx22|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(29));

-- Location: LCFF_X25_Y20_N7
\regfile1|regx21|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(29));

-- Location: LCFF_X28_Y22_N5
\regfile1|regx20|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(29));

-- Location: LCCOMB_X28_Y22_N4
\regfile1|muxes_rs2|mux10|S[29]~696\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~696_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(29))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(29),
	datac => \regfile1|regx20|Q\(29),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[29]~696_combout\);

-- Location: LCCOMB_X28_Y17_N6
\regfile1|muxes_rs2|mux10|S[29]~697\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~697_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[29]~696_combout\ & (\regfile1|regx23|Q\(29))) # (!\regfile1|muxes_rs2|mux10|S[29]~696_combout\ & ((\regfile1|regx22|Q\(29)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[29]~696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(29),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(29),
	datad => \regfile1|muxes_rs2|mux10|S[29]~696_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~697_combout\);

-- Location: LCCOMB_X23_Y20_N28
\regfile1|muxes_rs2|mux10|S[29]~700\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~700_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[29]~697_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[29]~699_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[29]~699_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[29]~697_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~700_combout\);

-- Location: LCCOMB_X23_Y20_N30
\regfile1|muxes_rs2|mux10|S[29]~703\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~703_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[29]~700_combout\ & (\regfile1|muxes_rs2|mux10|S[29]~702_combout\)) # (!\regfile1|muxes_rs2|mux10|S[29]~700_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[29]~695_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[29]~700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[29]~702_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[29]~695_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[29]~700_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~703_combout\);

-- Location: LCCOMB_X23_Y20_N0
\regfile1|muxes_rs2|mux10|S[29]~704\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[29]~704_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[29]~693_combout\ & ((\regfile1|muxes_rs2|mux10|S[29]~703_combout\))) # (!\regfile1|muxes_rs2|mux10|S[29]~693_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[29]~686_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[29]~693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[29]~686_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[29]~693_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[29]~703_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[29]~704_combout\);

-- Location: LCCOMB_X27_Y20_N8
\memoriaPrograma|concatenador1|saida[27]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[27]~41_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(3))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(3),
	datac => \RI1|riOUT\(13),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[27]~41_combout\);

-- Location: LCCOMB_X23_Y24_N0
\memoriaPrograma|concatenador1|saida[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(27) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[27]~41_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(27),
	datac => \memoriaPrograma|concatenador1|saida[27]~41_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(27));

-- Location: LCCOMB_X23_Y24_N22
\mux0_1|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux36~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(27)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(27),
	combout => \mux0_1|Mux36~0_combout\);

-- Location: LCCOMB_X22_Y24_N26
\regfile1|regx29|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx29|Q[27]~feeder_combout\);

-- Location: LCFF_X22_Y24_N27
\regfile1|regx29|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(27));

-- Location: LCFF_X25_Y23_N19
\regfile1|regx28|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(27));

-- Location: LCCOMB_X19_Y23_N28
\regfile1|regx30|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx30|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx30|Q[27]~feeder_combout\);

-- Location: LCFF_X19_Y23_N29
\regfile1|regx30|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx30|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(27));

-- Location: LCCOMB_X25_Y23_N18
\regfile1|muxes_rs2|mux10|S[27]~741\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~741_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(27)))) # (!\RI1|riOUT\(21) & (\regfile1|regx28|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(27),
	datad => \regfile1|regx30|Q\(27),
	combout => \regfile1|muxes_rs2|mux10|S[27]~741_combout\);

-- Location: LCCOMB_X22_Y24_N4
\regfile1|muxes_rs2|mux10|S[27]~742\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~742_combout\ = (\regfile1|muxes_rs2|mux10|S[27]~741_combout\ & ((\regfile1|regx31|Q\(27)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[27]~741_combout\ & (((\regfile1|regx29|Q\(27) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(27),
	datab => \regfile1|regx29|Q\(27),
	datac => \regfile1|muxes_rs2|mux10|S[27]~741_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[27]~742_combout\);

-- Location: LCFF_X23_Y23_N25
\regfile1|regx22|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(27));

-- Location: LCFF_X27_Y26_N21
\regfile1|regx21|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(27));

-- Location: LCFF_X28_Y22_N3
\regfile1|regx20|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(27));

-- Location: LCCOMB_X28_Y22_N2
\regfile1|muxes_rs2|mux10|S[27]~736\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~736_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(27))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(27),
	datac => \regfile1|regx20|Q\(27),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[27]~736_combout\);

-- Location: LCCOMB_X23_Y23_N24
\regfile1|muxes_rs2|mux10|S[27]~737\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~737_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[27]~736_combout\ & (\regfile1|regx23|Q\(27))) # (!\regfile1|muxes_rs2|mux10|S[27]~736_combout\ & ((\regfile1|regx22|Q\(27)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[27]~736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(27),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(27),
	datad => \regfile1|muxes_rs2|mux10|S[27]~736_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~737_combout\);

-- Location: LCFF_X23_Y20_N5
\regfile1|regx18|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(27));

-- Location: LCFF_X23_Y20_N19
\regfile1|regx16|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(27));

-- Location: LCCOMB_X23_Y20_N18
\regfile1|muxes_rs2|mux10|S[27]~738\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~738_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(27))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(27),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(27),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[27]~738_combout\);

-- Location: LCCOMB_X23_Y20_N4
\regfile1|muxes_rs2|mux10|S[27]~739\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~739_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[27]~738_combout\ & (\regfile1|regx19|Q\(27))) # (!\regfile1|muxes_rs2|mux10|S[27]~738_combout\ & ((\regfile1|regx18|Q\(27)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[27]~738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(27),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(27),
	datad => \regfile1|muxes_rs2|mux10|S[27]~738_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~739_combout\);

-- Location: LCCOMB_X22_Y24_N0
\regfile1|muxes_rs2|mux10|S[27]~740\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~740_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[27]~737_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[27]~739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[27]~737_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[27]~739_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~740_combout\);

-- Location: LCCOMB_X22_Y24_N14
\regfile1|muxes_rs2|mux10|S[27]~743\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~743_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[27]~740_combout\ & ((\regfile1|muxes_rs2|mux10|S[27]~742_combout\))) # (!\regfile1|muxes_rs2|mux10|S[27]~740_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[27]~735_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[27]~740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[27]~735_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[27]~742_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[27]~740_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~743_combout\);

-- Location: LCCOMB_X24_Y16_N6
\regfile1|regx11|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx11|Q[27]~feeder_combout\);

-- Location: LCFF_X24_Y16_N7
\regfile1|regx11|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(27));

-- Location: LCFF_X22_Y21_N15
\regfile1|regx10|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(27));

-- Location: LCFF_X22_Y21_N9
\regfile1|regx8|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(27));

-- Location: LCCOMB_X22_Y21_N8
\regfile1|muxes_rs2|mux10|S[27]~727\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~727_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(27))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx10|Q\(27),
	datac => \regfile1|regx8|Q\(27),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[27]~727_combout\);

-- Location: LCCOMB_X21_Y24_N0
\regfile1|regx9|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx9|Q[27]~feeder_combout\);

-- Location: LCFF_X21_Y24_N1
\regfile1|regx9|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(27));

-- Location: LCCOMB_X21_Y24_N30
\regfile1|muxes_rs2|mux10|S[27]~728\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~728_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[27]~727_combout\ & (\regfile1|regx11|Q\(27))) # (!\regfile1|muxes_rs2|mux10|S[27]~727_combout\ & ((\regfile1|regx9|Q\(27)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[27]~727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(27),
	datac => \regfile1|muxes_rs2|mux10|S[27]~727_combout\,
	datad => \regfile1|regx9|Q\(27),
	combout => \regfile1|muxes_rs2|mux10|S[27]~728_combout\);

-- Location: LCCOMB_X28_Y24_N2
\regfile1|regx1|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx1|Q[27]~feeder_combout\);

-- Location: LCFF_X28_Y24_N3
\regfile1|regx1|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(27));

-- Location: LCFF_X29_Y24_N1
\regfile1|regx3|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(27));

-- Location: LCFF_X30_Y24_N23
\regfile1|regx6|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(27));

-- Location: LCFF_X30_Y24_N29
\regfile1|regx4|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(27));

-- Location: LCCOMB_X22_Y24_N8
\regfile1|regx5|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx5|Q[27]~feeder_combout\);

-- Location: LCFF_X22_Y24_N9
\regfile1|regx5|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(27));

-- Location: LCCOMB_X30_Y24_N28
\regfile1|muxes_rs2|mux10|S[27]~729\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~729_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx5|Q\(27))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx4|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(27),
	datad => \regfile1|regx5|Q\(27),
	combout => \regfile1|muxes_rs2|mux10|S[27]~729_combout\);

-- Location: LCCOMB_X30_Y24_N22
\regfile1|muxes_rs2|mux10|S[27]~730\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~730_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[27]~729_combout\ & (\regfile1|regx7|Q\(27))) # (!\regfile1|muxes_rs2|mux10|S[27]~729_combout\ & ((\regfile1|regx6|Q\(27)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[27]~729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(27),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx6|Q\(27),
	datad => \regfile1|muxes_rs2|mux10|S[27]~729_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~730_combout\);

-- Location: LCCOMB_X29_Y24_N0
\regfile1|muxes_rs2|mux10|S[27]~731\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~731_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[27]~730_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(27))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(27),
	datad => \regfile1|muxes_rs2|mux10|S[27]~730_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~731_combout\);

-- Location: LCCOMB_X28_Y24_N28
\regfile1|muxes_rs2|mux10|S[27]~732\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~732_combout\ = (\regfile1|muxes_rs2|mux10|S[27]~731_combout\ & ((\regfile1|regx2|Q\(27)) # ((!\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[27]~731_combout\ & (((\regfile1|regx1|Q\(27) & 
-- \regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(27),
	datab => \regfile1|regx1|Q\(27),
	datac => \regfile1|muxes_rs2|mux10|S[27]~731_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~732_combout\);

-- Location: LCCOMB_X22_Y24_N6
\regfile1|muxes_rs2|mux10|S[27]~733\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~733_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[27]~728_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[27]~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[27]~728_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[27]~732_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~733_combout\);

-- Location: LCCOMB_X22_Y24_N12
\regfile1|muxes_rs2|mux10|S[27]~744\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[27]~744_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[27]~733_combout\ & ((\regfile1|muxes_rs2|mux10|S[27]~743_combout\))) # (!\regfile1|muxes_rs2|mux10|S[27]~733_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[27]~726_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[27]~733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[27]~726_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[27]~743_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[27]~733_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[27]~744_combout\);

-- Location: LCCOMB_X24_Y25_N14
\memoriaPrograma|concatenador1|saida[26]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[26]~42_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(2))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(2),
	datac => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	datad => \RI1|riOUT\(13),
	combout => \memoriaPrograma|concatenador1|saida[26]~42_combout\);

-- Location: LCCOMB_X24_Y25_N28
\memoriaPrograma|concatenador1|saida[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(26) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[26]~42_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(26),
	datac => \memoriaPrograma|concatenador1|saida[26]~42_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(26));

-- Location: LCCOMB_X24_Y25_N16
\mux0_1|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux37~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(26)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(26),
	combout => \mux0_1|Mux37~0_combout\);

-- Location: LCFF_X21_Y21_N17
\regfile1|regx11|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(26));

-- Location: LCFF_X22_Y20_N23
\regfile1|regx8|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(26));

-- Location: LCCOMB_X22_Y20_N22
\regfile1|muxes_rs2|mux10|S[26]~745\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~745_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(26)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(26) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(26),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(26),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[26]~745_combout\);

-- Location: LCCOMB_X21_Y21_N16
\regfile1|muxes_rs2|mux10|S[26]~746\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~746_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[26]~745_combout\ & ((\regfile1|regx11|Q\(26)))) # (!\regfile1|muxes_rs2|mux10|S[26]~745_combout\ & (\regfile1|regx9|Q\(26))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[26]~745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(26),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx11|Q\(26),
	datad => \regfile1|muxes_rs2|mux10|S[26]~745_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~746_combout\);

-- Location: LCFF_X23_Y17_N19
\regfile1|regx13|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(26));

-- Location: LCCOMB_X23_Y17_N18
\regfile1|muxes_rs2|mux10|S[26]~747\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~747_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx13|Q\(26)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(26) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(26),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx13|Q\(26),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[26]~747_combout\);

-- Location: LCFF_X24_Y20_N7
\regfile1|regx15|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(26));

-- Location: LCCOMB_X23_Y17_N16
\regfile1|muxes_rs2|mux10|S[26]~748\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~748_combout\ = (\regfile1|muxes_rs2|mux10|S[26]~747_combout\ & (((\regfile1|regx15|Q\(26)) # (!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[26]~747_combout\ & (\regfile1|regx14|Q\(26) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(26),
	datab => \regfile1|muxes_rs2|mux10|S[26]~747_combout\,
	datac => \regfile1|regx15|Q\(26),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[26]~748_combout\);

-- Location: LCCOMB_X25_Y21_N30
\regfile1|regx1|Q[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[26]~feeder_combout\ = \mux0_1|Mux37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux37~0_combout\,
	combout => \regfile1|regx1|Q[26]~feeder_combout\);

-- Location: LCFF_X25_Y21_N31
\regfile1|regx1|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[26]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(26));

-- Location: LCFF_X29_Y25_N9
\regfile1|regx7|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(26));

-- Location: LCFF_X27_Y25_N25
\regfile1|regx4|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(26));

-- Location: LCCOMB_X29_Y25_N2
\regfile1|muxes_rs2|mux10|S[26]~749\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~749_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(26))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(26),
	datab => \regfile1|regx4|Q\(26),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[26]~749_combout\);

-- Location: LCCOMB_X29_Y25_N18
\regfile1|muxes_rs2|mux10|S[26]~750\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~750_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[26]~749_combout\ & ((\regfile1|regx7|Q\(26)))) # (!\regfile1|muxes_rs2|mux10|S[26]~749_combout\ & (\regfile1|regx6|Q\(26))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[26]~749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(26),
	datab => \regfile1|regx7|Q\(26),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[26]~749_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~750_combout\);

-- Location: LCCOMB_X29_Y22_N18
\regfile1|muxes_rs2|mux10|S[26]~751\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~751_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[26]~750_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(26) & (\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(26),
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[26]~750_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~751_combout\);

-- Location: LCCOMB_X25_Y21_N14
\regfile1|muxes_rs2|mux10|S[26]~752\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~752_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[26]~751_combout\ & (\regfile1|regx2|Q\(26))) # (!\regfile1|muxes_rs2|mux10|S[26]~751_combout\ & ((\regfile1|regx1|Q\(26)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[26]~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(26),
	datab => \regfile1|regx1|Q\(26),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[26]~751_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~752_combout\);

-- Location: LCCOMB_X25_Y16_N2
\regfile1|muxes_rs2|mux10|S[26]~753\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~753_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[26]~748_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[26]~752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[26]~748_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[26]~752_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~753_combout\);

-- Location: LCCOMB_X25_Y16_N22
\regfile1|muxes_rs2|mux10|S[26]~764\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[26]~764_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[26]~753_combout\ & (\regfile1|muxes_rs2|mux10|S[26]~763_combout\)) # (!\regfile1|muxes_rs2|mux10|S[26]~753_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[26]~746_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[26]~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[26]~763_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[26]~746_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[26]~753_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[26]~764_combout\);

-- Location: LCCOMB_X24_Y25_N8
\memoriaPrograma|concatenador1|saida[25]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[25]~43_combout\ = (\RI1|riOUT\(13) & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(1)))) # (!\RI1|riOUT\(13) & (\memoriaPrograma|concatenador1|saida[31]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	datab => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(1),
	datad => \RI1|riOUT\(13),
	combout => \memoriaPrograma|concatenador1|saida[25]~43_combout\);

-- Location: LCCOMB_X24_Y25_N6
\memoriaPrograma|concatenador1|saida[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(25) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[25]~43_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(25),
	datac => \memoriaPrograma|concatenador1|saida[25]~43_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(25));

-- Location: LCCOMB_X24_Y25_N22
\mux0_1|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux38~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(25)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(25),
	combout => \mux0_1|Mux38~0_combout\);

-- Location: LCFF_X24_Y23_N19
\regfile1|regx15|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(25));

-- Location: LCFF_X24_Y23_N29
\regfile1|regx13|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(25));

-- Location: LCCOMB_X24_Y23_N28
\regfile1|muxes_rs2|mux10|S[25]~766\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~766_combout\ = (\regfile1|muxes_rs2|mux10|S[25]~765_combout\ & ((\regfile1|regx15|Q\(25)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[25]~765_combout\ & (((\regfile1|regx13|Q\(25) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[25]~765_combout\,
	datab => \regfile1|regx15|Q\(25),
	datac => \regfile1|regx13|Q\(25),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[25]~766_combout\);

-- Location: LCFF_X20_Y24_N3
\regfile1|regx27|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(25));

-- Location: LCFF_X25_Y22_N1
\regfile1|regx24|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(25));

-- Location: LCFF_X25_Y22_N3
\regfile1|regx26|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(25));

-- Location: LCCOMB_X25_Y22_N0
\regfile1|muxes_rs2|mux10|S[25]~774\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~774_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx26|Q\(25))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx24|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(25),
	datad => \regfile1|regx26|Q\(25),
	combout => \regfile1|muxes_rs2|mux10|S[25]~774_combout\);

-- Location: LCFF_X20_Y24_N1
\regfile1|regx25|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(25));

-- Location: LCCOMB_X20_Y24_N8
\regfile1|muxes_rs2|mux10|S[25]~775\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~775_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[25]~774_combout\ & (\regfile1|regx27|Q\(25))) # (!\regfile1|muxes_rs2|mux10|S[25]~774_combout\ & ((\regfile1|regx25|Q\(25)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[25]~774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(25),
	datac => \regfile1|muxes_rs2|mux10|S[25]~774_combout\,
	datad => \regfile1|regx25|Q\(25),
	combout => \regfile1|muxes_rs2|mux10|S[25]~775_combout\);

-- Location: LCFF_X23_Y21_N9
\regfile1|regx19|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(25));

-- Location: LCFF_X24_Y19_N5
\regfile1|regx18|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(25));

-- Location: LCFF_X24_Y19_N23
\regfile1|regx16|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(25));

-- Location: LCCOMB_X24_Y19_N22
\regfile1|muxes_rs2|mux10|S[25]~778\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~778_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(25))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(25),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(25),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[25]~778_combout\);

-- Location: LCCOMB_X24_Y19_N4
\regfile1|muxes_rs2|mux10|S[25]~779\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~779_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[25]~778_combout\ & (\regfile1|regx19|Q\(25))) # (!\regfile1|muxes_rs2|mux10|S[25]~778_combout\ & ((\regfile1|regx18|Q\(25)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[25]~778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(25),
	datac => \regfile1|regx18|Q\(25),
	datad => \regfile1|muxes_rs2|mux10|S[25]~778_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~779_combout\);

-- Location: LCCOMB_X19_Y20_N28
\regfile1|muxes_rs2|mux10|S[25]~780\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~780_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[25]~777_combout\)) # (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[25]~779_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[25]~777_combout\,
	datab => \RI1|riOUT\(23),
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[25]~779_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~780_combout\);

-- Location: LCCOMB_X19_Y20_N24
\regfile1|muxes_rs2|mux10|S[25]~783\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~783_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[25]~780_combout\ & (\regfile1|muxes_rs2|mux10|S[25]~782_combout\)) # (!\regfile1|muxes_rs2|mux10|S[25]~780_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[25]~775_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[25]~780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[25]~782_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[25]~775_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[25]~780_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~783_combout\);

-- Location: LCFF_X25_Y21_N27
\regfile1|regx2|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(25));

-- Location: LCFF_X29_Y24_N9
\regfile1|regx3|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(25));

-- Location: LCFF_X30_Y24_N3
\regfile1|regx6|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(25));

-- Location: LCFF_X30_Y24_N1
\regfile1|regx4|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(25));

-- Location: LCCOMB_X30_Y24_N0
\regfile1|muxes_rs2|mux10|S[25]~769\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~769_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(25))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(25),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(25),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[25]~769_combout\);

-- Location: LCCOMB_X30_Y25_N30
\regfile1|muxes_rs2|mux10|S[25]~770\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~770_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[25]~769_combout\ & (\regfile1|regx7|Q\(25))) # (!\regfile1|muxes_rs2|mux10|S[25]~769_combout\ & ((\regfile1|regx6|Q\(25)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[25]~769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(25),
	datab => \regfile1|regx6|Q\(25),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[25]~769_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~770_combout\);

-- Location: LCCOMB_X29_Y24_N8
\regfile1|muxes_rs2|mux10|S[25]~771\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~771_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[25]~770_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(25))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(25),
	datad => \regfile1|muxes_rs2|mux10|S[25]~770_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~771_combout\);

-- Location: LCCOMB_X19_Y20_N8
\regfile1|muxes_rs2|mux10|S[25]~772\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~772_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[25]~771_combout\ & ((\regfile1|regx2|Q\(25)))) # (!\regfile1|muxes_rs2|mux10|S[25]~771_combout\ & (\regfile1|regx1|Q\(25))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[25]~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(25),
	datab => \regfile1|regx2|Q\(25),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[25]~771_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~772_combout\);

-- Location: LCFF_X27_Y27_N29
\regfile1|regx9|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(25));

-- Location: LCFF_X27_Y27_N27
\regfile1|regx11|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(25));

-- Location: LCFF_X27_Y28_N7
\regfile1|regx8|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(25));

-- Location: LCCOMB_X27_Y28_N6
\regfile1|muxes_rs2|mux10|S[25]~767\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~767_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(25)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(25) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(25),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(25),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[25]~767_combout\);

-- Location: LCCOMB_X27_Y27_N26
\regfile1|muxes_rs2|mux10|S[25]~768\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~768_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[25]~767_combout\ & ((\regfile1|regx11|Q\(25)))) # (!\regfile1|muxes_rs2|mux10|S[25]~767_combout\ & (\regfile1|regx9|Q\(25))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[25]~767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx9|Q\(25),
	datac => \regfile1|regx11|Q\(25),
	datad => \regfile1|muxes_rs2|mux10|S[25]~767_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~768_combout\);

-- Location: LCCOMB_X19_Y20_N6
\regfile1|muxes_rs2|mux10|S[25]~773\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~773_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[25]~768_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[25]~772_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[25]~772_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[25]~768_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~773_combout\);

-- Location: LCCOMB_X19_Y20_N26
\regfile1|muxes_rs2|mux10|S[25]~784\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[25]~784_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[25]~773_combout\ & ((\regfile1|muxes_rs2|mux10|S[25]~783_combout\))) # (!\regfile1|muxes_rs2|mux10|S[25]~773_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[25]~766_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[25]~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[25]~766_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[25]~783_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[25]~773_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[25]~784_combout\);

-- Location: LCCOMB_X24_Y24_N0
\memoriaPrograma|concatenador1|saida[23]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[23]~45_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(7))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(13),
	datac => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[23]~45_combout\);

-- Location: LCCOMB_X24_Y24_N26
\memoriaPrograma|concatenador1|saida[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(23) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[23]~45_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datab => \memoriaPrograma|concatenador1|saida\(23),
	datad => \memoriaPrograma|concatenador1|saida[23]~45_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(23));

-- Location: LCCOMB_X24_Y24_N16
\mux0_1|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux40~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(23)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(23),
	combout => \mux0_1|Mux40~0_combout\);

-- Location: LCCOMB_X23_Y28_N2
\regfile1|regx11|Q[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[23]~feeder_combout\ = \mux0_1|Mux40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux40~0_combout\,
	combout => \regfile1|regx11|Q[23]~feeder_combout\);

-- Location: LCFF_X23_Y28_N3
\regfile1|regx11|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[23]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(23));

-- Location: LCFF_X27_Y28_N11
\regfile1|regx8|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(23));

-- Location: LCCOMB_X27_Y28_N10
\regfile1|muxes_rs2|mux10|S[23]~807\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~807_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(23)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(23) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(23),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(23),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~807_combout\);

-- Location: LCCOMB_X23_Y28_N20
\regfile1|muxes_rs2|mux10|S[23]~808\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~808_combout\ = (\regfile1|muxes_rs2|mux10|S[23]~807_combout\ & (((\regfile1|regx11|Q\(23)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[23]~807_combout\ & (\regfile1|regx9|Q\(23) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(23),
	datab => \regfile1|regx11|Q\(23),
	datac => \regfile1|muxes_rs2|mux10|S[23]~807_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~808_combout\);

-- Location: LCFF_X25_Y21_N3
\regfile1|regx2|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(23));

-- Location: LCFF_X29_Y24_N15
\regfile1|regx3|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(23));

-- Location: LCCOMB_X29_Y24_N14
\regfile1|muxes_rs2|mux10|S[23]~811\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~811_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[23]~810_combout\) # ((!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(23) & \regfile1|muxes_rs2|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[23]~810_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(23),
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~811_combout\);

-- Location: LCCOMB_X25_Y24_N16
\regfile1|muxes_rs2|mux10|S[23]~812\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~812_combout\ = (\regfile1|muxes_rs2|mux10|S[23]~811_combout\ & (((\regfile1|regx2|Q\(23)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[23]~811_combout\ & (\regfile1|regx1|Q\(23) & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(23),
	datab => \regfile1|regx2|Q\(23),
	datac => \regfile1|muxes_rs2|mux10|S[23]~811_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~812_combout\);

-- Location: LCCOMB_X23_Y23_N16
\regfile1|muxes_rs2|mux10|S[23]~813\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~813_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[23]~808_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[23]~812_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[23]~808_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[23]~812_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~813_combout\);

-- Location: LCFF_X24_Y21_N27
\regfile1|regx12|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(23));

-- Location: LCCOMB_X24_Y21_N26
\regfile1|muxes_rs2|mux10|S[23]~805\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~805_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(23)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(23) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(23),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(23),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[23]~805_combout\);

-- Location: LCFF_X24_Y23_N5
\regfile1|regx13|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(23));

-- Location: LCFF_X24_Y23_N23
\regfile1|regx15|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(23));

-- Location: LCCOMB_X24_Y23_N4
\regfile1|muxes_rs2|mux10|S[23]~806\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~806_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[23]~805_combout\ & ((\regfile1|regx15|Q\(23)))) # (!\regfile1|muxes_rs2|mux10|S[23]~805_combout\ & (\regfile1|regx13|Q\(23))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[23]~805_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[23]~805_combout\,
	datac => \regfile1|regx13|Q\(23),
	datad => \regfile1|regx15|Q\(23),
	combout => \regfile1|muxes_rs2|mux10|S[23]~806_combout\);

-- Location: LCCOMB_X23_Y23_N18
\regfile1|muxes_rs2|mux10|S[23]~824\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[23]~824_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[23]~813_combout\ & (\regfile1|muxes_rs2|mux10|S[23]~823_combout\)) # (!\regfile1|muxes_rs2|mux10|S[23]~813_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[23]~806_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[23]~813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[23]~823_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[23]~813_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[23]~806_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[23]~824_combout\);

-- Location: LCCOMB_X27_Y19_N24
\memoriaPrograma|concatenador1|saida[22]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[22]~46_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(6))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(13),
	datab => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(6),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[22]~46_combout\);

-- Location: LCCOMB_X27_Y22_N6
\memoriaPrograma|concatenador1|saida[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(22) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[22]~46_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(22),
	datac => \memoriaPrograma|concatenador1|saida[22]~46_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(22));

-- Location: LCCOMB_X27_Y22_N10
\mux0_1|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux41~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(22)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(22),
	combout => \mux0_1|Mux41~0_combout\);

-- Location: LCFF_X27_Y22_N11
\regfile1|regx31|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux41~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(22));

-- Location: LCFF_X30_Y19_N31
\regfile1|regx30|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(22));

-- Location: LCFF_X30_Y19_N13
\regfile1|regx28|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(22));

-- Location: LCCOMB_X30_Y19_N12
\regfile1|muxes_rs2|mux10|S[22]~841\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~841_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(22)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx28|Q\(22) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(22),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(22),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[22]~841_combout\);

-- Location: LCCOMB_X30_Y19_N30
\regfile1|muxes_rs2|mux10|S[22]~842\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~842_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[22]~841_combout\ & (\regfile1|regx31|Q\(22))) # (!\regfile1|muxes_rs2|mux10|S[22]~841_combout\ & ((\regfile1|regx30|Q\(22)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[22]~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(22),
	datac => \regfile1|regx30|Q\(22),
	datad => \regfile1|muxes_rs2|mux10|S[22]~841_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~842_combout\);

-- Location: LCFF_X27_Y21_N29
\regfile1|regx20|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(22));

-- Location: LCCOMB_X27_Y21_N28
\regfile1|muxes_rs2|mux10|S[22]~834\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~834_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(22)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(22) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(22),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(22),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[22]~834_combout\);

-- Location: LCCOMB_X19_Y21_N26
\regfile1|regx23|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx23|Q[22]~feeder_combout\);

-- Location: LCFF_X19_Y21_N27
\regfile1|regx23|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(22));

-- Location: LCCOMB_X19_Y21_N12
\regfile1|muxes_rs2|mux10|S[22]~835\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~835_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[22]~834_combout\ & ((\regfile1|regx23|Q\(22)))) # (!\regfile1|muxes_rs2|mux10|S[22]~834_combout\ & (\regfile1|regx21|Q\(22))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[22]~834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(22),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|muxes_rs2|mux10|S[22]~834_combout\,
	datad => \regfile1|regx23|Q\(22),
	combout => \regfile1|muxes_rs2|mux10|S[22]~835_combout\);

-- Location: LCCOMB_X20_Y20_N30
\regfile1|regx16|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx16|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx16|Q[22]~feeder_combout\);

-- Location: LCFF_X20_Y20_N31
\regfile1|regx16|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx16|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(22));

-- Location: LCCOMB_X20_Y20_N24
\regfile1|muxes_rs2|mux10|S[22]~838\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~838_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(22))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(22),
	datab => \regfile1|regx16|Q\(22),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[22]~838_combout\);

-- Location: LCCOMB_X20_Y20_N28
\regfile1|regx18|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx18|Q[22]~feeder_combout\);

-- Location: LCFF_X20_Y20_N29
\regfile1|regx18|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(22));

-- Location: LCCOMB_X20_Y20_N26
\regfile1|muxes_rs2|mux10|S[22]~839\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~839_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[22]~838_combout\ & (\regfile1|regx19|Q\(22))) # (!\regfile1|muxes_rs2|mux10|S[22]~838_combout\ & ((\regfile1|regx18|Q\(22)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[22]~838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(22),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[22]~838_combout\,
	datad => \regfile1|regx18|Q\(22),
	combout => \regfile1|muxes_rs2|mux10|S[22]~839_combout\);

-- Location: LCCOMB_X20_Y24_N14
\regfile1|regx25|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx25|Q[22]~feeder_combout\);

-- Location: LCFF_X20_Y24_N15
\regfile1|regx25|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(22));

-- Location: LCFF_X20_Y22_N31
\regfile1|regx24|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(22));

-- Location: LCCOMB_X20_Y22_N30
\regfile1|muxes_rs2|mux10|S[22]~836\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~836_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(22)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(22) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(22),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(22),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[22]~836_combout\);

-- Location: LCCOMB_X20_Y23_N14
\regfile1|muxes_rs2|mux10|S[22]~837\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~837_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[22]~836_combout\ & (\regfile1|regx27|Q\(22))) # (!\regfile1|muxes_rs2|mux10|S[22]~836_combout\ & ((\regfile1|regx25|Q\(22)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[22]~836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(22),
	datab => \regfile1|regx25|Q\(22),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[22]~836_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~837_combout\);

-- Location: LCCOMB_X20_Y20_N0
\regfile1|muxes_rs2|mux10|S[22]~840\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~840_combout\ = (\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[22]~837_combout\) # (\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[22]~839_combout\ & ((!\RI1|riOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[22]~839_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[22]~837_combout\,
	datad => \RI1|riOUT\(22),
	combout => \regfile1|muxes_rs2|mux10|S[22]~840_combout\);

-- Location: LCCOMB_X20_Y20_N6
\regfile1|muxes_rs2|mux10|S[22]~843\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~843_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[22]~840_combout\ & (\regfile1|muxes_rs2|mux10|S[22]~842_combout\)) # (!\regfile1|muxes_rs2|mux10|S[22]~840_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[22]~835_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[22]~840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[22]~842_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[22]~835_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[22]~840_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~843_combout\);

-- Location: LCCOMB_X24_Y26_N26
\regfile1|regx2|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx2|Q[22]~feeder_combout\);

-- Location: LCFF_X24_Y26_N27
\regfile1|regx2|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(22));

-- Location: LCFF_X29_Y24_N19
\regfile1|regx3|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(22));

-- Location: LCFF_X29_Y24_N29
\regfile1|regx7|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(22));

-- Location: LCFF_X30_Y23_N1
\regfile1|regx5|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(22));

-- Location: LCFF_X30_Y24_N19
\regfile1|regx4|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(22));

-- Location: LCCOMB_X30_Y24_N18
\regfile1|muxes_rs2|mux10|S[22]~829\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~829_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(22)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx4|Q\(22) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx5|Q\(22),
	datac => \regfile1|regx4|Q\(22),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[22]~829_combout\);

-- Location: LCCOMB_X29_Y24_N28
\regfile1|muxes_rs2|mux10|S[22]~830\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~830_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[22]~829_combout\ & ((\regfile1|regx7|Q\(22)))) # (!\regfile1|muxes_rs2|mux10|S[22]~829_combout\ & (\regfile1|regx6|Q\(22))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[22]~829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(22),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(22),
	datad => \regfile1|muxes_rs2|mux10|S[22]~829_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~830_combout\);

-- Location: LCCOMB_X29_Y24_N18
\regfile1|muxes_rs2|mux10|S[22]~831\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~831_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[22]~830_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(22))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(22),
	datad => \regfile1|muxes_rs2|mux10|S[22]~830_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~831_combout\);

-- Location: LCCOMB_X27_Y24_N10
\regfile1|muxes_rs2|mux10|S[22]~832\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~832_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[22]~831_combout\ & ((\regfile1|regx2|Q\(22)))) # (!\regfile1|muxes_rs2|mux10|S[22]~831_combout\ & (\regfile1|regx1|Q\(22))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[22]~831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(22),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(22),
	datad => \regfile1|muxes_rs2|mux10|S[22]~831_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~832_combout\);

-- Location: LCFF_X24_Y20_N3
\regfile1|regx15|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(22));

-- Location: LCFF_X24_Y20_N1
\regfile1|regx12|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(22));

-- Location: LCCOMB_X24_Y20_N0
\regfile1|muxes_rs2|mux10|S[22]~827\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~827_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(22)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx12|Q\(22) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(22),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(22),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[22]~827_combout\);

-- Location: LCCOMB_X24_Y20_N2
\regfile1|muxes_rs2|mux10|S[22]~828\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~828_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[22]~827_combout\ & ((\regfile1|regx15|Q\(22)))) # (!\regfile1|muxes_rs2|mux10|S[22]~827_combout\ & (\regfile1|regx14|Q\(22))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[22]~827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(22),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx15|Q\(22),
	datad => \regfile1|muxes_rs2|mux10|S[22]~827_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~828_combout\);

-- Location: LCCOMB_X22_Y24_N16
\regfile1|muxes_rs2|mux10|S[22]~833\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~833_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[22]~828_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[22]~832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[22]~832_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[22]~828_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~833_combout\);

-- Location: LCCOMB_X21_Y20_N22
\regfile1|muxes_rs2|mux10|S[22]~844\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[22]~844_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[22]~833_combout\ & ((\regfile1|muxes_rs2|mux10|S[22]~843_combout\))) # (!\regfile1|muxes_rs2|mux10|S[22]~833_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[22]~826_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[22]~833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[22]~826_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[22]~843_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[22]~833_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[22]~844_combout\);

-- Location: LCCOMB_X24_Y24_N2
\memoriaPrograma|concatenador1|saida[21]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[21]~47_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(5))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(13),
	datab => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(5),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[21]~47_combout\);

-- Location: LCCOMB_X24_Y24_N28
\memoriaPrograma|concatenador1|saida[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(21) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[21]~47_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(21),
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[21]~47_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(21));

-- Location: LCCOMB_X24_Y24_N4
\mux0_1|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux42~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(21)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(21),
	combout => \mux0_1|Mux42~0_combout\);

-- Location: LCFF_X24_Y23_N27
\regfile1|regx15|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(21));

-- Location: LCFF_X24_Y23_N13
\regfile1|regx13|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(21));

-- Location: LCCOMB_X24_Y23_N12
\regfile1|muxes_rs2|mux10|S[21]~846\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~846_combout\ = (\regfile1|muxes_rs2|mux10|S[21]~845_combout\ & ((\regfile1|regx15|Q\(21)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[21]~845_combout\ & (((\regfile1|regx13|Q\(21) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[21]~845_combout\,
	datab => \regfile1|regx15|Q\(21),
	datac => \regfile1|regx13|Q\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[21]~846_combout\);

-- Location: LCFF_X27_Y27_N3
\regfile1|regx11|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(21));

-- Location: LCFF_X27_Y27_N5
\regfile1|regx9|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(21));

-- Location: LCFF_X27_Y28_N27
\regfile1|regx8|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(21));

-- Location: LCCOMB_X27_Y28_N26
\regfile1|muxes_rs2|mux10|S[21]~847\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~847_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(21)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(21) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(21),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[21]~847_combout\);

-- Location: LCCOMB_X27_Y27_N4
\regfile1|muxes_rs2|mux10|S[21]~848\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~848_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[21]~847_combout\ & (\regfile1|regx11|Q\(21))) # (!\regfile1|muxes_rs2|mux10|S[21]~847_combout\ & ((\regfile1|regx9|Q\(21)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[21]~847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(21),
	datac => \regfile1|regx9|Q\(21),
	datad => \regfile1|muxes_rs2|mux10|S[21]~847_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~848_combout\);

-- Location: LCCOMB_X24_Y26_N12
\regfile1|regx2|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx2|Q[21]~feeder_combout\);

-- Location: LCFF_X24_Y26_N13
\regfile1|regx2|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(21));

-- Location: LCFF_X28_Y26_N7
\regfile1|regx1|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(21));

-- Location: LCFF_X28_Y26_N1
\regfile1|regx3|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(21));

-- Location: LCCOMB_X27_Y25_N22
\regfile1|regx6|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx6|Q[21]~feeder_combout\);

-- Location: LCFF_X27_Y25_N23
\regfile1|regx6|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(21));

-- Location: LCFF_X27_Y26_N13
\regfile1|regx7|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(21));

-- Location: LCFF_X30_Y23_N31
\regfile1|regx5|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(21));

-- Location: LCCOMB_X27_Y25_N28
\regfile1|regx4|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx4|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx4|Q[21]~feeder_combout\);

-- Location: LCFF_X27_Y25_N29
\regfile1|regx4|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx4|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(21));

-- Location: LCCOMB_X30_Y23_N30
\regfile1|muxes_rs2|mux10|S[21]~849\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~849_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(21))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx5|Q\(21),
	datad => \regfile1|regx4|Q\(21),
	combout => \regfile1|muxes_rs2|mux10|S[21]~849_combout\);

-- Location: LCCOMB_X27_Y26_N12
\regfile1|muxes_rs2|mux10|S[21]~850\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~850_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[21]~849_combout\ & ((\regfile1|regx7|Q\(21)))) # (!\regfile1|muxes_rs2|mux10|S[21]~849_combout\ & (\regfile1|regx6|Q\(21))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[21]~849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(21),
	datac => \regfile1|regx7|Q\(21),
	datad => \regfile1|muxes_rs2|mux10|S[21]~849_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~850_combout\);

-- Location: LCCOMB_X28_Y26_N0
\regfile1|muxes_rs2|mux10|S[21]~851\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~851_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[21]~850_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(21))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(21),
	datad => \regfile1|muxes_rs2|mux10|S[21]~850_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~851_combout\);

-- Location: LCCOMB_X28_Y26_N6
\regfile1|muxes_rs2|mux10|S[21]~852\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~852_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[21]~851_combout\ & (\regfile1|regx2|Q\(21))) # (!\regfile1|muxes_rs2|mux10|S[21]~851_combout\ & ((\regfile1|regx1|Q\(21)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[21]~851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(21),
	datac => \regfile1|regx1|Q\(21),
	datad => \regfile1|muxes_rs2|mux10|S[21]~851_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~852_combout\);

-- Location: LCCOMB_X22_Y26_N12
\regfile1|muxes_rs2|mux10|S[21]~853\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~853_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[21]~848_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[21]~852_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[21]~848_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[21]~852_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~853_combout\);

-- Location: LCCOMB_X22_Y26_N2
\regfile1|muxes_rs2|mux10|S[21]~864\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[21]~864_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[21]~853_combout\ & (\regfile1|muxes_rs2|mux10|S[21]~863_combout\)) # (!\regfile1|muxes_rs2|mux10|S[21]~853_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[21]~846_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[21]~853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[21]~863_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[21]~846_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[21]~853_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[21]~864_combout\);

-- Location: LCCOMB_X24_Y24_N6
\memoriaPrograma|concatenador1|saida[20]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[20]~48_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(4))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(13),
	datac => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(4),
	datad => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	combout => \memoriaPrograma|concatenador1|saida[20]~48_combout\);

-- Location: LCCOMB_X24_Y24_N30
\memoriaPrograma|concatenador1|saida[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(20) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[20]~48_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(20),
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[20]~48_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(20));

-- Location: LCCOMB_X24_Y24_N20
\mux0_1|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux43~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(20)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(20),
	combout => \mux0_1|Mux43~0_combout\);

-- Location: LCFF_X24_Y17_N19
\regfile1|regx13|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(20));

-- Location: LCFF_X24_Y20_N19
\regfile1|regx12|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(20));

-- Location: LCCOMB_X24_Y20_N4
\regfile1|muxes_rs2|mux10|S[20]~867\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~867_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(20))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx13|Q\(20),
	datad => \regfile1|regx12|Q\(20),
	combout => \regfile1|muxes_rs2|mux10|S[20]~867_combout\);

-- Location: LCFF_X24_Y20_N15
\regfile1|regx15|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(20));

-- Location: LCCOMB_X23_Y17_N24
\regfile1|regx14|Q[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[20]~feeder_combout\ = \mux0_1|Mux43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux43~0_combout\,
	combout => \regfile1|regx14|Q[20]~feeder_combout\);

-- Location: LCFF_X23_Y17_N25
\regfile1|regx14|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[20]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(20));

-- Location: LCCOMB_X24_Y20_N14
\regfile1|muxes_rs2|mux10|S[20]~868\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~868_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[20]~867_combout\ & (\regfile1|regx15|Q\(20))) # (!\regfile1|muxes_rs2|mux10|S[20]~867_combout\ & ((\regfile1|regx14|Q\(20)))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[20]~867_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[20]~867_combout\,
	datac => \regfile1|regx15|Q\(20),
	datad => \regfile1|regx14|Q\(20),
	combout => \regfile1|muxes_rs2|mux10|S[20]~868_combout\);

-- Location: LCFF_X25_Y21_N13
\regfile1|regx1|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(20));

-- Location: LCFF_X25_Y25_N25
\regfile1|regx3|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(20));

-- Location: LCFF_X29_Y25_N31
\regfile1|regx7|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(20));

-- Location: LCCOMB_X27_Y25_N8
\regfile1|regx6|Q[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[20]~feeder_combout\ = \mux0_1|Mux43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux43~0_combout\,
	combout => \regfile1|regx6|Q[20]~feeder_combout\);

-- Location: LCFF_X27_Y25_N9
\regfile1|regx6|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[20]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(20));

-- Location: LCCOMB_X30_Y23_N28
\regfile1|regx5|Q[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[20]~feeder_combout\ = \mux0_1|Mux43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux43~0_combout\,
	combout => \regfile1|regx5|Q[20]~feeder_combout\);

-- Location: LCFF_X30_Y23_N29
\regfile1|regx5|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[20]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(20));

-- Location: LCFF_X30_Y24_N5
\regfile1|regx4|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(20));

-- Location: LCCOMB_X30_Y24_N4
\regfile1|muxes_rs2|mux10|S[20]~869\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~869_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(20)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx4|Q\(20) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx5|Q\(20),
	datac => \regfile1|regx4|Q\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[20]~869_combout\);

-- Location: LCCOMB_X29_Y25_N24
\regfile1|muxes_rs2|mux10|S[20]~870\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~870_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[20]~869_combout\ & (\regfile1|regx7|Q\(20))) # (!\regfile1|muxes_rs2|mux10|S[20]~869_combout\ & ((\regfile1|regx6|Q\(20)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[20]~869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx7|Q\(20),
	datac => \regfile1|regx6|Q\(20),
	datad => \regfile1|muxes_rs2|mux10|S[20]~869_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~870_combout\);

-- Location: LCCOMB_X25_Y25_N30
\regfile1|muxes_rs2|mux10|S[20]~871\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~871_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[20]~870_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(20) & (\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(20),
	datac => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[20]~870_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~871_combout\);

-- Location: LCCOMB_X25_Y21_N12
\regfile1|muxes_rs2|mux10|S[20]~872\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~872_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[20]~871_combout\ & (\regfile1|regx2|Q\(20))) # (!\regfile1|muxes_rs2|mux10|S[20]~871_combout\ & ((\regfile1|regx1|Q\(20)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[20]~871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(20),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(20),
	datad => \regfile1|muxes_rs2|mux10|S[20]~871_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~872_combout\);

-- Location: LCCOMB_X24_Y20_N8
\regfile1|muxes_rs2|mux10|S[20]~873\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~873_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[20]~868_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (((!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & \regfile1|muxes_rs2|mux10|S[20]~872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[20]~868_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[20]~872_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~873_combout\);

-- Location: LCFF_X24_Y24_N21
\regfile1|regx31|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux43~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(20));

-- Location: LCFF_X29_Y20_N25
\regfile1|regx30|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(20));

-- Location: LCFF_X27_Y19_N9
\regfile1|regx28|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(20));

-- Location: LCCOMB_X27_Y19_N8
\regfile1|muxes_rs2|mux10|S[20]~881\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~881_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(20)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx28|Q\(20) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(20),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[20]~881_combout\);

-- Location: LCCOMB_X29_Y20_N24
\regfile1|muxes_rs2|mux10|S[20]~882\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~882_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[20]~881_combout\ & (\regfile1|regx31|Q\(20))) # (!\regfile1|muxes_rs2|mux10|S[20]~881_combout\ & ((\regfile1|regx30|Q\(20)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[20]~881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(20),
	datac => \regfile1|regx30|Q\(20),
	datad => \regfile1|muxes_rs2|mux10|S[20]~881_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~882_combout\);

-- Location: LCFF_X20_Y24_N21
\regfile1|regx25|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(20));

-- Location: LCFF_X20_Y22_N29
\regfile1|regx26|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(20));

-- Location: LCFF_X20_Y22_N27
\regfile1|regx24|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(20));

-- Location: LCCOMB_X20_Y22_N26
\regfile1|muxes_rs2|mux10|S[20]~876\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~876_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(20)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(20) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(20),
	datac => \regfile1|regx24|Q\(20),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[20]~876_combout\);

-- Location: LCCOMB_X20_Y24_N20
\regfile1|muxes_rs2|mux10|S[20]~877\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~877_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[20]~876_combout\ & (\regfile1|regx27|Q\(20))) # (!\regfile1|muxes_rs2|mux10|S[20]~876_combout\ & ((\regfile1|regx25|Q\(20)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[20]~876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(20),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(20),
	datad => \regfile1|muxes_rs2|mux10|S[20]~876_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~877_combout\);

-- Location: LCFF_X23_Y27_N3
\regfile1|regx19|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(20));

-- Location: LCFF_X23_Y27_N5
\regfile1|regx18|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(20));

-- Location: LCFF_X24_Y27_N29
\regfile1|regx17|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(20));

-- Location: LCFF_X24_Y27_N31
\regfile1|regx16|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(20));

-- Location: LCCOMB_X24_Y27_N30
\regfile1|muxes_rs2|mux10|S[20]~878\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~878_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(20))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(20),
	datac => \regfile1|regx16|Q\(20),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[20]~878_combout\);

-- Location: LCCOMB_X23_Y27_N4
\regfile1|muxes_rs2|mux10|S[20]~879\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~879_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[20]~878_combout\ & (\regfile1|regx19|Q\(20))) # (!\regfile1|muxes_rs2|mux10|S[20]~878_combout\ & ((\regfile1|regx18|Q\(20)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[20]~878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(20),
	datac => \regfile1|regx18|Q\(20),
	datad => \regfile1|muxes_rs2|mux10|S[20]~878_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~879_combout\);

-- Location: LCCOMB_X24_Y24_N14
\regfile1|muxes_rs2|mux10|S[20]~880\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~880_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[20]~877_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[20]~879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[20]~877_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[20]~879_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~880_combout\);

-- Location: LCCOMB_X25_Y20_N18
\regfile1|muxes_rs2|mux10|S[20]~883\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~883_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[20]~880_combout\ & ((\regfile1|muxes_rs2|mux10|S[20]~882_combout\))) # (!\regfile1|muxes_rs2|mux10|S[20]~880_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[20]~875_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[20]~880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[20]~875_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[20]~882_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[20]~880_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~883_combout\);

-- Location: LCCOMB_X24_Y20_N10
\regfile1|muxes_rs2|mux10|S[20]~884\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[20]~884_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[20]~873_combout\ & ((\regfile1|muxes_rs2|mux10|S[20]~883_combout\))) # (!\regfile1|muxes_rs2|mux10|S[20]~873_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[20]~866_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[20]~873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[20]~866_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[20]~873_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[20]~883_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[20]~884_combout\);

-- Location: LCCOMB_X27_Y23_N14
\memoriaPrograma|concatenador1|saida[19]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[19]~49_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(3))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(3),
	datac => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	datad => \RI1|riOUT\(13),
	combout => \memoriaPrograma|concatenador1|saida[19]~49_combout\);

-- Location: LCCOMB_X27_Y23_N30
\memoriaPrograma|concatenador1|saida[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(19) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[19]~49_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(19),
	datab => \memoriaPrograma|concatenador1|saida[19]~49_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(19));

-- Location: LCCOMB_X27_Y23_N26
\mux0_1|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux44~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(19)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(19),
	combout => \mux0_1|Mux44~0_combout\);

-- Location: LCFF_X22_Y22_N29
\regfile1|regx29|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(19));

-- Location: LCFF_X27_Y23_N31
\regfile1|regx31|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(19));

-- Location: LCFF_X29_Y20_N21
\regfile1|regx28|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(19));

-- Location: LCFF_X29_Y20_N7
\regfile1|regx30|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(19));

-- Location: LCCOMB_X29_Y20_N20
\regfile1|muxes_rs2|mux10|S[19]~901\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~901_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx30|Q\(19))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(19),
	datad => \regfile1|regx30|Q\(19),
	combout => \regfile1|muxes_rs2|mux10|S[19]~901_combout\);

-- Location: LCCOMB_X22_Y22_N30
\regfile1|muxes_rs2|mux10|S[19]~902\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~902_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[19]~901_combout\ & ((\regfile1|regx31|Q\(19)))) # (!\regfile1|muxes_rs2|mux10|S[19]~901_combout\ & (\regfile1|regx29|Q\(19))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[19]~901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx29|Q\(19),
	datac => \regfile1|regx31|Q\(19),
	datad => \regfile1|muxes_rs2|mux10|S[19]~901_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~902_combout\);

-- Location: LCCOMB_X20_Y25_N24
\regfile1|regx25|Q[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[19]~feeder_combout\ = \mux0_1|Mux44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux44~0_combout\,
	combout => \regfile1|regx25|Q[19]~feeder_combout\);

-- Location: LCFF_X20_Y25_N25
\regfile1|regx25|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[19]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(19));

-- Location: LCFF_X20_Y22_N1
\regfile1|regx26|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(19));

-- Location: LCFF_X20_Y22_N15
\regfile1|regx24|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(19));

-- Location: LCCOMB_X20_Y22_N14
\regfile1|muxes_rs2|mux10|S[19]~894\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~894_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(19))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx26|Q\(19),
	datac => \regfile1|regx24|Q\(19),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[19]~894_combout\);

-- Location: LCCOMB_X20_Y25_N10
\regfile1|muxes_rs2|mux10|S[19]~895\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~895_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[19]~894_combout\ & (\regfile1|regx27|Q\(19))) # (!\regfile1|muxes_rs2|mux10|S[19]~894_combout\ & ((\regfile1|regx25|Q\(19)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[19]~894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(19),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(19),
	datad => \regfile1|muxes_rs2|mux10|S[19]~894_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~895_combout\);

-- Location: LCCOMB_X22_Y26_N28
\regfile1|muxes_rs2|mux10|S[19]~903\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~903_combout\ = (\regfile1|muxes_rs2|mux10|S[19]~900_combout\ & (((\regfile1|muxes_rs2|mux10|S[19]~902_combout\)) # (!\RI1|riOUT\(23)))) # (!\regfile1|muxes_rs2|mux10|S[19]~900_combout\ & (\RI1|riOUT\(23) & 
-- ((\regfile1|muxes_rs2|mux10|S[19]~895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[19]~900_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[19]~902_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[19]~895_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~903_combout\);

-- Location: LCFF_X27_Y27_N23
\regfile1|regx11|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(19));

-- Location: LCFF_X27_Y27_N17
\regfile1|regx9|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(19));

-- Location: LCFF_X27_Y28_N9
\regfile1|regx10|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(19));

-- Location: LCFF_X27_Y28_N15
\regfile1|regx8|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(19));

-- Location: LCCOMB_X27_Y28_N14
\regfile1|muxes_rs2|mux10|S[19]~887\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~887_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(19)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(19) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(19),
	datac => \regfile1|regx8|Q\(19),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[19]~887_combout\);

-- Location: LCCOMB_X27_Y27_N16
\regfile1|muxes_rs2|mux10|S[19]~888\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~888_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[19]~887_combout\ & (\regfile1|regx11|Q\(19))) # (!\regfile1|muxes_rs2|mux10|S[19]~887_combout\ & ((\regfile1|regx9|Q\(19)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[19]~887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(19),
	datac => \regfile1|regx9|Q\(19),
	datad => \regfile1|muxes_rs2|mux10|S[19]~887_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~888_combout\);

-- Location: LCCOMB_X22_Y26_N0
\regfile1|regx1|Q[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[19]~feeder_combout\ = \mux0_1|Mux44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux44~0_combout\,
	combout => \regfile1|regx1|Q[19]~feeder_combout\);

-- Location: LCFF_X22_Y26_N1
\regfile1|regx1|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[19]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(19));

-- Location: LCFF_X27_Y25_N7
\regfile1|regx6|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(19));

-- Location: LCFF_X27_Y26_N17
\regfile1|regx7|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(19));

-- Location: LCFF_X30_Y23_N23
\regfile1|regx5|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(19));

-- Location: LCFF_X27_Y25_N1
\regfile1|regx4|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(19));

-- Location: LCCOMB_X27_Y25_N0
\regfile1|muxes_rs2|mux10|S[19]~889\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~889_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(19))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(19),
	datac => \regfile1|regx4|Q\(19),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[19]~889_combout\);

-- Location: LCCOMB_X27_Y26_N16
\regfile1|muxes_rs2|mux10|S[19]~890\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~890_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[19]~889_combout\ & ((\regfile1|regx7|Q\(19)))) # (!\regfile1|muxes_rs2|mux10|S[19]~889_combout\ & (\regfile1|regx6|Q\(19))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[19]~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(19),
	datac => \regfile1|regx7|Q\(19),
	datad => \regfile1|muxes_rs2|mux10|S[19]~889_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~890_combout\);

-- Location: LCFF_X28_Y26_N3
\regfile1|regx3|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(19));

-- Location: LCCOMB_X28_Y26_N2
\regfile1|muxes_rs2|mux10|S[19]~891\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~891_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs2|mux10|S[19]~890_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(19)))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[19]~890_combout\,
	datac => \regfile1|regx3|Q\(19),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~891_combout\);

-- Location: LCCOMB_X23_Y26_N0
\regfile1|muxes_rs2|mux10|S[19]~892\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~892_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[19]~891_combout\ & (\regfile1|regx2|Q\(19))) # (!\regfile1|muxes_rs2|mux10|S[19]~891_combout\ & ((\regfile1|regx1|Q\(19)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[19]~891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(19),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(19),
	datad => \regfile1|muxes_rs2|mux10|S[19]~891_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~892_combout\);

-- Location: LCCOMB_X23_Y26_N2
\regfile1|muxes_rs2|mux10|S[19]~893\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~893_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[19]~888_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[19]~892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[19]~888_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[19]~892_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~893_combout\);

-- Location: LCCOMB_X22_Y26_N10
\regfile1|muxes_rs2|mux10|S[19]~904\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[19]~904_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[19]~893_combout\ & ((\regfile1|muxes_rs2|mux10|S[19]~903_combout\))) # (!\regfile1|muxes_rs2|mux10|S[19]~893_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[19]~886_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[19]~893_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[19]~886_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[19]~903_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[19]~893_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[19]~904_combout\);

-- Location: LCCOMB_X27_Y23_N0
\memoriaPrograma|concatenador1|saida[18]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[18]~50_combout\ = (\RI1|riOUT\(13) & (\memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(2))) # (!\RI1|riOUT\(13) & ((\memoriaPrograma|concatenador1|saida[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|memoria2|altsyncram_component|auto_generated|q_a\(2),
	datac => \memoriaPrograma|concatenador1|saida[31]~36_combout\,
	datad => \RI1|riOUT\(13),
	combout => \memoriaPrograma|concatenador1|saida[18]~50_combout\);

-- Location: LCCOMB_X27_Y23_N12
\memoriaPrograma|concatenador1|saida[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(18) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[18]~50_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(18),
	datab => \memoriaPrograma|concatenador1|saida[18]~50_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(18));

-- Location: LCCOMB_X27_Y23_N20
\mux0_1|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux45~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(18)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(18),
	combout => \mux0_1|Mux45~0_combout\);

-- Location: LCCOMB_X27_Y27_N24
\regfile1|regx9|Q[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[18]~feeder_combout\ = \mux0_1|Mux45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux45~0_combout\,
	combout => \regfile1|regx9|Q[18]~feeder_combout\);

-- Location: LCFF_X27_Y27_N25
\regfile1|regx9|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[18]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(18));

-- Location: LCFF_X22_Y20_N17
\regfile1|regx10|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(18));

-- Location: LCCOMB_X22_Y20_N16
\regfile1|muxes_rs2|mux10|S[18]~905\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~905_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx10|Q\(18)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(18) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(18),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx10|Q\(18),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[18]~905_combout\);

-- Location: LCCOMB_X25_Y27_N8
\regfile1|muxes_rs2|mux10|S[18]~906\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~906_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[18]~905_combout\ & (\regfile1|regx11|Q\(18))) # (!\regfile1|muxes_rs2|mux10|S[18]~905_combout\ & ((\regfile1|regx9|Q\(18)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[18]~905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(18),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx9|Q\(18),
	datad => \regfile1|muxes_rs2|mux10|S[18]~905_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~906_combout\);

-- Location: LCFF_X23_Y22_N29
\regfile1|regx23|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(18));

-- Location: LCFF_X23_Y22_N7
\regfile1|regx21|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(18));

-- Location: LCFF_X28_Y22_N15
\regfile1|regx20|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(18));

-- Location: LCCOMB_X28_Y22_N14
\regfile1|muxes_rs2|mux10|S[18]~914\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~914_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(18)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(18) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(18),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(18),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[18]~914_combout\);

-- Location: LCCOMB_X23_Y22_N6
\regfile1|muxes_rs2|mux10|S[18]~915\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~915_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[18]~914_combout\ & (\regfile1|regx23|Q\(18))) # (!\regfile1|muxes_rs2|mux10|S[18]~914_combout\ & ((\regfile1|regx21|Q\(18)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[18]~914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx23|Q\(18),
	datac => \regfile1|regx21|Q\(18),
	datad => \regfile1|muxes_rs2|mux10|S[18]~914_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~915_combout\);

-- Location: LCFF_X23_Y27_N9
\regfile1|regx18|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(18));

-- Location: LCFF_X24_Y27_N19
\regfile1|regx16|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(18));

-- Location: LCCOMB_X24_Y27_N18
\regfile1|muxes_rs2|mux10|S[18]~918\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~918_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(18)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(18) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(18),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx16|Q\(18),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[18]~918_combout\);

-- Location: LCCOMB_X23_Y27_N8
\regfile1|muxes_rs2|mux10|S[18]~919\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~919_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[18]~918_combout\ & (\regfile1|regx19|Q\(18))) # (!\regfile1|muxes_rs2|mux10|S[18]~918_combout\ & ((\regfile1|regx18|Q\(18)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[18]~918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(18),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(18),
	datad => \regfile1|muxes_rs2|mux10|S[18]~918_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~919_combout\);

-- Location: LCCOMB_X25_Y27_N30
\regfile1|muxes_rs2|mux10|S[18]~920\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~920_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[18]~917_combout\) # ((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[18]~919_combout\ & !\RI1|riOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[18]~917_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[18]~919_combout\,
	datad => \RI1|riOUT\(22),
	combout => \regfile1|muxes_rs2|mux10|S[18]~920_combout\);

-- Location: LCCOMB_X25_Y27_N4
\regfile1|muxes_rs2|mux10|S[18]~923\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~923_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[18]~920_combout\ & (\regfile1|muxes_rs2|mux10|S[18]~922_combout\)) # (!\regfile1|muxes_rs2|mux10|S[18]~920_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[18]~915_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[18]~920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[18]~922_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[18]~915_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[18]~920_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~923_combout\);

-- Location: LCFF_X25_Y28_N1
\regfile1|regx15|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(18));

-- Location: LCCOMB_X28_Y28_N0
\regfile1|regx14|Q[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[18]~feeder_combout\ = \mux0_1|Mux45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux45~0_combout\,
	combout => \regfile1|regx14|Q[18]~feeder_combout\);

-- Location: LCFF_X28_Y28_N1
\regfile1|regx14|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[18]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(18));

-- Location: LCFF_X25_Y28_N23
\regfile1|regx13|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(18));

-- Location: LCCOMB_X25_Y28_N22
\regfile1|muxes_rs2|mux10|S[18]~907\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~907_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx13|Q\(18)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(18) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(18),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx13|Q\(18),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[18]~907_combout\);

-- Location: LCCOMB_X25_Y28_N6
\regfile1|muxes_rs2|mux10|S[18]~908\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~908_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[18]~907_combout\ & (\regfile1|regx15|Q\(18))) # (!\regfile1|muxes_rs2|mux10|S[18]~907_combout\ & ((\regfile1|regx14|Q\(18)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[18]~907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(18),
	datac => \regfile1|regx14|Q\(18),
	datad => \regfile1|muxes_rs2|mux10|S[18]~907_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~908_combout\);

-- Location: LCFF_X24_Y26_N3
\regfile1|regx2|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(18));

-- Location: LCFF_X28_Y26_N9
\regfile1|regx1|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(18));

-- Location: LCFF_X28_Y23_N19
\regfile1|regx7|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(18));

-- Location: LCFF_X30_Y23_N25
\regfile1|regx5|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(18));

-- Location: LCFF_X30_Y23_N27
\regfile1|regx4|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(18));

-- Location: LCCOMB_X30_Y23_N26
\regfile1|muxes_rs2|mux10|S[18]~909\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~909_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(18))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(18),
	datac => \regfile1|regx4|Q\(18),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[18]~909_combout\);

-- Location: LCCOMB_X28_Y23_N24
\regfile1|muxes_rs2|mux10|S[18]~910\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~910_combout\ = (\regfile1|muxes_rs2|mux10|S[18]~909_combout\ & (((\regfile1|regx7|Q\(18)) # (!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[18]~909_combout\ & (\regfile1|regx6|Q\(18) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(18),
	datab => \regfile1|regx7|Q\(18),
	datac => \regfile1|muxes_rs2|mux10|S[18]~909_combout\,
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[18]~910_combout\);

-- Location: LCFF_X28_Y26_N23
\regfile1|regx3|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(18));

-- Location: LCCOMB_X28_Y26_N22
\regfile1|muxes_rs2|mux10|S[18]~911\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~911_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs2|mux10|S[18]~910_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(18)))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[18]~910_combout\,
	datac => \regfile1|regx3|Q\(18),
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~911_combout\);

-- Location: LCCOMB_X28_Y26_N8
\regfile1|muxes_rs2|mux10|S[18]~912\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~912_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[18]~911_combout\ & (\regfile1|regx2|Q\(18))) # (!\regfile1|muxes_rs2|mux10|S[18]~911_combout\ & ((\regfile1|regx1|Q\(18)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[18]~911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(18),
	datac => \regfile1|regx1|Q\(18),
	datad => \regfile1|muxes_rs2|mux10|S[18]~911_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~912_combout\);

-- Location: LCCOMB_X25_Y27_N2
\regfile1|muxes_rs2|mux10|S[18]~913\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~913_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[18]~908_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[18]~912_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[18]~908_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[18]~912_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~913_combout\);

-- Location: LCCOMB_X25_Y27_N6
\regfile1|muxes_rs2|mux10|S[18]~924\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[18]~924_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[18]~913_combout\ & ((\regfile1|muxes_rs2|mux10|S[18]~923_combout\))) # (!\regfile1|muxes_rs2|mux10|S[18]~913_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[18]~906_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[18]~913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[18]~906_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[18]~923_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[18]~913_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[18]~924_combout\);

-- Location: LCCOMB_X30_Y20_N0
\memoriaPrograma|concatenador1|saida[62]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[62]~5_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(6)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(6),
	combout => \memoriaPrograma|concatenador1|saida[62]~5_combout\);

-- Location: LCCOMB_X34_Y21_N0
\memoriaPrograma|concatenador1|saida[62]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(62) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[62]~5_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(62),
	datac => \memoriaPrograma|concatenador1|saida[62]~5_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(62));

-- Location: LCCOMB_X34_Y21_N22
\mux0_1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux1~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(62)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \outPC_mais4[11]~22_combout\,
	datab => \selMUX0~combout\(1),
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(62),
	combout => \mux0_1|Mux1~0_combout\);

-- Location: LCCOMB_X34_Y21_N4
\regfile1|regx11|Q[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[62]~feeder_combout\ = \mux0_1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux1~0_combout\,
	combout => \regfile1|regx11|Q[62]~feeder_combout\);

-- Location: LCFF_X34_Y21_N5
\regfile1|regx11|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[62]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(62));

-- Location: LCFF_X34_Y21_N23
\regfile1|regx9|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux1~0_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(62));

-- Location: LCCOMB_X35_Y22_N24
\regfile1|regx10|Q[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[62]~feeder_combout\ = \mux0_1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux1~0_combout\,
	combout => \regfile1|regx10|Q[62]~feeder_combout\);

-- Location: LCFF_X35_Y22_N25
\regfile1|regx10|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[62]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(62));

-- Location: LCCOMB_X37_Y22_N18
\regfile1|muxes_rs2|mux10|S[62]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~25_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx10|Q\(62)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(62) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(62),
	datab => \regfile1|regx10|Q\(62),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[62]~25_combout\);

-- Location: LCCOMB_X37_Y22_N16
\regfile1|muxes_rs2|mux10|S[62]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~26_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[62]~25_combout\ & (\regfile1|regx11|Q\(62))) # (!\regfile1|muxes_rs2|mux10|S[62]~25_combout\ & ((\regfile1|regx9|Q\(62)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[62]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(62),
	datac => \regfile1|regx9|Q\(62),
	datad => \regfile1|muxes_rs2|mux10|S[62]~25_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~26_combout\);

-- Location: LCFF_X37_Y23_N1
\regfile1|regx2|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(62));

-- Location: LCFF_X35_Y24_N25
\regfile1|regx1|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(62));

-- Location: LCFF_X35_Y24_N15
\regfile1|regx3|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(62));

-- Location: LCFF_X35_Y23_N25
\regfile1|regx6|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(62));

-- Location: LCFF_X33_Y23_N9
\regfile1|regx4|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(62));

-- Location: LCCOMB_X33_Y23_N8
\regfile1|muxes_rs2|mux10|S[62]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~29_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(62)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx4|Q\(62) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(62),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(62),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[62]~29_combout\);

-- Location: LCCOMB_X34_Y23_N2
\regfile1|muxes_rs2|mux10|S[62]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~30_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[62]~29_combout\ & (\regfile1|regx7|Q\(62))) # (!\regfile1|muxes_rs2|mux10|S[62]~29_combout\ & ((\regfile1|regx6|Q\(62)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[62]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(62),
	datab => \regfile1|regx6|Q\(62),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[62]~29_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~30_combout\);

-- Location: LCCOMB_X35_Y24_N12
\regfile1|muxes_rs2|mux10|S[62]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~31_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[62]~30_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(62) & (\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(62),
	datac => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[62]~30_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~31_combout\);

-- Location: LCCOMB_X35_Y24_N24
\regfile1|muxes_rs2|mux10|S[62]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~32_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[62]~31_combout\ & (\regfile1|regx2|Q\(62))) # (!\regfile1|muxes_rs2|mux10|S[62]~31_combout\ & ((\regfile1|regx1|Q\(62)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[62]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(62),
	datac => \regfile1|regx1|Q\(62),
	datad => \regfile1|muxes_rs2|mux10|S[62]~31_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~32_combout\);

-- Location: LCFF_X33_Y17_N15
\regfile1|regx12|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(62));

-- Location: LCCOMB_X33_Y17_N14
\regfile1|muxes_rs2|mux10|S[62]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~27_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(62))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(62))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(62),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(62),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[62]~27_combout\);

-- Location: LCFF_X35_Y17_N11
\regfile1|regx15|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(62));

-- Location: LCFF_X35_Y17_N13
\regfile1|regx14|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(62));

-- Location: LCCOMB_X35_Y17_N10
\regfile1|muxes_rs2|mux10|S[62]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~28_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[62]~27_combout\ & (\regfile1|regx15|Q\(62))) # (!\regfile1|muxes_rs2|mux10|S[62]~27_combout\ & ((\regfile1|regx14|Q\(62)))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[62]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[62]~27_combout\,
	datac => \regfile1|regx15|Q\(62),
	datad => \regfile1|regx14|Q\(62),
	combout => \regfile1|muxes_rs2|mux10|S[62]~28_combout\);

-- Location: LCCOMB_X36_Y21_N20
\regfile1|muxes_rs2|mux10|S[62]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~33_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[62]~28_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs2|mux10|S[62]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[62]~32_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[62]~28_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~33_combout\);

-- Location: LCFF_X29_Y21_N29
\regfile1|regx31|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(62));

-- Location: LCFF_X33_Y21_N25
\regfile1|regx30|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(62));

-- Location: LCFF_X33_Y21_N19
\regfile1|regx28|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(62));

-- Location: LCCOMB_X33_Y21_N18
\regfile1|muxes_rs2|mux10|S[62]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~41_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(62))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(62))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(62),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(62),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[62]~41_combout\);

-- Location: LCCOMB_X33_Y21_N12
\regfile1|muxes_rs2|mux10|S[62]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~42_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[62]~41_combout\ & (\regfile1|regx31|Q\(62))) # (!\regfile1|muxes_rs2|mux10|S[62]~41_combout\ & ((\regfile1|regx30|Q\(62)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[62]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(62),
	datac => \regfile1|regx30|Q\(62),
	datad => \regfile1|muxes_rs2|mux10|S[62]~41_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~42_combout\);

-- Location: LCFF_X33_Y22_N23
\regfile1|regx23|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(62));

-- Location: LCFF_X35_Y21_N27
\regfile1|regx22|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(62));

-- Location: LCFF_X35_Y21_N9
\regfile1|regx20|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(62));

-- Location: LCCOMB_X35_Y21_N8
\regfile1|muxes_rs2|mux10|S[62]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~34_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(62)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(62) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(62),
	datac => \regfile1|regx20|Q\(62),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[62]~34_combout\);

-- Location: LCCOMB_X37_Y21_N8
\regfile1|muxes_rs2|mux10|S[62]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~35_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[62]~34_combout\ & ((\regfile1|regx23|Q\(62)))) # (!\regfile1|muxes_rs2|mux10|S[62]~34_combout\ & (\regfile1|regx21|Q\(62))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[62]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(62),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx23|Q\(62),
	datad => \regfile1|muxes_rs2|mux10|S[62]~34_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~35_combout\);

-- Location: LCFF_X37_Y21_N23
\regfile1|regx18|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(62));

-- Location: LCFF_X37_Y21_N5
\regfile1|regx16|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(62));

-- Location: LCCOMB_X35_Y14_N0
\regfile1|regx17|Q[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[62]~feeder_combout\ = \mux0_1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux1~0_combout\,
	combout => \regfile1|regx17|Q[62]~feeder_combout\);

-- Location: LCFF_X35_Y14_N1
\regfile1|regx17|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[62]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(62));

-- Location: LCCOMB_X37_Y21_N10
\regfile1|muxes_rs2|mux10|S[62]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~38_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(62)))) # (!\RI1|riOUT\(20) & (\regfile1|regx16|Q\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx16|Q\(62),
	datad => \regfile1|regx17|Q\(62),
	combout => \regfile1|muxes_rs2|mux10|S[62]~38_combout\);

-- Location: LCCOMB_X37_Y21_N22
\regfile1|muxes_rs2|mux10|S[62]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~39_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[62]~38_combout\ & (\regfile1|regx19|Q\(62))) # (!\regfile1|muxes_rs2|mux10|S[62]~38_combout\ & ((\regfile1|regx18|Q\(62)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[62]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(62),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(62),
	datad => \regfile1|muxes_rs2|mux10|S[62]~38_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~39_combout\);

-- Location: LCCOMB_X35_Y18_N16
\regfile1|regx27|Q[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[62]~feeder_combout\ = \mux0_1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux1~0_combout\,
	combout => \regfile1|regx27|Q[62]~feeder_combout\);

-- Location: LCFF_X35_Y18_N17
\regfile1|regx27|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[62]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(62));

-- Location: LCFF_X37_Y17_N19
\regfile1|regx24|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(62));

-- Location: LCCOMB_X37_Y17_N28
\regfile1|muxes_rs2|mux10|S[62]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~36_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(62)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(62) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(62),
	datab => \regfile1|regx24|Q\(62),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[62]~36_combout\);

-- Location: LCCOMB_X36_Y17_N20
\regfile1|muxes_rs2|mux10|S[62]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~37_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[62]~36_combout\ & ((\regfile1|regx27|Q\(62)))) # (!\regfile1|muxes_rs2|mux10|S[62]~36_combout\ & (\regfile1|regx25|Q\(62))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[62]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(62),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx27|Q\(62),
	datad => \regfile1|muxes_rs2|mux10|S[62]~36_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~37_combout\);

-- Location: LCCOMB_X36_Y21_N12
\regfile1|muxes_rs2|mux10|S[62]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~40_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23))))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[62]~37_combout\))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[62]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[62]~39_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[62]~37_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~40_combout\);

-- Location: LCCOMB_X36_Y21_N10
\regfile1|muxes_rs2|mux10|S[62]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~43_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[62]~40_combout\ & (\regfile1|muxes_rs2|mux10|S[62]~42_combout\)) # (!\regfile1|muxes_rs2|mux10|S[62]~40_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[62]~35_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[62]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[62]~42_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[62]~35_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[62]~40_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~43_combout\);

-- Location: LCCOMB_X36_Y21_N28
\regfile1|muxes_rs2|mux10|S[62]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[62]~44_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[62]~33_combout\ & ((\regfile1|muxes_rs2|mux10|S[62]~43_combout\))) # (!\regfile1|muxes_rs2|mux10|S[62]~33_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[62]~26_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[62]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[62]~26_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[62]~33_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[62]~43_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[62]~44_combout\);

-- Location: LCCOMB_X34_Y20_N18
\memoriaPrograma|concatenador1|saida[61]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[61]~6_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(5)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(5),
	combout => \memoriaPrograma|concatenador1|saida[61]~6_combout\);

-- Location: LCCOMB_X35_Y20_N26
\memoriaPrograma|concatenador1|saida[61]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(61) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[61]~6_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(61),
	datab => \memoriaPrograma|concatenador1|saida[61]~6_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(61));

-- Location: LCCOMB_X35_Y20_N0
\mux0_1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux2~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(61)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(61),
	combout => \mux0_1|Mux2~0_combout\);

-- Location: LCFF_X37_Y20_N27
\regfile1|regx12|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(61));

-- Location: LCFF_X37_Y20_N9
\regfile1|regx14|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(61));

-- Location: LCCOMB_X37_Y20_N8
\regfile1|muxes_rs2|mux10|S[61]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~45_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(61)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx12|Q\(61),
	datac => \regfile1|regx14|Q\(61),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[61]~45_combout\);

-- Location: LCFF_X35_Y20_N27
\regfile1|regx15|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(61));

-- Location: LCFF_X35_Y20_N1
\regfile1|regx13|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux2~0_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(61));

-- Location: LCCOMB_X36_Y18_N14
\regfile1|muxes_rs2|mux10|S[61]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~46_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[61]~45_combout\ & (\regfile1|regx15|Q\(61))) # (!\regfile1|muxes_rs2|mux10|S[61]~45_combout\ & ((\regfile1|regx13|Q\(61)))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[61]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[61]~45_combout\,
	datac => \regfile1|regx15|Q\(61),
	datad => \regfile1|regx13|Q\(61),
	combout => \regfile1|muxes_rs2|mux10|S[61]~46_combout\);

-- Location: LCFF_X35_Y21_N31
\regfile1|regx22|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(61));

-- Location: LCFF_X34_Y23_N27
\regfile1|regx23|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(61));

-- Location: LCCOMB_X35_Y21_N30
\regfile1|muxes_rs2|mux10|S[61]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~57_combout\ = (\regfile1|muxes_rs2|mux10|S[61]~56_combout\ & (((\regfile1|regx23|Q\(61))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[61]~56_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx22|Q\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[61]~56_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(61),
	datad => \regfile1|regx23|Q\(61),
	combout => \regfile1|muxes_rs2|mux10|S[61]~57_combout\);

-- Location: LCFF_X38_Y20_N31
\regfile1|regx19|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(61));

-- Location: LCFF_X36_Y20_N1
\regfile1|regx18|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(61));

-- Location: LCFF_X38_Y20_N21
\regfile1|regx17|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(61));

-- Location: LCFF_X36_Y20_N11
\regfile1|regx16|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(61));

-- Location: LCCOMB_X36_Y20_N10
\regfile1|muxes_rs2|mux10|S[61]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~58_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(61))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(61))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(61),
	datac => \regfile1|regx16|Q\(61),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[61]~58_combout\);

-- Location: LCCOMB_X36_Y20_N0
\regfile1|muxes_rs2|mux10|S[61]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~59_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[61]~58_combout\ & (\regfile1|regx19|Q\(61))) # (!\regfile1|muxes_rs2|mux10|S[61]~58_combout\ & ((\regfile1|regx18|Q\(61)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[61]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(61),
	datac => \regfile1|regx18|Q\(61),
	datad => \regfile1|muxes_rs2|mux10|S[61]~58_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~59_combout\);

-- Location: LCCOMB_X36_Y21_N4
\regfile1|muxes_rs2|mux10|S[61]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~60_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[61]~57_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[61]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[61]~57_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[61]~59_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~60_combout\);

-- Location: LCFF_X35_Y16_N29
\regfile1|regx24|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(61));

-- Location: LCCOMB_X35_Y16_N10
\regfile1|muxes_rs2|mux10|S[61]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~54_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(61)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(61) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(61),
	datab => \regfile1|regx24|Q\(61),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[61]~54_combout\);

-- Location: LCCOMB_X36_Y18_N18
\regfile1|regx27|Q[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[61]~feeder_combout\ = \mux0_1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux2~0_combout\,
	combout => \regfile1|regx27|Q[61]~feeder_combout\);

-- Location: LCFF_X36_Y18_N19
\regfile1|regx27|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[61]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(61));

-- Location: LCCOMB_X36_Y18_N8
\regfile1|muxes_rs2|mux10|S[61]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~55_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[61]~54_combout\ & ((\regfile1|regx27|Q\(61)))) # (!\regfile1|muxes_rs2|mux10|S[61]~54_combout\ & (\regfile1|regx25|Q\(61))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[61]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(61),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|muxes_rs2|mux10|S[61]~54_combout\,
	datad => \regfile1|regx27|Q\(61),
	combout => \regfile1|muxes_rs2|mux10|S[61]~55_combout\);

-- Location: LCCOMB_X36_Y21_N26
\regfile1|muxes_rs2|mux10|S[61]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~63_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[61]~60_combout\ & (\regfile1|muxes_rs2|mux10|S[61]~62_combout\)) # (!\regfile1|muxes_rs2|mux10|S[61]~60_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[61]~55_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[61]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[61]~62_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[61]~60_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[61]~55_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~63_combout\);

-- Location: LCFF_X35_Y23_N31
\regfile1|regx2|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(61));

-- Location: LCFF_X35_Y24_N21
\regfile1|regx1|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(61));

-- Location: LCFF_X35_Y24_N3
\regfile1|regx3|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(61));

-- Location: LCFF_X35_Y23_N1
\regfile1|regx6|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(61));

-- Location: LCFF_X32_Y23_N21
\regfile1|regx4|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(61));

-- Location: LCCOMB_X32_Y23_N20
\regfile1|muxes_rs2|mux10|S[61]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~49_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(61))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(61))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(61),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(61),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[61]~49_combout\);

-- Location: LCCOMB_X35_Y23_N18
\regfile1|muxes_rs2|mux10|S[61]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~50_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[61]~49_combout\ & (\regfile1|regx7|Q\(61))) # (!\regfile1|muxes_rs2|mux10|S[61]~49_combout\ & ((\regfile1|regx6|Q\(61)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[61]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(61),
	datab => \regfile1|regx6|Q\(61),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[61]~49_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~50_combout\);

-- Location: LCCOMB_X35_Y24_N2
\regfile1|muxes_rs2|mux10|S[61]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~51_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[61]~50_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(61),
	datad => \regfile1|muxes_rs2|mux10|S[61]~50_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~51_combout\);

-- Location: LCCOMB_X35_Y24_N16
\regfile1|muxes_rs2|mux10|S[61]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~52_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[61]~51_combout\ & (\regfile1|regx2|Q\(61))) # (!\regfile1|muxes_rs2|mux10|S[61]~51_combout\ & ((\regfile1|regx1|Q\(61)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[61]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(61),
	datac => \regfile1|regx1|Q\(61),
	datad => \regfile1|muxes_rs2|mux10|S[61]~51_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~52_combout\);

-- Location: LCCOMB_X34_Y24_N16
\regfile1|regx9|Q[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[61]~feeder_combout\ = \mux0_1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux2~0_combout\,
	combout => \regfile1|regx9|Q[61]~feeder_combout\);

-- Location: LCFF_X34_Y24_N17
\regfile1|regx9|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[61]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(61));

-- Location: LCFF_X35_Y16_N25
\regfile1|regx11|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(61));

-- Location: LCCOMB_X37_Y22_N30
\regfile1|regx10|Q[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[61]~feeder_combout\ = \mux0_1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux2~0_combout\,
	combout => \regfile1|regx10|Q[61]~feeder_combout\);

-- Location: LCFF_X37_Y22_N31
\regfile1|regx10|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[61]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(61));

-- Location: LCCOMB_X37_Y22_N22
\regfile1|muxes_rs2|mux10|S[61]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~47_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx10|Q\(61)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(61) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(61),
	datab => \regfile1|regx10|Q\(61),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[61]~47_combout\);

-- Location: LCCOMB_X35_Y16_N14
\regfile1|muxes_rs2|mux10|S[61]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~48_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[61]~47_combout\ & ((\regfile1|regx11|Q\(61)))) # (!\regfile1|muxes_rs2|mux10|S[61]~47_combout\ & (\regfile1|regx9|Q\(61))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[61]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx9|Q\(61),
	datac => \regfile1|regx11|Q\(61),
	datad => \regfile1|muxes_rs2|mux10|S[61]~47_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~48_combout\);

-- Location: LCCOMB_X35_Y18_N30
\regfile1|muxes_rs2|mux10|S[61]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~53_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[61]~48_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[61]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[61]~52_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[61]~48_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~53_combout\);

-- Location: LCCOMB_X35_Y18_N20
\regfile1|muxes_rs2|mux10|S[61]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[61]~64_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[61]~53_combout\ & ((\regfile1|muxes_rs2|mux10|S[61]~63_combout\))) # (!\regfile1|muxes_rs2|mux10|S[61]~53_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[61]~46_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[61]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[61]~46_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[61]~63_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[61]~53_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[61]~64_combout\);

-- Location: LCCOMB_X31_Y20_N22
\memoriaPrograma|concatenador1|saida[59]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[59]~8_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(3)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(3),
	combout => \memoriaPrograma|concatenador1|saida[59]~8_combout\);

-- Location: LCCOMB_X33_Y20_N10
\memoriaPrograma|concatenador1|saida[59]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(59) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[59]~8_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(59),
	datac => \memoriaPrograma|concatenador1|saida[59]~8_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(59));

-- Location: LCCOMB_X33_Y20_N16
\mux0_1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux4~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(59)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(59),
	combout => \mux0_1|Mux4~0_combout\);

-- Location: LCCOMB_X34_Y16_N20
\regfile1|regx29|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx29|Q[59]~feeder_combout\);

-- Location: LCFF_X34_Y16_N21
\regfile1|regx29|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(59));

-- Location: LCFF_X30_Y19_N19
\regfile1|regx28|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(59));

-- Location: LCFF_X30_Y19_N1
\regfile1|regx30|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(59));

-- Location: LCCOMB_X30_Y19_N18
\regfile1|muxes_rs2|mux10|S[59]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~101_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx30|Q\(59))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(59),
	datad => \regfile1|regx30|Q\(59),
	combout => \regfile1|muxes_rs2|mux10|S[59]~101_combout\);

-- Location: LCCOMB_X34_Y16_N18
\regfile1|muxes_rs2|mux10|S[59]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~102_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[59]~101_combout\ & (\regfile1|regx31|Q\(59))) # (!\regfile1|muxes_rs2|mux10|S[59]~101_combout\ & ((\regfile1|regx29|Q\(59)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[59]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(59),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx29|Q\(59),
	datad => \regfile1|muxes_rs2|mux10|S[59]~101_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~102_combout\);

-- Location: LCCOMB_X36_Y16_N12
\regfile1|regx19|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx19|Q[59]~feeder_combout\);

-- Location: LCFF_X36_Y16_N13
\regfile1|regx19|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(59));

-- Location: LCFF_X36_Y20_N21
\regfile1|regx18|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(59));

-- Location: LCCOMB_X36_Y16_N30
\regfile1|regx17|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx17|Q[59]~feeder_combout\);

-- Location: LCFF_X36_Y16_N31
\regfile1|regx17|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(59));

-- Location: LCFF_X36_Y20_N7
\regfile1|regx16|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(59));

-- Location: LCCOMB_X36_Y20_N6
\regfile1|muxes_rs2|mux10|S[59]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~98_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(59))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(59))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(59),
	datac => \regfile1|regx16|Q\(59),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[59]~98_combout\);

-- Location: LCCOMB_X36_Y20_N20
\regfile1|muxes_rs2|mux10|S[59]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~99_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[59]~98_combout\ & (\regfile1|regx19|Q\(59))) # (!\regfile1|muxes_rs2|mux10|S[59]~98_combout\ & ((\regfile1|regx18|Q\(59)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[59]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(59),
	datac => \regfile1|regx18|Q\(59),
	datad => \regfile1|muxes_rs2|mux10|S[59]~98_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~99_combout\);

-- Location: LCFF_X35_Y15_N5
\regfile1|regx23|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(59));

-- Location: LCFF_X35_Y21_N19
\regfile1|regx20|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(59));

-- Location: LCCOMB_X35_Y21_N18
\regfile1|muxes_rs2|mux10|S[59]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~96_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(59))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(59))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(59),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(59),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[59]~96_combout\);

-- Location: LCCOMB_X36_Y15_N16
\regfile1|muxes_rs2|mux10|S[59]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~97_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[59]~96_combout\ & ((\regfile1|regx23|Q\(59)))) # (!\regfile1|muxes_rs2|mux10|S[59]~96_combout\ & (\regfile1|regx22|Q\(59))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[59]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(59),
	datab => \regfile1|regx23|Q\(59),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[59]~96_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~97_combout\);

-- Location: LCCOMB_X35_Y14_N20
\regfile1|muxes_rs2|mux10|S[59]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~100_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[59]~97_combout\))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[59]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[59]~99_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[59]~97_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~100_combout\);

-- Location: LCCOMB_X34_Y14_N14
\regfile1|muxes_rs2|mux10|S[59]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~103_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[59]~100_combout\ & ((\regfile1|muxes_rs2|mux10|S[59]~102_combout\))) # (!\regfile1|muxes_rs2|mux10|S[59]~100_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[59]~95_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[59]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[59]~95_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[59]~102_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[59]~100_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~103_combout\);

-- Location: LCFF_X35_Y20_N25
\regfile1|regx13|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(59));

-- Location: LCFF_X37_Y20_N15
\regfile1|regx12|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(59));

-- Location: LCFF_X37_Y20_N29
\regfile1|regx14|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(59));

-- Location: LCCOMB_X37_Y20_N14
\regfile1|muxes_rs2|mux10|S[59]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~85_combout\ = (\RI1|riOUT\(20) & (\RI1|riOUT\(21))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(59)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(59),
	datad => \regfile1|regx14|Q\(59),
	combout => \regfile1|muxes_rs2|mux10|S[59]~85_combout\);

-- Location: LCCOMB_X35_Y20_N24
\regfile1|muxes_rs2|mux10|S[59]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~86_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[59]~85_combout\ & (\regfile1|regx15|Q\(59))) # (!\regfile1|muxes_rs2|mux10|S[59]~85_combout\ & ((\regfile1|regx13|Q\(59)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[59]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(59),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx13|Q\(59),
	datad => \regfile1|muxes_rs2|mux10|S[59]~85_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~86_combout\);

-- Location: LCCOMB_X34_Y15_N18
\regfile1|regx11|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx11|Q[59]~feeder_combout\);

-- Location: LCFF_X34_Y15_N19
\regfile1|regx11|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(59));

-- Location: LCFF_X34_Y14_N19
\regfile1|regx8|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(59));

-- Location: LCCOMB_X34_Y14_N4
\regfile1|muxes_rs2|mux10|S[59]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~87_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(59)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(59) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(59),
	datab => \regfile1|regx8|Q\(59),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[59]~87_combout\);

-- Location: LCCOMB_X34_Y14_N22
\regfile1|muxes_rs2|mux10|S[59]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~88_combout\ = (\regfile1|muxes_rs2|mux10|S[59]~87_combout\ & (((\regfile1|regx11|Q\(59)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[59]~87_combout\ & (\regfile1|regx9|Q\(59) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(59),
	datab => \regfile1|regx11|Q\(59),
	datac => \regfile1|muxes_rs2|mux10|S[59]~87_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[59]~88_combout\);

-- Location: LCCOMB_X34_Y17_N12
\regfile1|regx1|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx1|Q[59]~feeder_combout\);

-- Location: LCFF_X34_Y17_N13
\regfile1|regx1|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(59));

-- Location: LCFF_X33_Y25_N13
\regfile1|regx2|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(59));

-- Location: LCFF_X33_Y25_N15
\regfile1|regx3|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(59));

-- Location: LCCOMB_X32_Y24_N14
\regfile1|regx7|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx7|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx7|Q[59]~feeder_combout\);

-- Location: LCFF_X32_Y24_N15
\regfile1|regx7|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx7|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(59));

-- Location: LCFF_X31_Y24_N9
\regfile1|regx4|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(59));

-- Location: LCFF_X32_Y23_N5
\regfile1|regx5|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(59));

-- Location: LCCOMB_X31_Y24_N8
\regfile1|muxes_rs2|mux10|S[59]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~89_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx5|Q\(59))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx4|Q\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(59),
	datad => \regfile1|regx5|Q\(59),
	combout => \regfile1|muxes_rs2|mux10|S[59]~89_combout\);

-- Location: LCCOMB_X32_Y24_N12
\regfile1|muxes_rs2|mux10|S[59]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~90_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[59]~89_combout\ & ((\regfile1|regx7|Q\(59)))) # (!\regfile1|muxes_rs2|mux10|S[59]~89_combout\ & (\regfile1|regx6|Q\(59))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[59]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(59),
	datab => \regfile1|regx7|Q\(59),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[59]~89_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~90_combout\);

-- Location: LCCOMB_X33_Y25_N28
\regfile1|muxes_rs2|mux10|S[59]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~91_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[59]~90_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(59) & (\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(59),
	datac => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[59]~90_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~91_combout\);

-- Location: LCCOMB_X33_Y25_N12
\regfile1|muxes_rs2|mux10|S[59]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~92_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[59]~91_combout\ & ((\regfile1|regx2|Q\(59)))) # (!\regfile1|muxes_rs2|mux10|S[59]~91_combout\ & (\regfile1|regx1|Q\(59))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[59]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx1|Q\(59),
	datac => \regfile1|regx2|Q\(59),
	datad => \regfile1|muxes_rs2|mux10|S[59]~91_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~92_combout\);

-- Location: LCCOMB_X34_Y14_N0
\regfile1|muxes_rs2|mux10|S[59]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~93_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[59]~88_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[59]~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[59]~88_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[59]~92_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~93_combout\);

-- Location: LCCOMB_X34_Y14_N28
\regfile1|muxes_rs2|mux10|S[59]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[59]~104_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[59]~93_combout\ & (\regfile1|muxes_rs2|mux10|S[59]~103_combout\)) # (!\regfile1|muxes_rs2|mux10|S[59]~93_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[59]~86_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[59]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[59]~103_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[59]~86_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[59]~93_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[59]~104_combout\);

-- Location: LCCOMB_X31_Y20_N28
\memoriaPrograma|concatenador1|saida[58]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[58]~9_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(2)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(2),
	combout => \memoriaPrograma|concatenador1|saida[58]~9_combout\);

-- Location: LCCOMB_X34_Y20_N2
\memoriaPrograma|concatenador1|saida[58]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(58) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[58]~9_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(58),
	datac => \memoriaPrograma|concatenador1|saida[58]~9_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(58));

-- Location: LCCOMB_X34_Y20_N28
\mux0_1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux5~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(58)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \outPC_mais4[11]~22_combout\,
	datab => \selMUX0~combout\(1),
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(58),
	combout => \mux0_1|Mux5~0_combout\);

-- Location: LCFF_X34_Y24_N29
\regfile1|regx11|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(58));

-- Location: LCFF_X34_Y24_N23
\regfile1|regx9|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(58));

-- Location: LCFF_X35_Y22_N9
\regfile1|regx8|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(58));

-- Location: LCFF_X35_Y22_N31
\regfile1|regx10|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(58));

-- Location: LCCOMB_X35_Y22_N8
\regfile1|muxes_rs2|mux10|S[58]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~105_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx10|Q\(58))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx8|Q\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx8|Q\(58),
	datad => \regfile1|regx10|Q\(58),
	combout => \regfile1|muxes_rs2|mux10|S[58]~105_combout\);

-- Location: LCCOMB_X34_Y24_N22
\regfile1|muxes_rs2|mux10|S[58]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~106_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[58]~105_combout\ & (\regfile1|regx11|Q\(58))) # (!\regfile1|muxes_rs2|mux10|S[58]~105_combout\ & ((\regfile1|regx9|Q\(58)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[58]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(58),
	datac => \regfile1|regx9|Q\(58),
	datad => \regfile1|muxes_rs2|mux10|S[58]~105_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~106_combout\);

-- Location: LCFF_X33_Y22_N27
\regfile1|regx23|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(58));

-- Location: LCFF_X33_Y22_N17
\regfile1|regx21|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(58));

-- Location: LCFF_X37_Y18_N3
\regfile1|regx20|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(58));

-- Location: LCCOMB_X37_Y18_N4
\regfile1|muxes_rs2|mux10|S[58]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~114_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(58))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(58))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(58),
	datab => \regfile1|regx20|Q\(58),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[58]~114_combout\);

-- Location: LCCOMB_X33_Y22_N16
\regfile1|muxes_rs2|mux10|S[58]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~115_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[58]~114_combout\ & (\regfile1|regx23|Q\(58))) # (!\regfile1|muxes_rs2|mux10|S[58]~114_combout\ & ((\regfile1|regx21|Q\(58)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[58]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx23|Q\(58),
	datac => \regfile1|regx21|Q\(58),
	datad => \regfile1|muxes_rs2|mux10|S[58]~114_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~115_combout\);

-- Location: LCFF_X29_Y20_N15
\regfile1|regx30|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(58));

-- Location: LCFF_X33_Y21_N23
\regfile1|regx28|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(58));

-- Location: LCCOMB_X33_Y21_N22
\regfile1|muxes_rs2|mux10|S[58]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~121_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(58))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(58))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(58),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(58),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[58]~121_combout\);

-- Location: LCCOMB_X29_Y20_N14
\regfile1|muxes_rs2|mux10|S[58]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~122_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[58]~121_combout\ & (\regfile1|regx31|Q\(58))) # (!\regfile1|muxes_rs2|mux10|S[58]~121_combout\ & ((\regfile1|regx30|Q\(58)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[58]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(58),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx30|Q\(58),
	datad => \regfile1|muxes_rs2|mux10|S[58]~121_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~122_combout\);

-- Location: LCFF_X35_Y18_N9
\regfile1|regx27|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(58));

-- Location: LCFF_X35_Y18_N11
\regfile1|regx25|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(58));

-- Location: LCFF_X35_Y16_N27
\regfile1|regx24|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(58));

-- Location: LCCOMB_X35_Y16_N8
\regfile1|muxes_rs2|mux10|S[58]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~116_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(58)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(58) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(58),
	datab => \regfile1|regx24|Q\(58),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[58]~116_combout\);

-- Location: LCCOMB_X35_Y18_N10
\regfile1|muxes_rs2|mux10|S[58]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~117_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[58]~116_combout\ & (\regfile1|regx27|Q\(58))) # (!\regfile1|muxes_rs2|mux10|S[58]~116_combout\ & ((\regfile1|regx25|Q\(58)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[58]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(58),
	datac => \regfile1|regx25|Q\(58),
	datad => \regfile1|muxes_rs2|mux10|S[58]~116_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~117_combout\);

-- Location: LCCOMB_X35_Y21_N28
\regfile1|muxes_rs2|mux10|S[58]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~120_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23))))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[58]~117_combout\))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[58]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[58]~119_combout\,
	datab => \RI1|riOUT\(22),
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[58]~117_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~120_combout\);

-- Location: LCCOMB_X34_Y21_N14
\regfile1|muxes_rs2|mux10|S[58]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~123_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[58]~120_combout\ & ((\regfile1|muxes_rs2|mux10|S[58]~122_combout\))) # (!\regfile1|muxes_rs2|mux10|S[58]~120_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[58]~115_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[58]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[58]~115_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[58]~122_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[58]~120_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~123_combout\);

-- Location: LCFF_X35_Y17_N15
\regfile1|regx14|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(58));

-- Location: LCFF_X33_Y17_N27
\regfile1|regx12|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(58));

-- Location: LCCOMB_X33_Y17_N26
\regfile1|muxes_rs2|mux10|S[58]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~107_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(58))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(58))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(58),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(58),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[58]~107_combout\);

-- Location: LCCOMB_X31_Y21_N20
\regfile1|muxes_rs2|mux10|S[58]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~108_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[58]~107_combout\ & (\regfile1|regx15|Q\(58))) # (!\regfile1|muxes_rs2|mux10|S[58]~107_combout\ & ((\regfile1|regx14|Q\(58)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[58]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(58),
	datab => \regfile1|regx14|Q\(58),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[58]~107_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~108_combout\);

-- Location: LCFF_X35_Y24_N23
\regfile1|regx3|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(58));

-- Location: LCFF_X33_Y24_N23
\regfile1|regx6|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(58));

-- Location: LCFF_X33_Y24_N1
\regfile1|regx7|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(58));

-- Location: LCFF_X33_Y23_N19
\regfile1|regx4|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(58));

-- Location: LCCOMB_X33_Y23_N18
\regfile1|muxes_rs2|mux10|S[58]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~109_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(58)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx4|Q\(58) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(58),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(58),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[58]~109_combout\);

-- Location: LCCOMB_X33_Y24_N18
\regfile1|muxes_rs2|mux10|S[58]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~110_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[58]~109_combout\ & ((\regfile1|regx7|Q\(58)))) # (!\regfile1|muxes_rs2|mux10|S[58]~109_combout\ & (\regfile1|regx6|Q\(58))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[58]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(58),
	datac => \regfile1|regx7|Q\(58),
	datad => \regfile1|muxes_rs2|mux10|S[58]~109_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~110_combout\);

-- Location: LCCOMB_X35_Y24_N22
\regfile1|muxes_rs2|mux10|S[58]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~111_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[58]~110_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(58),
	datad => \regfile1|muxes_rs2|mux10|S[58]~110_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~111_combout\);

-- Location: LCFF_X34_Y17_N7
\regfile1|regx1|Q[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux5~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(58));

-- Location: LCCOMB_X31_Y21_N30
\regfile1|muxes_rs2|mux10|S[58]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~112_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[58]~111_combout\ & (\regfile1|regx2|Q\(58))) # (!\regfile1|muxes_rs2|mux10|S[58]~111_combout\ & ((\regfile1|regx1|Q\(58)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[58]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(58),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[58]~111_combout\,
	datad => \regfile1|regx1|Q\(58),
	combout => \regfile1|muxes_rs2|mux10|S[58]~112_combout\);

-- Location: LCCOMB_X30_Y21_N2
\regfile1|muxes_rs2|mux10|S[58]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~113_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[58]~108_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (((!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & \regfile1|muxes_rs2|mux10|S[58]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[58]~108_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[58]~112_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~113_combout\);

-- Location: LCCOMB_X30_Y21_N16
\regfile1|muxes_rs2|mux10|S[58]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[58]~124_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[58]~113_combout\ & ((\regfile1|muxes_rs2|mux10|S[58]~123_combout\))) # (!\regfile1|muxes_rs2|mux10|S[58]~113_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[58]~106_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[58]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[58]~106_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[58]~123_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[58]~113_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[58]~124_combout\);

-- Location: LCCOMB_X33_Y20_N20
\memoriaPrograma|concatenador1|saida[57]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[57]~10_combout\ = (\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)) # ((!\memoriaPrograma|concatenador1|saida[52]~0_combout\)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (((\memoriaPrograma|concatenador1|saida[52]~0_combout\ & \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datad => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(1),
	combout => \memoriaPrograma|concatenador1|saida[57]~10_combout\);

-- Location: LCCOMB_X33_Y20_N2
\memoriaPrograma|concatenador1|saida[57]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(57) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[57]~10_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datab => \memoriaPrograma|concatenador1|saida\(57),
	datad => \memoriaPrograma|concatenador1|saida[57]~10_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(57));

-- Location: LCCOMB_X33_Y20_N24
\mux0_1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux6~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(57)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(57),
	combout => \mux0_1|Mux6~0_combout\);

-- Location: LCFF_X34_Y16_N7
\regfile1|regx29|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(57));

-- Location: LCFF_X33_Y18_N19
\regfile1|regx28|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(57));

-- Location: LCCOMB_X32_Y21_N24
\regfile1|muxes_rs2|mux10|S[57]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~141_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx30|Q\(57))) # (!\RI1|riOUT\(21) & ((\regfile1|regx28|Q\(57))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(57),
	datab => \regfile1|regx28|Q\(57),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[57]~141_combout\);

-- Location: LCCOMB_X36_Y17_N0
\regfile1|muxes_rs2|mux10|S[57]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~142_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[57]~141_combout\ & (\regfile1|regx31|Q\(57))) # (!\regfile1|muxes_rs2|mux10|S[57]~141_combout\ & ((\regfile1|regx29|Q\(57)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[57]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(57),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx29|Q\(57),
	datad => \regfile1|muxes_rs2|mux10|S[57]~141_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~142_combout\);

-- Location: LCFF_X36_Y20_N23
\regfile1|regx18|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(57));

-- Location: LCFF_X36_Y16_N11
\regfile1|regx17|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(57));

-- Location: LCCOMB_X35_Y19_N6
\regfile1|muxes_rs2|mux10|S[57]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~138_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(57)))) # (!\RI1|riOUT\(20) & (\regfile1|regx16|Q\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(57),
	datab => \regfile1|regx17|Q\(57),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[57]~138_combout\);

-- Location: LCCOMB_X36_Y20_N22
\regfile1|muxes_rs2|mux10|S[57]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~139_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[57]~138_combout\ & (\regfile1|regx19|Q\(57))) # (!\regfile1|muxes_rs2|mux10|S[57]~138_combout\ & ((\regfile1|regx18|Q\(57)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[57]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(57),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(57),
	datad => \regfile1|muxes_rs2|mux10|S[57]~138_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~139_combout\);

-- Location: LCCOMB_X38_Y17_N4
\regfile1|regx23|Q[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[57]~feeder_combout\ = \mux0_1|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux6~0_combout\,
	combout => \regfile1|regx23|Q[57]~feeder_combout\);

-- Location: LCFF_X38_Y17_N5
\regfile1|regx23|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[57]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(57));

-- Location: LCFF_X37_Y18_N19
\regfile1|regx22|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(57));

-- Location: LCFF_X37_Y18_N1
\regfile1|regx20|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(57));

-- Location: LCCOMB_X37_Y18_N10
\regfile1|muxes_rs2|mux10|S[57]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~136_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx21|Q\(57)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx20|Q\(57) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(57),
	datab => \regfile1|regx20|Q\(57),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[57]~136_combout\);

-- Location: LCCOMB_X37_Y18_N18
\regfile1|muxes_rs2|mux10|S[57]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~137_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[57]~136_combout\ & (\regfile1|regx23|Q\(57))) # (!\regfile1|muxes_rs2|mux10|S[57]~136_combout\ & ((\regfile1|regx22|Q\(57)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[57]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(57),
	datac => \regfile1|regx22|Q\(57),
	datad => \regfile1|muxes_rs2|mux10|S[57]~136_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~137_combout\);

-- Location: LCCOMB_X37_Y17_N10
\regfile1|muxes_rs2|mux10|S[57]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~140_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[57]~137_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[57]~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[57]~139_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[57]~137_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~140_combout\);

-- Location: LCCOMB_X37_Y17_N8
\regfile1|muxes_rs2|mux10|S[57]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~143_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[57]~140_combout\ & ((\regfile1|muxes_rs2|mux10|S[57]~142_combout\))) # (!\regfile1|muxes_rs2|mux10|S[57]~140_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[57]~135_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[57]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[57]~135_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[57]~142_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[57]~140_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~143_combout\);

-- Location: LCFF_X34_Y24_N1
\regfile1|regx11|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(57));

-- Location: LCFF_X34_Y24_N31
\regfile1|regx9|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(57));

-- Location: LCFF_X35_Y22_N19
\regfile1|regx10|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(57));

-- Location: LCFF_X35_Y22_N1
\regfile1|regx8|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(57));

-- Location: LCCOMB_X35_Y22_N0
\regfile1|muxes_rs2|mux10|S[57]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~127_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(57)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(57) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(57),
	datac => \regfile1|regx8|Q\(57),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[57]~127_combout\);

-- Location: LCCOMB_X34_Y24_N30
\regfile1|muxes_rs2|mux10|S[57]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~128_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[57]~127_combout\ & (\regfile1|regx11|Q\(57))) # (!\regfile1|muxes_rs2|mux10|S[57]~127_combout\ & ((\regfile1|regx9|Q\(57)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[57]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(57),
	datac => \regfile1|regx9|Q\(57),
	datad => \regfile1|muxes_rs2|mux10|S[57]~127_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~128_combout\);

-- Location: LCCOMB_X32_Y21_N26
\regfile1|regx1|Q[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[57]~feeder_combout\ = \mux0_1|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux6~0_combout\,
	combout => \regfile1|regx1|Q[57]~feeder_combout\);

-- Location: LCFF_X32_Y21_N27
\regfile1|regx1|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[57]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(57));

-- Location: LCFF_X33_Y25_N1
\regfile1|regx3|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(57));

-- Location: LCFF_X33_Y24_N21
\regfile1|regx7|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(57));

-- Location: LCFF_X32_Y23_N25
\regfile1|regx4|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(57));

-- Location: LCCOMB_X32_Y23_N24
\regfile1|muxes_rs2|mux10|S[57]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~129_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(57))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(57))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(57),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(57),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[57]~129_combout\);

-- Location: LCCOMB_X33_Y24_N2
\regfile1|muxes_rs2|mux10|S[57]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~130_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[57]~129_combout\ & ((\regfile1|regx7|Q\(57)))) # (!\regfile1|muxes_rs2|mux10|S[57]~129_combout\ & (\regfile1|regx6|Q\(57))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[57]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(57),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(57),
	datad => \regfile1|muxes_rs2|mux10|S[57]~129_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~130_combout\);

-- Location: LCCOMB_X33_Y25_N30
\regfile1|muxes_rs2|mux10|S[57]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~131_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[57]~130_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(57) & (\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(57),
	datac => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[57]~130_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~131_combout\);

-- Location: LCCOMB_X33_Y25_N24
\regfile1|muxes_rs2|mux10|S[57]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~132_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[57]~131_combout\ & (\regfile1|regx2|Q\(57))) # (!\regfile1|muxes_rs2|mux10|S[57]~131_combout\ & ((\regfile1|regx1|Q\(57)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[57]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(57),
	datab => \regfile1|regx1|Q\(57),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[57]~131_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~132_combout\);

-- Location: LCCOMB_X37_Y17_N22
\regfile1|muxes_rs2|mux10|S[57]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~133_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[57]~128_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (((!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & \regfile1|muxes_rs2|mux10|S[57]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[57]~128_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[57]~132_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~133_combout\);

-- Location: LCCOMB_X37_Y17_N2
\regfile1|muxes_rs2|mux10|S[57]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[57]~144_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[57]~133_combout\ & ((\regfile1|muxes_rs2|mux10|S[57]~143_combout\))) # (!\regfile1|muxes_rs2|mux10|S[57]~133_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[57]~126_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[57]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[57]~126_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[57]~143_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[57]~133_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[57]~144_combout\);

-- Location: LCCOMB_X34_Y20_N8
\memoriaPrograma|concatenador1|saida[56]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[56]~11_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(0))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(0),
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[56]~11_combout\);

-- Location: LCCOMB_X33_Y20_N12
\memoriaPrograma|concatenador1|saida[56]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(56) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[56]~11_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(56),
	datac => \memoriaPrograma|concatenador1|saida[56]~11_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(56));

-- Location: LCCOMB_X33_Y20_N28
\mux0_1|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux7~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(56)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(56),
	combout => \mux0_1|Mux7~0_combout\);

-- Location: LCCOMB_X33_Y19_N18
\regfile1|regx23|Q[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[56]~feeder_combout\ = \mux0_1|Mux7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux7~0_combout\,
	combout => \regfile1|regx23|Q[56]~feeder_combout\);

-- Location: LCFF_X33_Y19_N19
\regfile1|regx23|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[56]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(56));

-- Location: LCFF_X36_Y19_N21
\regfile1|regx21|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(56));

-- Location: LCFF_X36_Y19_N31
\regfile1|regx20|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(56));

-- Location: LCCOMB_X36_Y19_N30
\regfile1|muxes_rs2|mux10|S[56]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~154_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(56))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(56))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(56),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx20|Q\(56),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[56]~154_combout\);

-- Location: LCCOMB_X36_Y19_N20
\regfile1|muxes_rs2|mux10|S[56]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~155_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[56]~154_combout\ & (\regfile1|regx23|Q\(56))) # (!\regfile1|muxes_rs2|mux10|S[56]~154_combout\ & ((\regfile1|regx21|Q\(56)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[56]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx23|Q\(56),
	datac => \regfile1|regx21|Q\(56),
	datad => \regfile1|muxes_rs2|mux10|S[56]~154_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~155_combout\);

-- Location: LCCOMB_X38_Y16_N2
\regfile1|regx30|Q[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx30|Q[56]~feeder_combout\ = \mux0_1|Mux7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux7~0_combout\,
	combout => \regfile1|regx30|Q[56]~feeder_combout\);

-- Location: LCFF_X38_Y16_N3
\regfile1|regx30|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx30|Q[56]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(56));

-- Location: LCFF_X38_Y19_N11
\regfile1|regx28|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(56));

-- Location: LCCOMB_X38_Y19_N28
\regfile1|muxes_rs2|mux10|S[56]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~161_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(56)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((!\RI1|riOUT\(21) & \regfile1|regx28|Q\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(56),
	datab => \RI1|riOUT\(20),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|regx28|Q\(56),
	combout => \regfile1|muxes_rs2|mux10|S[56]~161_combout\);

-- Location: LCCOMB_X38_Y19_N26
\regfile1|muxes_rs2|mux10|S[56]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~162_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[56]~161_combout\ & (\regfile1|regx31|Q\(56))) # (!\regfile1|muxes_rs2|mux10|S[56]~161_combout\ & ((\regfile1|regx30|Q\(56)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[56]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(56),
	datab => \regfile1|regx30|Q\(56),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[56]~161_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~162_combout\);

-- Location: LCFF_X31_Y16_N9
\regfile1|regx25|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(56));

-- Location: LCFF_X35_Y16_N23
\regfile1|regx24|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(56));

-- Location: LCCOMB_X35_Y16_N20
\regfile1|muxes_rs2|mux10|S[56]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~156_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(56)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(56) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(56),
	datab => \regfile1|regx24|Q\(56),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[56]~156_combout\);

-- Location: LCCOMB_X31_Y16_N8
\regfile1|muxes_rs2|mux10|S[56]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~157_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[56]~156_combout\ & (\regfile1|regx27|Q\(56))) # (!\regfile1|muxes_rs2|mux10|S[56]~156_combout\ & ((\regfile1|regx25|Q\(56)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[56]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(56),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(56),
	datad => \regfile1|muxes_rs2|mux10|S[56]~156_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~157_combout\);

-- Location: LCFF_X30_Y16_N17
\regfile1|regx18|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(56));

-- Location: LCFF_X36_Y16_N9
\regfile1|regx17|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(56));

-- Location: LCCOMB_X35_Y19_N12
\regfile1|muxes_rs2|mux10|S[56]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~158_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(56)))) # (!\RI1|riOUT\(20) & (\regfile1|regx16|Q\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(56),
	datab => \regfile1|regx17|Q\(56),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[56]~158_combout\);

-- Location: LCCOMB_X31_Y16_N30
\regfile1|muxes_rs2|mux10|S[56]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~159_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[56]~158_combout\ & (\regfile1|regx19|Q\(56))) # (!\regfile1|muxes_rs2|mux10|S[56]~158_combout\ & ((\regfile1|regx18|Q\(56)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[56]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(56),
	datab => \regfile1|regx18|Q\(56),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[56]~158_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~159_combout\);

-- Location: LCCOMB_X35_Y19_N18
\regfile1|muxes_rs2|mux10|S[56]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~160_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[56]~157_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[56]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[56]~157_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[56]~159_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~160_combout\);

-- Location: LCCOMB_X35_Y19_N20
\regfile1|muxes_rs2|mux10|S[56]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~163_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[56]~160_combout\ & ((\regfile1|muxes_rs2|mux10|S[56]~162_combout\))) # (!\regfile1|muxes_rs2|mux10|S[56]~160_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[56]~155_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[56]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[56]~155_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[56]~162_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[56]~160_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~163_combout\);

-- Location: LCFF_X37_Y20_N17
\regfile1|regx14|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(56));

-- Location: LCFF_X33_Y17_N11
\regfile1|regx12|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(56));

-- Location: LCCOMB_X33_Y17_N10
\regfile1|muxes_rs2|mux10|S[56]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~147_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(56))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(56))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(56),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(56),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[56]~147_combout\);

-- Location: LCCOMB_X37_Y20_N16
\regfile1|muxes_rs2|mux10|S[56]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~148_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[56]~147_combout\ & (\regfile1|regx15|Q\(56))) # (!\regfile1|muxes_rs2|mux10|S[56]~147_combout\ & ((\regfile1|regx14|Q\(56)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[56]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(56),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(56),
	datad => \regfile1|muxes_rs2|mux10|S[56]~147_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~148_combout\);

-- Location: LCFF_X29_Y22_N25
\regfile1|regx2|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(56));

-- Location: LCFF_X32_Y21_N7
\regfile1|regx1|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(56));

-- Location: LCFF_X30_Y22_N17
\regfile1|regx3|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(56));

-- Location: LCCOMB_X33_Y24_N12
\regfile1|regx6|Q[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[56]~feeder_combout\ = \mux0_1|Mux7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux7~0_combout\,
	combout => \regfile1|regx6|Q[56]~feeder_combout\);

-- Location: LCFF_X33_Y24_N13
\regfile1|regx6|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[56]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(56));

-- Location: LCFF_X31_Y24_N7
\regfile1|regx5|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(56));

-- Location: LCCOMB_X31_Y23_N0
\regfile1|muxes_rs2|mux10|S[56]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~149_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21)) # (\regfile1|regx5|Q\(56))))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(56) & (!\RI1|riOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(56),
	datab => \RI1|riOUT\(20),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|regx5|Q\(56),
	combout => \regfile1|muxes_rs2|mux10|S[56]~149_combout\);

-- Location: LCCOMB_X32_Y24_N0
\regfile1|muxes_rs2|mux10|S[56]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~150_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[56]~149_combout\ & (\regfile1|regx7|Q\(56))) # (!\regfile1|muxes_rs2|mux10|S[56]~149_combout\ & ((\regfile1|regx6|Q\(56)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[56]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(56),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx6|Q\(56),
	datad => \regfile1|muxes_rs2|mux10|S[56]~149_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~150_combout\);

-- Location: LCCOMB_X30_Y22_N16
\regfile1|muxes_rs2|mux10|S[56]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~151_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[56]~150_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(56))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(56),
	datad => \regfile1|muxes_rs2|mux10|S[56]~150_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~151_combout\);

-- Location: LCCOMB_X32_Y21_N6
\regfile1|muxes_rs2|mux10|S[56]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~152_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[56]~151_combout\ & (\regfile1|regx2|Q\(56))) # (!\regfile1|muxes_rs2|mux10|S[56]~151_combout\ & ((\regfile1|regx1|Q\(56)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[56]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(56),
	datac => \regfile1|regx1|Q\(56),
	datad => \regfile1|muxes_rs2|mux10|S[56]~151_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~152_combout\);

-- Location: LCCOMB_X35_Y19_N28
\regfile1|muxes_rs2|mux10|S[56]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~153_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[56]~148_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[56]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[56]~148_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[56]~152_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~153_combout\);

-- Location: LCCOMB_X35_Y19_N26
\regfile1|muxes_rs2|mux10|S[56]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[56]~164_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[56]~153_combout\ & ((\regfile1|muxes_rs2|mux10|S[56]~163_combout\))) # (!\regfile1|muxes_rs2|mux10|S[56]~153_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[56]~146_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[56]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[56]~146_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[56]~163_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[56]~153_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[56]~164_combout\);

-- Location: LCCOMB_X33_Y20_N14
\memoriaPrograma|concatenador1|saida[63]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[63]~3_combout\ = (\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)) # ((!\memoriaPrograma|concatenador1|saida[52]~0_combout\)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (((\memoriaPrograma|concatenador1|saida[52]~0_combout\ & \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datad => \memoriaPrograma|memoria7|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[63]~3_combout\);

-- Location: LCCOMB_X33_Y20_N0
\memoriaPrograma|concatenador1|saida[63]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(63) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[63]~3_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida[63]~3_combout\,
	datac => \memoriaPrograma|concatenador1|saida\(63),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(63));

-- Location: LCCOMB_X33_Y20_N4
\mux0_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux0~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(63)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(63),
	combout => \mux0_1|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y21_N28
\regfile1|regx13|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx13|Q[63]~feeder_combout\);

-- Location: LCFF_X30_Y21_N29
\regfile1|regx13|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(63));

-- Location: LCFF_X29_Y17_N3
\regfile1|regx15|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(63));

-- Location: LCCOMB_X29_Y17_N2
\regfile1|muxes_rs2|mux10|S[63]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~1_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~0_combout\ & (((\regfile1|regx15|Q\(63)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[63]~0_combout\ & (\regfile1|regx13|Q\(63) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~0_combout\,
	datab => \regfile1|regx13|Q\(63),
	datac => \regfile1|regx15|Q\(63),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[63]~1_combout\);

-- Location: LCFF_X34_Y21_N19
\regfile1|regx11|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(63));

-- Location: LCFF_X34_Y21_N29
\regfile1|regx9|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(63));

-- Location: LCCOMB_X31_Y20_N26
\regfile1|regx8|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx8|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx8|Q[63]~feeder_combout\);

-- Location: LCFF_X31_Y20_N27
\regfile1|regx8|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx8|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(63));

-- Location: LCCOMB_X31_Y20_N2
\regfile1|muxes_rs2|mux10|S[63]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~3_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(63))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(63))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(63),
	datab => \regfile1|regx8|Q\(63),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[63]~3_combout\);

-- Location: LCCOMB_X34_Y21_N28
\regfile1|muxes_rs2|mux10|S[63]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~4_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[63]~3_combout\ & (\regfile1|regx11|Q\(63))) # (!\regfile1|muxes_rs2|mux10|S[63]~3_combout\ & ((\regfile1|regx9|Q\(63)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[63]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(63),
	datac => \regfile1|regx9|Q\(63),
	datad => \regfile1|muxes_rs2|mux10|S[63]~3_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~4_combout\);

-- Location: LCCOMB_X35_Y25_N16
\regfile1|regx2|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx2|Q[63]~feeder_combout\);

-- Location: LCFF_X35_Y25_N17
\regfile1|regx2|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(63));

-- Location: LCFF_X35_Y24_N1
\regfile1|regx1|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(63));

-- Location: LCFF_X35_Y24_N7
\regfile1|regx3|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(63));

-- Location: LCCOMB_X34_Y23_N0
\regfile1|regx7|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx7|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx7|Q[63]~feeder_combout\);

-- Location: LCFF_X34_Y23_N1
\regfile1|regx7|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx7|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(63));

-- Location: LCFF_X33_Y23_N27
\regfile1|regx4|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(63));

-- Location: LCCOMB_X33_Y23_N16
\regfile1|muxes_rs2|mux10|S[63]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~7_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(63))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(63))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(63),
	datab => \regfile1|regx4|Q\(63),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[63]~7_combout\);

-- Location: LCCOMB_X34_Y23_N22
\regfile1|muxes_rs2|mux10|S[63]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~8_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[63]~7_combout\ & ((\regfile1|regx7|Q\(63)))) # (!\regfile1|muxes_rs2|mux10|S[63]~7_combout\ & (\regfile1|regx6|Q\(63))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[63]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(63),
	datab => \regfile1|regx7|Q\(63),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[63]~7_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~8_combout\);

-- Location: LCCOMB_X35_Y24_N6
\regfile1|muxes_rs2|mux10|S[63]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~11_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~8_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(63),
	datad => \regfile1|muxes_rs2|mux10|S[63]~8_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~11_combout\);

-- Location: LCCOMB_X35_Y24_N0
\regfile1|muxes_rs2|mux10|S[63]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~12_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~11_combout\ & (\regfile1|regx2|Q\(63))) # (!\regfile1|muxes_rs2|mux10|S[63]~11_combout\ & ((\regfile1|regx1|Q\(63)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(63),
	datac => \regfile1|regx1|Q\(63),
	datad => \regfile1|muxes_rs2|mux10|S[63]~11_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~12_combout\);

-- Location: LCCOMB_X36_Y22_N24
\regfile1|muxes_rs2|mux10|S[63]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~13_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~4_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~4_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~12_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~13_combout\);

-- Location: LCFF_X34_Y20_N27
\regfile1|regx31|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(63));

-- Location: LCFF_X34_Y20_N13
\regfile1|regx29|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(63));

-- Location: LCFF_X29_Y20_N29
\regfile1|regx30|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(63));

-- Location: LCFF_X29_Y20_N19
\regfile1|regx28|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(63));

-- Location: LCCOMB_X29_Y20_N0
\regfile1|muxes_rs2|mux10|S[63]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~21_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(63)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((!\RI1|riOUT\(20) & \regfile1|regx28|Q\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(63),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx28|Q\(63),
	combout => \regfile1|muxes_rs2|mux10|S[63]~21_combout\);

-- Location: LCCOMB_X34_Y20_N12
\regfile1|muxes_rs2|mux10|S[63]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~22_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[63]~21_combout\ & (\regfile1|regx31|Q\(63))) # (!\regfile1|muxes_rs2|mux10|S[63]~21_combout\ & ((\regfile1|regx29|Q\(63)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[63]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx31|Q\(63),
	datac => \regfile1|regx29|Q\(63),
	datad => \regfile1|muxes_rs2|mux10|S[63]~21_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~22_combout\);

-- Location: LCFF_X36_Y20_N9
\regfile1|regx18|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(63));

-- Location: LCFF_X36_Y20_N19
\regfile1|regx16|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(63));

-- Location: LCCOMB_X36_Y20_N24
\regfile1|muxes_rs2|mux10|S[63]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~18_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(63))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(63))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(63),
	datab => \regfile1|regx16|Q\(63),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[63]~18_combout\);

-- Location: LCCOMB_X38_Y20_N10
\regfile1|regx19|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx19|Q[63]~feeder_combout\);

-- Location: LCFF_X38_Y20_N11
\regfile1|regx19|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(63));

-- Location: LCCOMB_X36_Y20_N30
\regfile1|muxes_rs2|mux10|S[63]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~19_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[63]~18_combout\ & ((\regfile1|regx19|Q\(63)))) # (!\regfile1|muxes_rs2|mux10|S[63]~18_combout\ & (\regfile1|regx18|Q\(63))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[63]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx18|Q\(63),
	datac => \regfile1|muxes_rs2|mux10|S[63]~18_combout\,
	datad => \regfile1|regx19|Q\(63),
	combout => \regfile1|muxes_rs2|mux10|S[63]~19_combout\);

-- Location: LCCOMB_X36_Y22_N0
\regfile1|muxes_rs2|mux10|S[63]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~20_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[63]~17_combout\) # ((\RI1|riOUT\(23))))) # (!\RI1|riOUT\(22) & (((!\RI1|riOUT\(23) & \regfile1|muxes_rs2|mux10|S[63]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~17_combout\,
	datab => \RI1|riOUT\(22),
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[63]~19_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~20_combout\);

-- Location: LCCOMB_X36_Y22_N10
\regfile1|muxes_rs2|mux10|S[63]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~23_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[63]~20_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~22_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~20_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~15_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[63]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~15_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[63]~22_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~20_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~23_combout\);

-- Location: LCCOMB_X36_Y22_N28
\regfile1|muxes_rs2|mux10|S[63]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[63]~24_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~13_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~23_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~13_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~1_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~1_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~13_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~23_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[63]~24_combout\);

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(18),
	combout => \outMemProg~combout\(18));

-- Location: LCCOMB_X19_Y28_N12
\RI1|riOUT[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RI1|riOUT[18]~feeder_combout\ = \outMemProg~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \outMemProg~combout\(18),
	combout => \RI1|riOUT[18]~feeder_combout\);

-- Location: LCFF_X19_Y28_N13
\RI1|riOUT[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RI1|riOUT[18]~feeder_combout\,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(18));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(17),
	combout => \outMemProg~combout\(17));

-- Location: LCCOMB_X19_Y25_N20
\RI1|riOUT[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RI1|riOUT[17]~feeder_combout\ = \outMemProg~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \outMemProg~combout\(17),
	combout => \RI1|riOUT[17]~feeder_combout\);

-- Location: LCFF_X19_Y25_N21
\RI1|riOUT[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RI1|riOUT[17]~feeder_combout\,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(17));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(19),
	combout => \outMemProg~combout\(19));

-- Location: LCCOMB_X19_Y28_N18
\RI1|riOUT[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RI1|riOUT[19]~feeder_combout\ = \outMemProg~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \outMemProg~combout\(19),
	combout => \RI1|riOUT[19]~feeder_combout\);

-- Location: LCFF_X19_Y28_N19
\RI1|riOUT[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RI1|riOUT[19]~feeder_combout\,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(19));

-- Location: LCCOMB_X19_Y25_N6
\regfile1|muxes_rs1|mux10|S[63]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~2_combout\ = (\RI1|riOUT\(19)) # ((\RI1|riOUT\(18) & \RI1|riOUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \RI1|riOUT\(19),
	combout => \regfile1|muxes_rs1|mux10|S[63]~2_combout\);

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(16),
	combout => \outMemProg~combout\(16));

-- Location: LCFF_X31_Y23_N9
\RI1|riOUT[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \outMemProg~combout\(16),
	sload => VCC,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(16));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(15),
	combout => \outMemProg~combout\(15));

-- Location: LCCOMB_X19_Y28_N16
\RI1|riOUT[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RI1|riOUT[15]~feeder_combout\ = \outMemProg~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \outMemProg~combout\(15),
	combout => \RI1|riOUT[15]~feeder_combout\);

-- Location: LCFF_X19_Y28_N17
\RI1|riOUT[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RI1|riOUT[15]~feeder_combout\,
	ena => \selRI~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RI1|riOUT\(15));

-- Location: LCCOMB_X31_Y20_N20
\regfile1|muxes_rs1|mux10|S[63]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~3_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(63)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((!\RI1|riOUT\(15) & \regfile1|regx8|Q\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(63),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx8|Q\(63),
	combout => \regfile1|muxes_rs1|mux10|S[63]~3_combout\);

-- Location: LCCOMB_X34_Y21_N20
\regfile1|muxes_rs1|mux10|S[63]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~4_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[63]~3_combout\ & ((\regfile1|regx11|Q\(63)))) # (!\regfile1|muxes_rs1|mux10|S[63]~3_combout\ & (\regfile1|regx9|Q\(63))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx9|Q\(63),
	datac => \regfile1|muxes_rs1|mux10|S[63]~3_combout\,
	datad => \regfile1|regx11|Q\(63),
	combout => \regfile1|muxes_rs1|mux10|S[63]~4_combout\);

-- Location: LCCOMB_X36_Y25_N4
\regfile1|muxes_rs1|mux10|S[63]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~10_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(16) & !\RI1|riOUT\(15))) # (!\RI1|riOUT\(18)))) # (!\RI1|riOUT\(17) & (\RI1|riOUT\(16) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(18),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[63]~10_combout\);

-- Location: LCCOMB_X34_Y27_N8
\regfile1|regx6|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx6|Q[63]~feeder_combout\);

-- Location: LCFF_X34_Y27_N9
\regfile1|regx6|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(63));

-- Location: LCCOMB_X35_Y25_N30
\regfile1|muxes_rs1|mux10|S[63]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~8_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~7_combout\ & (((\regfile1|regx7|Q\(63))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[63]~7_combout\ & (\RI1|riOUT\(16) & (\regfile1|regx6|Q\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~7_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx6|Q\(63),
	datad => \regfile1|regx7|Q\(63),
	combout => \regfile1|muxes_rs1|mux10|S[63]~8_combout\);

-- Location: LCCOMB_X35_Y25_N4
\regfile1|muxes_rs1|mux10|S[63]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~11_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~8_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(63))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(63),
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~8_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[63]~11_combout\);

-- Location: LCCOMB_X36_Y24_N4
\regfile1|muxes_rs1|mux10|S[63]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\ = (\RI1|riOUT\(17) & (\RI1|riOUT\(18) & (\RI1|riOUT\(15) $ (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(17) & (\RI1|riOUT\(15) $ ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(17),
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[63]~6_combout\);

-- Location: LCCOMB_X35_Y25_N6
\regfile1|muxes_rs1|mux10|S[63]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~12_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~11_combout\ & ((\regfile1|regx2|Q\(63)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~11_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & \regfile1|regx1|Q\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(63),
	datab => \regfile1|muxes_rs1|mux10|S[63]~11_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx1|Q\(63),
	combout => \regfile1|muxes_rs1|mux10|S[63]~12_combout\);

-- Location: LCCOMB_X36_Y22_N4
\regfile1|muxes_rs1|mux10|S[63]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~13_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~4_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~4_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~12_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[63]~13_combout\);

-- Location: LCCOMB_X29_Y20_N28
\regfile1|muxes_rs1|mux10|S[63]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~21_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(63)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(63),
	datac => \regfile1|regx30|Q\(63),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[63]~21_combout\);

-- Location: LCCOMB_X34_Y20_N24
\regfile1|muxes_rs1|mux10|S[63]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~22_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~21_combout\ & (((\regfile1|regx31|Q\(63)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[63]~21_combout\ & (\regfile1|regx29|Q\(63) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(63),
	datab => \regfile1|regx31|Q\(63),
	datac => \regfile1|muxes_rs1|mux10|S[63]~21_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[63]~22_combout\);

-- Location: LCCOMB_X36_Y22_N2
\regfile1|regx25|Q[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[63]~feeder_combout\ = \mux0_1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux0~0_combout\,
	combout => \regfile1|regx25|Q[63]~feeder_combout\);

-- Location: LCFF_X36_Y22_N3
\regfile1|regx25|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[63]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(63));

-- Location: LCFF_X36_Y22_N21
\regfile1|regx24|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(63));

-- Location: LCFF_X36_Y24_N7
\regfile1|regx26|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(63));

-- Location: LCCOMB_X36_Y24_N16
\regfile1|muxes_rs1|mux10|S[63]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~14_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(63)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx24|Q\(63),
	datad => \regfile1|regx26|Q\(63),
	combout => \regfile1|muxes_rs1|mux10|S[63]~14_combout\);

-- Location: LCFF_X36_Y24_N19
\regfile1|regx27|Q[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux0~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(63));

-- Location: LCCOMB_X36_Y24_N12
\regfile1|muxes_rs1|mux10|S[63]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~15_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[63]~14_combout\ & ((\regfile1|regx27|Q\(63)))) # (!\regfile1|muxes_rs1|mux10|S[63]~14_combout\ & (\regfile1|regx25|Q\(63))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(63),
	datac => \regfile1|muxes_rs1|mux10|S[63]~14_combout\,
	datad => \regfile1|regx27|Q\(63),
	combout => \regfile1|muxes_rs1|mux10|S[63]~15_combout\);

-- Location: LCCOMB_X36_Y24_N28
\regfile1|muxes_rs1|mux10|S[63]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~23_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~20_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~22_combout\)) # (!\RI1|riOUT\(18)))) # (!\regfile1|muxes_rs1|mux10|S[63]~20_combout\ & (\RI1|riOUT\(18) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~20_combout\,
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[63]~22_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~15_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[63]~23_combout\);

-- Location: LCCOMB_X36_Y22_N14
\regfile1|muxes_rs1|mux10|S[63]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~24_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~13_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~23_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~13_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~1_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~1_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~13_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~23_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[63]~24_combout\);

-- Location: LCCOMB_X19_Y25_N16
\regfile1|muxes_rs1|mux10|S[63]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~5_combout\ = (\RI1|riOUT\(19)) # ((\RI1|riOUT\(18) & !\RI1|riOUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \RI1|riOUT\(19),
	combout => \regfile1|muxes_rs1|mux10|S[63]~5_combout\);

-- Location: LCFF_X33_Y17_N23
\regfile1|regx12|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(60));

-- Location: LCFF_X33_Y17_N29
\regfile1|regx13|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(60));

-- Location: LCCOMB_X33_Y17_N28
\regfile1|muxes_rs1|mux10|S[60]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~67_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(60)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(60),
	datac => \regfile1|regx13|Q\(60),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[60]~67_combout\);

-- Location: LCCOMB_X35_Y17_N0
\regfile1|muxes_rs1|mux10|S[60]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~68_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[60]~67_combout\ & (\regfile1|regx15|Q\(60))) # (!\regfile1|muxes_rs1|mux10|S[60]~67_combout\ & ((\regfile1|regx14|Q\(60)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[60]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[60]~67_combout\,
	datac => \regfile1|regx15|Q\(60),
	datad => \regfile1|regx14|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~68_combout\);

-- Location: LCCOMB_X37_Y24_N28
\regfile1|muxes_rs1|mux10|S[63]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[63]~9_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(16) & \RI1|riOUT\(15))) # (!\RI1|riOUT\(18)))) # (!\RI1|riOUT\(17) & (((\RI1|riOUT\(16) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[63]~9_combout\);

-- Location: LCCOMB_X37_Y24_N8
\regfile1|muxes_rs1|mux10|S[60]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~71_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[60]~70_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(60) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[60]~70_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(60),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[60]~71_combout\);

-- Location: LCCOMB_X37_Y24_N2
\regfile1|muxes_rs1|mux10|S[60]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~72_combout\ = (\regfile1|muxes_rs1|mux10|S[60]~71_combout\ & (((\regfile1|regx2|Q\(60)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[60]~71_combout\ & (\regfile1|regx1|Q\(60) & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(60),
	datab => \regfile1|muxes_rs1|mux10|S[60]~71_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx2|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~72_combout\);

-- Location: LCCOMB_X37_Y24_N24
\regfile1|muxes_rs1|mux10|S[60]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~73_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs1|mux10|S[60]~68_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[60]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[60]~68_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[60]~72_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[60]~73_combout\);

-- Location: LCCOMB_X33_Y22_N28
\regfile1|muxes_rs1|mux10|S[60]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~75_combout\ = (\regfile1|muxes_rs1|mux10|S[60]~74_combout\ & ((\regfile1|regx23|Q\(60)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[60]~74_combout\ & (((\regfile1|regx21|Q\(60) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[60]~74_combout\,
	datab => \regfile1|regx23|Q\(60),
	datac => \regfile1|regx21|Q\(60),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[60]~75_combout\);

-- Location: LCCOMB_X38_Y20_N8
\regfile1|muxes_rs1|mux10|S[60]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~78_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16)) # (\regfile1|regx17|Q\(60))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(60) & (!\RI1|riOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx16|Q\(60),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx17|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~78_combout\);

-- Location: LCCOMB_X38_Y20_N18
\regfile1|muxes_rs1|mux10|S[60]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~79_combout\ = (\regfile1|muxes_rs1|mux10|S[60]~78_combout\ & ((\regfile1|regx19|Q\(60)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[60]~78_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx18|Q\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(60),
	datab => \regfile1|muxes_rs1|mux10|S[60]~78_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx18|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~79_combout\);

-- Location: LCFF_X34_Y18_N15
\regfile1|regx24|Q[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux3~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(60));

-- Location: LCCOMB_X34_Y18_N14
\regfile1|muxes_rs1|mux10|S[60]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~76_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(60))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(60))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx26|Q\(60),
	datac => \regfile1|regx24|Q\(60),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[60]~76_combout\);

-- Location: LCCOMB_X34_Y18_N18
\regfile1|muxes_rs1|mux10|S[60]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~77_combout\ = (\regfile1|muxes_rs1|mux10|S[60]~76_combout\ & ((\regfile1|regx27|Q\(60)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[60]~76_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx25|Q\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(60),
	datab => \regfile1|muxes_rs1|mux10|S[60]~76_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx25|Q\(60),
	combout => \regfile1|muxes_rs1|mux10|S[60]~77_combout\);

-- Location: LCCOMB_X38_Y20_N12
\regfile1|muxes_rs1|mux10|S[60]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~80_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[60]~77_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[60]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[60]~79_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[60]~77_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[60]~80_combout\);

-- Location: LCCOMB_X38_Y20_N2
\regfile1|muxes_rs1|mux10|S[60]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~83_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[60]~80_combout\ & (\regfile1|muxes_rs1|mux10|S[60]~82_combout\)) # (!\regfile1|muxes_rs1|mux10|S[60]~80_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[60]~75_combout\))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[60]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[60]~82_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[60]~75_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[60]~80_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[60]~83_combout\);

-- Location: LCCOMB_X38_Y20_N0
\regfile1|muxes_rs1|mux10|S[60]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[60]~84_combout\ = (\regfile1|muxes_rs1|mux10|S[60]~73_combout\ & (((\regfile1|muxes_rs1|mux10|S[60]~83_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[60]~73_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[60]~66_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[60]~66_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[60]~73_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[60]~83_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[60]~84_combout\);

-- Location: LCCOMB_X32_Y24_N26
\regfile1|regx25|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx25|Q[59]~feeder_combout\);

-- Location: LCFF_X32_Y24_N27
\regfile1|regx25|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(59));

-- Location: LCFF_X35_Y16_N3
\regfile1|regx24|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(59));

-- Location: LCCOMB_X34_Y18_N12
\regfile1|regx26|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx26|Q[59]~feeder_combout\);

-- Location: LCFF_X34_Y18_N13
\regfile1|regx26|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(59));

-- Location: LCCOMB_X35_Y16_N12
\regfile1|muxes_rs1|mux10|S[59]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~94_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx26|Q\(59))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(59) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx24|Q\(59),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx26|Q\(59),
	combout => \regfile1|muxes_rs1|mux10|S[59]~94_combout\);

-- Location: LCFF_X34_Y16_N31
\regfile1|regx27|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux4~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(59));

-- Location: LCCOMB_X34_Y16_N8
\regfile1|muxes_rs1|mux10|S[59]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~95_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[59]~94_combout\ & ((\regfile1|regx27|Q\(59)))) # (!\regfile1|muxes_rs1|mux10|S[59]~94_combout\ & (\regfile1|regx25|Q\(59))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[59]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(59),
	datac => \regfile1|muxes_rs1|mux10|S[59]~94_combout\,
	datad => \regfile1|regx27|Q\(59),
	combout => \regfile1|muxes_rs1|mux10|S[59]~95_combout\);

-- Location: LCCOMB_X38_Y17_N16
\regfile1|regx21|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx21|Q[59]~feeder_combout\);

-- Location: LCFF_X38_Y17_N17
\regfile1|regx21|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(59));

-- Location: LCCOMB_X36_Y18_N22
\regfile1|muxes_rs1|mux10|S[59]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~96_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx21|Q\(59)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(59) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx20|Q\(59),
	datac => \regfile1|regx21|Q\(59),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[59]~96_combout\);

-- Location: LCCOMB_X36_Y15_N10
\regfile1|muxes_rs1|mux10|S[59]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~97_combout\ = (\regfile1|muxes_rs1|mux10|S[59]~96_combout\ & (((\regfile1|regx23|Q\(59)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[59]~96_combout\ & (\regfile1|regx22|Q\(59) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(59),
	datab => \regfile1|muxes_rs1|mux10|S[59]~96_combout\,
	datac => \regfile1|regx23|Q\(59),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[59]~97_combout\);

-- Location: LCCOMB_X36_Y16_N18
\regfile1|muxes_rs1|mux10|S[59]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~98_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(59)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(59) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(59),
	datab => \regfile1|regx17|Q\(59),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[59]~98_combout\);

-- Location: LCCOMB_X36_Y16_N4
\regfile1|muxes_rs1|mux10|S[59]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~99_combout\ = (\regfile1|muxes_rs1|mux10|S[59]~98_combout\ & ((\regfile1|regx19|Q\(59)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[59]~98_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx18|Q\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(59),
	datab => \regfile1|muxes_rs1|mux10|S[59]~98_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx18|Q\(59),
	combout => \regfile1|muxes_rs1|mux10|S[59]~99_combout\);

-- Location: LCCOMB_X36_Y16_N2
\regfile1|muxes_rs1|mux10|S[59]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~100_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[59]~97_combout\) # ((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[59]~99_combout\ & !\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[59]~97_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[59]~99_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[59]~100_combout\);

-- Location: LCCOMB_X34_Y16_N4
\regfile1|muxes_rs1|mux10|S[59]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~103_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[59]~100_combout\ & (\regfile1|muxes_rs1|mux10|S[59]~102_combout\)) # (!\regfile1|muxes_rs1|mux10|S[59]~100_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[59]~95_combout\))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[59]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[59]~102_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[59]~95_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[59]~100_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[59]~103_combout\);

-- Location: LCCOMB_X37_Y24_N10
\regfile1|regx6|Q[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[59]~feeder_combout\ = \mux0_1|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux4~0_combout\,
	combout => \regfile1|regx6|Q[59]~feeder_combout\);

-- Location: LCFF_X37_Y24_N11
\regfile1|regx6|Q[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[59]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(59));

-- Location: LCCOMB_X32_Y24_N20
\regfile1|muxes_rs1|mux10|S[59]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~89_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(59)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(59),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx5|Q\(59),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[59]~89_combout\);

-- Location: LCCOMB_X32_Y24_N22
\regfile1|muxes_rs1|mux10|S[59]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~90_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[59]~89_combout\ & (\regfile1|regx7|Q\(59))) # (!\regfile1|muxes_rs1|mux10|S[59]~89_combout\ & ((\regfile1|regx6|Q\(59)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[59]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx7|Q\(59),
	datac => \regfile1|regx6|Q\(59),
	datad => \regfile1|muxes_rs1|mux10|S[59]~89_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[59]~90_combout\);

-- Location: LCCOMB_X32_Y24_N16
\regfile1|muxes_rs1|mux10|S[59]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~91_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[59]~90_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(59) & (\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(59),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[59]~90_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[59]~91_combout\);

-- Location: LCCOMB_X33_Y25_N6
\regfile1|muxes_rs1|mux10|S[59]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~92_combout\ = (\regfile1|muxes_rs1|mux10|S[59]~91_combout\ & ((\regfile1|regx2|Q\(59)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[59]~91_combout\ & (((\regfile1|regx1|Q\(59) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(59),
	datab => \regfile1|muxes_rs1|mux10|S[59]~91_combout\,
	datac => \regfile1|regx1|Q\(59),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[59]~92_combout\);

-- Location: LCCOMB_X34_Y14_N26
\regfile1|muxes_rs1|mux10|S[59]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~93_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[59]~88_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[59]~92_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[59]~88_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[59]~92_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[59]~93_combout\);

-- Location: LCCOMB_X34_Y14_N20
\regfile1|muxes_rs1|mux10|S[59]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[59]~104_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[59]~93_combout\ & ((\regfile1|muxes_rs1|mux10|S[59]~103_combout\))) # (!\regfile1|muxes_rs1|mux10|S[59]~93_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[59]~86_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[59]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[59]~86_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[59]~103_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[59]~93_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[59]~104_combout\);

-- Location: LCFF_X34_Y24_N13
\regfile1|regx11|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(56));

-- Location: LCFF_X34_Y24_N7
\regfile1|regx9|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(56));

-- Location: LCCOMB_X34_Y24_N12
\regfile1|muxes_rs1|mux10|S[56]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~146_combout\ = (\regfile1|muxes_rs1|mux10|S[56]~145_combout\ & (((\regfile1|regx11|Q\(56))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[56]~145_combout\ & (\RI1|riOUT\(15) & ((\regfile1|regx9|Q\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[56]~145_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx11|Q\(56),
	datad => \regfile1|regx9|Q\(56),
	combout => \regfile1|muxes_rs1|mux10|S[56]~146_combout\);

-- Location: LCCOMB_X37_Y17_N26
\regfile1|regx26|Q[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[56]~feeder_combout\ = \mux0_1|Mux7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux7~0_combout\,
	combout => \regfile1|regx26|Q[56]~feeder_combout\);

-- Location: LCFF_X37_Y17_N27
\regfile1|regx26|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[56]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(56));

-- Location: LCCOMB_X35_Y16_N22
\regfile1|muxes_rs1|mux10|S[56]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~156_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(56))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx24|Q\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx24|Q\(56),
	datad => \regfile1|regx26|Q\(56),
	combout => \regfile1|muxes_rs1|mux10|S[56]~156_combout\);

-- Location: LCCOMB_X31_Y21_N16
\regfile1|muxes_rs1|mux10|S[56]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~157_combout\ = (\regfile1|muxes_rs1|mux10|S[56]~156_combout\ & ((\regfile1|regx27|Q\(56)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[56]~156_combout\ & (((\regfile1|regx25|Q\(56) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(56),
	datab => \regfile1|muxes_rs1|mux10|S[56]~156_combout\,
	datac => \regfile1|regx25|Q\(56),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[56]~157_combout\);

-- Location: LCFF_X30_Y16_N15
\regfile1|regx19|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(56));

-- Location: LCCOMB_X35_Y19_N10
\regfile1|regx16|Q[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx16|Q[56]~feeder_combout\ = \mux0_1|Mux7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux7~0_combout\,
	combout => \regfile1|regx16|Q[56]~feeder_combout\);

-- Location: LCFF_X35_Y19_N11
\regfile1|regx16|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx16|Q[56]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(56));

-- Location: LCCOMB_X36_Y16_N8
\regfile1|muxes_rs1|mux10|S[56]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~158_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(56)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(56),
	datac => \regfile1|regx17|Q\(56),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[56]~158_combout\);

-- Location: LCCOMB_X30_Y16_N24
\regfile1|muxes_rs1|mux10|S[56]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~159_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[56]~158_combout\ & ((\regfile1|regx19|Q\(56)))) # (!\regfile1|muxes_rs1|mux10|S[56]~158_combout\ & (\regfile1|regx18|Q\(56))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[56]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(56),
	datab => \regfile1|regx19|Q\(56),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[56]~158_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[56]~159_combout\);

-- Location: LCCOMB_X38_Y19_N20
\regfile1|muxes_rs1|mux10|S[56]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~160_combout\ = (\RI1|riOUT\(18) & ((\RI1|riOUT\(17)) # ((\regfile1|muxes_rs1|mux10|S[56]~157_combout\)))) # (!\RI1|riOUT\(18) & (!\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[56]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[56]~157_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[56]~159_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[56]~160_combout\);

-- Location: LCFF_X38_Y19_N13
\regfile1|regx29|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux7~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(56));

-- Location: LCCOMB_X38_Y19_N12
\regfile1|muxes_rs1|mux10|S[56]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~161_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx29|Q\(56))) # (!\RI1|riOUT\(15) & ((\regfile1|regx28|Q\(56))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx29|Q\(56),
	datad => \regfile1|regx28|Q\(56),
	combout => \regfile1|muxes_rs1|mux10|S[56]~161_combout\);

-- Location: LCFF_X33_Y20_N29
\regfile1|regx31|Q[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux7~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(56));

-- Location: LCCOMB_X38_Y16_N22
\regfile1|muxes_rs1|mux10|S[56]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~162_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[56]~161_combout\ & ((\regfile1|regx31|Q\(56)))) # (!\regfile1|muxes_rs1|mux10|S[56]~161_combout\ & (\regfile1|regx30|Q\(56))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[56]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx30|Q\(56),
	datac => \regfile1|muxes_rs1|mux10|S[56]~161_combout\,
	datad => \regfile1|regx31|Q\(56),
	combout => \regfile1|muxes_rs1|mux10|S[56]~162_combout\);

-- Location: LCCOMB_X38_Y19_N18
\regfile1|muxes_rs1|mux10|S[56]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~163_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[56]~160_combout\ & ((\regfile1|muxes_rs1|mux10|S[56]~162_combout\))) # (!\regfile1|muxes_rs1|mux10|S[56]~160_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[56]~155_combout\)))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[56]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[56]~155_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[56]~160_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[56]~162_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[56]~163_combout\);

-- Location: LCCOMB_X35_Y16_N16
\regfile1|muxes_rs1|mux10|S[56]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[56]~164_combout\ = (\regfile1|muxes_rs1|mux10|S[56]~153_combout\ & (((\regfile1|muxes_rs1|mux10|S[56]~163_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs1|mux10|S[56]~153_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[56]~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[56]~153_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[56]~146_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[56]~163_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[56]~164_combout\);

-- Location: LCCOMB_X30_Y20_N26
\memoriaPrograma|concatenador1|saida[55]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[55]~12_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(7))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	combout => \memoriaPrograma|concatenador1|saida[55]~12_combout\);

-- Location: LCCOMB_X34_Y19_N30
\memoriaPrograma|concatenador1|saida[55]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(55) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[55]~12_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(55),
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[55]~12_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(55));

-- Location: LCCOMB_X34_Y19_N24
\mux0_1|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux8~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(55)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(55),
	combout => \mux0_1|Mux8~0_combout\);

-- Location: LCFF_X34_Y24_N9
\regfile1|regx11|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(55));

-- Location: LCFF_X34_Y24_N11
\regfile1|regx9|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(55));

-- Location: LCFF_X35_Y22_N13
\regfile1|regx10|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(55));

-- Location: LCFF_X35_Y22_N11
\regfile1|regx8|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(55));

-- Location: LCCOMB_X35_Y22_N12
\regfile1|muxes_rs1|mux10|S[55]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~167_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(55))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(55))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(55),
	datad => \regfile1|regx8|Q\(55),
	combout => \regfile1|muxes_rs1|mux10|S[55]~167_combout\);

-- Location: LCCOMB_X34_Y24_N10
\regfile1|muxes_rs1|mux10|S[55]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~168_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[55]~167_combout\ & (\regfile1|regx11|Q\(55))) # (!\regfile1|muxes_rs1|mux10|S[55]~167_combout\ & ((\regfile1|regx9|Q\(55)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[55]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(55),
	datac => \regfile1|regx9|Q\(55),
	datad => \regfile1|muxes_rs1|mux10|S[55]~167_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[55]~168_combout\);

-- Location: LCCOMB_X37_Y16_N8
\regfile1|muxes_rs1|mux10|S[55]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~173_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[55]~168_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[55]~172_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[55]~172_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[55]~168_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[55]~173_combout\);

-- Location: LCFF_X35_Y20_N15
\regfile1|regx13|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(55));

-- Location: LCFF_X35_Y20_N17
\regfile1|regx15|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(55));

-- Location: LCCOMB_X35_Y20_N16
\regfile1|muxes_rs1|mux10|S[55]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~166_combout\ = (\regfile1|muxes_rs1|mux10|S[55]~165_combout\ & (((\regfile1|regx15|Q\(55)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[55]~165_combout\ & (\regfile1|regx13|Q\(55) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[55]~165_combout\,
	datab => \regfile1|regx13|Q\(55),
	datac => \regfile1|regx15|Q\(55),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[55]~166_combout\);

-- Location: LCCOMB_X35_Y26_N12
\regfile1|regx22|Q[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[55]~feeder_combout\ = \mux0_1|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux8~0_combout\,
	combout => \regfile1|regx22|Q[55]~feeder_combout\);

-- Location: LCFF_X35_Y26_N13
\regfile1|regx22|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[55]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(55));

-- Location: LCFF_X34_Y23_N7
\regfile1|regx23|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(55));

-- Location: LCCOMB_X34_Y23_N6
\regfile1|muxes_rs1|mux10|S[55]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~177_combout\ = (\regfile1|muxes_rs1|mux10|S[55]~176_combout\ & (((\regfile1|regx23|Q\(55)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[55]~176_combout\ & (\regfile1|regx22|Q\(55) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[55]~176_combout\,
	datab => \regfile1|regx22|Q\(55),
	datac => \regfile1|regx23|Q\(55),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[55]~177_combout\);

-- Location: LCCOMB_X34_Y16_N28
\regfile1|muxes_rs1|mux10|S[55]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~180_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[55]~177_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[55]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[55]~179_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[55]~177_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[55]~180_combout\);

-- Location: LCCOMB_X35_Y16_N6
\regfile1|regx24|Q[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx24|Q[55]~feeder_combout\ = \mux0_1|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux8~0_combout\,
	combout => \regfile1|regx24|Q[55]~feeder_combout\);

-- Location: LCFF_X35_Y16_N7
\regfile1|regx24|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx24|Q[55]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(55));

-- Location: LCCOMB_X37_Y16_N18
\regfile1|muxes_rs1|mux10|S[55]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~174_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(55))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(55))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(55),
	datab => \regfile1|regx24|Q\(55),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[55]~174_combout\);

-- Location: LCCOMB_X37_Y19_N28
\regfile1|regx25|Q[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[55]~feeder_combout\ = \mux0_1|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux8~0_combout\,
	combout => \regfile1|regx25|Q[55]~feeder_combout\);

-- Location: LCFF_X37_Y19_N29
\regfile1|regx25|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[55]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(55));

-- Location: LCCOMB_X35_Y18_N24
\regfile1|regx27|Q[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[55]~feeder_combout\ = \mux0_1|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux8~0_combout\,
	combout => \regfile1|regx27|Q[55]~feeder_combout\);

-- Location: LCFF_X35_Y18_N25
\regfile1|regx27|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[55]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(55));

-- Location: LCCOMB_X37_Y16_N0
\regfile1|muxes_rs1|mux10|S[55]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~175_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[55]~174_combout\ & ((\regfile1|regx27|Q\(55)))) # (!\regfile1|muxes_rs1|mux10|S[55]~174_combout\ & (\regfile1|regx25|Q\(55))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[55]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[55]~174_combout\,
	datac => \regfile1|regx25|Q\(55),
	datad => \regfile1|regx27|Q\(55),
	combout => \regfile1|muxes_rs1|mux10|S[55]~175_combout\);

-- Location: LCCOMB_X37_Y16_N10
\regfile1|muxes_rs1|mux10|S[55]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~183_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[55]~180_combout\ & (\regfile1|muxes_rs1|mux10|S[55]~182_combout\)) # (!\regfile1|muxes_rs1|mux10|S[55]~180_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[55]~175_combout\))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[55]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[55]~182_combout\,
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[55]~180_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[55]~175_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[55]~183_combout\);

-- Location: LCCOMB_X37_Y16_N16
\regfile1|muxes_rs1|mux10|S[55]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[55]~184_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[55]~173_combout\ & ((\regfile1|muxes_rs1|mux10|S[55]~183_combout\))) # (!\regfile1|muxes_rs1|mux10|S[55]~173_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[55]~166_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[55]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[55]~173_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[55]~166_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[55]~183_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[55]~184_combout\);

-- Location: LCCOMB_X29_Y21_N26
\memoriaPrograma|concatenador1|saida[50]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(50) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[50]~17_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[50]~17_combout\,
	datab => \memoriaPrograma|concatenador1|saida\(50),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(50));

-- Location: LCCOMB_X29_Y21_N24
\mux0_1|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux13~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(50)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(50),
	combout => \mux0_1|Mux13~0_combout\);

-- Location: LCCOMB_X25_Y14_N0
\regfile1|regx9|Q[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[50]~feeder_combout\ = \mux0_1|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux13~0_combout\,
	combout => \regfile1|regx9|Q[50]~feeder_combout\);

-- Location: LCFF_X25_Y14_N1
\regfile1|regx9|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[50]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(50));

-- Location: LCFF_X35_Y22_N27
\regfile1|regx10|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(50));

-- Location: LCCOMB_X25_Y14_N24
\regfile1|muxes_rs2|mux10|S[50]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~265_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx10|Q\(50)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(50) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(50),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx10|Q\(50),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[50]~265_combout\);

-- Location: LCCOMB_X25_Y14_N26
\regfile1|muxes_rs2|mux10|S[50]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~266_combout\ = (\regfile1|muxes_rs2|mux10|S[50]~265_combout\ & ((\regfile1|regx11|Q\(50)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[50]~265_combout\ & (((\regfile1|regx9|Q\(50) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(50),
	datab => \regfile1|regx9|Q\(50),
	datac => \regfile1|muxes_rs2|mux10|S[50]~265_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[50]~266_combout\);

-- Location: LCCOMB_X35_Y17_N26
\regfile1|regx15|Q[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[50]~feeder_combout\ = \mux0_1|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux13~0_combout\,
	combout => \regfile1|regx15|Q[50]~feeder_combout\);

-- Location: LCFF_X35_Y17_N27
\regfile1|regx15|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[50]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(50));

-- Location: LCFF_X35_Y17_N25
\regfile1|regx14|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(50));

-- Location: LCFF_X33_Y17_N19
\regfile1|regx12|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(50));

-- Location: LCCOMB_X33_Y17_N18
\regfile1|muxes_rs2|mux10|S[50]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~267_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(50))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(50))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(50),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(50),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[50]~267_combout\);

-- Location: LCCOMB_X35_Y17_N24
\regfile1|muxes_rs2|mux10|S[50]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~268_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[50]~267_combout\ & (\regfile1|regx15|Q\(50))) # (!\regfile1|muxes_rs2|mux10|S[50]~267_combout\ & ((\regfile1|regx14|Q\(50)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[50]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(50),
	datac => \regfile1|regx14|Q\(50),
	datad => \regfile1|muxes_rs2|mux10|S[50]~267_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[50]~268_combout\);

-- Location: LCFF_X31_Y25_N17
\regfile1|regx1|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(50));

-- Location: LCFF_X31_Y25_N23
\regfile1|regx3|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(50));

-- Location: LCCOMB_X32_Y25_N0
\regfile1|regx7|Q[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx7|Q[50]~feeder_combout\ = \mux0_1|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux13~0_combout\,
	combout => \regfile1|regx7|Q[50]~feeder_combout\);

-- Location: LCFF_X32_Y25_N1
\regfile1|regx7|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx7|Q[50]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(50));

-- Location: LCFF_X33_Y23_N31
\regfile1|regx5|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(50));

-- Location: LCFF_X32_Y23_N17
\regfile1|regx4|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(50));

-- Location: LCCOMB_X32_Y23_N16
\regfile1|muxes_rs2|mux10|S[50]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~269_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(50))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(50))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(50),
	datac => \regfile1|regx4|Q\(50),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[50]~269_combout\);

-- Location: LCFF_X33_Y24_N27
\regfile1|regx6|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(50));

-- Location: LCCOMB_X32_Y25_N26
\regfile1|muxes_rs2|mux10|S[50]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~270_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[50]~269_combout\ & (\regfile1|regx7|Q\(50))) # (!\regfile1|muxes_rs2|mux10|S[50]~269_combout\ & ((\regfile1|regx6|Q\(50)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[50]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx7|Q\(50),
	datac => \regfile1|muxes_rs2|mux10|S[50]~269_combout\,
	datad => \regfile1|regx6|Q\(50),
	combout => \regfile1|muxes_rs2|mux10|S[50]~270_combout\);

-- Location: LCCOMB_X31_Y25_N12
\regfile1|muxes_rs2|mux10|S[50]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~271_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[50]~270_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(50))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(50),
	datac => \regfile1|muxes_rs2|mux10|S[50]~270_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[50]~271_combout\);

-- Location: LCCOMB_X31_Y25_N16
\regfile1|muxes_rs2|mux10|S[50]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~272_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[50]~271_combout\ & (\regfile1|regx2|Q\(50))) # (!\regfile1|muxes_rs2|mux10|S[50]~271_combout\ & ((\regfile1|regx1|Q\(50)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[50]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(50),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(50),
	datad => \regfile1|muxes_rs2|mux10|S[50]~271_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[50]~272_combout\);

-- Location: LCCOMB_X22_Y17_N4
\regfile1|muxes_rs2|mux10|S[50]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~273_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[50]~268_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[50]~272_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[50]~268_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[50]~272_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[50]~273_combout\);

-- Location: LCFF_X27_Y16_N1
\regfile1|regx23|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(50));

-- Location: LCFF_X35_Y21_N7
\regfile1|regx20|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(50));

-- Location: LCCOMB_X35_Y21_N6
\regfile1|muxes_rs2|mux10|S[50]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~274_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(50)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(50) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(50),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(50),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[50]~274_combout\);

-- Location: LCCOMB_X27_Y16_N18
\regfile1|muxes_rs2|mux10|S[50]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~275_combout\ = (\regfile1|muxes_rs2|mux10|S[50]~274_combout\ & (((\regfile1|regx23|Q\(50)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[50]~274_combout\ & (\regfile1|regx21|Q\(50) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(50),
	datab => \regfile1|regx23|Q\(50),
	datac => \regfile1|muxes_rs2|mux10|S[50]~274_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[50]~275_combout\);

-- Location: LCCOMB_X21_Y20_N20
\regfile1|regx27|Q[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[50]~feeder_combout\ = \mux0_1|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux13~0_combout\,
	combout => \regfile1|regx27|Q[50]~feeder_combout\);

-- Location: LCFF_X21_Y20_N21
\regfile1|regx27|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[50]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(50));

-- Location: LCFF_X27_Y16_N17
\regfile1|regx25|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(50));

-- Location: LCCOMB_X37_Y19_N4
\regfile1|regx24|Q[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx24|Q[50]~feeder_combout\ = \mux0_1|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux13~0_combout\,
	combout => \regfile1|regx24|Q[50]~feeder_combout\);

-- Location: LCFF_X37_Y19_N5
\regfile1|regx24|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx24|Q[50]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(50));

-- Location: LCCOMB_X37_Y19_N18
\regfile1|muxes_rs2|mux10|S[50]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~276_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(50)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(50) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(50),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(50),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[50]~276_combout\);

-- Location: LCCOMB_X27_Y16_N16
\regfile1|muxes_rs2|mux10|S[50]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~277_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[50]~276_combout\ & (\regfile1|regx27|Q\(50))) # (!\regfile1|muxes_rs2|mux10|S[50]~276_combout\ & ((\regfile1|regx25|Q\(50)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[50]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(50),
	datac => \regfile1|regx25|Q\(50),
	datad => \regfile1|muxes_rs2|mux10|S[50]~276_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[50]~277_combout\);

-- Location: LCFF_X31_Y19_N23
\regfile1|regx17|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(50));

-- Location: LCFF_X32_Y19_N5
\regfile1|regx16|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(50));

-- Location: LCCOMB_X32_Y19_N4
\regfile1|muxes_rs2|mux10|S[50]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~278_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(50)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(50) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(50),
	datac => \regfile1|regx16|Q\(50),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[50]~278_combout\);

-- Location: LCFF_X32_Y19_N15
\regfile1|regx18|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(50));

-- Location: LCCOMB_X32_Y19_N14
\regfile1|muxes_rs2|mux10|S[50]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~279_combout\ = (\regfile1|muxes_rs2|mux10|S[50]~278_combout\ & ((\regfile1|regx19|Q\(50)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[50]~278_combout\ & (((\regfile1|regx18|Q\(50) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(50),
	datab => \regfile1|muxes_rs2|mux10|S[50]~278_combout\,
	datac => \regfile1|regx18|Q\(50),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[50]~279_combout\);

-- Location: LCCOMB_X27_Y16_N30
\regfile1|muxes_rs2|mux10|S[50]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~280_combout\ = (\RI1|riOUT\(22) & (\RI1|riOUT\(23))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[50]~277_combout\)) # (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[50]~279_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[50]~277_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[50]~279_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[50]~280_combout\);

-- Location: LCCOMB_X27_Y16_N8
\regfile1|muxes_rs2|mux10|S[50]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~283_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[50]~280_combout\ & (\regfile1|muxes_rs2|mux10|S[50]~282_combout\)) # (!\regfile1|muxes_rs2|mux10|S[50]~280_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[50]~275_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[50]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[50]~282_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[50]~275_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[50]~280_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[50]~283_combout\);

-- Location: LCCOMB_X22_Y17_N10
\regfile1|muxes_rs2|mux10|S[50]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[50]~284_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[50]~273_combout\ & ((\regfile1|muxes_rs2|mux10|S[50]~283_combout\))) # (!\regfile1|muxes_rs2|mux10|S[50]~273_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[50]~266_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[50]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[50]~266_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[50]~273_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[50]~283_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[50]~284_combout\);

-- Location: LCCOMB_X34_Y19_N12
\memoriaPrograma|concatenador1|saida[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(51) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[51]~16_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[51]~16_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida\(51),
	combout => \memoriaPrograma|concatenador1|saida\(51));

-- Location: LCCOMB_X34_Y19_N22
\mux0_1|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux12~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(51)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(51),
	combout => \mux0_1|Mux12~0_combout\);

-- Location: LCCOMB_X36_Y18_N2
\regfile1|regx27|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx27|Q[51]~feeder_combout\);

-- Location: LCFF_X36_Y18_N3
\regfile1|regx27|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(51));

-- Location: LCCOMB_X35_Y18_N6
\regfile1|regx25|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx25|Q[51]~feeder_combout\);

-- Location: LCFF_X35_Y18_N7
\regfile1|regx25|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(51));

-- Location: LCCOMB_X36_Y21_N8
\regfile1|regx24|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx24|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx24|Q[51]~feeder_combout\);

-- Location: LCFF_X36_Y21_N9
\regfile1|regx24|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx24|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(51));

-- Location: LCCOMB_X36_Y21_N18
\regfile1|muxes_rs2|mux10|S[51]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~254_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(51))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(51))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(51),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(51),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[51]~254_combout\);

-- Location: LCCOMB_X36_Y18_N0
\regfile1|muxes_rs2|mux10|S[51]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~255_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[51]~254_combout\ & (\regfile1|regx27|Q\(51))) # (!\regfile1|muxes_rs2|mux10|S[51]~254_combout\ & ((\regfile1|regx25|Q\(51)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[51]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(51),
	datac => \regfile1|regx25|Q\(51),
	datad => \regfile1|muxes_rs2|mux10|S[51]~254_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[51]~255_combout\);

-- Location: LCCOMB_X38_Y22_N4
\regfile1|regx28|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx28|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx28|Q[51]~feeder_combout\);

-- Location: LCFF_X38_Y22_N5
\regfile1|regx28|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx28|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(51));

-- Location: LCCOMB_X38_Y22_N6
\regfile1|muxes_rs2|mux10|S[51]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~261_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(51)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(51) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(51),
	datab => \regfile1|regx28|Q\(51),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[51]~261_combout\);

-- Location: LCFF_X34_Y19_N23
\regfile1|regx31|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux12~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(51));

-- Location: LCCOMB_X34_Y20_N16
\regfile1|muxes_rs2|mux10|S[51]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~262_combout\ = (\regfile1|muxes_rs2|mux10|S[51]~261_combout\ & (((\regfile1|regx31|Q\(51)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[51]~261_combout\ & (\regfile1|regx29|Q\(51) & (\RI1|riOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(51),
	datab => \regfile1|muxes_rs2|mux10|S[51]~261_combout\,
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx31|Q\(51),
	combout => \regfile1|muxes_rs2|mux10|S[51]~262_combout\);

-- Location: LCCOMB_X35_Y15_N10
\regfile1|regx19|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx19|Q[51]~feeder_combout\);

-- Location: LCFF_X35_Y15_N11
\regfile1|regx19|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(51));

-- Location: LCCOMB_X24_Y19_N16
\regfile1|regx18|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx18|Q[51]~feeder_combout\);

-- Location: LCFF_X24_Y19_N17
\regfile1|regx18|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(51));

-- Location: LCCOMB_X24_Y19_N0
\regfile1|muxes_rs2|mux10|S[51]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~259_combout\ = (\regfile1|muxes_rs2|mux10|S[51]~258_combout\ & ((\regfile1|regx19|Q\(51)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[51]~258_combout\ & (((\RI1|riOUT\(21) & \regfile1|regx18|Q\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[51]~258_combout\,
	datab => \regfile1|regx19|Q\(51),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|regx18|Q\(51),
	combout => \regfile1|muxes_rs2|mux10|S[51]~259_combout\);

-- Location: LCFF_X36_Y19_N9
\regfile1|regx21|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(51));

-- Location: LCFF_X36_Y19_N23
\regfile1|regx20|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(51));

-- Location: LCCOMB_X36_Y19_N22
\regfile1|muxes_rs2|mux10|S[51]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~256_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(51))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(51))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx21|Q\(51),
	datac => \regfile1|regx20|Q\(51),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[51]~256_combout\);

-- Location: LCFF_X21_Y19_N27
\regfile1|regx23|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(51));

-- Location: LCCOMB_X21_Y19_N20
\regfile1|muxes_rs2|mux10|S[51]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~257_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[51]~256_combout\ & ((\regfile1|regx23|Q\(51)))) # (!\regfile1|muxes_rs2|mux10|S[51]~256_combout\ & (\regfile1|regx22|Q\(51))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[51]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(51),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[51]~256_combout\,
	datad => \regfile1|regx23|Q\(51),
	combout => \regfile1|muxes_rs2|mux10|S[51]~257_combout\);

-- Location: LCCOMB_X25_Y19_N12
\regfile1|muxes_rs2|mux10|S[51]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~260_combout\ = (\RI1|riOUT\(23) & (\RI1|riOUT\(22))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[51]~257_combout\))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[51]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[51]~259_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[51]~257_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[51]~260_combout\);

-- Location: LCCOMB_X25_Y19_N26
\regfile1|muxes_rs2|mux10|S[51]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~263_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[51]~260_combout\ & ((\regfile1|muxes_rs2|mux10|S[51]~262_combout\))) # (!\regfile1|muxes_rs2|mux10|S[51]~260_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[51]~255_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[51]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[51]~255_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[51]~262_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[51]~260_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[51]~263_combout\);

-- Location: LCCOMB_X34_Y15_N2
\regfile1|regx11|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx11|Q[51]~feeder_combout\);

-- Location: LCFF_X34_Y15_N3
\regfile1|regx11|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(51));

-- Location: LCCOMB_X31_Y14_N0
\regfile1|regx9|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx9|Q[51]~feeder_combout\);

-- Location: LCFF_X31_Y14_N1
\regfile1|regx9|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(51));

-- Location: LCFF_X35_Y22_N15
\regfile1|regx10|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(51));

-- Location: LCFF_X35_Y22_N5
\regfile1|regx8|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(51));

-- Location: LCCOMB_X35_Y22_N4
\regfile1|muxes_rs2|mux10|S[51]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~247_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(51)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(51) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(51),
	datac => \regfile1|regx8|Q\(51),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[51]~247_combout\);

-- Location: LCCOMB_X34_Y15_N20
\regfile1|muxes_rs2|mux10|S[51]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~248_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[51]~247_combout\ & (\regfile1|regx11|Q\(51))) # (!\regfile1|muxes_rs2|mux10|S[51]~247_combout\ & ((\regfile1|regx9|Q\(51)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[51]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(51),
	datac => \regfile1|regx9|Q\(51),
	datad => \regfile1|muxes_rs2|mux10|S[51]~247_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[51]~248_combout\);

-- Location: LCFF_X36_Y23_N3
\regfile1|regx1|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(51));

-- Location: LCFF_X36_Y23_N13
\regfile1|regx3|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(51));

-- Location: LCFF_X34_Y23_N11
\regfile1|regx7|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(51));

-- Location: LCFF_X33_Y23_N5
\regfile1|regx4|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(51));

-- Location: LCCOMB_X33_Y23_N4
\regfile1|muxes_rs2|mux10|S[51]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~249_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(51)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx4|Q\(51) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(51),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(51),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[51]~249_combout\);

-- Location: LCCOMB_X35_Y25_N22
\regfile1|regx6|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx6|Q[51]~feeder_combout\);

-- Location: LCFF_X35_Y25_N23
\regfile1|regx6|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(51));

-- Location: LCCOMB_X34_Y23_N4
\regfile1|muxes_rs2|mux10|S[51]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~250_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[51]~249_combout\ & (\regfile1|regx7|Q\(51))) # (!\regfile1|muxes_rs2|mux10|S[51]~249_combout\ & ((\regfile1|regx6|Q\(51)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[51]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx7|Q\(51),
	datac => \regfile1|muxes_rs2|mux10|S[51]~249_combout\,
	datad => \regfile1|regx6|Q\(51),
	combout => \regfile1|muxes_rs2|mux10|S[51]~250_combout\);

-- Location: LCCOMB_X36_Y23_N12
\regfile1|muxes_rs2|mux10|S[51]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~251_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[51]~250_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(51))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(51),
	datad => \regfile1|muxes_rs2|mux10|S[51]~250_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[51]~251_combout\);

-- Location: LCCOMB_X36_Y23_N2
\regfile1|muxes_rs2|mux10|S[51]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~252_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[51]~251_combout\ & (\regfile1|regx2|Q\(51))) # (!\regfile1|muxes_rs2|mux10|S[51]~251_combout\ & ((\regfile1|regx1|Q\(51)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[51]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(51),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(51),
	datad => \regfile1|muxes_rs2|mux10|S[51]~251_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[51]~252_combout\);

-- Location: LCCOMB_X25_Y19_N20
\regfile1|muxes_rs2|mux10|S[51]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~253_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[51]~248_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[51]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[51]~248_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[51]~252_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[51]~253_combout\);

-- Location: LCFF_X35_Y20_N19
\regfile1|regx13|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(51));

-- Location: LCFF_X35_Y20_N21
\regfile1|regx15|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(51));

-- Location: LCCOMB_X35_Y20_N20
\regfile1|muxes_rs2|mux10|S[51]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~246_combout\ = (\regfile1|muxes_rs2|mux10|S[51]~245_combout\ & (((\regfile1|regx15|Q\(51)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[51]~245_combout\ & (\regfile1|regx13|Q\(51) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[51]~245_combout\,
	datab => \regfile1|regx13|Q\(51),
	datac => \regfile1|regx15|Q\(51),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[51]~246_combout\);

-- Location: LCCOMB_X25_Y19_N8
\regfile1|muxes_rs2|mux10|S[51]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[51]~264_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[51]~253_combout\ & (\regfile1|muxes_rs2|mux10|S[51]~263_combout\)) # (!\regfile1|muxes_rs2|mux10|S[51]~253_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[51]~246_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[51]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[51]~263_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[51]~253_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[51]~246_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[51]~264_combout\);

-- Location: LCFF_X35_Y17_N29
\regfile1|regx14|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(55));

-- Location: LCCOMB_X35_Y17_N2
\regfile1|muxes_rs2|mux10|S[55]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~165_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(55)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(55),
	datab => \regfile1|regx14|Q\(55),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[55]~165_combout\);

-- Location: LCCOMB_X35_Y20_N14
\regfile1|muxes_rs2|mux10|S[55]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~166_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[55]~165_combout\ & (\regfile1|regx15|Q\(55))) # (!\regfile1|muxes_rs2|mux10|S[55]~165_combout\ & ((\regfile1|regx13|Q\(55)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[55]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(55),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx13|Q\(55),
	datad => \regfile1|muxes_rs2|mux10|S[55]~165_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~166_combout\);

-- Location: LCCOMB_X35_Y22_N10
\regfile1|muxes_rs2|mux10|S[55]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~167_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(55))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(55))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(55),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx8|Q\(55),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[55]~167_combout\);

-- Location: LCCOMB_X34_Y24_N8
\regfile1|muxes_rs2|mux10|S[55]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~168_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[55]~167_combout\ & (\regfile1|regx11|Q\(55))) # (!\regfile1|muxes_rs2|mux10|S[55]~167_combout\ & ((\regfile1|regx9|Q\(55)))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[55]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[55]~167_combout\,
	datac => \regfile1|regx11|Q\(55),
	datad => \regfile1|regx9|Q\(55),
	combout => \regfile1|muxes_rs2|mux10|S[55]~168_combout\);

-- Location: LCFF_X36_Y23_N25
\regfile1|regx1|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(55));

-- Location: LCFF_X36_Y23_N31
\regfile1|regx3|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(55));

-- Location: LCFF_X34_Y23_N29
\regfile1|regx7|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(55));

-- Location: LCFF_X35_Y23_N27
\regfile1|regx6|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(55));

-- Location: LCFF_X33_Y23_N13
\regfile1|regx4|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(55));

-- Location: LCCOMB_X32_Y21_N12
\regfile1|regx5|Q[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[55]~feeder_combout\ = \mux0_1|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux8~0_combout\,
	combout => \regfile1|regx5|Q[55]~feeder_combout\);

-- Location: LCFF_X32_Y21_N13
\regfile1|regx5|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[55]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(55));

-- Location: LCCOMB_X33_Y23_N12
\regfile1|muxes_rs2|mux10|S[55]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~169_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(55)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(55),
	datad => \regfile1|regx5|Q\(55),
	combout => \regfile1|muxes_rs2|mux10|S[55]~169_combout\);

-- Location: LCCOMB_X35_Y23_N26
\regfile1|muxes_rs2|mux10|S[55]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~170_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[55]~169_combout\ & (\regfile1|regx7|Q\(55))) # (!\regfile1|muxes_rs2|mux10|S[55]~169_combout\ & ((\regfile1|regx6|Q\(55)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[55]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx7|Q\(55),
	datac => \regfile1|regx6|Q\(55),
	datad => \regfile1|muxes_rs2|mux10|S[55]~169_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~170_combout\);

-- Location: LCCOMB_X36_Y23_N30
\regfile1|muxes_rs2|mux10|S[55]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~171_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[55]~170_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(55))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(55),
	datad => \regfile1|muxes_rs2|mux10|S[55]~170_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~171_combout\);

-- Location: LCCOMB_X36_Y23_N24
\regfile1|muxes_rs2|mux10|S[55]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~172_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[55]~171_combout\ & (\regfile1|regx2|Q\(55))) # (!\regfile1|muxes_rs2|mux10|S[55]~171_combout\ & ((\regfile1|regx1|Q\(55)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[55]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(55),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(55),
	datad => \regfile1|muxes_rs2|mux10|S[55]~171_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~172_combout\);

-- Location: LCCOMB_X35_Y17_N20
\regfile1|muxes_rs2|mux10|S[55]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~173_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[55]~168_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[55]~172_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[55]~168_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[55]~172_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~173_combout\);

-- Location: LCFF_X38_Y19_N25
\regfile1|regx29|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(55));

-- Location: LCFF_X38_Y19_N23
\regfile1|regx28|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(55));

-- Location: LCCOMB_X38_Y19_N22
\regfile1|muxes_rs2|mux10|S[55]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~181_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(55)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(55) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(55),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(55),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[55]~181_combout\);

-- Location: LCCOMB_X38_Y19_N24
\regfile1|muxes_rs2|mux10|S[55]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~182_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[55]~181_combout\ & (\regfile1|regx31|Q\(55))) # (!\regfile1|muxes_rs2|mux10|S[55]~181_combout\ & ((\regfile1|regx29|Q\(55)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[55]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(55),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx29|Q\(55),
	datad => \regfile1|muxes_rs2|mux10|S[55]~181_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~182_combout\);

-- Location: LCCOMB_X31_Y19_N24
\regfile1|regx17|Q[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[55]~feeder_combout\ = \mux0_1|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux8~0_combout\,
	combout => \regfile1|regx17|Q[55]~feeder_combout\);

-- Location: LCFF_X31_Y19_N25
\regfile1|regx17|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[55]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(55));

-- Location: LCCOMB_X35_Y19_N2
\regfile1|regx16|Q[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx16|Q[55]~feeder_combout\ = \mux0_1|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux8~0_combout\,
	combout => \regfile1|regx16|Q[55]~feeder_combout\);

-- Location: LCFF_X35_Y19_N3
\regfile1|regx16|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx16|Q[55]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(55));

-- Location: LCCOMB_X35_Y19_N4
\regfile1|muxes_rs2|mux10|S[55]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~178_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(55))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(55))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(55),
	datac => \regfile1|regx16|Q\(55),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[55]~178_combout\);

-- Location: LCFF_X35_Y19_N17
\regfile1|regx18|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(55));

-- Location: LCCOMB_X31_Y19_N6
\regfile1|regx19|Q[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[55]~feeder_combout\ = \mux0_1|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux8~0_combout\,
	combout => \regfile1|regx19|Q[55]~feeder_combout\);

-- Location: LCFF_X31_Y19_N7
\regfile1|regx19|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[55]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(55));

-- Location: LCCOMB_X35_Y19_N16
\regfile1|muxes_rs2|mux10|S[55]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~179_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[55]~178_combout\ & ((\regfile1|regx19|Q\(55)))) # (!\regfile1|muxes_rs2|mux10|S[55]~178_combout\ & (\regfile1|regx18|Q\(55))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[55]~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[55]~178_combout\,
	datac => \regfile1|regx18|Q\(55),
	datad => \regfile1|regx19|Q\(55),
	combout => \regfile1|muxes_rs2|mux10|S[55]~179_combout\);

-- Location: LCFF_X36_Y19_N25
\regfile1|regx20|Q[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux8~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(55));

-- Location: LCCOMB_X36_Y19_N24
\regfile1|muxes_rs2|mux10|S[55]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~176_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx21|Q\(55)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx20|Q\(55) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(55),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx20|Q\(55),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[55]~176_combout\);

-- Location: LCCOMB_X34_Y23_N8
\regfile1|muxes_rs2|mux10|S[55]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~177_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[55]~176_combout\ & (\regfile1|regx23|Q\(55))) # (!\regfile1|muxes_rs2|mux10|S[55]~176_combout\ & ((\regfile1|regx22|Q\(55)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[55]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(55),
	datab => \regfile1|regx22|Q\(55),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[55]~176_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~177_combout\);

-- Location: LCCOMB_X38_Y18_N28
\regfile1|muxes_rs2|mux10|S[55]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~180_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[55]~177_combout\))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[55]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[55]~179_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[55]~177_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~180_combout\);

-- Location: LCCOMB_X38_Y18_N22
\regfile1|muxes_rs2|mux10|S[55]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~183_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[55]~180_combout\ & ((\regfile1|muxes_rs2|mux10|S[55]~182_combout\))) # (!\regfile1|muxes_rs2|mux10|S[55]~180_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[55]~175_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[55]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[55]~175_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[55]~182_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[55]~180_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~183_combout\);

-- Location: LCCOMB_X35_Y17_N6
\regfile1|muxes_rs2|mux10|S[55]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[55]~184_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[55]~173_combout\ & ((\regfile1|muxes_rs2|mux10|S[55]~183_combout\))) # (!\regfile1|muxes_rs2|mux10|S[55]~173_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[55]~166_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[55]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[55]~166_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[55]~173_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[55]~183_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[55]~184_combout\);

-- Location: LCCOMB_X34_Y19_N4
\memoriaPrograma|concatenador1|saida[53]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[53]~14_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(5)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(5),
	combout => \memoriaPrograma|concatenador1|saida[53]~14_combout\);

-- Location: LCCOMB_X34_Y19_N0
\memoriaPrograma|concatenador1|saida[53]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(53) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[53]~14_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(53),
	datab => \memoriaPrograma|concatenador1|saida[53]~14_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(53));

-- Location: LCCOMB_X34_Y19_N10
\mux0_1|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux10~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(53)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(53),
	combout => \mux0_1|Mux10~0_combout\);

-- Location: LCFF_X35_Y20_N29
\regfile1|regx15|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(53));

-- Location: LCFF_X35_Y20_N7
\regfile1|regx13|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(53));

-- Location: LCCOMB_X35_Y20_N28
\regfile1|muxes_rs2|mux10|S[53]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~206_combout\ = (\regfile1|muxes_rs2|mux10|S[53]~205_combout\ & (((\regfile1|regx15|Q\(53))) # (!\RI1|riOUT\(20)))) # (!\regfile1|muxes_rs2|mux10|S[53]~205_combout\ & (\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[53]~205_combout\,
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx15|Q\(53),
	datad => \regfile1|regx13|Q\(53),
	combout => \regfile1|muxes_rs2|mux10|S[53]~206_combout\);

-- Location: LCCOMB_X34_Y15_N22
\regfile1|regx11|Q[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[53]~feeder_combout\ = \mux0_1|Mux10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux10~0_combout\,
	combout => \regfile1|regx11|Q[53]~feeder_combout\);

-- Location: LCFF_X34_Y15_N23
\regfile1|regx11|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[53]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(53));

-- Location: LCFF_X34_Y15_N25
\regfile1|regx9|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(53));

-- Location: LCFF_X35_Y22_N3
\regfile1|regx10|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(53));

-- Location: LCFF_X35_Y22_N29
\regfile1|regx8|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(53));

-- Location: LCCOMB_X35_Y22_N28
\regfile1|muxes_rs2|mux10|S[53]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~207_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(53)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(53) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(53),
	datac => \regfile1|regx8|Q\(53),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[53]~207_combout\);

-- Location: LCCOMB_X34_Y15_N24
\regfile1|muxes_rs2|mux10|S[53]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~208_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[53]~207_combout\ & (\regfile1|regx11|Q\(53))) # (!\regfile1|muxes_rs2|mux10|S[53]~207_combout\ & ((\regfile1|regx9|Q\(53)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[53]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx11|Q\(53),
	datac => \regfile1|regx9|Q\(53),
	datad => \regfile1|muxes_rs2|mux10|S[53]~207_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~208_combout\);

-- Location: LCFF_X36_Y23_N19
\regfile1|regx1|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(53));

-- Location: LCFF_X36_Y23_N21
\regfile1|regx3|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(53));

-- Location: LCFF_X33_Y24_N15
\regfile1|regx6|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(53));

-- Location: LCFF_X33_Y24_N17
\regfile1|regx7|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux10~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(53));

-- Location: LCCOMB_X32_Y22_N18
\regfile1|regx5|Q[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[53]~feeder_combout\ = \mux0_1|Mux10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux10~0_combout\,
	combout => \regfile1|regx5|Q[53]~feeder_combout\);

-- Location: LCFF_X32_Y22_N19
\regfile1|regx5|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[53]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(53));

-- Location: LCCOMB_X32_Y22_N22
\regfile1|muxes_rs2|mux10|S[53]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~209_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx5|Q\(53)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(53) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(53),
	datab => \regfile1|regx5|Q\(53),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[53]~209_combout\);

-- Location: LCCOMB_X33_Y24_N16
\regfile1|muxes_rs2|mux10|S[53]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~210_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[53]~209_combout\ & ((\regfile1|regx7|Q\(53)))) # (!\regfile1|muxes_rs2|mux10|S[53]~209_combout\ & (\regfile1|regx6|Q\(53))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[53]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(53),
	datac => \regfile1|regx7|Q\(53),
	datad => \regfile1|muxes_rs2|mux10|S[53]~209_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~210_combout\);

-- Location: LCCOMB_X36_Y23_N10
\regfile1|muxes_rs2|mux10|S[53]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~211_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[53]~210_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(53) & ((\regfile1|muxes_rs2|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(53),
	datac => \regfile1|muxes_rs2|mux10|S[53]~210_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~211_combout\);

-- Location: LCCOMB_X36_Y23_N18
\regfile1|muxes_rs2|mux10|S[53]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~212_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[53]~211_combout\ & (\regfile1|regx2|Q\(53))) # (!\regfile1|muxes_rs2|mux10|S[53]~211_combout\ & ((\regfile1|regx1|Q\(53)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[53]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(53),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(53),
	datad => \regfile1|muxes_rs2|mux10|S[53]~211_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~212_combout\);

-- Location: LCCOMB_X37_Y19_N22
\regfile1|muxes_rs2|mux10|S[53]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~213_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[53]~208_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[53]~212_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[53]~208_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[53]~212_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~213_combout\);

-- Location: LCCOMB_X37_Y19_N8
\regfile1|muxes_rs2|mux10|S[53]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[53]~224_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[53]~213_combout\ & (\regfile1|muxes_rs2|mux10|S[53]~223_combout\)) # (!\regfile1|muxes_rs2|mux10|S[53]~213_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[53]~206_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[53]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[53]~223_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[53]~206_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[53]~213_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[53]~224_combout\);

-- Location: LCCOMB_X34_Y19_N14
\memoriaPrograma|concatenador1|saida[52]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[52]~15_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(4)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(4),
	combout => \memoriaPrograma|concatenador1|saida[52]~15_combout\);

-- Location: LCCOMB_X34_Y19_N2
\memoriaPrograma|concatenador1|saida[52]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(52) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[52]~15_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida[52]~15_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida\(52),
	combout => \memoriaPrograma|concatenador1|saida\(52));

-- Location: LCCOMB_X34_Y19_N20
\mux0_1|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux11~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(52)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(52),
	combout => \mux0_1|Mux11~0_combout\);

-- Location: LCCOMB_X36_Y17_N28
\regfile1|regx9|Q[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[52]~feeder_combout\ = \mux0_1|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux11~0_combout\,
	combout => \regfile1|regx9|Q[52]~feeder_combout\);

-- Location: LCFF_X36_Y17_N29
\regfile1|regx9|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[52]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(52));

-- Location: LCCOMB_X36_Y17_N18
\regfile1|regx11|Q[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[52]~feeder_combout\ = \mux0_1|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux11~0_combout\,
	combout => \regfile1|regx11|Q[52]~feeder_combout\);

-- Location: LCFF_X36_Y17_N19
\regfile1|regx11|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[52]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(52));

-- Location: LCCOMB_X36_Y17_N24
\regfile1|muxes_rs2|mux10|S[52]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~226_combout\ = (\regfile1|muxes_rs2|mux10|S[52]~225_combout\ & (((\regfile1|regx11|Q\(52)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[52]~225_combout\ & (\regfile1|regx9|Q\(52) & (\RI1|riOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[52]~225_combout\,
	datab => \regfile1|regx9|Q\(52),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx11|Q\(52),
	combout => \regfile1|muxes_rs2|mux10|S[52]~226_combout\);

-- Location: LCFF_X35_Y25_N9
\regfile1|regx2|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(52));

-- Location: LCFF_X35_Y24_N5
\regfile1|regx1|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(52));

-- Location: LCFF_X35_Y24_N31
\regfile1|regx3|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(52));

-- Location: LCFF_X34_Y23_N31
\regfile1|regx7|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(52));

-- Location: LCFF_X35_Y25_N27
\regfile1|regx6|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(52));

-- Location: LCFF_X31_Y23_N31
\regfile1|regx4|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(52));

-- Location: LCFF_X32_Y23_N3
\regfile1|regx5|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(52));

-- Location: LCCOMB_X31_Y23_N30
\regfile1|muxes_rs2|mux10|S[52]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~229_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(52)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(52),
	datad => \regfile1|regx5|Q\(52),
	combout => \regfile1|muxes_rs2|mux10|S[52]~229_combout\);

-- Location: LCCOMB_X34_Y23_N24
\regfile1|muxes_rs2|mux10|S[52]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~230_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[52]~229_combout\ & (\regfile1|regx7|Q\(52))) # (!\regfile1|muxes_rs2|mux10|S[52]~229_combout\ & ((\regfile1|regx6|Q\(52)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[52]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx7|Q\(52),
	datac => \regfile1|regx6|Q\(52),
	datad => \regfile1|muxes_rs2|mux10|S[52]~229_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~230_combout\);

-- Location: LCCOMB_X35_Y24_N30
\regfile1|muxes_rs2|mux10|S[52]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~231_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[52]~230_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(52),
	datad => \regfile1|muxes_rs2|mux10|S[52]~230_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~231_combout\);

-- Location: LCCOMB_X35_Y24_N4
\regfile1|muxes_rs2|mux10|S[52]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~232_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[52]~231_combout\ & (\regfile1|regx2|Q\(52))) # (!\regfile1|muxes_rs2|mux10|S[52]~231_combout\ & ((\regfile1|regx1|Q\(52)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[52]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(52),
	datac => \regfile1|regx1|Q\(52),
	datad => \regfile1|muxes_rs2|mux10|S[52]~231_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~232_combout\);

-- Location: LCCOMB_X36_Y17_N26
\regfile1|muxes_rs2|mux10|S[52]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~233_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[52]~228_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[52]~232_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[52]~228_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[52]~232_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~233_combout\);

-- Location: LCCOMB_X36_Y17_N4
\regfile1|muxes_rs2|mux10|S[52]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[52]~244_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[52]~233_combout\ & (\regfile1|muxes_rs2|mux10|S[52]~243_combout\)) # (!\regfile1|muxes_rs2|mux10|S[52]~233_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[52]~226_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[52]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[52]~243_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[52]~226_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[52]~233_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[52]~244_combout\);

-- Location: LCCOMB_X30_Y20_N16
\memoriaPrograma|concatenador1|saida[54]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[54]~13_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(6)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria6|altsyncram_component|auto_generated|q_a\(6),
	combout => \memoriaPrograma|concatenador1|saida[54]~13_combout\);

-- Location: LCCOMB_X34_Y19_N28
\memoriaPrograma|concatenador1|saida[54]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(54) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[54]~13_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(54),
	datac => \memoriaPrograma|concatenador1|saida[54]~13_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(54));

-- Location: LCCOMB_X34_Y19_N6
\mux0_1|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux9~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(54)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(54),
	combout => \mux0_1|Mux9~0_combout\);

-- Location: LCFF_X32_Y17_N5
\regfile1|regx11|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(54));

-- Location: LCFF_X34_Y19_N7
\regfile1|regx8|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux9~0_combout\,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(54));

-- Location: LCFF_X35_Y22_N17
\regfile1|regx10|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(54));

-- Location: LCCOMB_X35_Y22_N16
\regfile1|muxes_rs2|mux10|S[54]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~185_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx10|Q\(54)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(54) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx8|Q\(54),
	datac => \regfile1|regx10|Q\(54),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[54]~185_combout\);

-- Location: LCCOMB_X32_Y17_N2
\regfile1|muxes_rs2|mux10|S[54]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~186_combout\ = (\regfile1|muxes_rs2|mux10|S[54]~185_combout\ & (((\regfile1|regx11|Q\(54)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[54]~185_combout\ & (\regfile1|regx9|Q\(54) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(54),
	datab => \regfile1|regx11|Q\(54),
	datac => \regfile1|muxes_rs2|mux10|S[54]~185_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[54]~186_combout\);

-- Location: LCFF_X36_Y23_N23
\regfile1|regx1|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(54));

-- Location: LCFF_X36_Y23_N29
\regfile1|regx3|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(54));

-- Location: LCCOMB_X35_Y26_N18
\regfile1|regx7|Q[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx7|Q[54]~feeder_combout\ = \mux0_1|Mux9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux9~0_combout\,
	combout => \regfile1|regx7|Q[54]~feeder_combout\);

-- Location: LCFF_X35_Y26_N19
\regfile1|regx7|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx7|Q[54]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(54));

-- Location: LCFF_X33_Y23_N1
\regfile1|regx4|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(54));

-- Location: LCCOMB_X33_Y23_N0
\regfile1|muxes_rs2|mux10|S[54]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~189_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(54))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(54))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(54),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(54),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[54]~189_combout\);

-- Location: LCCOMB_X35_Y23_N28
\regfile1|muxes_rs2|mux10|S[54]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~190_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[54]~189_combout\ & ((\regfile1|regx7|Q\(54)))) # (!\regfile1|muxes_rs2|mux10|S[54]~189_combout\ & (\regfile1|regx6|Q\(54))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[54]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(54),
	datab => \regfile1|regx7|Q\(54),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[54]~189_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~190_combout\);

-- Location: LCCOMB_X36_Y23_N6
\regfile1|muxes_rs2|mux10|S[54]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~191_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[54]~190_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(54))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(54),
	datac => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[54]~190_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~191_combout\);

-- Location: LCCOMB_X36_Y23_N22
\regfile1|muxes_rs2|mux10|S[54]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~192_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[54]~191_combout\ & (\regfile1|regx2|Q\(54))) # (!\regfile1|muxes_rs2|mux10|S[54]~191_combout\ & ((\regfile1|regx1|Q\(54)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[54]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(54),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(54),
	datad => \regfile1|muxes_rs2|mux10|S[54]~191_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~192_combout\);

-- Location: LCCOMB_X33_Y19_N14
\regfile1|muxes_rs2|mux10|S[54]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~193_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[54]~188_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (((!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & \regfile1|muxes_rs2|mux10|S[54]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[54]~188_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[54]~192_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~193_combout\);

-- Location: LCFF_X33_Y19_N5
\regfile1|regx22|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(54));

-- Location: LCFF_X36_Y19_N29
\regfile1|regx20|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(54));

-- Location: LCCOMB_X33_Y19_N4
\regfile1|muxes_rs2|mux10|S[54]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~194_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx22|Q\(54))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx22|Q\(54),
	datad => \regfile1|regx20|Q\(54),
	combout => \regfile1|muxes_rs2|mux10|S[54]~194_combout\);

-- Location: LCFF_X33_Y19_N23
\regfile1|regx23|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(54));

-- Location: LCCOMB_X33_Y19_N22
\regfile1|muxes_rs2|mux10|S[54]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~195_combout\ = (\regfile1|muxes_rs2|mux10|S[54]~194_combout\ & (((\regfile1|regx23|Q\(54)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[54]~194_combout\ & (\regfile1|regx21|Q\(54) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(54),
	datab => \regfile1|muxes_rs2|mux10|S[54]~194_combout\,
	datac => \regfile1|regx23|Q\(54),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[54]~195_combout\);

-- Location: LCFF_X37_Y19_N31
\regfile1|regx25|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(54));

-- Location: LCFF_X37_Y19_N13
\regfile1|regx24|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(54));

-- Location: LCCOMB_X37_Y19_N12
\regfile1|muxes_rs2|mux10|S[54]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~196_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(54)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(54) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(54),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(54),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[54]~196_combout\);

-- Location: LCCOMB_X37_Y19_N30
\regfile1|muxes_rs2|mux10|S[54]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~197_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[54]~196_combout\ & (\regfile1|regx27|Q\(54))) # (!\regfile1|muxes_rs2|mux10|S[54]~196_combout\ & ((\regfile1|regx25|Q\(54)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[54]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(54),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(54),
	datad => \regfile1|muxes_rs2|mux10|S[54]~196_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~197_combout\);

-- Location: LCFF_X31_Y19_N5
\regfile1|regx17|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(54));

-- Location: LCFF_X35_Y19_N9
\regfile1|regx16|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(54));

-- Location: LCCOMB_X35_Y19_N8
\regfile1|muxes_rs2|mux10|S[54]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~198_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(54))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(54))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(54),
	datac => \regfile1|regx16|Q\(54),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[54]~198_combout\);

-- Location: LCFF_X35_Y19_N31
\regfile1|regx18|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(54));

-- Location: LCCOMB_X38_Y20_N14
\regfile1|regx19|Q[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[54]~feeder_combout\ = \mux0_1|Mux9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux9~0_combout\,
	combout => \regfile1|regx19|Q[54]~feeder_combout\);

-- Location: LCFF_X38_Y20_N15
\regfile1|regx19|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[54]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(54));

-- Location: LCCOMB_X35_Y19_N30
\regfile1|muxes_rs2|mux10|S[54]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~199_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[54]~198_combout\ & ((\regfile1|regx19|Q\(54)))) # (!\regfile1|muxes_rs2|mux10|S[54]~198_combout\ & (\regfile1|regx18|Q\(54))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[54]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[54]~198_combout\,
	datac => \regfile1|regx18|Q\(54),
	datad => \regfile1|regx19|Q\(54),
	combout => \regfile1|muxes_rs2|mux10|S[54]~199_combout\);

-- Location: LCCOMB_X35_Y19_N14
\regfile1|muxes_rs2|mux10|S[54]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~200_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[54]~197_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[54]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[54]~197_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[54]~199_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~200_combout\);

-- Location: LCFF_X34_Y19_N9
\regfile1|regx31|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(54));

-- Location: LCFF_X30_Y19_N27
\regfile1|regx30|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(54));

-- Location: LCFF_X38_Y19_N15
\regfile1|regx28|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(54));

-- Location: LCCOMB_X38_Y19_N4
\regfile1|muxes_rs2|mux10|S[54]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~201_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(54)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx28|Q\(54) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(54),
	datab => \regfile1|regx28|Q\(54),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[54]~201_combout\);

-- Location: LCCOMB_X30_Y19_N26
\regfile1|muxes_rs2|mux10|S[54]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~202_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[54]~201_combout\ & (\regfile1|regx31|Q\(54))) # (!\regfile1|muxes_rs2|mux10|S[54]~201_combout\ & ((\regfile1|regx30|Q\(54)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[54]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(54),
	datac => \regfile1|regx30|Q\(54),
	datad => \regfile1|muxes_rs2|mux10|S[54]~201_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~202_combout\);

-- Location: LCCOMB_X34_Y21_N26
\regfile1|muxes_rs2|mux10|S[54]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~203_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[54]~200_combout\ & ((\regfile1|muxes_rs2|mux10|S[54]~202_combout\))) # (!\regfile1|muxes_rs2|mux10|S[54]~200_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[54]~195_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[54]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[54]~195_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[54]~200_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[54]~202_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~203_combout\);

-- Location: LCCOMB_X33_Y19_N8
\regfile1|muxes_rs2|mux10|S[54]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[54]~204_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[54]~193_combout\ & ((\regfile1|muxes_rs2|mux10|S[54]~203_combout\))) # (!\regfile1|muxes_rs2|mux10|S[54]~193_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[54]~186_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[54]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[54]~186_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[54]~193_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[54]~203_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[54]~204_combout\);

-- Location: LCCOMB_X35_Y22_N14
\regfile1|muxes_rs1|mux10|S[51]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~247_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(51)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(51),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(51),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[51]~247_combout\);

-- Location: LCCOMB_X34_Y15_N26
\regfile1|muxes_rs1|mux10|S[51]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~248_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[51]~247_combout\ & ((\regfile1|regx11|Q\(51)))) # (!\regfile1|muxes_rs1|mux10|S[51]~247_combout\ & (\regfile1|regx9|Q\(51))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[51]~247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[51]~247_combout\,
	datac => \regfile1|regx9|Q\(51),
	datad => \regfile1|regx11|Q\(51),
	combout => \regfile1|muxes_rs1|mux10|S[51]~248_combout\);

-- Location: LCCOMB_X35_Y25_N20
\regfile1|regx2|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx2|Q[51]~feeder_combout\);

-- Location: LCFF_X35_Y25_N21
\regfile1|regx2|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(51));

-- Location: LCCOMB_X31_Y26_N12
\regfile1|muxes_rs1|mux10|S[51]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~252_combout\ = (\regfile1|muxes_rs1|mux10|S[51]~251_combout\ & (((\regfile1|regx2|Q\(51)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[51]~251_combout\ & (\regfile1|regx1|Q\(51) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[51]~251_combout\,
	datab => \regfile1|regx1|Q\(51),
	datac => \regfile1|regx2|Q\(51),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[51]~252_combout\);

-- Location: LCCOMB_X31_Y14_N22
\regfile1|muxes_rs1|mux10|S[51]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~253_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[51]~248_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[51]~252_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[51]~248_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[51]~252_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[51]~253_combout\);

-- Location: LCCOMB_X36_Y15_N28
\regfile1|regx17|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx17|Q[51]~feeder_combout\);

-- Location: LCFF_X36_Y15_N29
\regfile1|regx17|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(51));

-- Location: LCFF_X25_Y19_N23
\regfile1|regx16|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(51));

-- Location: LCCOMB_X36_Y15_N30
\regfile1|muxes_rs1|mux10|S[51]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~258_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(51)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(51) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx17|Q\(51),
	datac => \regfile1|regx16|Q\(51),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[51]~258_combout\);

-- Location: LCCOMB_X35_Y15_N20
\regfile1|muxes_rs1|mux10|S[51]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~259_combout\ = (\regfile1|muxes_rs1|mux10|S[51]~258_combout\ & ((\regfile1|regx19|Q\(51)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[51]~258_combout\ & (((\regfile1|regx18|Q\(51) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(51),
	datab => \regfile1|muxes_rs1|mux10|S[51]~258_combout\,
	datac => \regfile1|regx18|Q\(51),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[51]~259_combout\);

-- Location: LCCOMB_X33_Y15_N4
\regfile1|muxes_rs1|mux10|S[51]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~260_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[51]~257_combout\)) # (!\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[51]~259_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[51]~257_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[51]~259_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[51]~260_combout\);

-- Location: LCCOMB_X38_Y21_N12
\regfile1|regx26|Q[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[51]~feeder_combout\ = \mux0_1|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux12~0_combout\,
	combout => \regfile1|regx26|Q[51]~feeder_combout\);

-- Location: LCFF_X38_Y21_N13
\regfile1|regx26|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[51]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(51));

-- Location: LCCOMB_X36_Y21_N0
\regfile1|muxes_rs1|mux10|S[51]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~254_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(51)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx24|Q\(51),
	datad => \regfile1|regx26|Q\(51),
	combout => \regfile1|muxes_rs1|mux10|S[51]~254_combout\);

-- Location: LCCOMB_X36_Y18_N10
\regfile1|muxes_rs1|mux10|S[51]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~255_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[51]~254_combout\ & ((\regfile1|regx27|Q\(51)))) # (!\regfile1|muxes_rs1|mux10|S[51]~254_combout\ & (\regfile1|regx25|Q\(51))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[51]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(51),
	datac => \regfile1|muxes_rs1|mux10|S[51]~254_combout\,
	datad => \regfile1|regx27|Q\(51),
	combout => \regfile1|muxes_rs1|mux10|S[51]~255_combout\);

-- Location: LCCOMB_X33_Y15_N14
\regfile1|muxes_rs1|mux10|S[51]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~263_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[51]~260_combout\ & (\regfile1|muxes_rs1|mux10|S[51]~262_combout\)) # (!\regfile1|muxes_rs1|mux10|S[51]~260_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[51]~255_combout\))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[51]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[51]~262_combout\,
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[51]~260_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[51]~255_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[51]~263_combout\);

-- Location: LCFF_X37_Y20_N3
\regfile1|regx14|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(51));

-- Location: LCFF_X37_Y20_N13
\regfile1|regx12|Q[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux12~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(51));

-- Location: LCCOMB_X37_Y20_N2
\regfile1|muxes_rs1|mux10|S[51]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~245_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx14|Q\(51))) # (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(51))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(51),
	datad => \regfile1|regx12|Q\(51),
	combout => \regfile1|muxes_rs1|mux10|S[51]~245_combout\);

-- Location: LCCOMB_X35_Y20_N18
\regfile1|muxes_rs1|mux10|S[51]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~246_combout\ = (\regfile1|muxes_rs1|mux10|S[51]~245_combout\ & ((\regfile1|regx15|Q\(51)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[51]~245_combout\ & (((\regfile1|regx13|Q\(51) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(51),
	datab => \regfile1|muxes_rs1|mux10|S[51]~245_combout\,
	datac => \regfile1|regx13|Q\(51),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[51]~246_combout\);

-- Location: LCCOMB_X31_Y14_N8
\regfile1|muxes_rs1|mux10|S[51]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[51]~264_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[51]~253_combout\ & (\regfile1|muxes_rs1|mux10|S[51]~263_combout\)) # (!\regfile1|muxes_rs1|mux10|S[51]~253_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[51]~246_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[51]~253_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[51]~253_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[51]~263_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[51]~246_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[51]~264_combout\);

-- Location: LCCOMB_X33_Y23_N30
\regfile1|muxes_rs1|mux10|S[50]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~269_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(50)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx4|Q\(50),
	datac => \regfile1|regx5|Q\(50),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[50]~269_combout\);

-- Location: LCCOMB_X33_Y24_N26
\regfile1|muxes_rs1|mux10|S[50]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~270_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[50]~269_combout\ & (\regfile1|regx7|Q\(50))) # (!\regfile1|muxes_rs1|mux10|S[50]~269_combout\ & ((\regfile1|regx6|Q\(50)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[50]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(50),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx6|Q\(50),
	datad => \regfile1|muxes_rs1|mux10|S[50]~269_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[50]~270_combout\);

-- Location: LCCOMB_X31_Y25_N22
\regfile1|muxes_rs1|mux10|S[50]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~271_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[50]~270_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(50)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[50]~270_combout\,
	datac => \regfile1|regx3|Q\(50),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[50]~271_combout\);

-- Location: LCCOMB_X31_Y25_N14
\regfile1|muxes_rs1|mux10|S[50]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~272_combout\ = (\regfile1|muxes_rs1|mux10|S[50]~271_combout\ & ((\regfile1|regx2|Q\(50)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[50]~271_combout\ & (((\regfile1|regx1|Q\(50) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(50),
	datab => \regfile1|muxes_rs1|mux10|S[50]~271_combout\,
	datac => \regfile1|regx1|Q\(50),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[50]~272_combout\);

-- Location: LCFF_X33_Y17_N9
\regfile1|regx13|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux13~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(50));

-- Location: LCCOMB_X33_Y17_N8
\regfile1|muxes_rs1|mux10|S[50]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~267_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(50)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(50),
	datac => \regfile1|regx13|Q\(50),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[50]~267_combout\);

-- Location: LCCOMB_X35_Y17_N16
\regfile1|muxes_rs1|mux10|S[50]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~268_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[50]~267_combout\ & ((\regfile1|regx15|Q\(50)))) # (!\regfile1|muxes_rs1|mux10|S[50]~267_combout\ & (\regfile1|regx14|Q\(50))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[50]~267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[50]~267_combout\,
	datac => \regfile1|regx14|Q\(50),
	datad => \regfile1|regx15|Q\(50),
	combout => \regfile1|muxes_rs1|mux10|S[50]~268_combout\);

-- Location: LCCOMB_X31_Y14_N28
\regfile1|muxes_rs1|mux10|S[50]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~273_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # (\regfile1|muxes_rs1|mux10|S[50]~268_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[50]~272_combout\ & (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[50]~272_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[50]~268_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[50]~273_combout\);

-- Location: LCCOMB_X25_Y14_N10
\regfile1|regx8|Q[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx8|Q[50]~feeder_combout\ = \mux0_1|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux13~0_combout\,
	combout => \regfile1|regx8|Q[50]~feeder_combout\);

-- Location: LCFF_X25_Y14_N11
\regfile1|regx8|Q[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx8|Q[50]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(50));

-- Location: LCCOMB_X25_Y14_N28
\regfile1|muxes_rs1|mux10|S[50]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~265_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(50))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(50))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(50),
	datad => \regfile1|regx8|Q\(50),
	combout => \regfile1|muxes_rs1|mux10|S[50]~265_combout\);

-- Location: LCCOMB_X25_Y14_N6
\regfile1|muxes_rs1|mux10|S[50]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~266_combout\ = (\regfile1|muxes_rs1|mux10|S[50]~265_combout\ & ((\regfile1|regx11|Q\(50)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[50]~265_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx9|Q\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(50),
	datab => \regfile1|muxes_rs1|mux10|S[50]~265_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx9|Q\(50),
	combout => \regfile1|muxes_rs1|mux10|S[50]~266_combout\);

-- Location: LCCOMB_X31_Y14_N30
\regfile1|muxes_rs1|mux10|S[50]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[50]~284_combout\ = (\regfile1|muxes_rs1|mux10|S[50]~273_combout\ & ((\regfile1|muxes_rs1|mux10|S[50]~283_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[50]~273_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[50]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[50]~283_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[50]~273_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[50]~266_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[50]~284_combout\);

-- Location: LCCOMB_X29_Y21_N2
\memoriaPrograma|concatenador1|saida[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(49) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[49]~18_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[49]~18_combout\,
	datab => \memoriaPrograma|concatenador1|saida\(49),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(49));

-- Location: LCCOMB_X29_Y21_N16
\mux0_1|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux14~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(49)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(49),
	combout => \mux0_1|Mux14~0_combout\);

-- Location: LCFF_X32_Y16_N25
\regfile1|regx18|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(49));

-- Location: LCFF_X32_Y19_N27
\regfile1|regx16|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(49));

-- Location: LCCOMB_X32_Y19_N26
\regfile1|muxes_rs2|mux10|S[49]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~298_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(49))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(49),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(49),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[49]~298_combout\);

-- Location: LCCOMB_X32_Y16_N24
\regfile1|muxes_rs2|mux10|S[49]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~299_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[49]~298_combout\ & (\regfile1|regx19|Q\(49))) # (!\regfile1|muxes_rs2|mux10|S[49]~298_combout\ & ((\regfile1|regx18|Q\(49)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[49]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(49),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(49),
	datad => \regfile1|muxes_rs2|mux10|S[49]~298_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~299_combout\);

-- Location: LCCOMB_X33_Y16_N8
\regfile1|regx22|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx22|Q[49]~feeder_combout\);

-- Location: LCFF_X33_Y16_N9
\regfile1|regx22|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(49));

-- Location: LCCOMB_X33_Y16_N14
\regfile1|regx23|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx23|Q[49]~feeder_combout\);

-- Location: LCFF_X33_Y16_N15
\regfile1|regx23|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(49));

-- Location: LCCOMB_X32_Y14_N2
\regfile1|regx20|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx20|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx20|Q[49]~feeder_combout\);

-- Location: LCFF_X32_Y14_N3
\regfile1|regx20|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx20|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(49));

-- Location: LCCOMB_X32_Y14_N12
\regfile1|muxes_rs2|mux10|S[49]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~296_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx21|Q\(49)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx20|Q\(49) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(49),
	datab => \regfile1|regx20|Q\(49),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[49]~296_combout\);

-- Location: LCCOMB_X33_Y16_N0
\regfile1|muxes_rs2|mux10|S[49]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~297_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[49]~296_combout\ & ((\regfile1|regx23|Q\(49)))) # (!\regfile1|muxes_rs2|mux10|S[49]~296_combout\ & (\regfile1|regx22|Q\(49))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[49]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(49),
	datac => \regfile1|regx23|Q\(49),
	datad => \regfile1|muxes_rs2|mux10|S[49]~296_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~297_combout\);

-- Location: LCCOMB_X33_Y16_N30
\regfile1|muxes_rs2|mux10|S[49]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~300_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23)) # (\regfile1|muxes_rs2|mux10|S[49]~297_combout\)))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[49]~299_combout\ & (!\RI1|riOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[49]~299_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[49]~297_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~300_combout\);

-- Location: LCCOMB_X21_Y20_N6
\regfile1|regx27|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx27|Q[49]~feeder_combout\);

-- Location: LCFF_X21_Y20_N7
\regfile1|regx27|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(49));

-- Location: LCFF_X29_Y15_N19
\regfile1|regx26|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(49));

-- Location: LCFF_X29_Y15_N25
\regfile1|regx24|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(49));

-- Location: LCCOMB_X29_Y15_N2
\regfile1|muxes_rs2|mux10|S[49]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~294_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(49)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(49) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(49),
	datac => \regfile1|regx24|Q\(49),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[49]~294_combout\);

-- Location: LCCOMB_X27_Y16_N4
\regfile1|muxes_rs2|mux10|S[49]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~295_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[49]~294_combout\ & ((\regfile1|regx27|Q\(49)))) # (!\regfile1|muxes_rs2|mux10|S[49]~294_combout\ & (\regfile1|regx25|Q\(49))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[49]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(49),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx27|Q\(49),
	datad => \regfile1|muxes_rs2|mux10|S[49]~294_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~295_combout\);

-- Location: LCCOMB_X33_Y16_N24
\regfile1|muxes_rs2|mux10|S[49]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~303_combout\ = (\regfile1|muxes_rs2|mux10|S[49]~300_combout\ & ((\regfile1|muxes_rs2|mux10|S[49]~302_combout\) # ((!\RI1|riOUT\(23))))) # (!\regfile1|muxes_rs2|mux10|S[49]~300_combout\ & (((\RI1|riOUT\(23) & 
-- \regfile1|muxes_rs2|mux10|S[49]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[49]~302_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[49]~300_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[49]~295_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~303_combout\);

-- Location: LCCOMB_X34_Y21_N16
\regfile1|regx11|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx11|Q[49]~feeder_combout\);

-- Location: LCFF_X34_Y21_N17
\regfile1|regx11|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(49));

-- Location: LCFF_X32_Y15_N1
\regfile1|regx10|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(49));

-- Location: LCFF_X32_Y15_N31
\regfile1|regx8|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(49));

-- Location: LCCOMB_X32_Y15_N30
\regfile1|muxes_rs2|mux10|S[49]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~287_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(49)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(49) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(49),
	datac => \regfile1|regx8|Q\(49),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[49]~287_combout\);

-- Location: LCCOMB_X33_Y16_N12
\regfile1|muxes_rs2|mux10|S[49]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~288_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[49]~287_combout\ & ((\regfile1|regx11|Q\(49)))) # (!\regfile1|muxes_rs2|mux10|S[49]~287_combout\ & (\regfile1|regx9|Q\(49))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[49]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(49),
	datab => \regfile1|regx11|Q\(49),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[49]~287_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~288_combout\);

-- Location: LCFF_X32_Y21_N31
\regfile1|regx1|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(49));

-- Location: LCFF_X29_Y21_N3
\regfile1|regx2|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(49));

-- Location: LCFF_X31_Y25_N5
\regfile1|regx3|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(49));

-- Location: LCCOMB_X33_Y24_N24
\regfile1|regx6|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx6|Q[49]~feeder_combout\);

-- Location: LCFF_X33_Y24_N25
\regfile1|regx6|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(49));

-- Location: LCFF_X32_Y25_N9
\regfile1|regx7|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(49));

-- Location: LCFF_X32_Y23_N13
\regfile1|regx4|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(49));

-- Location: LCCOMB_X32_Y23_N12
\regfile1|muxes_rs2|mux10|S[49]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~289_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(49))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(49),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(49),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[49]~289_combout\);

-- Location: LCCOMB_X32_Y25_N22
\regfile1|muxes_rs2|mux10|S[49]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~290_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[49]~289_combout\ & ((\regfile1|regx7|Q\(49)))) # (!\regfile1|muxes_rs2|mux10|S[49]~289_combout\ & (\regfile1|regx6|Q\(49))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[49]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(49),
	datac => \regfile1|regx7|Q\(49),
	datad => \regfile1|muxes_rs2|mux10|S[49]~289_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~290_combout\);

-- Location: LCCOMB_X31_Y25_N18
\regfile1|muxes_rs2|mux10|S[49]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~291_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[49]~290_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(49))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(49),
	datad => \regfile1|muxes_rs2|mux10|S[49]~290_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~291_combout\);

-- Location: LCCOMB_X32_Y21_N16
\regfile1|muxes_rs2|mux10|S[49]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~292_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[49]~291_combout\ & ((\regfile1|regx2|Q\(49)))) # (!\regfile1|muxes_rs2|mux10|S[49]~291_combout\ & (\regfile1|regx1|Q\(49))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[49]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx1|Q\(49),
	datac => \regfile1|regx2|Q\(49),
	datad => \regfile1|muxes_rs2|mux10|S[49]~291_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~292_combout\);

-- Location: LCCOMB_X33_Y16_N22
\regfile1|muxes_rs2|mux10|S[49]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~293_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[49]~288_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (((\regfile1|muxes_rs2|mux10|S[49]~292_combout\ & !\regfile1|muxes_rs2|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[49]~288_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[49]~292_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~293_combout\);

-- Location: LCCOMB_X33_Y16_N6
\regfile1|muxes_rs2|mux10|S[49]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[49]~304_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[49]~293_combout\ & ((\regfile1|muxes_rs2|mux10|S[49]~303_combout\))) # (!\regfile1|muxes_rs2|mux10|S[49]~293_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[49]~286_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[49]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[49]~286_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[49]~303_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[49]~293_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[49]~304_combout\);

-- Location: LCCOMB_X31_Y18_N28
\memoriaPrograma|concatenador1|saida[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(48) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & (\memoriaPrograma|concatenador1|saida[48]~19_combout\)) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- ((\memoriaPrograma|concatenador1|saida\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[48]~19_combout\,
	datab => \memoriaPrograma|concatenador1|saida\(48),
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(48));

-- Location: LCCOMB_X31_Y18_N30
\mux0_1|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux15~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(48)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(48),
	combout => \mux0_1|Mux15~0_combout\);

-- Location: LCCOMB_X35_Y15_N18
\regfile1|regx19|Q[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[48]~feeder_combout\ = \mux0_1|Mux15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux15~0_combout\,
	combout => \regfile1|regx19|Q[48]~feeder_combout\);

-- Location: LCFF_X35_Y15_N19
\regfile1|regx19|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[48]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(48));

-- Location: LCFF_X32_Y16_N15
\regfile1|regx18|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(48));

-- Location: LCCOMB_X33_Y15_N6
\regfile1|muxes_rs1|mux10|S[48]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~319_combout\ = (\regfile1|muxes_rs1|mux10|S[48]~318_combout\ & (((\regfile1|regx19|Q\(48))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[48]~318_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx18|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[48]~318_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(48),
	datad => \regfile1|regx18|Q\(48),
	combout => \regfile1|muxes_rs1|mux10|S[48]~319_combout\);

-- Location: LCCOMB_X33_Y15_N28
\regfile1|muxes_rs1|mux10|S[48]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~320_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[48]~317_combout\) # ((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (((!\RI1|riOUT\(17) & \regfile1|muxes_rs1|mux10|S[48]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[48]~317_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[48]~319_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[48]~320_combout\);

-- Location: LCCOMB_X33_Y22_N10
\regfile1|regx23|Q[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[48]~feeder_combout\ = \mux0_1|Mux15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux15~0_combout\,
	combout => \regfile1|regx23|Q[48]~feeder_combout\);

-- Location: LCFF_X33_Y22_N11
\regfile1|regx23|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[48]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(48));

-- Location: LCCOMB_X32_Y20_N8
\regfile1|regx22|Q[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[48]~feeder_combout\ = \mux0_1|Mux15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux15~0_combout\,
	combout => \regfile1|regx22|Q[48]~feeder_combout\);

-- Location: LCFF_X32_Y20_N9
\regfile1|regx22|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[48]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(48));

-- Location: LCFF_X32_Y20_N15
\regfile1|regx20|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(48));

-- Location: LCCOMB_X32_Y20_N14
\regfile1|muxes_rs1|mux10|S[48]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~314_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx22|Q\(48))) # (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(48))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx22|Q\(48),
	datac => \regfile1|regx20|Q\(48),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[48]~314_combout\);

-- Location: LCCOMB_X33_Y19_N10
\regfile1|muxes_rs1|mux10|S[48]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~315_combout\ = (\regfile1|muxes_rs1|mux10|S[48]~314_combout\ & (((\regfile1|regx23|Q\(48)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[48]~314_combout\ & (\regfile1|regx21|Q\(48) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(48),
	datab => \regfile1|regx23|Q\(48),
	datac => \regfile1|muxes_rs1|mux10|S[48]~314_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[48]~315_combout\);

-- Location: LCCOMB_X33_Y15_N30
\regfile1|muxes_rs1|mux10|S[48]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~323_combout\ = (\regfile1|muxes_rs1|mux10|S[48]~320_combout\ & ((\regfile1|muxes_rs1|mux10|S[48]~322_combout\) # ((!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[48]~320_combout\ & (((\RI1|riOUT\(17) & 
-- \regfile1|muxes_rs1|mux10|S[48]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[48]~322_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[48]~320_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[48]~315_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[48]~323_combout\);

-- Location: LCFF_X32_Y15_N19
\regfile1|regx8|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(48));

-- Location: LCFF_X32_Y15_N13
\regfile1|regx10|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(48));

-- Location: LCCOMB_X32_Y15_N12
\regfile1|muxes_rs1|mux10|S[48]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~305_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(48)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(48) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(48),
	datac => \regfile1|regx10|Q\(48),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[48]~305_combout\);

-- Location: LCFF_X32_Y17_N11
\regfile1|regx11|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(48));

-- Location: LCCOMB_X32_Y17_N30
\regfile1|muxes_rs1|mux10|S[48]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~306_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[48]~305_combout\ & ((\regfile1|regx11|Q\(48)))) # (!\regfile1|muxes_rs1|mux10|S[48]~305_combout\ & (\regfile1|regx9|Q\(48))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[48]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(48),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[48]~305_combout\,
	datad => \regfile1|regx11|Q\(48),
	combout => \regfile1|muxes_rs1|mux10|S[48]~306_combout\);

-- Location: LCCOMB_X31_Y14_N16
\regfile1|muxes_rs1|mux10|S[48]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[48]~324_combout\ = (\regfile1|muxes_rs1|mux10|S[48]~313_combout\ & ((\regfile1|muxes_rs1|mux10|S[48]~323_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[48]~313_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[48]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[48]~313_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[48]~323_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[48]~306_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[48]~324_combout\);

-- Location: LCCOMB_X30_Y18_N30
\memoriaPrograma|concatenador1|saida[47]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[47]~20_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(7))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[47]~20_combout\);

-- Location: LCCOMB_X31_Y18_N12
\memoriaPrograma|concatenador1|saida[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(47) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[47]~20_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(47),
	datac => \memoriaPrograma|concatenador1|saida[47]~20_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(47));

-- Location: LCCOMB_X31_Y18_N8
\mux0_1|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux16~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(47)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(47),
	combout => \mux0_1|Mux16~0_combout\);

-- Location: LCFF_X30_Y14_N17
\regfile1|regx15|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(47));

-- Location: LCCOMB_X30_Y21_N12
\regfile1|regx13|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx13|Q[47]~feeder_combout\);

-- Location: LCFF_X30_Y21_N13
\regfile1|regx13|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(47));

-- Location: LCCOMB_X24_Y17_N4
\regfile1|muxes_rs2|mux10|S[47]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~326_combout\ = (\regfile1|muxes_rs2|mux10|S[47]~325_combout\ & ((\regfile1|regx15|Q\(47)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[47]~325_combout\ & (((\RI1|riOUT\(20) & \regfile1|regx13|Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[47]~325_combout\,
	datab => \regfile1|regx15|Q\(47),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx13|Q\(47),
	combout => \regfile1|muxes_rs2|mux10|S[47]~326_combout\);

-- Location: LCFF_X31_Y15_N17
\regfile1|regx21|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(47));

-- Location: LCCOMB_X31_Y15_N4
\regfile1|muxes_rs2|mux10|S[47]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~336_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx21|Q\(47)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx20|Q\(47) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(47),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(47),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[47]~336_combout\);

-- Location: LCCOMB_X27_Y17_N12
\regfile1|regx23|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx23|Q[47]~feeder_combout\);

-- Location: LCFF_X27_Y17_N13
\regfile1|regx23|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(47));

-- Location: LCCOMB_X31_Y15_N30
\regfile1|muxes_rs2|mux10|S[47]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~337_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[47]~336_combout\ & ((\regfile1|regx23|Q\(47)))) # (!\regfile1|muxes_rs2|mux10|S[47]~336_combout\ & (\regfile1|regx22|Q\(47))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[47]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(47),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[47]~336_combout\,
	datad => \regfile1|regx23|Q\(47),
	combout => \regfile1|muxes_rs2|mux10|S[47]~337_combout\);

-- Location: LCCOMB_X25_Y15_N4
\regfile1|muxes_rs2|mux10|S[47]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~340_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[47]~337_combout\))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[47]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[47]~339_combout\,
	datab => \RI1|riOUT\(23),
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[47]~337_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~340_combout\);

-- Location: LCFF_X31_Y18_N9
\regfile1|regx31|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux16~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(47));

-- Location: LCFF_X30_Y18_N25
\regfile1|regx29|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(47));

-- Location: LCFF_X33_Y21_N5
\regfile1|regx28|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(47));

-- Location: LCCOMB_X33_Y21_N4
\regfile1|muxes_rs2|mux10|S[47]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~341_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(47)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(47) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(47),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(47),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[47]~341_combout\);

-- Location: LCCOMB_X30_Y18_N24
\regfile1|muxes_rs2|mux10|S[47]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~342_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[47]~341_combout\ & (\regfile1|regx31|Q\(47))) # (!\regfile1|muxes_rs2|mux10|S[47]~341_combout\ & ((\regfile1|regx29|Q\(47)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[47]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx31|Q\(47),
	datac => \regfile1|regx29|Q\(47),
	datad => \regfile1|muxes_rs2|mux10|S[47]~341_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~342_combout\);

-- Location: LCCOMB_X25_Y15_N6
\regfile1|muxes_rs2|mux10|S[47]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~343_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[47]~340_combout\ & ((\regfile1|muxes_rs2|mux10|S[47]~342_combout\))) # (!\regfile1|muxes_rs2|mux10|S[47]~340_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[47]~335_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[47]~340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[47]~335_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[47]~340_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[47]~342_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~343_combout\);

-- Location: LCCOMB_X33_Y25_N22
\regfile1|regx2|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx2|Q[47]~feeder_combout\);

-- Location: LCFF_X33_Y25_N23
\regfile1|regx2|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(47));

-- Location: LCCOMB_X33_Y24_N10
\regfile1|regx6|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx6|Q[47]~feeder_combout\);

-- Location: LCFF_X33_Y24_N11
\regfile1|regx6|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(47));

-- Location: LCCOMB_X32_Y25_N20
\regfile1|regx7|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx7|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx7|Q[47]~feeder_combout\);

-- Location: LCFF_X32_Y25_N21
\regfile1|regx7|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx7|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(47));

-- Location: LCCOMB_X32_Y22_N20
\regfile1|regx5|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx5|Q[47]~feeder_combout\);

-- Location: LCFF_X32_Y22_N21
\regfile1|regx5|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(47));

-- Location: LCCOMB_X32_Y25_N18
\regfile1|muxes_rs2|mux10|S[47]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~329_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx5|Q\(47)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(47) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(47),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx5|Q\(47),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[47]~329_combout\);

-- Location: LCCOMB_X32_Y25_N14
\regfile1|muxes_rs2|mux10|S[47]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~330_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[47]~329_combout\ & ((\regfile1|regx7|Q\(47)))) # (!\regfile1|muxes_rs2|mux10|S[47]~329_combout\ & (\regfile1|regx6|Q\(47))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[47]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(47),
	datac => \regfile1|regx7|Q\(47),
	datad => \regfile1|muxes_rs2|mux10|S[47]~329_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~330_combout\);

-- Location: LCCOMB_X32_Y25_N12
\regfile1|muxes_rs2|mux10|S[47]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~331_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[47]~330_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(47) & ((\regfile1|muxes_rs2|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(47),
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[47]~330_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~331_combout\);

-- Location: LCCOMB_X33_Y25_N18
\regfile1|muxes_rs2|mux10|S[47]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~332_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[47]~331_combout\ & ((\regfile1|regx2|Q\(47)))) # (!\regfile1|muxes_rs2|mux10|S[47]~331_combout\ & (\regfile1|regx1|Q\(47))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[47]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(47),
	datab => \regfile1|regx2|Q\(47),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[47]~331_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~332_combout\);

-- Location: LCCOMB_X32_Y17_N24
\regfile1|muxes_rs2|mux10|S[47]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~333_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[47]~328_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[47]~332_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[47]~328_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[47]~332_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~333_combout\);

-- Location: LCCOMB_X24_Y17_N30
\regfile1|muxes_rs2|mux10|S[47]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[47]~344_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[47]~333_combout\ & ((\regfile1|muxes_rs2|mux10|S[47]~343_combout\))) # (!\regfile1|muxes_rs2|mux10|S[47]~333_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[47]~326_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[47]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[47]~326_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[47]~343_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[47]~333_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[47]~344_combout\);

-- Location: LCCOMB_X30_Y18_N20
\memoriaPrograma|concatenador1|saida[40]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[40]~27_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(0))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(0),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[40]~27_combout\);

-- Location: LCCOMB_X29_Y18_N0
\memoriaPrograma|concatenador1|saida[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(40) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[40]~27_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(40),
	datab => \memoriaPrograma|concatenador1|saida[40]~27_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(40));

-- Location: LCCOMB_X29_Y18_N28
\mux0_1|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux23~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(40)))))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(1),
	datad => \memoriaPrograma|concatenador1|saida\(40),
	combout => \mux0_1|Mux23~0_combout\);

-- Location: LCFF_X31_Y16_N27
\regfile1|regx27|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(40));

-- Location: LCFF_X31_Y16_N1
\regfile1|regx25|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(40));

-- Location: LCCOMB_X31_Y16_N26
\regfile1|muxes_rs2|mux10|S[40]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~477_combout\ = (\regfile1|muxes_rs2|mux10|S[40]~476_combout\ & (((\regfile1|regx27|Q\(40))) # (!\RI1|riOUT\(20)))) # (!\regfile1|muxes_rs2|mux10|S[40]~476_combout\ & (\RI1|riOUT\(20) & ((\regfile1|regx25|Q\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[40]~476_combout\,
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx27|Q\(40),
	datad => \regfile1|regx25|Q\(40),
	combout => \regfile1|muxes_rs2|mux10|S[40]~477_combout\);

-- Location: LCFF_X25_Y16_N19
\regfile1|regx18|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(40));

-- Location: LCCOMB_X28_Y16_N26
\regfile1|regx17|Q[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[40]~feeder_combout\ = \mux0_1|Mux23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux23~0_combout\,
	combout => \regfile1|regx17|Q[40]~feeder_combout\);

-- Location: LCFF_X28_Y16_N27
\regfile1|regx17|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[40]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(40));

-- Location: LCFF_X25_Y16_N25
\regfile1|regx16|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(40));

-- Location: LCCOMB_X25_Y16_N24
\regfile1|muxes_rs2|mux10|S[40]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~478_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(40)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(40) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(40),
	datac => \regfile1|regx16|Q\(40),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[40]~478_combout\);

-- Location: LCCOMB_X25_Y16_N6
\regfile1|muxes_rs2|mux10|S[40]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~479_combout\ = (\regfile1|muxes_rs2|mux10|S[40]~478_combout\ & ((\regfile1|regx19|Q\(40)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[40]~478_combout\ & (((\regfile1|regx18|Q\(40) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(40),
	datab => \regfile1|regx18|Q\(40),
	datac => \regfile1|muxes_rs2|mux10|S[40]~478_combout\,
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[40]~479_combout\);

-- Location: LCCOMB_X25_Y16_N4
\regfile1|muxes_rs2|mux10|S[40]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~480_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[40]~477_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[40]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[40]~477_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[40]~479_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~480_combout\);

-- Location: LCFF_X29_Y18_N29
\regfile1|regx31|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux23~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(40));

-- Location: LCFF_X33_Y18_N21
\regfile1|regx30|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(40));

-- Location: LCCOMB_X30_Y18_N6
\regfile1|regx29|Q[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[40]~feeder_combout\ = \mux0_1|Mux23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux23~0_combout\,
	combout => \regfile1|regx29|Q[40]~feeder_combout\);

-- Location: LCFF_X30_Y18_N7
\regfile1|regx29|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[40]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(40));

-- Location: LCFF_X33_Y18_N31
\regfile1|regx28|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(40));

-- Location: LCCOMB_X33_Y18_N30
\regfile1|muxes_rs2|mux10|S[40]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~481_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(40))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx29|Q\(40),
	datac => \regfile1|regx28|Q\(40),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[40]~481_combout\);

-- Location: LCCOMB_X33_Y18_N20
\regfile1|muxes_rs2|mux10|S[40]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~482_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[40]~481_combout\ & (\regfile1|regx31|Q\(40))) # (!\regfile1|muxes_rs2|mux10|S[40]~481_combout\ & ((\regfile1|regx30|Q\(40)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[40]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx31|Q\(40),
	datac => \regfile1|regx30|Q\(40),
	datad => \regfile1|muxes_rs2|mux10|S[40]~481_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~482_combout\);

-- Location: LCCOMB_X25_Y16_N14
\regfile1|muxes_rs2|mux10|S[40]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~483_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[40]~480_combout\ & ((\regfile1|muxes_rs2|mux10|S[40]~482_combout\))) # (!\regfile1|muxes_rs2|mux10|S[40]~480_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[40]~475_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[40]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[40]~475_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[40]~480_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[40]~482_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~483_combout\);

-- Location: LCFF_X29_Y21_N27
\regfile1|regx2|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(40));

-- Location: LCFF_X29_Y22_N3
\regfile1|regx3|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(40));

-- Location: LCFF_X31_Y26_N17
\regfile1|regx6|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(40));

-- Location: LCFF_X30_Y26_N7
\regfile1|regx7|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(40));

-- Location: LCFF_X30_Y26_N13
\regfile1|regx4|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(40));

-- Location: LCCOMB_X31_Y24_N0
\regfile1|regx5|Q[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[40]~feeder_combout\ = \mux0_1|Mux23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux23~0_combout\,
	combout => \regfile1|regx5|Q[40]~feeder_combout\);

-- Location: LCFF_X31_Y24_N1
\regfile1|regx5|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[40]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(40));

-- Location: LCCOMB_X30_Y26_N12
\regfile1|muxes_rs2|mux10|S[40]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~469_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(40)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(40),
	datad => \regfile1|regx5|Q\(40),
	combout => \regfile1|muxes_rs2|mux10|S[40]~469_combout\);

-- Location: LCCOMB_X30_Y26_N6
\regfile1|muxes_rs2|mux10|S[40]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~470_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[40]~469_combout\ & ((\regfile1|regx7|Q\(40)))) # (!\regfile1|muxes_rs2|mux10|S[40]~469_combout\ & (\regfile1|regx6|Q\(40))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[40]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(40),
	datac => \regfile1|regx7|Q\(40),
	datad => \regfile1|muxes_rs2|mux10|S[40]~469_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~470_combout\);

-- Location: LCCOMB_X29_Y22_N2
\regfile1|muxes_rs2|mux10|S[40]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~471_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[40]~470_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(40),
	datad => \regfile1|muxes_rs2|mux10|S[40]~470_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~471_combout\);

-- Location: LCCOMB_X25_Y18_N12
\regfile1|muxes_rs2|mux10|S[40]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~472_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[40]~471_combout\ & ((\regfile1|regx2|Q\(40)))) # (!\regfile1|muxes_rs2|mux10|S[40]~471_combout\ & (\regfile1|regx1|Q\(40))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[40]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(40),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(40),
	datad => \regfile1|muxes_rs2|mux10|S[40]~471_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~472_combout\);

-- Location: LCCOMB_X25_Y16_N12
\regfile1|muxes_rs2|mux10|S[40]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~473_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[40]~468_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[40]~472_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[40]~468_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[40]~472_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~473_combout\);

-- Location: LCCOMB_X25_Y16_N28
\regfile1|muxes_rs2|mux10|S[40]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[40]~484_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[40]~473_combout\ & ((\regfile1|muxes_rs2|mux10|S[40]~483_combout\))) # (!\regfile1|muxes_rs2|mux10|S[40]~473_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[40]~466_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[40]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[40]~466_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[40]~483_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[40]~473_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[40]~484_combout\);

-- Location: LCFF_X33_Y22_N9
\regfile1|regx21|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(46));

-- Location: LCFF_X33_Y22_N31
\regfile1|regx23|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(46));

-- Location: LCFF_X32_Y20_N3
\regfile1|regx22|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(46));

-- Location: LCFF_X32_Y20_N5
\regfile1|regx20|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(46));

-- Location: LCCOMB_X32_Y20_N4
\regfile1|muxes_rs2|mux10|S[46]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~354_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(46))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(46),
	datac => \regfile1|regx20|Q\(46),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[46]~354_combout\);

-- Location: LCCOMB_X31_Y20_N8
\regfile1|muxes_rs2|mux10|S[46]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~355_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[46]~354_combout\ & ((\regfile1|regx23|Q\(46)))) # (!\regfile1|muxes_rs2|mux10|S[46]~354_combout\ & (\regfile1|regx21|Q\(46))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[46]~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx21|Q\(46),
	datac => \regfile1|regx23|Q\(46),
	datad => \regfile1|muxes_rs2|mux10|S[46]~354_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~355_combout\);

-- Location: LCFF_X31_Y18_N23
\regfile1|regx31|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux17~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(46));

-- Location: LCCOMB_X33_Y18_N8
\regfile1|muxes_rs2|mux10|S[46]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~362_combout\ = (\regfile1|muxes_rs2|mux10|S[46]~361_combout\ & (((\regfile1|regx31|Q\(46))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[46]~361_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx30|Q\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[46]~361_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx30|Q\(46),
	datad => \regfile1|regx31|Q\(46),
	combout => \regfile1|muxes_rs2|mux10|S[46]~362_combout\);

-- Location: LCFF_X32_Y16_N3
\regfile1|regx18|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(46));

-- Location: LCCOMB_X28_Y16_N10
\regfile1|regx17|Q[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[46]~feeder_combout\ = \mux0_1|Mux17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux17~0_combout\,
	combout => \regfile1|regx17|Q[46]~feeder_combout\);

-- Location: LCFF_X28_Y16_N11
\regfile1|regx17|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[46]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(46));

-- Location: LCFF_X32_Y16_N9
\regfile1|regx16|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(46));

-- Location: LCCOMB_X32_Y16_N8
\regfile1|muxes_rs2|mux10|S[46]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~358_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(46)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(46) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(46),
	datac => \regfile1|regx16|Q\(46),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[46]~358_combout\);

-- Location: LCCOMB_X32_Y16_N30
\regfile1|muxes_rs2|mux10|S[46]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~359_combout\ = (\regfile1|muxes_rs2|mux10|S[46]~358_combout\ & ((\regfile1|regx19|Q\(46)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[46]~358_combout\ & (((\regfile1|regx18|Q\(46) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(46),
	datab => \regfile1|regx18|Q\(46),
	datac => \regfile1|muxes_rs2|mux10|S[46]~358_combout\,
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[46]~359_combout\);

-- Location: LCFF_X31_Y16_N3
\regfile1|regx25|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(46));

-- Location: LCFF_X31_Y16_N5
\regfile1|regx27|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(46));

-- Location: LCFF_X29_Y15_N1
\regfile1|regx24|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(46));

-- Location: LCCOMB_X29_Y15_N0
\regfile1|muxes_rs2|mux10|S[46]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~356_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(46))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(46),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(46),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[46]~356_combout\);

-- Location: LCCOMB_X31_Y16_N4
\regfile1|muxes_rs2|mux10|S[46]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~357_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[46]~356_combout\ & ((\regfile1|regx27|Q\(46)))) # (!\regfile1|muxes_rs2|mux10|S[46]~356_combout\ & (\regfile1|regx25|Q\(46))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[46]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(46),
	datac => \regfile1|regx27|Q\(46),
	datad => \regfile1|muxes_rs2|mux10|S[46]~356_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~357_combout\);

-- Location: LCCOMB_X30_Y17_N10
\regfile1|muxes_rs2|mux10|S[46]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~360_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23))))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[46]~357_combout\))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[46]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[46]~359_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[46]~357_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~360_combout\);

-- Location: LCCOMB_X30_Y17_N0
\regfile1|muxes_rs2|mux10|S[46]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~363_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[46]~360_combout\ & ((\regfile1|muxes_rs2|mux10|S[46]~362_combout\))) # (!\regfile1|muxes_rs2|mux10|S[46]~360_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[46]~355_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[46]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[46]~355_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[46]~362_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[46]~360_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~363_combout\);

-- Location: LCFF_X32_Y17_N9
\regfile1|regx9|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(46));

-- Location: LCFF_X32_Y17_N15
\regfile1|regx11|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(46));

-- Location: LCFF_X32_Y15_N5
\regfile1|regx10|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(46));

-- Location: LCFF_X32_Y15_N3
\regfile1|regx8|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(46));

-- Location: LCCOMB_X32_Y15_N2
\regfile1|muxes_rs2|mux10|S[46]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~345_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(46)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(46) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(46),
	datac => \regfile1|regx8|Q\(46),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[46]~345_combout\);

-- Location: LCCOMB_X32_Y17_N14
\regfile1|muxes_rs2|mux10|S[46]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~346_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[46]~345_combout\ & ((\regfile1|regx11|Q\(46)))) # (!\regfile1|muxes_rs2|mux10|S[46]~345_combout\ & (\regfile1|regx9|Q\(46))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[46]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx9|Q\(46),
	datac => \regfile1|regx11|Q\(46),
	datad => \regfile1|muxes_rs2|mux10|S[46]~345_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~346_combout\);

-- Location: LCFF_X29_Y22_N7
\regfile1|regx2|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(46));

-- Location: LCFF_X29_Y22_N5
\regfile1|regx3|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(46));

-- Location: LCFF_X31_Y22_N5
\regfile1|regx6|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(46));

-- Location: LCFF_X31_Y22_N15
\regfile1|regx7|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(46));

-- Location: LCFF_X30_Y23_N17
\regfile1|regx5|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(46));

-- Location: LCFF_X30_Y23_N11
\regfile1|regx4|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(46));

-- Location: LCCOMB_X30_Y23_N10
\regfile1|muxes_rs2|mux10|S[46]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~349_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(46))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(46),
	datac => \regfile1|regx4|Q\(46),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[46]~349_combout\);

-- Location: LCCOMB_X31_Y22_N14
\regfile1|muxes_rs2|mux10|S[46]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~350_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[46]~349_combout\ & ((\regfile1|regx7|Q\(46)))) # (!\regfile1|muxes_rs2|mux10|S[46]~349_combout\ & (\regfile1|regx6|Q\(46))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[46]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(46),
	datac => \regfile1|regx7|Q\(46),
	datad => \regfile1|muxes_rs2|mux10|S[46]~349_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~350_combout\);

-- Location: LCCOMB_X29_Y22_N4
\regfile1|muxes_rs2|mux10|S[46]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~351_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[46]~350_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(46),
	datad => \regfile1|muxes_rs2|mux10|S[46]~350_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~351_combout\);

-- Location: LCCOMB_X29_Y22_N6
\regfile1|muxes_rs2|mux10|S[46]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~352_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[46]~351_combout\ & ((\regfile1|regx2|Q\(46)))) # (!\regfile1|muxes_rs2|mux10|S[46]~351_combout\ & (\regfile1|regx1|Q\(46))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[46]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(46),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(46),
	datad => \regfile1|muxes_rs2|mux10|S[46]~351_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~352_combout\);

-- Location: LCCOMB_X30_Y17_N28
\regfile1|muxes_rs2|mux10|S[46]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~353_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[46]~348_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[46]~352_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[46]~348_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[46]~352_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~353_combout\);

-- Location: LCCOMB_X30_Y17_N22
\regfile1|muxes_rs2|mux10|S[46]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[46]~364_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[46]~353_combout\ & (\regfile1|muxes_rs2|mux10|S[46]~363_combout\)) # (!\regfile1|muxes_rs2|mux10|S[46]~353_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[46]~346_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[46]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[46]~363_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[46]~346_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[46]~353_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[46]~364_combout\);

-- Location: LCCOMB_X32_Y15_N18
\regfile1|muxes_rs2|mux10|S[48]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~305_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx10|Q\(48))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx8|Q\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx8|Q\(48),
	datad => \regfile1|regx10|Q\(48),
	combout => \regfile1|muxes_rs2|mux10|S[48]~305_combout\);

-- Location: LCCOMB_X32_Y17_N16
\regfile1|muxes_rs2|mux10|S[48]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~306_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[48]~305_combout\ & ((\regfile1|regx11|Q\(48)))) # (!\regfile1|muxes_rs2|mux10|S[48]~305_combout\ & (\regfile1|regx9|Q\(48))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[48]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(48),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|muxes_rs2|mux10|S[48]~305_combout\,
	datad => \regfile1|regx11|Q\(48),
	combout => \regfile1|muxes_rs2|mux10|S[48]~306_combout\);

-- Location: LCCOMB_X31_Y26_N30
\regfile1|regx2|Q[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[48]~feeder_combout\ = \mux0_1|Mux15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux15~0_combout\,
	combout => \regfile1|regx2|Q[48]~feeder_combout\);

-- Location: LCFF_X31_Y26_N31
\regfile1|regx2|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[48]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(48));

-- Location: LCFF_X28_Y26_N5
\regfile1|regx1|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(48));

-- Location: LCFF_X30_Y26_N9
\regfile1|regx4|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(48));

-- Location: LCFF_X31_Y18_N29
\regfile1|regx5|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(48));

-- Location: LCCOMB_X30_Y26_N8
\regfile1|muxes_rs2|mux10|S[48]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~309_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(48)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(48),
	datad => \regfile1|regx5|Q\(48),
	combout => \regfile1|muxes_rs2|mux10|S[48]~309_combout\);

-- Location: LCFF_X30_Y26_N15
\regfile1|regx7|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(48));

-- Location: LCCOMB_X31_Y26_N4
\regfile1|regx6|Q[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[48]~feeder_combout\ = \mux0_1|Mux15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux15~0_combout\,
	combout => \regfile1|regx6|Q[48]~feeder_combout\);

-- Location: LCFF_X31_Y26_N5
\regfile1|regx6|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[48]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(48));

-- Location: LCCOMB_X30_Y26_N14
\regfile1|muxes_rs2|mux10|S[48]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~310_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[48]~309_combout\ & (\regfile1|regx7|Q\(48))) # (!\regfile1|muxes_rs2|mux10|S[48]~309_combout\ & ((\regfile1|regx6|Q\(48)))))) # (!\RI1|riOUT\(21) & 
-- (\regfile1|muxes_rs2|mux10|S[48]~309_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|muxes_rs2|mux10|S[48]~309_combout\,
	datac => \regfile1|regx7|Q\(48),
	datad => \regfile1|regx6|Q\(48),
	combout => \regfile1|muxes_rs2|mux10|S[48]~310_combout\);

-- Location: LCCOMB_X29_Y26_N28
\regfile1|muxes_rs2|mux10|S[48]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~311_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[48]~310_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(48))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(48),
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[48]~310_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~311_combout\);

-- Location: LCCOMB_X29_Y26_N2
\regfile1|muxes_rs2|mux10|S[48]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~312_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[48]~311_combout\ & (\regfile1|regx2|Q\(48))) # (!\regfile1|muxes_rs2|mux10|S[48]~311_combout\ & ((\regfile1|regx1|Q\(48)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[48]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(48),
	datac => \regfile1|regx1|Q\(48),
	datad => \regfile1|muxes_rs2|mux10|S[48]~311_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~312_combout\);

-- Location: LCCOMB_X24_Y16_N20
\regfile1|muxes_rs2|mux10|S[48]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~313_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[48]~308_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[48]~312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[48]~308_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[48]~312_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~313_combout\);

-- Location: LCFF_X30_Y19_N23
\regfile1|regx30|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(48));

-- Location: LCFF_X31_Y18_N31
\regfile1|regx31|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux15~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(48));

-- Location: LCFF_X30_Y19_N29
\regfile1|regx28|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(48));

-- Location: LCCOMB_X28_Y16_N24
\regfile1|regx29|Q[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[48]~feeder_combout\ = \mux0_1|Mux15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux15~0_combout\,
	combout => \regfile1|regx29|Q[48]~feeder_combout\);

-- Location: LCFF_X28_Y16_N25
\regfile1|regx29|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[48]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(48));

-- Location: LCCOMB_X30_Y19_N28
\regfile1|muxes_rs2|mux10|S[48]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~321_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx29|Q\(48)))) # (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(48),
	datad => \regfile1|regx29|Q\(48),
	combout => \regfile1|muxes_rs2|mux10|S[48]~321_combout\);

-- Location: LCCOMB_X30_Y19_N2
\regfile1|muxes_rs2|mux10|S[48]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~322_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[48]~321_combout\ & ((\regfile1|regx31|Q\(48)))) # (!\regfile1|muxes_rs2|mux10|S[48]~321_combout\ & (\regfile1|regx30|Q\(48))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[48]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(48),
	datac => \regfile1|regx31|Q\(48),
	datad => \regfile1|muxes_rs2|mux10|S[48]~321_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~322_combout\);

-- Location: LCFF_X33_Y22_N25
\regfile1|regx21|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(48));

-- Location: LCCOMB_X33_Y22_N24
\regfile1|muxes_rs2|mux10|S[48]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~315_combout\ = (\regfile1|muxes_rs2|mux10|S[48]~314_combout\ & (((\regfile1|regx23|Q\(48))) # (!\RI1|riOUT\(20)))) # (!\regfile1|muxes_rs2|mux10|S[48]~314_combout\ & (\RI1|riOUT\(20) & (\regfile1|regx21|Q\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[48]~314_combout\,
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx21|Q\(48),
	datad => \regfile1|regx23|Q\(48),
	combout => \regfile1|muxes_rs2|mux10|S[48]~315_combout\);

-- Location: LCFF_X31_Y16_N19
\regfile1|regx27|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(48));

-- Location: LCFF_X31_Y16_N25
\regfile1|regx25|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(48));

-- Location: LCFF_X29_Y15_N29
\regfile1|regx26|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(48));

-- Location: LCFF_X29_Y15_N7
\regfile1|regx24|Q[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux15~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(48));

-- Location: LCCOMB_X29_Y15_N6
\regfile1|muxes_rs2|mux10|S[48]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~316_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(48)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(48) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(48),
	datac => \regfile1|regx24|Q\(48),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[48]~316_combout\);

-- Location: LCCOMB_X31_Y16_N24
\regfile1|muxes_rs2|mux10|S[48]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~317_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[48]~316_combout\ & (\regfile1|regx27|Q\(48))) # (!\regfile1|muxes_rs2|mux10|S[48]~316_combout\ & ((\regfile1|regx25|Q\(48)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[48]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(48),
	datac => \regfile1|regx25|Q\(48),
	datad => \regfile1|muxes_rs2|mux10|S[48]~316_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~317_combout\);

-- Location: LCCOMB_X27_Y16_N20
\regfile1|muxes_rs2|mux10|S[48]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~320_combout\ = (\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[48]~317_combout\) # (\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[48]~319_combout\ & ((!\RI1|riOUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[48]~319_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[48]~317_combout\,
	datad => \RI1|riOUT\(22),
	combout => \regfile1|muxes_rs2|mux10|S[48]~320_combout\);

-- Location: LCCOMB_X24_Y16_N30
\regfile1|muxes_rs2|mux10|S[48]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~323_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[48]~320_combout\ & (\regfile1|muxes_rs2|mux10|S[48]~322_combout\)) # (!\regfile1|muxes_rs2|mux10|S[48]~320_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[48]~315_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[48]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[48]~322_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[48]~315_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[48]~320_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~323_combout\);

-- Location: LCCOMB_X24_Y16_N0
\regfile1|muxes_rs2|mux10|S[48]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[48]~324_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[48]~313_combout\ & ((\regfile1|muxes_rs2|mux10|S[48]~323_combout\))) # (!\regfile1|muxes_rs2|mux10|S[48]~313_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[48]~306_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[48]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[48]~306_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[48]~313_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[48]~323_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[48]~324_combout\);

-- Location: LCCOMB_X31_Y18_N20
\memoriaPrograma|concatenador1|saida[45]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[45]~22_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(5)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(5),
	combout => \memoriaPrograma|concatenador1|saida[45]~22_combout\);

-- Location: LCCOMB_X31_Y18_N26
\memoriaPrograma|concatenador1|saida[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(45) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[45]~22_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datab => \memoriaPrograma|concatenador1|saida\(45),
	datad => \memoriaPrograma|concatenador1|saida[45]~22_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(45));

-- Location: LCCOMB_X31_Y18_N6
\mux0_1|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux18~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(45)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(45),
	combout => \mux0_1|Mux18~0_combout\);

-- Location: LCFF_X22_Y18_N29
\regfile1|regx13|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(45));

-- Location: LCFF_X22_Y18_N11
\regfile1|regx15|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(45));

-- Location: LCFF_X31_Y21_N27
\regfile1|regx14|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(45));

-- Location: LCFF_X31_Y21_N13
\regfile1|regx12|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(45));

-- Location: LCCOMB_X31_Y21_N12
\regfile1|muxes_rs2|mux10|S[45]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~365_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx14|Q\(45))) # (!\RI1|riOUT\(21) & ((\regfile1|regx12|Q\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx14|Q\(45),
	datac => \regfile1|regx12|Q\(45),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[45]~365_combout\);

-- Location: LCCOMB_X22_Y18_N10
\regfile1|muxes_rs2|mux10|S[45]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~366_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[45]~365_combout\ & ((\regfile1|regx15|Q\(45)))) # (!\regfile1|muxes_rs2|mux10|S[45]~365_combout\ & (\regfile1|regx13|Q\(45))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[45]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx13|Q\(45),
	datac => \regfile1|regx15|Q\(45),
	datad => \regfile1|muxes_rs2|mux10|S[45]~365_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~366_combout\);

-- Location: LCFF_X32_Y17_N27
\regfile1|regx11|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(45));

-- Location: LCFF_X32_Y15_N9
\regfile1|regx10|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(45));

-- Location: LCFF_X32_Y15_N15
\regfile1|regx8|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(45));

-- Location: LCCOMB_X32_Y15_N14
\regfile1|muxes_rs2|mux10|S[45]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~367_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(45)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(45) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx10|Q\(45),
	datac => \regfile1|regx8|Q\(45),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[45]~367_combout\);

-- Location: LCCOMB_X32_Y17_N26
\regfile1|muxes_rs2|mux10|S[45]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~368_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[45]~367_combout\ & ((\regfile1|regx11|Q\(45)))) # (!\regfile1|muxes_rs2|mux10|S[45]~367_combout\ & (\regfile1|regx9|Q\(45))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[45]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(45),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx11|Q\(45),
	datad => \regfile1|muxes_rs2|mux10|S[45]~367_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~368_combout\);

-- Location: LCFF_X29_Y22_N23
\regfile1|regx2|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(45));

-- Location: LCCOMB_X34_Y17_N24
\regfile1|regx1|Q[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[45]~feeder_combout\ = \mux0_1|Mux18~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux18~0_combout\,
	combout => \regfile1|regx1|Q[45]~feeder_combout\);

-- Location: LCFF_X34_Y17_N25
\regfile1|regx1|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[45]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(45));

-- Location: LCFF_X31_Y22_N23
\regfile1|regx7|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(45));

-- Location: LCFF_X31_Y23_N21
\regfile1|regx4|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(45));

-- Location: LCCOMB_X31_Y18_N24
\regfile1|regx5|Q[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[45]~feeder_combout\ = \mux0_1|Mux18~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux18~0_combout\,
	combout => \regfile1|regx5|Q[45]~feeder_combout\);

-- Location: LCFF_X31_Y18_N25
\regfile1|regx5|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[45]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(45));

-- Location: LCCOMB_X31_Y23_N14
\regfile1|muxes_rs2|mux10|S[45]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~369_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(45)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(45),
	datad => \regfile1|regx5|Q\(45),
	combout => \regfile1|muxes_rs2|mux10|S[45]~369_combout\);

-- Location: LCCOMB_X31_Y22_N22
\regfile1|muxes_rs2|mux10|S[45]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~370_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[45]~369_combout\ & ((\regfile1|regx7|Q\(45)))) # (!\regfile1|muxes_rs2|mux10|S[45]~369_combout\ & (\regfile1|regx6|Q\(45))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[45]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(45),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(45),
	datad => \regfile1|muxes_rs2|mux10|S[45]~369_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~370_combout\);

-- Location: LCCOMB_X34_Y17_N18
\regfile1|muxes_rs2|mux10|S[45]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~371_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[45]~370_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(45) & (\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(45),
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[45]~370_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~371_combout\);

-- Location: LCCOMB_X34_Y17_N4
\regfile1|muxes_rs2|mux10|S[45]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~372_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[45]~371_combout\ & (\regfile1|regx2|Q\(45))) # (!\regfile1|muxes_rs2|mux10|S[45]~371_combout\ & ((\regfile1|regx1|Q\(45)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[45]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(45),
	datac => \regfile1|regx1|Q\(45),
	datad => \regfile1|muxes_rs2|mux10|S[45]~371_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~372_combout\);

-- Location: LCCOMB_X34_Y17_N14
\regfile1|muxes_rs2|mux10|S[45]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~373_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[45]~368_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (((!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & \regfile1|muxes_rs2|mux10|S[45]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[45]~368_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[45]~372_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~373_combout\);

-- Location: LCFF_X28_Y17_N23
\regfile1|regx23|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(45));

-- Location: LCFF_X28_Y17_N17
\regfile1|regx22|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(45));

-- Location: LCFF_X31_Y15_N15
\regfile1|regx20|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(45));

-- Location: LCCOMB_X31_Y15_N8
\regfile1|muxes_rs2|mux10|S[45]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~376_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx21|Q\(45)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx20|Q\(45) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(45),
	datab => \regfile1|regx20|Q\(45),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[45]~376_combout\);

-- Location: LCCOMB_X28_Y17_N16
\regfile1|muxes_rs2|mux10|S[45]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~377_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[45]~376_combout\ & (\regfile1|regx23|Q\(45))) # (!\regfile1|muxes_rs2|mux10|S[45]~376_combout\ & ((\regfile1|regx22|Q\(45)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[45]~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(45),
	datac => \regfile1|regx22|Q\(45),
	datad => \regfile1|muxes_rs2|mux10|S[45]~376_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~377_combout\);

-- Location: LCFF_X32_Y16_N1
\regfile1|regx18|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(45));

-- Location: LCFF_X28_Y15_N27
\regfile1|regx19|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(45));

-- Location: LCCOMB_X32_Y16_N0
\regfile1|muxes_rs2|mux10|S[45]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~379_combout\ = (\regfile1|muxes_rs2|mux10|S[45]~378_combout\ & (((\regfile1|regx19|Q\(45))) # (!\RI1|riOUT\(21)))) # (!\regfile1|muxes_rs2|mux10|S[45]~378_combout\ & (\RI1|riOUT\(21) & (\regfile1|regx18|Q\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[45]~378_combout\,
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(45),
	datad => \regfile1|regx19|Q\(45),
	combout => \regfile1|muxes_rs2|mux10|S[45]~379_combout\);

-- Location: LCCOMB_X32_Y16_N4
\regfile1|muxes_rs2|mux10|S[45]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~380_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[45]~377_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[45]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[45]~377_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[45]~379_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~380_combout\);

-- Location: LCFF_X28_Y13_N7
\regfile1|regx29|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(45));

-- Location: LCFF_X24_Y15_N23
\regfile1|regx30|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(45));

-- Location: LCCOMB_X24_Y15_N6
\regfile1|muxes_rs2|mux10|S[45]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~381_combout\ = (\RI1|riOUT\(21) & (((\regfile1|regx30|Q\(45)) # (\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (\regfile1|regx28|Q\(45) & ((!\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(45),
	datab => \regfile1|regx30|Q\(45),
	datac => \RI1|riOUT\(21),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[45]~381_combout\);

-- Location: LCCOMB_X28_Y13_N6
\regfile1|muxes_rs2|mux10|S[45]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~382_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[45]~381_combout\ & (\regfile1|regx31|Q\(45))) # (!\regfile1|muxes_rs2|mux10|S[45]~381_combout\ & ((\regfile1|regx29|Q\(45)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[45]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(45),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx29|Q\(45),
	datad => \regfile1|muxes_rs2|mux10|S[45]~381_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~382_combout\);

-- Location: LCCOMB_X32_Y16_N10
\regfile1|muxes_rs2|mux10|S[45]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~383_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[45]~380_combout\ & ((\regfile1|muxes_rs2|mux10|S[45]~382_combout\))) # (!\regfile1|muxes_rs2|mux10|S[45]~380_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[45]~375_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[45]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[45]~375_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[45]~380_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[45]~382_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~383_combout\);

-- Location: LCCOMB_X34_Y17_N8
\regfile1|muxes_rs2|mux10|S[45]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[45]~384_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[45]~373_combout\ & ((\regfile1|muxes_rs2|mux10|S[45]~383_combout\))) # (!\regfile1|muxes_rs2|mux10|S[45]~373_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[45]~366_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[45]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[45]~366_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[45]~373_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[45]~383_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[45]~384_combout\);

-- Location: LCCOMB_X31_Y18_N14
\memoriaPrograma|concatenador1|saida[44]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[44]~23_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(4))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(4),
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[44]~23_combout\);

-- Location: LCCOMB_X31_Y18_N0
\memoriaPrograma|concatenador1|saida[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(44) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[44]~23_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(44),
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[44]~23_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(44));

-- Location: LCCOMB_X31_Y18_N16
\mux0_1|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux19~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(44)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(44),
	combout => \mux0_1|Mux19~0_combout\);

-- Location: LCFF_X33_Y22_N15
\regfile1|regx23|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(44));

-- Location: LCFF_X33_Y22_N5
\regfile1|regx21|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(44));

-- Location: LCCOMB_X33_Y22_N4
\regfile1|muxes_rs2|mux10|S[44]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~395_combout\ = (\regfile1|muxes_rs2|mux10|S[44]~394_combout\ & ((\regfile1|regx23|Q\(44)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[44]~394_combout\ & (((\regfile1|regx21|Q\(44) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[44]~394_combout\,
	datab => \regfile1|regx23|Q\(44),
	datac => \regfile1|regx21|Q\(44),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[44]~395_combout\);

-- Location: LCFF_X32_Y16_N21
\regfile1|regx18|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(44));

-- Location: LCFF_X32_Y16_N19
\regfile1|regx16|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(44));

-- Location: LCFF_X28_Y15_N11
\regfile1|regx17|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(44));

-- Location: LCCOMB_X32_Y16_N18
\regfile1|muxes_rs2|mux10|S[44]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~398_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx17|Q\(44))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx16|Q\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(44),
	datad => \regfile1|regx17|Q\(44),
	combout => \regfile1|muxes_rs2|mux10|S[44]~398_combout\);

-- Location: LCCOMB_X32_Y16_N20
\regfile1|muxes_rs2|mux10|S[44]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~399_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[44]~398_combout\ & (\regfile1|regx19|Q\(44))) # (!\regfile1|muxes_rs2|mux10|S[44]~398_combout\ & ((\regfile1|regx18|Q\(44)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[44]~398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(44),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(44),
	datad => \regfile1|muxes_rs2|mux10|S[44]~398_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~399_combout\);

-- Location: LCFF_X35_Y18_N5
\regfile1|regx25|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(44));

-- Location: LCFF_X35_Y18_N3
\regfile1|regx27|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(44));

-- Location: LCFF_X29_Y15_N15
\regfile1|regx26|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(44));

-- Location: LCFF_X29_Y15_N5
\regfile1|regx24|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(44));

-- Location: LCCOMB_X29_Y15_N4
\regfile1|muxes_rs2|mux10|S[44]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~396_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(44)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(44) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(44),
	datac => \regfile1|regx24|Q\(44),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[44]~396_combout\);

-- Location: LCCOMB_X35_Y18_N2
\regfile1|muxes_rs2|mux10|S[44]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~397_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[44]~396_combout\ & ((\regfile1|regx27|Q\(44)))) # (!\regfile1|muxes_rs2|mux10|S[44]~396_combout\ & (\regfile1|regx25|Q\(44))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[44]~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(44),
	datac => \regfile1|regx27|Q\(44),
	datad => \regfile1|muxes_rs2|mux10|S[44]~396_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~397_combout\);

-- Location: LCCOMB_X35_Y18_N28
\regfile1|muxes_rs2|mux10|S[44]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~400_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[44]~397_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[44]~399_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[44]~399_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[44]~397_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~400_combout\);

-- Location: LCCOMB_X35_Y18_N26
\regfile1|muxes_rs2|mux10|S[44]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~403_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[44]~400_combout\ & (\regfile1|muxes_rs2|mux10|S[44]~402_combout\)) # (!\regfile1|muxes_rs2|mux10|S[44]~400_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[44]~395_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[44]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[44]~402_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[44]~395_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[44]~400_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~403_combout\);

-- Location: LCFF_X30_Y15_N31
\regfile1|regx14|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(44));

-- Location: LCFF_X30_Y17_N17
\regfile1|regx13|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(44));

-- Location: LCFF_X30_Y15_N13
\regfile1|regx12|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(44));

-- Location: LCCOMB_X30_Y15_N12
\regfile1|muxes_rs2|mux10|S[44]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~387_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(44))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(44))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx13|Q\(44),
	datac => \regfile1|regx12|Q\(44),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[44]~387_combout\);

-- Location: LCCOMB_X30_Y15_N30
\regfile1|muxes_rs2|mux10|S[44]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~388_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[44]~387_combout\ & (\regfile1|regx15|Q\(44))) # (!\regfile1|muxes_rs2|mux10|S[44]~387_combout\ & ((\regfile1|regx14|Q\(44)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[44]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(44),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(44),
	datad => \regfile1|muxes_rs2|mux10|S[44]~387_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~388_combout\);

-- Location: LCFF_X30_Y22_N27
\regfile1|regx1|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(44));

-- Location: LCFF_X31_Y22_N9
\regfile1|regx6|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(44));

-- Location: LCFF_X31_Y22_N27
\regfile1|regx7|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(44));

-- Location: LCFF_X32_Y22_N7
\regfile1|regx4|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(44));

-- Location: LCCOMB_X32_Y21_N18
\regfile1|regx5|Q[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[44]~feeder_combout\ = \mux0_1|Mux19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux19~0_combout\,
	combout => \regfile1|regx5|Q[44]~feeder_combout\);

-- Location: LCFF_X32_Y21_N19
\regfile1|regx5|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[44]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(44));

-- Location: LCCOMB_X32_Y22_N6
\regfile1|muxes_rs2|mux10|S[44]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~389_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(44)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(44),
	datad => \regfile1|regx5|Q\(44),
	combout => \regfile1|muxes_rs2|mux10|S[44]~389_combout\);

-- Location: LCCOMB_X31_Y22_N26
\regfile1|muxes_rs2|mux10|S[44]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~390_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[44]~389_combout\ & ((\regfile1|regx7|Q\(44)))) # (!\regfile1|muxes_rs2|mux10|S[44]~389_combout\ & (\regfile1|regx6|Q\(44))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[44]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(44),
	datac => \regfile1|regx7|Q\(44),
	datad => \regfile1|muxes_rs2|mux10|S[44]~389_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~390_combout\);

-- Location: LCFF_X30_Y22_N13
\regfile1|regx3|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(44));

-- Location: LCCOMB_X30_Y22_N6
\regfile1|muxes_rs2|mux10|S[44]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~391_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs2|mux10|S[44]~390_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(44)))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[44]~390_combout\,
	datad => \regfile1|regx3|Q\(44),
	combout => \regfile1|muxes_rs2|mux10|S[44]~391_combout\);

-- Location: LCCOMB_X30_Y22_N26
\regfile1|muxes_rs2|mux10|S[44]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~392_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[44]~391_combout\ & (\regfile1|regx2|Q\(44))) # (!\regfile1|muxes_rs2|mux10|S[44]~391_combout\ & ((\regfile1|regx1|Q\(44)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[44]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(44),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(44),
	datad => \regfile1|muxes_rs2|mux10|S[44]~391_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~392_combout\);

-- Location: LCCOMB_X31_Y13_N24
\regfile1|muxes_rs2|mux10|S[44]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~393_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[44]~388_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[44]~392_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[44]~388_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[44]~392_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~393_combout\);

-- Location: LCCOMB_X31_Y17_N18
\regfile1|muxes_rs2|mux10|S[44]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[44]~404_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[44]~393_combout\ & ((\regfile1|muxes_rs2|mux10|S[44]~403_combout\))) # (!\regfile1|muxes_rs2|mux10|S[44]~393_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[44]~386_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[44]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[44]~386_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[44]~403_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[44]~393_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[44]~404_combout\);

-- Location: LCCOMB_X29_Y18_N14
\memoriaPrograma|concatenador1|saida[43]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[43]~24_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(3)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(3),
	combout => \memoriaPrograma|concatenador1|saida[43]~24_combout\);

-- Location: LCCOMB_X29_Y18_N6
\memoriaPrograma|concatenador1|saida[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(43) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[43]~24_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(43),
	datab => \memoriaPrograma|concatenador1|saida[43]~24_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(43));

-- Location: LCCOMB_X29_Y18_N16
\mux0_1|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux20~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(43)))))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(1),
	datad => \memoriaPrograma|concatenador1|saida\(43),
	combout => \mux0_1|Mux20~0_combout\);

-- Location: LCFF_X22_Y18_N5
\regfile1|regx13|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(43));

-- Location: LCFF_X22_Y18_N27
\regfile1|regx15|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(43));

-- Location: LCFF_X31_Y21_N25
\regfile1|regx12|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(43));

-- Location: LCCOMB_X31_Y21_N24
\regfile1|muxes_rs2|mux10|S[43]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~405_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(43)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(43) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(43),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(43),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[43]~405_combout\);

-- Location: LCCOMB_X22_Y18_N26
\regfile1|muxes_rs2|mux10|S[43]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~406_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[43]~405_combout\ & ((\regfile1|regx15|Q\(43)))) # (!\regfile1|muxes_rs2|mux10|S[43]~405_combout\ & (\regfile1|regx13|Q\(43))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[43]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx13|Q\(43),
	datac => \regfile1|regx15|Q\(43),
	datad => \regfile1|muxes_rs2|mux10|S[43]~405_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~406_combout\);

-- Location: LCFF_X29_Y14_N5
\regfile1|regx9|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(43));

-- Location: LCFF_X29_Y14_N19
\regfile1|regx11|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(43));

-- Location: LCCOMB_X29_Y14_N18
\regfile1|muxes_rs2|mux10|S[43]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~408_combout\ = (\regfile1|muxes_rs2|mux10|S[43]~407_combout\ & (((\regfile1|regx11|Q\(43)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[43]~407_combout\ & (\regfile1|regx9|Q\(43) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[43]~407_combout\,
	datab => \regfile1|regx9|Q\(43),
	datac => \regfile1|regx11|Q\(43),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[43]~408_combout\);

-- Location: LCFF_X29_Y18_N7
\regfile1|regx2|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(43));

-- Location: LCFF_X29_Y22_N9
\regfile1|regx3|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(43));

-- Location: LCFF_X31_Y22_N29
\regfile1|regx6|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(43));

-- Location: LCFF_X31_Y22_N3
\regfile1|regx7|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(43));

-- Location: LCFF_X32_Y22_N9
\regfile1|regx5|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(43));

-- Location: LCFF_X32_Y22_N11
\regfile1|regx4|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(43));

-- Location: LCCOMB_X32_Y22_N4
\regfile1|muxes_rs2|mux10|S[43]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~409_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(43))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(43),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx4|Q\(43),
	combout => \regfile1|muxes_rs2|mux10|S[43]~409_combout\);

-- Location: LCCOMB_X31_Y22_N2
\regfile1|muxes_rs2|mux10|S[43]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~410_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[43]~409_combout\ & ((\regfile1|regx7|Q\(43)))) # (!\regfile1|muxes_rs2|mux10|S[43]~409_combout\ & (\regfile1|regx6|Q\(43))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[43]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(43),
	datac => \regfile1|regx7|Q\(43),
	datad => \regfile1|muxes_rs2|mux10|S[43]~409_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~410_combout\);

-- Location: LCCOMB_X29_Y22_N8
\regfile1|muxes_rs2|mux10|S[43]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~411_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[43]~410_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(43),
	datad => \regfile1|muxes_rs2|mux10|S[43]~410_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~411_combout\);

-- Location: LCCOMB_X30_Y22_N4
\regfile1|muxes_rs2|mux10|S[43]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~412_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[43]~411_combout\ & ((\regfile1|regx2|Q\(43)))) # (!\regfile1|muxes_rs2|mux10|S[43]~411_combout\ & (\regfile1|regx1|Q\(43))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[43]~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(43),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(43),
	datad => \regfile1|muxes_rs2|mux10|S[43]~411_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~412_combout\);

-- Location: LCCOMB_X27_Y17_N14
\regfile1|muxes_rs2|mux10|S[43]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~413_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[43]~408_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[43]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[43]~408_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[43]~412_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~413_combout\);

-- Location: LCCOMB_X28_Y13_N30
\regfile1|regx29|Q[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[43]~feeder_combout\ = \mux0_1|Mux20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux20~0_combout\,
	combout => \regfile1|regx29|Q[43]~feeder_combout\);

-- Location: LCFF_X28_Y13_N31
\regfile1|regx29|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[43]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(43));

-- Location: LCFF_X29_Y18_N17
\regfile1|regx31|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux20~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(43));

-- Location: LCCOMB_X28_Y13_N28
\regfile1|muxes_rs2|mux10|S[43]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~422_combout\ = (\regfile1|muxes_rs2|mux10|S[43]~421_combout\ & (((\regfile1|regx31|Q\(43)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[43]~421_combout\ & (\regfile1|regx29|Q\(43) & (\RI1|riOUT\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[43]~421_combout\,
	datab => \regfile1|regx29|Q\(43),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx31|Q\(43),
	combout => \regfile1|muxes_rs2|mux10|S[43]~422_combout\);

-- Location: LCFF_X28_Y15_N5
\regfile1|regx19|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(43));

-- Location: LCFF_X28_Y15_N3
\regfile1|regx17|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(43));

-- Location: LCFF_X25_Y19_N25
\regfile1|regx16|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(43));

-- Location: LCCOMB_X25_Y19_N24
\regfile1|muxes_rs2|mux10|S[43]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~418_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(43))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(43),
	datac => \regfile1|regx16|Q\(43),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[43]~418_combout\);

-- Location: LCCOMB_X25_Y19_N2
\regfile1|muxes_rs2|mux10|S[43]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~419_combout\ = (\regfile1|muxes_rs2|mux10|S[43]~418_combout\ & (((\regfile1|regx19|Q\(43)) # (!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[43]~418_combout\ & (\regfile1|regx18|Q\(43) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(43),
	datab => \regfile1|regx19|Q\(43),
	datac => \regfile1|muxes_rs2|mux10|S[43]~418_combout\,
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[43]~419_combout\);

-- Location: LCFF_X28_Y17_N31
\regfile1|regx23|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(43));

-- Location: LCFF_X28_Y17_N21
\regfile1|regx22|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(43));

-- Location: LCFF_X31_Y15_N1
\regfile1|regx20|Q[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux20~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(43));

-- Location: LCCOMB_X31_Y15_N0
\regfile1|muxes_rs2|mux10|S[43]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~416_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(43))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(43),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(43),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[43]~416_combout\);

-- Location: LCCOMB_X28_Y17_N28
\regfile1|muxes_rs2|mux10|S[43]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~417_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[43]~416_combout\ & (\regfile1|regx23|Q\(43))) # (!\regfile1|muxes_rs2|mux10|S[43]~416_combout\ & ((\regfile1|regx22|Q\(43)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[43]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(43),
	datac => \regfile1|regx22|Q\(43),
	datad => \regfile1|muxes_rs2|mux10|S[43]~416_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~417_combout\);

-- Location: LCCOMB_X25_Y19_N28
\regfile1|muxes_rs2|mux10|S[43]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~420_combout\ = (\RI1|riOUT\(23) & (((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[43]~417_combout\))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[43]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[43]~419_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[43]~417_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~420_combout\);

-- Location: LCCOMB_X27_Y15_N2
\regfile1|muxes_rs2|mux10|S[43]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~423_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[43]~420_combout\ & ((\regfile1|muxes_rs2|mux10|S[43]~422_combout\))) # (!\regfile1|muxes_rs2|mux10|S[43]~420_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[43]~415_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[43]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[43]~415_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[43]~422_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[43]~420_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~423_combout\);

-- Location: LCCOMB_X27_Y17_N8
\regfile1|muxes_rs2|mux10|S[43]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[43]~424_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[43]~413_combout\ & ((\regfile1|muxes_rs2|mux10|S[43]~423_combout\))) # (!\regfile1|muxes_rs2|mux10|S[43]~413_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[43]~406_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[43]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[43]~406_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[43]~413_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[43]~423_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[43]~424_combout\);

-- Location: LCCOMB_X30_Y20_N22
\memoriaPrograma|concatenador1|saida[42]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[42]~25_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(2)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(2),
	combout => \memoriaPrograma|concatenador1|saida[42]~25_combout\);

-- Location: LCCOMB_X29_Y18_N10
\memoriaPrograma|concatenador1|saida[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(42) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[42]~25_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(42),
	datab => \memoriaPrograma|concatenador1|saida[42]~25_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(42));

-- Location: LCCOMB_X29_Y18_N4
\mux0_1|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux21~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(42)))))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(1),
	datad => \memoriaPrograma|concatenador1|saida\(42),
	combout => \mux0_1|Mux21~0_combout\);

-- Location: LCCOMB_X25_Y14_N16
\regfile1|regx8|Q[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx8|Q[42]~feeder_combout\ = \mux0_1|Mux21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux21~0_combout\,
	combout => \regfile1|regx8|Q[42]~feeder_combout\);

-- Location: LCFF_X25_Y14_N17
\regfile1|regx8|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx8|Q[42]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(42));

-- Location: LCFF_X25_Y15_N9
\regfile1|regx10|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(42));

-- Location: LCCOMB_X25_Y15_N18
\regfile1|muxes_rs2|mux10|S[42]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~425_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(42)))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx8|Q\(42),
	datac => \regfile1|regx10|Q\(42),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[42]~425_combout\);

-- Location: LCFF_X25_Y15_N25
\regfile1|regx11|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(42));

-- Location: LCCOMB_X25_Y14_N2
\regfile1|regx9|Q[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[42]~feeder_combout\ = \mux0_1|Mux21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux21~0_combout\,
	combout => \regfile1|regx9|Q[42]~feeder_combout\);

-- Location: LCFF_X25_Y14_N3
\regfile1|regx9|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[42]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(42));

-- Location: LCCOMB_X25_Y15_N14
\regfile1|muxes_rs2|mux10|S[42]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~426_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[42]~425_combout\ & (\regfile1|regx11|Q\(42))) # (!\regfile1|muxes_rs2|mux10|S[42]~425_combout\ & ((\regfile1|regx9|Q\(42)))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[42]~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[42]~425_combout\,
	datac => \regfile1|regx11|Q\(42),
	datad => \regfile1|regx9|Q\(42),
	combout => \regfile1|muxes_rs2|mux10|S[42]~426_combout\);

-- Location: LCFF_X25_Y19_N31
\regfile1|regx18|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(42));

-- Location: LCFF_X28_Y15_N13
\regfile1|regx19|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(42));

-- Location: LCCOMB_X25_Y19_N14
\regfile1|muxes_rs2|mux10|S[42]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~439_combout\ = (\regfile1|muxes_rs2|mux10|S[42]~438_combout\ & (((\regfile1|regx19|Q\(42)) # (!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[42]~438_combout\ & (\regfile1|regx18|Q\(42) & ((\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[42]~438_combout\,
	datab => \regfile1|regx18|Q\(42),
	datac => \regfile1|regx19|Q\(42),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[42]~439_combout\);

-- Location: LCCOMB_X27_Y13_N12
\regfile1|regx27|Q[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[42]~feeder_combout\ = \mux0_1|Mux21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux21~0_combout\,
	combout => \regfile1|regx27|Q[42]~feeder_combout\);

-- Location: LCFF_X27_Y13_N13
\regfile1|regx27|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[42]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(42));

-- Location: LCFF_X27_Y15_N9
\regfile1|regx24|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(42));

-- Location: LCCOMB_X27_Y15_N8
\regfile1|muxes_rs2|mux10|S[42]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~436_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(42))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(42),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(42),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[42]~436_combout\);

-- Location: LCCOMB_X27_Y15_N30
\regfile1|muxes_rs2|mux10|S[42]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~437_combout\ = (\regfile1|muxes_rs2|mux10|S[42]~436_combout\ & (((\regfile1|regx27|Q\(42)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[42]~436_combout\ & (\regfile1|regx25|Q\(42) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(42),
	datab => \regfile1|regx27|Q\(42),
	datac => \regfile1|muxes_rs2|mux10|S[42]~436_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[42]~437_combout\);

-- Location: LCCOMB_X25_Y15_N0
\regfile1|muxes_rs2|mux10|S[42]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~440_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[42]~437_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[42]~439_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[42]~439_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[42]~437_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[42]~440_combout\);

-- Location: LCFF_X32_Y18_N9
\regfile1|regx21|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(42));

-- Location: LCFF_X32_Y20_N27
\regfile1|regx22|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(42));

-- Location: LCFF_X32_Y20_N17
\regfile1|regx20|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(42));

-- Location: LCCOMB_X32_Y20_N16
\regfile1|muxes_rs2|mux10|S[42]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~434_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx22|Q\(42))) # (!\RI1|riOUT\(21) & ((\regfile1|regx20|Q\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx22|Q\(42),
	datac => \regfile1|regx20|Q\(42),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[42]~434_combout\);

-- Location: LCCOMB_X32_Y18_N20
\regfile1|muxes_rs2|mux10|S[42]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~435_combout\ = (\regfile1|muxes_rs2|mux10|S[42]~434_combout\ & ((\regfile1|regx23|Q\(42)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[42]~434_combout\ & (((\regfile1|regx21|Q\(42) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(42),
	datab => \regfile1|regx21|Q\(42),
	datac => \regfile1|muxes_rs2|mux10|S[42]~434_combout\,
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[42]~435_combout\);

-- Location: LCCOMB_X25_Y15_N10
\regfile1|muxes_rs2|mux10|S[42]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~443_combout\ = (\regfile1|muxes_rs2|mux10|S[42]~440_combout\ & ((\regfile1|muxes_rs2|mux10|S[42]~442_combout\) # ((!\RI1|riOUT\(22))))) # (!\regfile1|muxes_rs2|mux10|S[42]~440_combout\ & (((\RI1|riOUT\(22) & 
-- \regfile1|muxes_rs2|mux10|S[42]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[42]~442_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[42]~440_combout\,
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[42]~435_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[42]~443_combout\);

-- Location: LCCOMB_X29_Y17_N22
\regfile1|regx14|Q[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[42]~feeder_combout\ = \mux0_1|Mux21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux21~0_combout\,
	combout => \regfile1|regx14|Q[42]~feeder_combout\);

-- Location: LCFF_X29_Y17_N23
\regfile1|regx14|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[42]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(42));

-- Location: LCFF_X30_Y14_N9
\regfile1|regx13|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(42));

-- Location: LCFF_X30_Y15_N25
\regfile1|regx12|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(42));

-- Location: LCCOMB_X30_Y15_N24
\regfile1|muxes_rs2|mux10|S[42]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~427_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx13|Q\(42))) # (!\RI1|riOUT\(20) & ((\regfile1|regx12|Q\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx13|Q\(42),
	datac => \regfile1|regx12|Q\(42),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[42]~427_combout\);

-- Location: LCCOMB_X25_Y15_N28
\regfile1|muxes_rs2|mux10|S[42]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~428_combout\ = (\regfile1|muxes_rs2|mux10|S[42]~427_combout\ & ((\regfile1|regx15|Q\(42)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[42]~427_combout\ & (((\regfile1|regx14|Q\(42) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(42),
	datab => \regfile1|regx14|Q\(42),
	datac => \regfile1|muxes_rs2|mux10|S[42]~427_combout\,
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[42]~428_combout\);

-- Location: LCFF_X30_Y22_N29
\regfile1|regx1|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(42));

-- Location: LCFF_X30_Y22_N3
\regfile1|regx3|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(42));

-- Location: LCFF_X31_Y22_N31
\regfile1|regx7|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(42));

-- Location: LCFF_X32_Y22_N15
\regfile1|regx5|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(42));

-- Location: LCFF_X32_Y22_N29
\regfile1|regx4|Q[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux21~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(42));

-- Location: LCCOMB_X32_Y22_N28
\regfile1|muxes_rs2|mux10|S[42]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~429_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(42))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(42))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx5|Q\(42),
	datac => \regfile1|regx4|Q\(42),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[42]~429_combout\);

-- Location: LCCOMB_X31_Y22_N30
\regfile1|muxes_rs2|mux10|S[42]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~430_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[42]~429_combout\ & ((\regfile1|regx7|Q\(42)))) # (!\regfile1|muxes_rs2|mux10|S[42]~429_combout\ & (\regfile1|regx6|Q\(42))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[42]~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(42),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(42),
	datad => \regfile1|muxes_rs2|mux10|S[42]~429_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[42]~430_combout\);

-- Location: LCCOMB_X30_Y22_N2
\regfile1|muxes_rs2|mux10|S[42]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~431_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[42]~430_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(42))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(42),
	datad => \regfile1|muxes_rs2|mux10|S[42]~430_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[42]~431_combout\);

-- Location: LCCOMB_X30_Y22_N28
\regfile1|muxes_rs2|mux10|S[42]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~432_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[42]~431_combout\ & (\regfile1|regx2|Q\(42))) # (!\regfile1|muxes_rs2|mux10|S[42]~431_combout\ & ((\regfile1|regx1|Q\(42)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[42]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(42),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(42),
	datad => \regfile1|muxes_rs2|mux10|S[42]~431_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[42]~432_combout\);

-- Location: LCCOMB_X25_Y15_N30
\regfile1|muxes_rs2|mux10|S[42]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~433_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[42]~428_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[42]~432_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[42]~428_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[42]~432_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[42]~433_combout\);

-- Location: LCCOMB_X25_Y15_N20
\regfile1|muxes_rs2|mux10|S[42]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[42]~444_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[42]~433_combout\ & ((\regfile1|muxes_rs2|mux10|S[42]~443_combout\))) # (!\regfile1|muxes_rs2|mux10|S[42]~433_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[42]~426_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[42]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[42]~426_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[42]~443_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[42]~433_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[42]~444_combout\);

-- Location: LCCOMB_X29_Y18_N24
\memoriaPrograma|concatenador1|saida[41]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[41]~26_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(1)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(1),
	combout => \memoriaPrograma|concatenador1|saida[41]~26_combout\);

-- Location: LCCOMB_X29_Y18_N30
\memoriaPrograma|concatenador1|saida[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(41) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[41]~26_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datab => \memoriaPrograma|concatenador1|saida\(41),
	datad => \memoriaPrograma|concatenador1|saida[41]~26_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(41));

-- Location: LCCOMB_X29_Y18_N22
\mux0_1|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux22~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(41)))))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(1),
	datad => \memoriaPrograma|concatenador1|saida\(41),
	combout => \mux0_1|Mux22~0_combout\);

-- Location: LCFF_X27_Y15_N27
\regfile1|regx25|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(41));

-- Location: LCFF_X27_Y15_N13
\regfile1|regx24|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(41));

-- Location: LCCOMB_X27_Y15_N12
\regfile1|muxes_rs2|mux10|S[41]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~454_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx26|Q\(41))) # (!\RI1|riOUT\(21) & ((\regfile1|regx24|Q\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(41),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx24|Q\(41),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[41]~454_combout\);

-- Location: LCCOMB_X27_Y15_N26
\regfile1|muxes_rs2|mux10|S[41]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~455_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[41]~454_combout\ & (\regfile1|regx27|Q\(41))) # (!\regfile1|muxes_rs2|mux10|S[41]~454_combout\ & ((\regfile1|regx25|Q\(41)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[41]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(41),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx25|Q\(41),
	datad => \regfile1|muxes_rs2|mux10|S[41]~454_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~455_combout\);

-- Location: LCFF_X28_Y13_N1
\regfile1|regx29|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(41));

-- Location: LCFF_X30_Y13_N29
\regfile1|regx28|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(41));

-- Location: LCCOMB_X30_Y13_N28
\regfile1|muxes_rs2|mux10|S[41]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~461_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(41)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(41) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(41),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(41),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[41]~461_combout\);

-- Location: LCCOMB_X28_Y13_N10
\regfile1|muxes_rs2|mux10|S[41]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~462_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[41]~461_combout\ & (\regfile1|regx31|Q\(41))) # (!\regfile1|muxes_rs2|mux10|S[41]~461_combout\ & ((\regfile1|regx29|Q\(41)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[41]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(41),
	datab => \regfile1|regx29|Q\(41),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[41]~461_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~462_combout\);

-- Location: LCFF_X25_Y16_N1
\regfile1|regx18|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(41));

-- Location: LCFF_X28_Y15_N31
\regfile1|regx17|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(41));

-- Location: LCFF_X25_Y16_N11
\regfile1|regx16|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(41));

-- Location: LCCOMB_X25_Y16_N10
\regfile1|muxes_rs2|mux10|S[41]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~458_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(41))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(41),
	datac => \regfile1|regx16|Q\(41),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[41]~458_combout\);

-- Location: LCCOMB_X25_Y16_N0
\regfile1|muxes_rs2|mux10|S[41]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~459_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[41]~458_combout\ & (\regfile1|regx19|Q\(41))) # (!\regfile1|muxes_rs2|mux10|S[41]~458_combout\ & ((\regfile1|regx18|Q\(41)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[41]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(41),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(41),
	datad => \regfile1|muxes_rs2|mux10|S[41]~458_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~459_combout\);

-- Location: LCFF_X28_Y17_N15
\regfile1|regx22|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(41));

-- Location: LCFF_X28_Y17_N13
\regfile1|regx23|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(41));

-- Location: LCFF_X32_Y14_N19
\regfile1|regx20|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(41));

-- Location: LCCOMB_X32_Y14_N28
\regfile1|muxes_rs2|mux10|S[41]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~456_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx21|Q\(41)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx20|Q\(41) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(41),
	datab => \regfile1|regx20|Q\(41),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[41]~456_combout\);

-- Location: LCCOMB_X28_Y17_N12
\regfile1|muxes_rs2|mux10|S[41]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~457_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[41]~456_combout\ & ((\regfile1|regx23|Q\(41)))) # (!\regfile1|muxes_rs2|mux10|S[41]~456_combout\ & (\regfile1|regx22|Q\(41))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[41]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(41),
	datac => \regfile1|regx23|Q\(41),
	datad => \regfile1|muxes_rs2|mux10|S[41]~456_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~457_combout\);

-- Location: LCCOMB_X28_Y17_N18
\regfile1|muxes_rs2|mux10|S[41]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~460_combout\ = (\RI1|riOUT\(23) & (\RI1|riOUT\(22))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[41]~457_combout\))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[41]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[41]~459_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[41]~457_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~460_combout\);

-- Location: LCCOMB_X27_Y13_N0
\regfile1|muxes_rs2|mux10|S[41]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~463_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[41]~460_combout\ & ((\regfile1|muxes_rs2|mux10|S[41]~462_combout\))) # (!\regfile1|muxes_rs2|mux10|S[41]~460_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[41]~455_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[41]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[41]~455_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[41]~462_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[41]~460_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~463_combout\);

-- Location: LCFF_X29_Y14_N23
\regfile1|regx11|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(41));

-- Location: LCFF_X29_Y14_N1
\regfile1|regx9|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(41));

-- Location: LCCOMB_X29_Y14_N0
\regfile1|muxes_rs2|mux10|S[41]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~448_combout\ = (\regfile1|muxes_rs2|mux10|S[41]~447_combout\ & ((\regfile1|regx11|Q\(41)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[41]~447_combout\ & (((\regfile1|regx9|Q\(41) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[41]~447_combout\,
	datab => \regfile1|regx11|Q\(41),
	datac => \regfile1|regx9|Q\(41),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[41]~448_combout\);

-- Location: LCCOMB_X31_Y26_N20
\regfile1|regx2|Q[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[41]~feeder_combout\ = \mux0_1|Mux22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux22~0_combout\,
	combout => \regfile1|regx2|Q[41]~feeder_combout\);

-- Location: LCFF_X31_Y26_N21
\regfile1|regx2|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[41]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(41));

-- Location: LCFF_X32_Y25_N3
\regfile1|regx7|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(41));

-- Location: LCCOMB_X32_Y22_N26
\regfile1|regx5|Q[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[41]~feeder_combout\ = \mux0_1|Mux22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux22~0_combout\,
	combout => \regfile1|regx5|Q[41]~feeder_combout\);

-- Location: LCFF_X32_Y22_N27
\regfile1|regx5|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[41]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(41));

-- Location: LCCOMB_X32_Y25_N4
\regfile1|muxes_rs2|mux10|S[41]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~449_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx5|Q\(41)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(41) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(41),
	datab => \regfile1|regx5|Q\(41),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[41]~449_combout\);

-- Location: LCCOMB_X28_Y25_N20
\regfile1|regx6|Q[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[41]~feeder_combout\ = \mux0_1|Mux22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux22~0_combout\,
	combout => \regfile1|regx6|Q[41]~feeder_combout\);

-- Location: LCFF_X28_Y25_N21
\regfile1|regx6|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[41]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(41));

-- Location: LCCOMB_X32_Y25_N24
\regfile1|muxes_rs2|mux10|S[41]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~450_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[41]~449_combout\ & (\regfile1|regx7|Q\(41))) # (!\regfile1|muxes_rs2|mux10|S[41]~449_combout\ & ((\regfile1|regx6|Q\(41)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[41]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx7|Q\(41),
	datac => \regfile1|muxes_rs2|mux10|S[41]~449_combout\,
	datad => \regfile1|regx6|Q\(41),
	combout => \regfile1|muxes_rs2|mux10|S[41]~450_combout\);

-- Location: LCCOMB_X32_Y25_N10
\regfile1|muxes_rs2|mux10|S[41]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~451_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[41]~450_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(41) & ((\regfile1|muxes_rs2|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(41),
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[41]~450_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~451_combout\);

-- Location: LCCOMB_X31_Y26_N10
\regfile1|muxes_rs2|mux10|S[41]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~452_combout\ = (\regfile1|muxes_rs2|mux10|S[41]~451_combout\ & (((\regfile1|regx2|Q\(41)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[41]~451_combout\ & (\regfile1|regx1|Q\(41) & 
-- ((\regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(41),
	datab => \regfile1|regx2|Q\(41),
	datac => \regfile1|muxes_rs2|mux10|S[41]~451_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~452_combout\);

-- Location: LCCOMB_X27_Y15_N0
\regfile1|muxes_rs2|mux10|S[41]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~453_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[41]~448_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[41]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[41]~448_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[41]~452_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~453_combout\);

-- Location: LCCOMB_X27_Y15_N14
\regfile1|muxes_rs2|mux10|S[41]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[41]~464_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[41]~453_combout\ & ((\regfile1|muxes_rs2|mux10|S[41]~463_combout\))) # (!\regfile1|muxes_rs2|mux10|S[41]~453_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[41]~446_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[41]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[41]~446_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[41]~463_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[41]~453_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[41]~464_combout\);

-- Location: LCCOMB_X29_Y18_N18
\memoriaPrograma|concatenador1|saida[39]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[39]~28_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(7)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[39]~28_combout\);

-- Location: LCCOMB_X29_Y18_N2
\memoriaPrograma|concatenador1|saida[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(39) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[39]~28_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(39),
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[39]~28_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(39));

-- Location: LCCOMB_X29_Y18_N20
\mux0_1|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux24~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(39)))))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(1),
	datad => \memoriaPrograma|concatenador1|saida\(39),
	combout => \mux0_1|Mux24~0_combout\);

-- Location: LCFF_X30_Y18_N11
\regfile1|regx29|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(39));

-- Location: LCFF_X30_Y13_N19
\regfile1|regx28|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(39));

-- Location: LCCOMB_X30_Y13_N18
\regfile1|muxes_rs2|mux10|S[39]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~501_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(39)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(39) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(39),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(39),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[39]~501_combout\);

-- Location: LCCOMB_X30_Y13_N8
\regfile1|muxes_rs2|mux10|S[39]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~502_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[39]~501_combout\ & (\regfile1|regx31|Q\(39))) # (!\regfile1|muxes_rs2|mux10|S[39]~501_combout\ & ((\regfile1|regx29|Q\(39)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[39]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(39),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx29|Q\(39),
	datad => \regfile1|muxes_rs2|mux10|S[39]~501_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~502_combout\);

-- Location: LCCOMB_X28_Y13_N22
\regfile1|regx27|Q[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[39]~feeder_combout\ = \mux0_1|Mux24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux24~0_combout\,
	combout => \regfile1|regx27|Q[39]~feeder_combout\);

-- Location: LCFF_X28_Y13_N23
\regfile1|regx27|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[39]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(39));

-- Location: LCFF_X28_Y18_N11
\regfile1|regx24|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(39));

-- Location: LCCOMB_X28_Y18_N10
\regfile1|muxes_rs2|mux10|S[39]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~494_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(39)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(39) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(39),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(39),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[39]~494_combout\);

-- Location: LCCOMB_X28_Y13_N24
\regfile1|muxes_rs2|mux10|S[39]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~495_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[39]~494_combout\ & ((\regfile1|regx27|Q\(39)))) # (!\regfile1|muxes_rs2|mux10|S[39]~494_combout\ & (\regfile1|regx25|Q\(39))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[39]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(39),
	datab => \regfile1|regx27|Q\(39),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|muxes_rs2|mux10|S[39]~494_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~495_combout\);

-- Location: LCCOMB_X29_Y13_N30
\regfile1|muxes_rs2|mux10|S[39]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~503_combout\ = (\regfile1|muxes_rs2|mux10|S[39]~500_combout\ & ((\regfile1|muxes_rs2|mux10|S[39]~502_combout\) # ((!\RI1|riOUT\(23))))) # (!\regfile1|muxes_rs2|mux10|S[39]~500_combout\ & (((\RI1|riOUT\(23) & 
-- \regfile1|muxes_rs2|mux10|S[39]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[39]~500_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[39]~502_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[39]~495_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~503_combout\);

-- Location: LCFF_X29_Y14_N15
\regfile1|regx11|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(39));

-- Location: LCFF_X29_Y14_N17
\regfile1|regx9|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(39));

-- Location: LCCOMB_X29_Y14_N16
\regfile1|muxes_rs2|mux10|S[39]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~488_combout\ = (\regfile1|muxes_rs2|mux10|S[39]~487_combout\ & ((\regfile1|regx11|Q\(39)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[39]~487_combout\ & (((\regfile1|regx9|Q\(39) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[39]~487_combout\,
	datab => \regfile1|regx11|Q\(39),
	datac => \regfile1|regx9|Q\(39),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[39]~488_combout\);

-- Location: LCCOMB_X29_Y19_N28
\regfile1|regx1|Q[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[39]~feeder_combout\ = \mux0_1|Mux24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux24~0_combout\,
	combout => \regfile1|regx1|Q[39]~feeder_combout\);

-- Location: LCFF_X29_Y19_N29
\regfile1|regx1|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[39]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(39));

-- Location: LCFF_X30_Y22_N25
\regfile1|regx3|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(39));

-- Location: LCFF_X31_Y22_N7
\regfile1|regx7|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(39));

-- Location: LCFF_X31_Y18_N27
\regfile1|regx5|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(39));

-- Location: LCCOMB_X32_Y22_N2
\regfile1|muxes_rs2|mux10|S[39]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~489_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(39)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(39),
	datab => \RI1|riOUT\(21),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx5|Q\(39),
	combout => \regfile1|muxes_rs2|mux10|S[39]~489_combout\);

-- Location: LCCOMB_X31_Y22_N6
\regfile1|muxes_rs2|mux10|S[39]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~490_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[39]~489_combout\ & ((\regfile1|regx7|Q\(39)))) # (!\regfile1|muxes_rs2|mux10|S[39]~489_combout\ & (\regfile1|regx6|Q\(39))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[39]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(39),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(39),
	datad => \regfile1|muxes_rs2|mux10|S[39]~489_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~490_combout\);

-- Location: LCCOMB_X30_Y22_N24
\regfile1|muxes_rs2|mux10|S[39]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~491_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[39]~490_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(39))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(39),
	datad => \regfile1|muxes_rs2|mux10|S[39]~490_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~491_combout\);

-- Location: LCCOMB_X29_Y19_N2
\regfile1|muxes_rs2|mux10|S[39]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~492_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[39]~491_combout\ & (\regfile1|regx2|Q\(39))) # (!\regfile1|muxes_rs2|mux10|S[39]~491_combout\ & ((\regfile1|regx1|Q\(39)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[39]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(39),
	datab => \regfile1|regx1|Q\(39),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[39]~491_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~492_combout\);

-- Location: LCCOMB_X29_Y13_N14
\regfile1|muxes_rs2|mux10|S[39]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~493_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[39]~488_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[39]~492_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[39]~488_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[39]~492_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~493_combout\);

-- Location: LCFF_X22_Y18_N19
\regfile1|regx15|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(39));

-- Location: LCFF_X22_Y18_N17
\regfile1|regx13|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(39));

-- Location: LCCOMB_X25_Y17_N30
\regfile1|regx14|Q[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[39]~feeder_combout\ = \mux0_1|Mux24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux24~0_combout\,
	combout => \regfile1|regx14|Q[39]~feeder_combout\);

-- Location: LCFF_X25_Y17_N31
\regfile1|regx14|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[39]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(39));

-- Location: LCCOMB_X25_Y17_N18
\regfile1|muxes_rs2|mux10|S[39]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~485_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(39)))) # (!\RI1|riOUT\(21) & (\regfile1|regx12|Q\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(39),
	datab => \regfile1|regx14|Q\(39),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[39]~485_combout\);

-- Location: LCCOMB_X22_Y18_N16
\regfile1|muxes_rs2|mux10|S[39]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~486_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[39]~485_combout\ & (\regfile1|regx15|Q\(39))) # (!\regfile1|muxes_rs2|mux10|S[39]~485_combout\ & ((\regfile1|regx13|Q\(39)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[39]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx15|Q\(39),
	datac => \regfile1|regx13|Q\(39),
	datad => \regfile1|muxes_rs2|mux10|S[39]~485_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~486_combout\);

-- Location: LCCOMB_X29_Y13_N4
\regfile1|muxes_rs2|mux10|S[39]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[39]~504_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[39]~493_combout\ & (\regfile1|muxes_rs2|mux10|S[39]~503_combout\)) # (!\regfile1|muxes_rs2|mux10|S[39]~493_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[39]~486_combout\))))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[39]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[39]~503_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[39]~493_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[39]~486_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[39]~504_combout\);

-- Location: LCCOMB_X30_Y18_N18
\memoriaPrograma|concatenador1|saida[38]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[38]~29_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(6))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(6),
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[38]~29_combout\);

-- Location: LCCOMB_X30_Y18_N10
\memoriaPrograma|concatenador1|saida[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(38) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[38]~29_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(38),
	datab => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[38]~29_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(38));

-- Location: LCCOMB_X30_Y18_N2
\mux0_1|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux25~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(38)))))) # (!\selMUX0~combout\(0) & (((\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \selMUX0~combout\(1),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(38),
	combout => \mux0_1|Mux25~0_combout\);

-- Location: LCFF_X29_Y14_N25
\regfile1|regx9|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(38));

-- Location: LCFF_X28_Y14_N19
\regfile1|regx10|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(38));

-- Location: LCFF_X28_Y14_N25
\regfile1|regx8|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(38));

-- Location: LCCOMB_X28_Y14_N24
\regfile1|muxes_rs2|mux10|S[38]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~505_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx10|Q\(38))) # (!\RI1|riOUT\(21) & ((\regfile1|regx8|Q\(38))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx10|Q\(38),
	datac => \regfile1|regx8|Q\(38),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[38]~505_combout\);

-- Location: LCCOMB_X29_Y14_N24
\regfile1|muxes_rs2|mux10|S[38]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~506_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[38]~505_combout\ & (\regfile1|regx11|Q\(38))) # (!\regfile1|muxes_rs2|mux10|S[38]~505_combout\ & ((\regfile1|regx9|Q\(38)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[38]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(38),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx9|Q\(38),
	datad => \regfile1|muxes_rs2|mux10|S[38]~505_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~506_combout\);

-- Location: LCFF_X33_Y18_N29
\regfile1|regx30|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(38));

-- Location: LCFF_X33_Y18_N3
\regfile1|regx28|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(38));

-- Location: LCCOMB_X33_Y18_N2
\regfile1|muxes_rs2|mux10|S[38]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~521_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(38))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(38))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(38),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx28|Q\(38),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[38]~521_combout\);

-- Location: LCCOMB_X34_Y18_N30
\regfile1|muxes_rs2|mux10|S[38]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~522_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[38]~521_combout\ & (\regfile1|regx31|Q\(38))) # (!\regfile1|muxes_rs2|mux10|S[38]~521_combout\ & ((\regfile1|regx30|Q\(38)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[38]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(38),
	datab => \regfile1|regx30|Q\(38),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[38]~521_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~522_combout\);

-- Location: LCCOMB_X38_Y20_N16
\regfile1|regx19|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx19|Q[38]~feeder_combout\);

-- Location: LCFF_X38_Y20_N17
\regfile1|regx19|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(38));

-- Location: LCFF_X31_Y19_N19
\regfile1|regx17|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(38));

-- Location: LCCOMB_X30_Y18_N28
\regfile1|regx16|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx16|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx16|Q[38]~feeder_combout\);

-- Location: LCFF_X30_Y18_N29
\regfile1|regx16|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx16|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(38));

-- Location: LCCOMB_X35_Y19_N0
\regfile1|muxes_rs2|mux10|S[38]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~518_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(38))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(38))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx17|Q\(38),
	datac => \regfile1|regx16|Q\(38),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[38]~518_combout\);

-- Location: LCCOMB_X36_Y20_N4
\regfile1|muxes_rs2|mux10|S[38]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~519_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[38]~518_combout\ & ((\regfile1|regx19|Q\(38)))) # (!\regfile1|muxes_rs2|mux10|S[38]~518_combout\ & (\regfile1|regx18|Q\(38))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[38]~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(38),
	datab => \regfile1|regx19|Q\(38),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[38]~518_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~519_combout\);

-- Location: LCCOMB_X34_Y18_N24
\regfile1|muxes_rs2|mux10|S[38]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~520_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[38]~517_combout\) # ((\RI1|riOUT\(22))))) # (!\RI1|riOUT\(23) & (((!\RI1|riOUT\(22) & \regfile1|muxes_rs2|mux10|S[38]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[38]~517_combout\,
	datab => \RI1|riOUT\(23),
	datac => \RI1|riOUT\(22),
	datad => \regfile1|muxes_rs2|mux10|S[38]~519_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~520_combout\);

-- Location: LCCOMB_X34_Y23_N18
\regfile1|regx23|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx23|Q[38]~feeder_combout\);

-- Location: LCFF_X34_Y23_N19
\regfile1|regx23|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(38));

-- Location: LCFF_X35_Y21_N3
\regfile1|regx20|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(38));

-- Location: LCCOMB_X35_Y21_N2
\regfile1|muxes_rs2|mux10|S[38]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~514_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(38)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(38) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(38),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(38),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[38]~514_combout\);

-- Location: LCCOMB_X34_Y18_N6
\regfile1|muxes_rs2|mux10|S[38]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~515_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[38]~514_combout\ & ((\regfile1|regx23|Q\(38)))) # (!\regfile1|muxes_rs2|mux10|S[38]~514_combout\ & (\regfile1|regx21|Q\(38))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[38]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(38),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx23|Q\(38),
	datad => \regfile1|muxes_rs2|mux10|S[38]~514_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~515_combout\);

-- Location: LCCOMB_X34_Y18_N16
\regfile1|muxes_rs2|mux10|S[38]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~523_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[38]~520_combout\ & (\regfile1|muxes_rs2|mux10|S[38]~522_combout\)) # (!\regfile1|muxes_rs2|mux10|S[38]~520_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[38]~515_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[38]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[38]~522_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[38]~520_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[38]~515_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~523_combout\);

-- Location: LCFF_X27_Y14_N27
\regfile1|regx14|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(38));

-- Location: LCFF_X27_Y14_N1
\regfile1|regx12|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(38));

-- Location: LCCOMB_X27_Y14_N0
\regfile1|muxes_rs2|mux10|S[38]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~507_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(38)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx12|Q\(38) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(38),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(38),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[38]~507_combout\);

-- Location: LCCOMB_X27_Y14_N26
\regfile1|muxes_rs2|mux10|S[38]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~508_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[38]~507_combout\ & (\regfile1|regx15|Q\(38))) # (!\regfile1|muxes_rs2|mux10|S[38]~507_combout\ & ((\regfile1|regx14|Q\(38)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[38]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(38),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(38),
	datad => \regfile1|muxes_rs2|mux10|S[38]~507_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~508_combout\);

-- Location: LCCOMB_X34_Y17_N2
\regfile1|regx1|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx1|Q[38]~feeder_combout\);

-- Location: LCFF_X34_Y17_N3
\regfile1|regx1|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(38));

-- Location: LCFF_X28_Y21_N11
\regfile1|regx3|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(38));

-- Location: LCFF_X31_Y22_N1
\regfile1|regx6|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(38));

-- Location: LCFF_X31_Y22_N19
\regfile1|regx7|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(38));

-- Location: LCFF_X31_Y23_N13
\regfile1|regx4|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(38));

-- Location: LCCOMB_X32_Y21_N2
\regfile1|regx5|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx5|Q[38]~feeder_combout\);

-- Location: LCFF_X32_Y21_N3
\regfile1|regx5|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(38));

-- Location: LCCOMB_X31_Y23_N12
\regfile1|muxes_rs2|mux10|S[38]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~509_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(38)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(38),
	datad => \regfile1|regx5|Q\(38),
	combout => \regfile1|muxes_rs2|mux10|S[38]~509_combout\);

-- Location: LCCOMB_X31_Y22_N18
\regfile1|muxes_rs2|mux10|S[38]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~510_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[38]~509_combout\ & ((\regfile1|regx7|Q\(38)))) # (!\regfile1|muxes_rs2|mux10|S[38]~509_combout\ & (\regfile1|regx6|Q\(38))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[38]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(38),
	datac => \regfile1|regx7|Q\(38),
	datad => \regfile1|muxes_rs2|mux10|S[38]~509_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~510_combout\);

-- Location: LCCOMB_X28_Y21_N10
\regfile1|muxes_rs2|mux10|S[38]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~511_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[38]~510_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(38))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(38),
	datad => \regfile1|muxes_rs2|mux10|S[38]~510_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~511_combout\);

-- Location: LCCOMB_X34_Y17_N0
\regfile1|muxes_rs2|mux10|S[38]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~512_combout\ = (\regfile1|muxes_rs2|mux10|S[38]~511_combout\ & ((\regfile1|regx2|Q\(38)) # ((!\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[38]~511_combout\ & (((\regfile1|regx1|Q\(38) & 
-- \regfile1|muxes_rs2|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(38),
	datab => \regfile1|regx1|Q\(38),
	datac => \regfile1|muxes_rs2|mux10|S[38]~511_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~512_combout\);

-- Location: LCCOMB_X34_Y17_N10
\regfile1|muxes_rs2|mux10|S[38]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~513_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[38]~508_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[38]~512_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[38]~508_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[38]~512_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~513_combout\);

-- Location: LCCOMB_X34_Y17_N16
\regfile1|muxes_rs2|mux10|S[38]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[38]~524_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[38]~513_combout\ & ((\regfile1|muxes_rs2|mux10|S[38]~523_combout\))) # (!\regfile1|muxes_rs2|mux10|S[38]~513_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[38]~506_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[38]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[38]~506_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[38]~523_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[38]~513_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[38]~524_combout\);

-- Location: LCCOMB_X33_Y20_N18
\memoriaPrograma|concatenador1|saida[37]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[37]~30_combout\ = (\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)) # ((!\memoriaPrograma|concatenador1|saida[52]~0_combout\)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (((\memoriaPrograma|concatenador1|saida[52]~0_combout\ & \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datad => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(5),
	combout => \memoriaPrograma|concatenador1|saida[37]~30_combout\);

-- Location: LCCOMB_X33_Y20_N30
\memoriaPrograma|concatenador1|saida[37]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(37) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[37]~30_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(37),
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[37]~30_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(37));

-- Location: LCCOMB_X33_Y20_N6
\mux0_1|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux26~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(37)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(37),
	combout => \mux0_1|Mux26~0_combout\);

-- Location: LCCOMB_X32_Y15_N22
\regfile1|regx8|Q[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx8|Q[37]~feeder_combout\ = \mux0_1|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux26~0_combout\,
	combout => \regfile1|regx8|Q[37]~feeder_combout\);

-- Location: LCFF_X32_Y15_N23
\regfile1|regx8|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx8|Q[37]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(37));

-- Location: LCCOMB_X32_Y15_N24
\regfile1|regx10|Q[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[37]~feeder_combout\ = \mux0_1|Mux26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux26~0_combout\,
	combout => \regfile1|regx10|Q[37]~feeder_combout\);

-- Location: LCFF_X32_Y15_N25
\regfile1|regx10|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[37]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(37));

-- Location: LCCOMB_X33_Y15_N8
\regfile1|muxes_rs2|mux10|S[37]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~527_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(37)))) # (!\RI1|riOUT\(21) & (\regfile1|regx8|Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx8|Q\(37),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|regx10|Q\(37),
	combout => \regfile1|muxes_rs2|mux10|S[37]~527_combout\);

-- Location: LCFF_X34_Y24_N21
\regfile1|regx9|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(37));

-- Location: LCCOMB_X33_Y15_N22
\regfile1|muxes_rs2|mux10|S[37]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~528_combout\ = (\regfile1|muxes_rs2|mux10|S[37]~527_combout\ & ((\regfile1|regx11|Q\(37)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[37]~527_combout\ & (((\RI1|riOUT\(20) & \regfile1|regx9|Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(37),
	datab => \regfile1|muxes_rs2|mux10|S[37]~527_combout\,
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx9|Q\(37),
	combout => \regfile1|muxes_rs2|mux10|S[37]~528_combout\);

-- Location: LCFF_X36_Y23_N15
\regfile1|regx1|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(37));

-- Location: LCFF_X36_Y23_N1
\regfile1|regx3|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(37));

-- Location: LCFF_X37_Y23_N7
\regfile1|regx6|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(37));

-- Location: LCFF_X33_Y23_N21
\regfile1|regx4|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(37));

-- Location: LCFF_X32_Y22_N13
\regfile1|regx5|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(37));

-- Location: LCCOMB_X33_Y23_N20
\regfile1|muxes_rs2|mux10|S[37]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~529_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(37)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(37),
	datad => \regfile1|regx5|Q\(37),
	combout => \regfile1|muxes_rs2|mux10|S[37]~529_combout\);

-- Location: LCCOMB_X34_Y23_N14
\regfile1|muxes_rs2|mux10|S[37]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~530_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[37]~529_combout\ & (\regfile1|regx7|Q\(37))) # (!\regfile1|muxes_rs2|mux10|S[37]~529_combout\ & ((\regfile1|regx6|Q\(37)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[37]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(37),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx6|Q\(37),
	datad => \regfile1|muxes_rs2|mux10|S[37]~529_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~530_combout\);

-- Location: LCCOMB_X36_Y23_N0
\regfile1|muxes_rs2|mux10|S[37]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~531_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[37]~530_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(37))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(37),
	datad => \regfile1|muxes_rs2|mux10|S[37]~530_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~531_combout\);

-- Location: LCCOMB_X36_Y23_N14
\regfile1|muxes_rs2|mux10|S[37]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~532_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[37]~531_combout\ & (\regfile1|regx2|Q\(37))) # (!\regfile1|muxes_rs2|mux10|S[37]~531_combout\ & ((\regfile1|regx1|Q\(37)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[37]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(37),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(37),
	datad => \regfile1|muxes_rs2|mux10|S[37]~531_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~532_combout\);

-- Location: LCCOMB_X27_Y17_N20
\regfile1|muxes_rs2|mux10|S[37]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~533_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs2|mux10|S[37]~528_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[37]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[37]~528_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[37]~532_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~533_combout\);

-- Location: LCFF_X33_Y21_N27
\regfile1|regx30|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(37));

-- Location: LCFF_X33_Y21_N17
\regfile1|regx28|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(37));

-- Location: LCCOMB_X33_Y21_N16
\regfile1|muxes_rs2|mux10|S[37]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~541_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx30|Q\(37)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx28|Q\(37) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx30|Q\(37),
	datac => \regfile1|regx28|Q\(37),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[37]~541_combout\);

-- Location: LCFF_X34_Y16_N1
\regfile1|regx29|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(37));

-- Location: LCCOMB_X34_Y16_N0
\regfile1|muxes_rs2|mux10|S[37]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~542_combout\ = (\regfile1|muxes_rs2|mux10|S[37]~541_combout\ & ((\regfile1|regx31|Q\(37)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[37]~541_combout\ & (((\regfile1|regx29|Q\(37) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(37),
	datab => \regfile1|muxes_rs2|mux10|S[37]~541_combout\,
	datac => \regfile1|regx29|Q\(37),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[37]~542_combout\);

-- Location: LCFF_X32_Y16_N17
\regfile1|regx18|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(37));

-- Location: LCFF_X31_Y19_N17
\regfile1|regx17|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(37));

-- Location: LCFF_X32_Y16_N23
\regfile1|regx16|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(37));

-- Location: LCCOMB_X32_Y16_N22
\regfile1|muxes_rs2|mux10|S[37]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~538_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(37)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(37) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(37),
	datac => \regfile1|regx16|Q\(37),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[37]~538_combout\);

-- Location: LCCOMB_X32_Y16_N16
\regfile1|muxes_rs2|mux10|S[37]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~539_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[37]~538_combout\ & (\regfile1|regx19|Q\(37))) # (!\regfile1|muxes_rs2|mux10|S[37]~538_combout\ & ((\regfile1|regx18|Q\(37)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[37]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(37),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx18|Q\(37),
	datad => \regfile1|muxes_rs2|mux10|S[37]~538_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~539_combout\);

-- Location: LCFF_X33_Y16_N27
\regfile1|regx22|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(37));

-- Location: LCFF_X32_Y14_N5
\regfile1|regx21|Q[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux26~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(37));

-- Location: LCCOMB_X32_Y14_N24
\regfile1|muxes_rs2|mux10|S[37]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~536_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx21|Q\(37)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx20|Q\(37) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(37),
	datab => \regfile1|regx21|Q\(37),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[37]~536_combout\);

-- Location: LCCOMB_X33_Y16_N26
\regfile1|muxes_rs2|mux10|S[37]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~537_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[37]~536_combout\ & (\regfile1|regx23|Q\(37))) # (!\regfile1|muxes_rs2|mux10|S[37]~536_combout\ & ((\regfile1|regx22|Q\(37)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[37]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(37),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(37),
	datad => \regfile1|muxes_rs2|mux10|S[37]~536_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~537_combout\);

-- Location: LCCOMB_X33_Y14_N0
\regfile1|muxes_rs2|mux10|S[37]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~540_combout\ = (\RI1|riOUT\(22) & ((\RI1|riOUT\(23)) # ((\regfile1|muxes_rs2|mux10|S[37]~537_combout\)))) # (!\RI1|riOUT\(22) & (!\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[37]~539_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[37]~539_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[37]~537_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~540_combout\);

-- Location: LCCOMB_X33_Y14_N26
\regfile1|muxes_rs2|mux10|S[37]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~543_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[37]~540_combout\ & ((\regfile1|muxes_rs2|mux10|S[37]~542_combout\))) # (!\regfile1|muxes_rs2|mux10|S[37]~540_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[37]~535_combout\)))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[37]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[37]~535_combout\,
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[37]~542_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[37]~540_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~543_combout\);

-- Location: LCCOMB_X27_Y17_N26
\regfile1|muxes_rs2|mux10|S[37]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[37]~544_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[37]~533_combout\ & ((\regfile1|muxes_rs2|mux10|S[37]~543_combout\))) # (!\regfile1|muxes_rs2|mux10|S[37]~533_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[37]~526_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[37]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[37]~526_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[37]~533_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[37]~543_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[37]~544_combout\);

-- Location: LCCOMB_X29_Y21_N4
\memoriaPrograma|concatenador1|saida[36]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[36]~31_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(4)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(4),
	combout => \memoriaPrograma|concatenador1|saida[36]~31_combout\);

-- Location: LCCOMB_X29_Y21_N12
\memoriaPrograma|concatenador1|saida[36]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(36) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[36]~31_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(36),
	datab => \memoriaPrograma|concatenador1|saida[36]~31_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(36));

-- Location: LCCOMB_X29_Y21_N22
\mux0_1|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux27~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(36)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(36),
	combout => \mux0_1|Mux27~0_combout\);

-- Location: LCFF_X28_Y14_N17
\regfile1|regx8|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(36));

-- Location: LCFF_X28_Y14_N27
\regfile1|regx10|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(36));

-- Location: LCCOMB_X28_Y14_N16
\regfile1|muxes_rs2|mux10|S[36]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~545_combout\ = (\RI1|riOUT\(21) & ((\RI1|riOUT\(20)) # ((\regfile1|regx10|Q\(36))))) # (!\RI1|riOUT\(21) & (!\RI1|riOUT\(20) & (\regfile1|regx8|Q\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx8|Q\(36),
	datad => \regfile1|regx10|Q\(36),
	combout => \regfile1|muxes_rs2|mux10|S[36]~545_combout\);

-- Location: LCCOMB_X29_Y16_N22
\regfile1|regx9|Q[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[36]~feeder_combout\ = \mux0_1|Mux27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux27~0_combout\,
	combout => \regfile1|regx9|Q[36]~feeder_combout\);

-- Location: LCFF_X29_Y16_N23
\regfile1|regx9|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[36]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(36));

-- Location: LCCOMB_X29_Y16_N14
\regfile1|muxes_rs2|mux10|S[36]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~546_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[36]~545_combout\ & (\regfile1|regx11|Q\(36))) # (!\regfile1|muxes_rs2|mux10|S[36]~545_combout\ & ((\regfile1|regx9|Q\(36)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[36]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(36),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|muxes_rs2|mux10|S[36]~545_combout\,
	datad => \regfile1|regx9|Q\(36),
	combout => \regfile1|muxes_rs2|mux10|S[36]~546_combout\);

-- Location: LCFF_X27_Y14_N9
\regfile1|regx12|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(36));

-- Location: LCCOMB_X27_Y14_N8
\regfile1|muxes_rs2|mux10|S[36]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~547_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(36)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx12|Q\(36) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(36),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(36),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[36]~547_combout\);

-- Location: LCCOMB_X27_Y14_N10
\regfile1|regx14|Q[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[36]~feeder_combout\ = \mux0_1|Mux27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux27~0_combout\,
	combout => \regfile1|regx14|Q[36]~feeder_combout\);

-- Location: LCFF_X27_Y14_N11
\regfile1|regx14|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[36]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(36));

-- Location: LCCOMB_X27_Y14_N14
\regfile1|muxes_rs2|mux10|S[36]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~548_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[36]~547_combout\ & (\regfile1|regx15|Q\(36))) # (!\regfile1|muxes_rs2|mux10|S[36]~547_combout\ & ((\regfile1|regx14|Q\(36)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[36]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(36),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|muxes_rs2|mux10|S[36]~547_combout\,
	datad => \regfile1|regx14|Q\(36),
	combout => \regfile1|muxes_rs2|mux10|S[36]~548_combout\);

-- Location: LCFF_X30_Y22_N19
\regfile1|regx1|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(36));

-- Location: LCFF_X30_Y22_N1
\regfile1|regx3|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(36));

-- Location: LCFF_X25_Y20_N1
\regfile1|regx7|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(36));

-- Location: LCFF_X32_Y23_N9
\regfile1|regx4|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(36));

-- Location: LCCOMB_X32_Y23_N8
\regfile1|muxes_rs2|mux10|S[36]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~549_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(36)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx4|Q\(36) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(36),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(36),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[36]~549_combout\);

-- Location: LCCOMB_X35_Y23_N10
\regfile1|muxes_rs2|mux10|S[36]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~550_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[36]~549_combout\ & ((\regfile1|regx7|Q\(36)))) # (!\regfile1|muxes_rs2|mux10|S[36]~549_combout\ & (\regfile1|regx6|Q\(36))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[36]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(36),
	datab => \regfile1|regx7|Q\(36),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|muxes_rs2|mux10|S[36]~549_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[36]~550_combout\);

-- Location: LCCOMB_X30_Y22_N0
\regfile1|muxes_rs2|mux10|S[36]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~551_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[36]~550_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(36))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(36),
	datad => \regfile1|muxes_rs2|mux10|S[36]~550_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[36]~551_combout\);

-- Location: LCCOMB_X30_Y22_N18
\regfile1|muxes_rs2|mux10|S[36]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~552_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[36]~551_combout\ & (\regfile1|regx2|Q\(36))) # (!\regfile1|muxes_rs2|mux10|S[36]~551_combout\ & ((\regfile1|regx1|Q\(36)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[36]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(36),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(36),
	datad => \regfile1|muxes_rs2|mux10|S[36]~551_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[36]~552_combout\);

-- Location: LCCOMB_X29_Y16_N24
\regfile1|muxes_rs2|mux10|S[36]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~553_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[36]~548_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[36]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[36]~548_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[36]~552_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[36]~553_combout\);

-- Location: LCCOMB_X31_Y17_N0
\regfile1|regx29|Q[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[36]~feeder_combout\ = \mux0_1|Mux27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux27~0_combout\,
	combout => \regfile1|regx29|Q[36]~feeder_combout\);

-- Location: LCFF_X31_Y17_N1
\regfile1|regx29|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[36]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(36));

-- Location: LCFF_X28_Y19_N15
\regfile1|regx28|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(36));

-- Location: LCCOMB_X28_Y19_N14
\regfile1|muxes_rs2|mux10|S[36]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~561_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx29|Q\(36))) # (!\RI1|riOUT\(20) & ((\regfile1|regx28|Q\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx29|Q\(36),
	datac => \regfile1|regx28|Q\(36),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[36]~561_combout\);

-- Location: LCFF_X28_Y19_N1
\regfile1|regx30|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(36));

-- Location: LCCOMB_X28_Y19_N8
\regfile1|muxes_rs2|mux10|S[36]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~562_combout\ = (\regfile1|muxes_rs2|mux10|S[36]~561_combout\ & ((\regfile1|regx31|Q\(36)) # ((!\RI1|riOUT\(21))))) # (!\regfile1|muxes_rs2|mux10|S[36]~561_combout\ & (((\regfile1|regx30|Q\(36) & \RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(36),
	datab => \regfile1|muxes_rs2|mux10|S[36]~561_combout\,
	datac => \regfile1|regx30|Q\(36),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[36]~562_combout\);

-- Location: LCFF_X31_Y16_N23
\regfile1|regx25|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(36));

-- Location: LCFF_X31_Y16_N13
\regfile1|regx27|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(36));

-- Location: LCFF_X28_Y18_N27
\regfile1|regx24|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(36));

-- Location: LCCOMB_X28_Y18_N26
\regfile1|muxes_rs2|mux10|S[36]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~556_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(36)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(36) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(36),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(36),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[36]~556_combout\);

-- Location: LCCOMB_X31_Y16_N12
\regfile1|muxes_rs2|mux10|S[36]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~557_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[36]~556_combout\ & ((\regfile1|regx27|Q\(36)))) # (!\regfile1|muxes_rs2|mux10|S[36]~556_combout\ & (\regfile1|regx25|Q\(36))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[36]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(36),
	datac => \regfile1|regx27|Q\(36),
	datad => \regfile1|muxes_rs2|mux10|S[36]~556_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[36]~557_combout\);

-- Location: LCFF_X30_Y16_N29
\regfile1|regx18|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(36));

-- Location: LCFF_X32_Y19_N7
\regfile1|regx16|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(36));

-- Location: LCCOMB_X32_Y19_N6
\regfile1|muxes_rs2|mux10|S[36]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~558_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(36))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(36),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(36),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[36]~558_combout\);

-- Location: LCFF_X30_Y16_N11
\regfile1|regx19|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(36));

-- Location: LCCOMB_X30_Y16_N12
\regfile1|muxes_rs2|mux10|S[36]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~559_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[36]~558_combout\ & ((\regfile1|regx19|Q\(36)))) # (!\regfile1|muxes_rs2|mux10|S[36]~558_combout\ & (\regfile1|regx18|Q\(36))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[36]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx18|Q\(36),
	datac => \regfile1|muxes_rs2|mux10|S[36]~558_combout\,
	datad => \regfile1|regx19|Q\(36),
	combout => \regfile1|muxes_rs2|mux10|S[36]~559_combout\);

-- Location: LCCOMB_X30_Y16_N30
\regfile1|muxes_rs2|mux10|S[36]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~560_combout\ = (\RI1|riOUT\(22) & (\RI1|riOUT\(23))) # (!\RI1|riOUT\(22) & ((\RI1|riOUT\(23) & (\regfile1|muxes_rs2|mux10|S[36]~557_combout\)) # (!\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[36]~559_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \RI1|riOUT\(23),
	datac => \regfile1|muxes_rs2|mux10|S[36]~557_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[36]~559_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[36]~560_combout\);

-- Location: LCCOMB_X29_Y16_N18
\regfile1|muxes_rs2|mux10|S[36]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~563_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[36]~560_combout\ & ((\regfile1|muxes_rs2|mux10|S[36]~562_combout\))) # (!\regfile1|muxes_rs2|mux10|S[36]~560_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[36]~555_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[36]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[36]~555_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[36]~562_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[36]~560_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[36]~563_combout\);

-- Location: LCCOMB_X29_Y16_N0
\regfile1|muxes_rs2|mux10|S[36]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[36]~564_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[36]~553_combout\ & ((\regfile1|muxes_rs2|mux10|S[36]~563_combout\))) # (!\regfile1|muxes_rs2|mux10|S[36]~553_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[36]~546_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[36]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[36]~546_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[36]~553_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[36]~563_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[36]~564_combout\);

-- Location: LCCOMB_X28_Y20_N30
\memoriaPrograma|concatenador1|saida[35]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[35]~32_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(3))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(3),
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[35]~32_combout\);

-- Location: LCCOMB_X29_Y21_N28
\memoriaPrograma|concatenador1|saida[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(35) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[35]~32_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datab => \memoriaPrograma|concatenador1|saida\(35),
	datad => \memoriaPrograma|concatenador1|saida[35]~32_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(35));

-- Location: LCCOMB_X29_Y21_N8
\mux0_1|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux28~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(35)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(35),
	combout => \mux0_1|Mux28~0_combout\);

-- Location: LCFF_X25_Y17_N15
\regfile1|regx12|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(35));

-- Location: LCCOMB_X25_Y17_N14
\regfile1|muxes_rs2|mux10|S[35]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~565_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx14|Q\(35)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx12|Q\(35) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(35),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx12|Q\(35),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[35]~565_combout\);

-- Location: LCFF_X23_Y15_N1
\regfile1|regx15|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(35));

-- Location: LCCOMB_X25_Y17_N24
\regfile1|muxes_rs2|mux10|S[35]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~566_combout\ = (\regfile1|muxes_rs2|mux10|S[35]~565_combout\ & (((\regfile1|regx15|Q\(35)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[35]~565_combout\ & (\regfile1|regx13|Q\(35) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(35),
	datab => \regfile1|muxes_rs2|mux10|S[35]~565_combout\,
	datac => \regfile1|regx15|Q\(35),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[35]~566_combout\);

-- Location: LCFF_X29_Y14_N21
\regfile1|regx9|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(35));

-- Location: LCFF_X29_Y14_N3
\regfile1|regx11|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(35));

-- Location: LCCOMB_X29_Y14_N2
\regfile1|muxes_rs2|mux10|S[35]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~568_combout\ = (\regfile1|muxes_rs2|mux10|S[35]~567_combout\ & (((\regfile1|regx11|Q\(35)) # (!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[35]~567_combout\ & (\regfile1|regx9|Q\(35) & ((\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[35]~567_combout\,
	datab => \regfile1|regx9|Q\(35),
	datac => \regfile1|regx11|Q\(35),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[35]~568_combout\);

-- Location: LCCOMB_X29_Y19_N4
\regfile1|regx1|Q[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[35]~feeder_combout\ = \mux0_1|Mux28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux28~0_combout\,
	combout => \regfile1|regx1|Q[35]~feeder_combout\);

-- Location: LCFF_X29_Y19_N5
\regfile1|regx1|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[35]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(35));

-- Location: LCFF_X28_Y21_N15
\regfile1|regx2|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(35));

-- Location: LCCOMB_X29_Y19_N22
\regfile1|muxes_rs2|mux10|S[35]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~572_combout\ = (\regfile1|muxes_rs2|mux10|S[35]~571_combout\ & (((\regfile1|regx2|Q\(35)) # (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[35]~571_combout\ & (\regfile1|regx1|Q\(35) & 
-- (\regfile1|muxes_rs2|mux10|S[63]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[35]~571_combout\,
	datab => \regfile1|regx1|Q\(35),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|regx2|Q\(35),
	combout => \regfile1|muxes_rs2|mux10|S[35]~572_combout\);

-- Location: LCCOMB_X29_Y19_N24
\regfile1|muxes_rs2|mux10|S[35]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~573_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~5_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[35]~568_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[35]~572_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[35]~568_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[35]~572_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~573_combout\);

-- Location: LCFF_X28_Y19_N5
\regfile1|regx28|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(35));

-- Location: LCCOMB_X28_Y19_N4
\regfile1|muxes_rs2|mux10|S[35]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~581_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & ((\RI1|riOUT\(21) & (\regfile1|regx30|Q\(35))) # (!\RI1|riOUT\(21) & ((\regfile1|regx28|Q\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(35),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx28|Q\(35),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[35]~581_combout\);

-- Location: LCFF_X31_Y17_N15
\regfile1|regx29|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(35));

-- Location: LCFF_X29_Y21_N9
\regfile1|regx31|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux28~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(35));

-- Location: LCCOMB_X31_Y17_N14
\regfile1|muxes_rs2|mux10|S[35]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~582_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[35]~581_combout\ & ((\regfile1|regx31|Q\(35)))) # (!\regfile1|muxes_rs2|mux10|S[35]~581_combout\ & (\regfile1|regx29|Q\(35))))) # (!\RI1|riOUT\(20) & 
-- (\regfile1|muxes_rs2|mux10|S[35]~581_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|muxes_rs2|mux10|S[35]~581_combout\,
	datac => \regfile1|regx29|Q\(35),
	datad => \regfile1|regx31|Q\(35),
	combout => \regfile1|muxes_rs2|mux10|S[35]~582_combout\);

-- Location: LCFF_X30_Y16_N19
\regfile1|regx19|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(35));

-- Location: LCFF_X30_Y16_N1
\regfile1|regx18|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(35));

-- Location: LCFF_X32_Y19_N13
\regfile1|regx16|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(35));

-- Location: LCCOMB_X32_Y19_N12
\regfile1|muxes_rs2|mux10|S[35]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~578_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(35))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(35),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(35),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[35]~578_combout\);

-- Location: LCCOMB_X30_Y16_N0
\regfile1|muxes_rs2|mux10|S[35]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~579_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[35]~578_combout\ & (\regfile1|regx19|Q\(35))) # (!\regfile1|muxes_rs2|mux10|S[35]~578_combout\ & ((\regfile1|regx18|Q\(35)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[35]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(35),
	datac => \regfile1|regx18|Q\(35),
	datad => \regfile1|muxes_rs2|mux10|S[35]~578_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~579_combout\);

-- Location: LCFF_X28_Y17_N9
\regfile1|regx22|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(35));

-- Location: LCCOMB_X32_Y14_N30
\regfile1|regx21|Q[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[35]~feeder_combout\ = \mux0_1|Mux28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux28~0_combout\,
	combout => \regfile1|regx21|Q[35]~feeder_combout\);

-- Location: LCFF_X32_Y14_N31
\regfile1|regx21|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[35]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(35));

-- Location: LCCOMB_X32_Y14_N26
\regfile1|muxes_rs2|mux10|S[35]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~576_combout\ = (\RI1|riOUT\(20) & (((\regfile1|regx21|Q\(35)) # (\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (\regfile1|regx20|Q\(35) & ((!\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(35),
	datab => \regfile1|regx21|Q\(35),
	datac => \RI1|riOUT\(20),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[35]~576_combout\);

-- Location: LCCOMB_X28_Y17_N8
\regfile1|muxes_rs2|mux10|S[35]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~577_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[35]~576_combout\ & (\regfile1|regx23|Q\(35))) # (!\regfile1|muxes_rs2|mux10|S[35]~576_combout\ & ((\regfile1|regx22|Q\(35)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[35]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(35),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx22|Q\(35),
	datad => \regfile1|muxes_rs2|mux10|S[35]~576_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~577_combout\);

-- Location: LCCOMB_X30_Y17_N4
\regfile1|muxes_rs2|mux10|S[35]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~580_combout\ = (\RI1|riOUT\(22) & (((\RI1|riOUT\(23)) # (\regfile1|muxes_rs2|mux10|S[35]~577_combout\)))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[35]~579_combout\ & (!\RI1|riOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(22),
	datab => \regfile1|muxes_rs2|mux10|S[35]~579_combout\,
	datac => \RI1|riOUT\(23),
	datad => \regfile1|muxes_rs2|mux10|S[35]~577_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~580_combout\);

-- Location: LCCOMB_X31_Y13_N30
\regfile1|regx25|Q[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[35]~feeder_combout\ = \mux0_1|Mux28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux28~0_combout\,
	combout => \regfile1|regx25|Q[35]~feeder_combout\);

-- Location: LCFF_X31_Y13_N31
\regfile1|regx25|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[35]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(35));

-- Location: LCCOMB_X31_Y13_N4
\regfile1|regx27|Q[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[35]~feeder_combout\ = \mux0_1|Mux28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux28~0_combout\,
	combout => \regfile1|regx27|Q[35]~feeder_combout\);

-- Location: LCFF_X31_Y13_N5
\regfile1|regx27|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[35]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(35));

-- Location: LCFF_X28_Y18_N23
\regfile1|regx24|Q[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux28~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(35));

-- Location: LCCOMB_X28_Y18_N22
\regfile1|muxes_rs2|mux10|S[35]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~574_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(35)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(35) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(35),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(35),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[35]~574_combout\);

-- Location: LCCOMB_X31_Y13_N22
\regfile1|muxes_rs2|mux10|S[35]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~575_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[35]~574_combout\ & ((\regfile1|regx27|Q\(35)))) # (!\regfile1|muxes_rs2|mux10|S[35]~574_combout\ & (\regfile1|regx25|Q\(35))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[35]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx25|Q\(35),
	datac => \regfile1|regx27|Q\(35),
	datad => \regfile1|muxes_rs2|mux10|S[35]~574_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~575_combout\);

-- Location: LCCOMB_X30_Y17_N2
\regfile1|muxes_rs2|mux10|S[35]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~583_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[35]~580_combout\ & (\regfile1|muxes_rs2|mux10|S[35]~582_combout\)) # (!\regfile1|muxes_rs2|mux10|S[35]~580_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[35]~575_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[35]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[35]~582_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[35]~580_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[35]~575_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~583_combout\);

-- Location: LCCOMB_X29_Y19_N30
\regfile1|muxes_rs2|mux10|S[35]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[35]~584_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[35]~573_combout\ & ((\regfile1|muxes_rs2|mux10|S[35]~583_combout\))) # (!\regfile1|muxes_rs2|mux10|S[35]~573_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[35]~566_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[35]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[35]~566_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[35]~573_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[35]~583_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[35]~584_combout\);

-- Location: LCCOMB_X27_Y22_N18
\memoriaPrograma|concatenador1|saida[34]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[34]~33_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(2)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(2),
	combout => \memoriaPrograma|concatenador1|saida[34]~33_combout\);

-- Location: LCCOMB_X27_Y22_N26
\memoriaPrograma|concatenador1|saida[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(34) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[34]~33_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datab => \memoriaPrograma|concatenador1|saida\(34),
	datad => \memoriaPrograma|concatenador1|saida[34]~33_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(34));

-- Location: LCCOMB_X27_Y22_N20
\mux0_1|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux29~0_combout\ = (\selMUX0~combout\(1) & (((\outPC_mais4[11]~22_combout\)))) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(34)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \selMUX0~combout\(0),
	datac => \outPC_mais4[11]~22_combout\,
	datad => \memoriaPrograma|concatenador1|saida\(34),
	combout => \mux0_1|Mux29~0_combout\);

-- Location: LCFF_X29_Y19_N15
\regfile1|regx2|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(34));

-- Location: LCFF_X32_Y25_N29
\regfile1|regx7|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(34));

-- Location: LCFF_X31_Y23_N3
\regfile1|regx4|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(34));

-- Location: LCFF_X32_Y22_N31
\regfile1|regx5|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(34));

-- Location: LCCOMB_X31_Y23_N2
\regfile1|muxes_rs2|mux10|S[34]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~589_combout\ = (\RI1|riOUT\(21) & (\RI1|riOUT\(20))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(34)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx4|Q\(34),
	datad => \regfile1|regx5|Q\(34),
	combout => \regfile1|muxes_rs2|mux10|S[34]~589_combout\);

-- Location: LCFF_X28_Y25_N27
\regfile1|regx6|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(34));

-- Location: LCCOMB_X32_Y25_N30
\regfile1|muxes_rs2|mux10|S[34]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~590_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[34]~589_combout\ & (\regfile1|regx7|Q\(34))) # (!\regfile1|muxes_rs2|mux10|S[34]~589_combout\ & ((\regfile1|regx6|Q\(34)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[34]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx7|Q\(34),
	datac => \regfile1|muxes_rs2|mux10|S[34]~589_combout\,
	datad => \regfile1|regx6|Q\(34),
	combout => \regfile1|muxes_rs2|mux10|S[34]~590_combout\);

-- Location: LCCOMB_X31_Y25_N6
\regfile1|muxes_rs2|mux10|S[34]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~591_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs2|mux10|S[34]~590_combout\) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(34) & (\regfile1|muxes_rs2|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(34),
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[34]~590_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~591_combout\);

-- Location: LCCOMB_X29_Y19_N14
\regfile1|muxes_rs2|mux10|S[34]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~592_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[34]~591_combout\ & ((\regfile1|regx2|Q\(34)))) # (!\regfile1|muxes_rs2|mux10|S[34]~591_combout\ & (\regfile1|regx1|Q\(34))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[34]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(34),
	datab => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(34),
	datad => \regfile1|muxes_rs2|mux10|S[34]~591_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~592_combout\);

-- Location: LCFF_X27_Y14_N17
\regfile1|regx14|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(34));

-- Location: LCFF_X27_Y14_N31
\regfile1|regx12|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(34));

-- Location: LCCOMB_X27_Y14_N30
\regfile1|muxes_rs2|mux10|S[34]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~587_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(34)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx12|Q\(34) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(34),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx12|Q\(34),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[34]~587_combout\);

-- Location: LCCOMB_X27_Y14_N16
\regfile1|muxes_rs2|mux10|S[34]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~588_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[34]~587_combout\ & (\regfile1|regx15|Q\(34))) # (!\regfile1|muxes_rs2|mux10|S[34]~587_combout\ & ((\regfile1|regx14|Q\(34)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[34]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(34),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx14|Q\(34),
	datad => \regfile1|muxes_rs2|mux10|S[34]~587_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~588_combout\);

-- Location: LCCOMB_X29_Y19_N8
\regfile1|muxes_rs2|mux10|S[34]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~593_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs2|mux10|S[34]~588_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs2|mux10|S[34]~592_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[34]~592_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[34]~588_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~593_combout\);

-- Location: LCFF_X28_Y20_N15
\regfile1|regx31|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(34));

-- Location: LCFF_X28_Y25_N9
\regfile1|regx28|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(34));

-- Location: LCFF_X28_Y16_N1
\regfile1|regx29|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(34));

-- Location: LCCOMB_X27_Y23_N4
\regfile1|muxes_rs2|mux10|S[34]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~601_combout\ = (\RI1|riOUT\(20) & (((\RI1|riOUT\(21)) # (\regfile1|regx29|Q\(34))))) # (!\RI1|riOUT\(20) & (\regfile1|regx28|Q\(34) & (!\RI1|riOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx28|Q\(34),
	datac => \RI1|riOUT\(21),
	datad => \regfile1|regx29|Q\(34),
	combout => \regfile1|muxes_rs2|mux10|S[34]~601_combout\);

-- Location: LCCOMB_X28_Y20_N14
\regfile1|muxes_rs2|mux10|S[34]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~602_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[34]~601_combout\ & ((\regfile1|regx31|Q\(34)))) # (!\regfile1|muxes_rs2|mux10|S[34]~601_combout\ & (\regfile1|regx30|Q\(34))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[34]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(34),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx31|Q\(34),
	datad => \regfile1|muxes_rs2|mux10|S[34]~601_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~602_combout\);

-- Location: LCFF_X30_Y16_N23
\regfile1|regx19|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(34));

-- Location: LCFF_X30_Y16_N9
\regfile1|regx18|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(34));

-- Location: LCFF_X28_Y16_N23
\regfile1|regx17|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(34));

-- Location: LCFF_X32_Y19_N11
\regfile1|regx16|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(34));

-- Location: LCCOMB_X32_Y19_N10
\regfile1|muxes_rs2|mux10|S[34]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~598_combout\ = (\RI1|riOUT\(20) & ((\regfile1|regx17|Q\(34)) # ((\RI1|riOUT\(21))))) # (!\RI1|riOUT\(20) & (((\regfile1|regx16|Q\(34) & !\RI1|riOUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx17|Q\(34),
	datac => \regfile1|regx16|Q\(34),
	datad => \RI1|riOUT\(21),
	combout => \regfile1|muxes_rs2|mux10|S[34]~598_combout\);

-- Location: LCCOMB_X30_Y16_N8
\regfile1|muxes_rs2|mux10|S[34]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~599_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[34]~598_combout\ & (\regfile1|regx19|Q\(34))) # (!\regfile1|muxes_rs2|mux10|S[34]~598_combout\ & ((\regfile1|regx18|Q\(34)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[34]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(34),
	datac => \regfile1|regx18|Q\(34),
	datad => \regfile1|muxes_rs2|mux10|S[34]~598_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~599_combout\);

-- Location: LCFF_X24_Y18_N1
\regfile1|regx27|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(34));

-- Location: LCFF_X24_Y18_N3
\regfile1|regx25|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(34));

-- Location: LCFF_X28_Y18_N19
\regfile1|regx24|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(34));

-- Location: LCCOMB_X28_Y18_N18
\regfile1|muxes_rs2|mux10|S[34]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~596_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(34)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(34) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(34),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(34),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[34]~596_combout\);

-- Location: LCCOMB_X24_Y18_N2
\regfile1|muxes_rs2|mux10|S[34]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~597_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[34]~596_combout\ & (\regfile1|regx27|Q\(34))) # (!\regfile1|muxes_rs2|mux10|S[34]~596_combout\ & ((\regfile1|regx25|Q\(34)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[34]~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(34),
	datac => \regfile1|regx25|Q\(34),
	datad => \regfile1|muxes_rs2|mux10|S[34]~596_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~597_combout\);

-- Location: LCCOMB_X29_Y16_N6
\regfile1|muxes_rs2|mux10|S[34]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~600_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[34]~597_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[34]~599_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[34]~599_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[34]~597_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~600_combout\);

-- Location: LCCOMB_X29_Y16_N12
\regfile1|muxes_rs2|mux10|S[34]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~603_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[34]~600_combout\ & ((\regfile1|muxes_rs2|mux10|S[34]~602_combout\))) # (!\regfile1|muxes_rs2|mux10|S[34]~600_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[34]~595_combout\)))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[34]~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[34]~595_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[34]~602_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[34]~600_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~603_combout\);

-- Location: LCCOMB_X29_Y19_N6
\regfile1|muxes_rs2|mux10|S[34]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[34]~604_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[34]~593_combout\ & ((\regfile1|muxes_rs2|mux10|S[34]~603_combout\))) # (!\regfile1|muxes_rs2|mux10|S[34]~593_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[34]~586_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[34]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[34]~586_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[34]~593_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[34]~603_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[34]~604_combout\);

-- Location: LCCOMB_X29_Y18_N8
\memoriaPrograma|concatenador1|saida[33]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[33]~34_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(1))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(1),
	datad => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	combout => \memoriaPrograma|concatenador1|saida[33]~34_combout\);

-- Location: LCCOMB_X29_Y18_N12
\memoriaPrograma|concatenador1|saida[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(33) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[33]~34_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(33),
	datab => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[33]~34_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(33));

-- Location: LCCOMB_X29_Y18_N26
\mux0_1|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux30~0_combout\ = (\selMUX0~combout\(0) & ((\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\memoriaPrograma|concatenador1|saida\(33)))))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(0),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(1),
	datad => \memoriaPrograma|concatenador1|saida\(33),
	combout => \mux0_1|Mux30~0_combout\);

-- Location: LCCOMB_X21_Y16_N20
\regfile1|regx13|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx13|Q[33]~feeder_combout\);

-- Location: LCFF_X21_Y16_N21
\regfile1|regx13|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(33));

-- Location: LCCOMB_X21_Y16_N10
\regfile1|regx15|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx15|Q[33]~feeder_combout\);

-- Location: LCFF_X21_Y16_N11
\regfile1|regx15|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(33));

-- Location: LCCOMB_X21_Y16_N0
\regfile1|muxes_rs2|mux10|S[33]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~606_combout\ = (\regfile1|muxes_rs2|mux10|S[33]~605_combout\ & (((\regfile1|regx15|Q\(33))) # (!\RI1|riOUT\(20)))) # (!\regfile1|muxes_rs2|mux10|S[33]~605_combout\ & (\RI1|riOUT\(20) & (\regfile1|regx13|Q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[33]~605_combout\,
	datab => \RI1|riOUT\(20),
	datac => \regfile1|regx13|Q\(33),
	datad => \regfile1|regx15|Q\(33),
	combout => \regfile1|muxes_rs2|mux10|S[33]~606_combout\);

-- Location: LCCOMB_X21_Y21_N22
\regfile1|regx11|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx11|Q[33]~feeder_combout\);

-- Location: LCFF_X21_Y21_N23
\regfile1|regx11|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(33));

-- Location: LCCOMB_X21_Y21_N8
\regfile1|regx9|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx9|Q[33]~feeder_combout\);

-- Location: LCFF_X21_Y21_N9
\regfile1|regx9|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(33));

-- Location: LCCOMB_X21_Y21_N20
\regfile1|muxes_rs2|mux10|S[33]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~608_combout\ = (\regfile1|muxes_rs2|mux10|S[33]~607_combout\ & ((\regfile1|regx11|Q\(33)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[33]~607_combout\ & (((\regfile1|regx9|Q\(33) & \RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[33]~607_combout\,
	datab => \regfile1|regx11|Q\(33),
	datac => \regfile1|regx9|Q\(33),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[33]~608_combout\);

-- Location: LCFF_X28_Y21_N1
\regfile1|regx2|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(33));

-- Location: LCFF_X28_Y21_N27
\regfile1|regx3|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(33));

-- Location: LCFF_X31_Y22_N11
\regfile1|regx7|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(33));

-- Location: LCFF_X31_Y23_N29
\regfile1|regx4|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(33));

-- Location: LCCOMB_X32_Y23_N26
\regfile1|regx5|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx5|Q[33]~feeder_combout\);

-- Location: LCFF_X32_Y23_N27
\regfile1|regx5|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(33));

-- Location: LCCOMB_X31_Y23_N18
\regfile1|muxes_rs2|mux10|S[33]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~609_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx5|Q\(33)))) # (!\RI1|riOUT\(20) & (\regfile1|regx4|Q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx4|Q\(33),
	datac => \regfile1|regx5|Q\(33),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[33]~609_combout\);

-- Location: LCCOMB_X31_Y22_N10
\regfile1|muxes_rs2|mux10|S[33]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~610_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[33]~609_combout\ & ((\regfile1|regx7|Q\(33)))) # (!\regfile1|muxes_rs2|mux10|S[33]~609_combout\ & (\regfile1|regx6|Q\(33))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[33]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(33),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx7|Q\(33),
	datad => \regfile1|muxes_rs2|mux10|S[33]~609_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~610_combout\);

-- Location: LCCOMB_X28_Y21_N26
\regfile1|muxes_rs2|mux10|S[33]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~611_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[33]~610_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(33))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(33),
	datad => \regfile1|muxes_rs2|mux10|S[33]~610_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~611_combout\);

-- Location: LCCOMB_X28_Y21_N8
\regfile1|muxes_rs2|mux10|S[33]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~612_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[33]~611_combout\ & ((\regfile1|regx2|Q\(33)))) # (!\regfile1|muxes_rs2|mux10|S[33]~611_combout\ & (\regfile1|regx1|Q\(33))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[33]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(33),
	datab => \regfile1|regx2|Q\(33),
	datac => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[33]~611_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~612_combout\);

-- Location: LCCOMB_X21_Y17_N16
\regfile1|muxes_rs2|mux10|S[33]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~613_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[33]~608_combout\) # ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & 
-- (((!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & \regfile1|muxes_rs2|mux10|S[33]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[33]~608_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[33]~612_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~613_combout\);

-- Location: LCFF_X29_Y18_N27
\regfile1|regx31|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux30~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(33));

-- Location: LCCOMB_X30_Y18_N12
\regfile1|regx29|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx29|Q[33]~feeder_combout\);

-- Location: LCFF_X30_Y18_N13
\regfile1|regx29|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(33));

-- Location: LCCOMB_X25_Y23_N12
\regfile1|muxes_rs2|mux10|S[33]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~622_combout\ = (\regfile1|muxes_rs2|mux10|S[33]~621_combout\ & ((\regfile1|regx31|Q\(33)) # ((!\RI1|riOUT\(20))))) # (!\regfile1|muxes_rs2|mux10|S[33]~621_combout\ & (((\RI1|riOUT\(20) & \regfile1|regx29|Q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[33]~621_combout\,
	datab => \regfile1|regx31|Q\(33),
	datac => \RI1|riOUT\(20),
	datad => \regfile1|regx29|Q\(33),
	combout => \regfile1|muxes_rs2|mux10|S[33]~622_combout\);

-- Location: LCFF_X24_Y18_N29
\regfile1|regx27|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(33));

-- Location: LCFF_X24_Y18_N19
\regfile1|regx25|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(33));

-- Location: LCFF_X28_Y18_N29
\regfile1|regx26|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(33));

-- Location: LCFF_X28_Y18_N31
\regfile1|regx24|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(33));

-- Location: LCCOMB_X28_Y18_N30
\regfile1|muxes_rs2|mux10|S[33]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~614_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(33)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(33) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx26|Q\(33),
	datac => \regfile1|regx24|Q\(33),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[33]~614_combout\);

-- Location: LCCOMB_X24_Y18_N18
\regfile1|muxes_rs2|mux10|S[33]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~615_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[33]~614_combout\ & (\regfile1|regx27|Q\(33))) # (!\regfile1|muxes_rs2|mux10|S[33]~614_combout\ & ((\regfile1|regx25|Q\(33)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[33]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(33),
	datac => \regfile1|regx25|Q\(33),
	datad => \regfile1|muxes_rs2|mux10|S[33]~614_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~615_combout\);

-- Location: LCCOMB_X23_Y21_N12
\regfile1|regx19|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx19|Q[33]~feeder_combout\);

-- Location: LCFF_X23_Y21_N13
\regfile1|regx19|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(33));

-- Location: LCCOMB_X32_Y19_N8
\regfile1|regx18|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx18|Q[33]~feeder_combout\);

-- Location: LCFF_X32_Y19_N9
\regfile1|regx18|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(33));

-- Location: LCFF_X32_Y19_N19
\regfile1|regx16|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(33));

-- Location: LCCOMB_X20_Y18_N2
\regfile1|regx17|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx17|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx17|Q[33]~feeder_combout\);

-- Location: LCFF_X20_Y18_N3
\regfile1|regx17|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx17|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(33));

-- Location: LCCOMB_X32_Y19_N18
\regfile1|muxes_rs2|mux10|S[33]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~618_combout\ = (\RI1|riOUT\(20) & ((\RI1|riOUT\(21)) # ((\regfile1|regx17|Q\(33))))) # (!\RI1|riOUT\(20) & (!\RI1|riOUT\(21) & (\regfile1|regx16|Q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(33),
	datad => \regfile1|regx17|Q\(33),
	combout => \regfile1|muxes_rs2|mux10|S[33]~618_combout\);

-- Location: LCCOMB_X21_Y17_N20
\regfile1|muxes_rs2|mux10|S[33]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~619_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[33]~618_combout\ & (\regfile1|regx19|Q\(33))) # (!\regfile1|muxes_rs2|mux10|S[33]~618_combout\ & ((\regfile1|regx18|Q\(33)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[33]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx19|Q\(33),
	datac => \regfile1|regx18|Q\(33),
	datad => \regfile1|muxes_rs2|mux10|S[33]~618_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~619_combout\);

-- Location: LCCOMB_X21_Y17_N4
\regfile1|regx23|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx23|Q[33]~feeder_combout\);

-- Location: LCFF_X21_Y17_N5
\regfile1|regx23|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(33));

-- Location: LCCOMB_X21_Y17_N14
\regfile1|regx22|Q[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[33]~feeder_combout\ = \mux0_1|Mux30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux30~0_combout\,
	combout => \regfile1|regx22|Q[33]~feeder_combout\);

-- Location: LCFF_X21_Y17_N15
\regfile1|regx22|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[33]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(33));

-- Location: LCFF_X28_Y22_N13
\regfile1|regx20|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(33));

-- Location: LCCOMB_X28_Y22_N12
\regfile1|muxes_rs2|mux10|S[33]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~616_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx21|Q\(33))) # (!\RI1|riOUT\(20) & ((\regfile1|regx20|Q\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(33),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx20|Q\(33),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[33]~616_combout\);

-- Location: LCCOMB_X21_Y17_N26
\regfile1|muxes_rs2|mux10|S[33]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~617_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[33]~616_combout\ & (\regfile1|regx23|Q\(33))) # (!\regfile1|muxes_rs2|mux10|S[33]~616_combout\ & ((\regfile1|regx22|Q\(33)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[33]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx23|Q\(33),
	datac => \regfile1|regx22|Q\(33),
	datad => \regfile1|muxes_rs2|mux10|S[33]~616_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~617_combout\);

-- Location: LCCOMB_X21_Y17_N2
\regfile1|muxes_rs2|mux10|S[33]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~620_combout\ = (\RI1|riOUT\(23) & (\RI1|riOUT\(22))) # (!\RI1|riOUT\(23) & ((\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[33]~617_combout\))) # (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[33]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[33]~619_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[33]~617_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~620_combout\);

-- Location: LCCOMB_X21_Y17_N12
\regfile1|muxes_rs2|mux10|S[33]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~623_combout\ = (\RI1|riOUT\(23) & ((\regfile1|muxes_rs2|mux10|S[33]~620_combout\ & (\regfile1|muxes_rs2|mux10|S[33]~622_combout\)) # (!\regfile1|muxes_rs2|mux10|S[33]~620_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[33]~615_combout\))))) # (!\RI1|riOUT\(23) & (((\regfile1|muxes_rs2|mux10|S[33]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \regfile1|muxes_rs2|mux10|S[33]~622_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[33]~615_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[33]~620_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~623_combout\);

-- Location: LCCOMB_X21_Y17_N6
\regfile1|muxes_rs2|mux10|S[33]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[33]~624_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[33]~613_combout\ & ((\regfile1|muxes_rs2|mux10|S[33]~623_combout\))) # (!\regfile1|muxes_rs2|mux10|S[33]~613_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[33]~606_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs2|mux10|S[33]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[33]~606_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[33]~613_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[33]~623_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[33]~624_combout\);

-- Location: LCCOMB_X29_Y21_N14
\memoriaPrograma|concatenador1|saida[32]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[32]~35_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(0)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (((\memoriaPrograma|concatenador1|saida[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datab => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datac => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datad => \memoriaPrograma|memoria4|altsyncram_component|auto_generated|q_a\(0),
	combout => \memoriaPrograma|concatenador1|saida[32]~35_combout\);

-- Location: LCCOMB_X29_Y21_N18
\memoriaPrograma|concatenador1|saida[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(32) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[32]~35_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida\(32),
	datab => \memoriaPrograma|concatenador1|saida[32]~35_combout\,
	datad => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	combout => \memoriaPrograma|concatenador1|saida\(32));

-- Location: LCCOMB_X29_Y21_N10
\mux0_1|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux31~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(32)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(32),
	combout => \mux0_1|Mux31~0_combout\);

-- Location: LCFF_X22_Y21_N11
\regfile1|regx8|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(32));

-- Location: LCCOMB_X22_Y21_N10
\regfile1|muxes_rs2|mux10|S[32]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~625_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx10|Q\(32)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx8|Q\(32) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(32),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx8|Q\(32),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[32]~625_combout\);

-- Location: LCFF_X21_Y21_N19
\regfile1|regx11|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(32));

-- Location: LCCOMB_X21_Y21_N0
\regfile1|muxes_rs2|mux10|S[32]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~626_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[32]~625_combout\ & ((\regfile1|regx11|Q\(32)))) # (!\regfile1|muxes_rs2|mux10|S[32]~625_combout\ & (\regfile1|regx9|Q\(32))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[32]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(32),
	datab => \RI1|riOUT\(20),
	datac => \regfile1|muxes_rs2|mux10|S[32]~625_combout\,
	datad => \regfile1|regx11|Q\(32),
	combout => \regfile1|muxes_rs2|mux10|S[32]~626_combout\);

-- Location: LCFF_X23_Y18_N23
\regfile1|regx15|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(32));

-- Location: LCCOMB_X25_Y17_N2
\regfile1|regx14|Q[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx14|Q[32]~feeder_combout\ = \mux0_1|Mux31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux31~0_combout\,
	combout => \regfile1|regx14|Q[32]~feeder_combout\);

-- Location: LCFF_X25_Y17_N3
\regfile1|regx14|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx14|Q[32]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(32));

-- Location: LCCOMB_X25_Y17_N8
\regfile1|regx12|Q[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx12|Q[32]~feeder_combout\ = \mux0_1|Mux31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux31~0_combout\,
	combout => \regfile1|regx12|Q[32]~feeder_combout\);

-- Location: LCFF_X25_Y17_N9
\regfile1|regx12|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx12|Q[32]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(32));

-- Location: LCFF_X23_Y18_N1
\regfile1|regx13|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(32));

-- Location: LCCOMB_X23_Y18_N0
\regfile1|muxes_rs2|mux10|S[32]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~627_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & ((\regfile1|regx13|Q\(32)))) # (!\RI1|riOUT\(20) & (\regfile1|regx12|Q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx12|Q\(32),
	datac => \regfile1|regx13|Q\(32),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[32]~627_combout\);

-- Location: LCCOMB_X23_Y18_N28
\regfile1|muxes_rs2|mux10|S[32]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~628_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[32]~627_combout\ & (\regfile1|regx15|Q\(32))) # (!\regfile1|muxes_rs2|mux10|S[32]~627_combout\ & ((\regfile1|regx14|Q\(32)))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[32]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx15|Q\(32),
	datac => \regfile1|regx14|Q\(32),
	datad => \regfile1|muxes_rs2|mux10|S[32]~627_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~628_combout\);

-- Location: LCFF_X29_Y18_N13
\regfile1|regx2|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(32));

-- Location: LCFF_X21_Y18_N21
\regfile1|regx1|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(32));

-- Location: LCFF_X29_Y24_N21
\regfile1|regx3|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(32));

-- Location: LCFF_X28_Y25_N15
\regfile1|regx6|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(32));

-- Location: LCFF_X29_Y24_N23
\regfile1|regx7|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(32));

-- Location: LCFF_X32_Y23_N19
\regfile1|regx4|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(32));

-- Location: LCCOMB_X32_Y23_N18
\regfile1|muxes_rs2|mux10|S[32]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~629_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx5|Q\(32))) # (!\RI1|riOUT\(20) & ((\regfile1|regx4|Q\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(32),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx4|Q\(32),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[32]~629_combout\);

-- Location: LCCOMB_X29_Y24_N22
\regfile1|muxes_rs2|mux10|S[32]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~630_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[32]~629_combout\ & ((\regfile1|regx7|Q\(32)))) # (!\regfile1|muxes_rs2|mux10|S[32]~629_combout\ & (\regfile1|regx6|Q\(32))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[32]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx6|Q\(32),
	datac => \regfile1|regx7|Q\(32),
	datad => \regfile1|muxes_rs2|mux10|S[32]~629_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~630_combout\);

-- Location: LCCOMB_X29_Y24_N20
\regfile1|muxes_rs2|mux10|S[32]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~631_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs2|mux10|S[32]~630_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(32))))) # (!\regfile1|muxes_rs2|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(32),
	datad => \regfile1|muxes_rs2|mux10|S[32]~630_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~631_combout\);

-- Location: LCCOMB_X22_Y17_N28
\regfile1|muxes_rs2|mux10|S[32]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~632_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs2|mux10|S[32]~631_combout\ & (\regfile1|regx2|Q\(32))) # (!\regfile1|muxes_rs2|mux10|S[32]~631_combout\ & ((\regfile1|regx1|Q\(32)))))) # 
-- (!\regfile1|muxes_rs2|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs2|mux10|S[32]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(32),
	datac => \regfile1|regx1|Q\(32),
	datad => \regfile1|muxes_rs2|mux10|S[32]~631_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~632_combout\);

-- Location: LCCOMB_X22_Y17_N14
\regfile1|muxes_rs2|mux10|S[32]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~633_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs2|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[32]~628_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs2|mux10|S[32]~632_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[32]~628_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[32]~632_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~633_combout\);

-- Location: LCFF_X32_Y18_N27
\regfile1|regx23|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(32));

-- Location: LCFF_X32_Y18_N13
\regfile1|regx21|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(32));

-- Location: LCFF_X27_Y21_N27
\regfile1|regx22|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(32));

-- Location: LCFF_X27_Y21_N17
\regfile1|regx20|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(32));

-- Location: LCCOMB_X27_Y21_N16
\regfile1|muxes_rs2|mux10|S[32]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~634_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx22|Q\(32)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx20|Q\(32) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(21),
	datab => \regfile1|regx22|Q\(32),
	datac => \regfile1|regx20|Q\(32),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[32]~634_combout\);

-- Location: LCCOMB_X32_Y18_N12
\regfile1|muxes_rs2|mux10|S[32]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~635_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[32]~634_combout\ & (\regfile1|regx23|Q\(32))) # (!\regfile1|muxes_rs2|mux10|S[32]~634_combout\ & ((\regfile1|regx21|Q\(32)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[32]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx23|Q\(32),
	datac => \regfile1|regx21|Q\(32),
	datad => \regfile1|muxes_rs2|mux10|S[32]~634_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~635_combout\);

-- Location: LCCOMB_X20_Y17_N24
\regfile1|regx19|Q[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[32]~feeder_combout\ = \mux0_1|Mux31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux31~0_combout\,
	combout => \regfile1|regx19|Q[32]~feeder_combout\);

-- Location: LCFF_X20_Y17_N25
\regfile1|regx19|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[32]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(32));

-- Location: LCFF_X24_Y19_N27
\regfile1|regx16|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(32));

-- Location: LCCOMB_X24_Y19_N26
\regfile1|muxes_rs2|mux10|S[32]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~638_combout\ = (\RI1|riOUT\(21) & (((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & ((\RI1|riOUT\(20) & (\regfile1|regx17|Q\(32))) # (!\RI1|riOUT\(20) & ((\regfile1|regx16|Q\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(32),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx16|Q\(32),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[32]~638_combout\);

-- Location: LCCOMB_X24_Y19_N20
\regfile1|muxes_rs2|mux10|S[32]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~639_combout\ = (\RI1|riOUT\(21) & ((\regfile1|muxes_rs2|mux10|S[32]~638_combout\ & ((\regfile1|regx19|Q\(32)))) # (!\regfile1|muxes_rs2|mux10|S[32]~638_combout\ & (\regfile1|regx18|Q\(32))))) # (!\RI1|riOUT\(21) & 
-- (((\regfile1|muxes_rs2|mux10|S[32]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(32),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx19|Q\(32),
	datad => \regfile1|muxes_rs2|mux10|S[32]~638_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~639_combout\);

-- Location: LCFF_X24_Y18_N5
\regfile1|regx27|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(32));

-- Location: LCFF_X24_Y18_N27
\regfile1|regx25|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(32));

-- Location: LCFF_X28_Y18_N15
\regfile1|regx24|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(32));

-- Location: LCCOMB_X28_Y18_N14
\regfile1|muxes_rs2|mux10|S[32]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~636_combout\ = (\RI1|riOUT\(21) & ((\regfile1|regx26|Q\(32)) # ((\RI1|riOUT\(20))))) # (!\RI1|riOUT\(21) & (((\regfile1|regx24|Q\(32) & !\RI1|riOUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(32),
	datab => \RI1|riOUT\(21),
	datac => \regfile1|regx24|Q\(32),
	datad => \RI1|riOUT\(20),
	combout => \regfile1|muxes_rs2|mux10|S[32]~636_combout\);

-- Location: LCCOMB_X24_Y18_N26
\regfile1|muxes_rs2|mux10|S[32]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~637_combout\ = (\RI1|riOUT\(20) & ((\regfile1|muxes_rs2|mux10|S[32]~636_combout\ & (\regfile1|regx27|Q\(32))) # (!\regfile1|muxes_rs2|mux10|S[32]~636_combout\ & ((\regfile1|regx25|Q\(32)))))) # (!\RI1|riOUT\(20) & 
-- (((\regfile1|muxes_rs2|mux10|S[32]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(20),
	datab => \regfile1|regx27|Q\(32),
	datac => \regfile1|regx25|Q\(32),
	datad => \regfile1|muxes_rs2|mux10|S[32]~636_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~637_combout\);

-- Location: LCCOMB_X24_Y19_N14
\regfile1|muxes_rs2|mux10|S[32]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~640_combout\ = (\RI1|riOUT\(23) & ((\RI1|riOUT\(22)) # ((\regfile1|muxes_rs2|mux10|S[32]~637_combout\)))) # (!\RI1|riOUT\(23) & (!\RI1|riOUT\(22) & (\regfile1|muxes_rs2|mux10|S[32]~639_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(23),
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[32]~639_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[32]~637_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~640_combout\);

-- Location: LCCOMB_X25_Y19_N6
\regfile1|muxes_rs2|mux10|S[32]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~643_combout\ = (\RI1|riOUT\(22) & ((\regfile1|muxes_rs2|mux10|S[32]~640_combout\ & (\regfile1|muxes_rs2|mux10|S[32]~642_combout\)) # (!\regfile1|muxes_rs2|mux10|S[32]~640_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[32]~635_combout\))))) # (!\RI1|riOUT\(22) & (((\regfile1|muxes_rs2|mux10|S[32]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[32]~642_combout\,
	datab => \RI1|riOUT\(22),
	datac => \regfile1|muxes_rs2|mux10|S[32]~635_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[32]~640_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~643_combout\);

-- Location: LCCOMB_X22_Y17_N24
\regfile1|muxes_rs2|mux10|S[32]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs2|mux10|S[32]~644_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs2|mux10|S[32]~633_combout\ & ((\regfile1|muxes_rs2|mux10|S[32]~643_combout\))) # (!\regfile1|muxes_rs2|mux10|S[32]~633_combout\ & 
-- (\regfile1|muxes_rs2|mux10|S[32]~626_combout\)))) # (!\regfile1|muxes_rs2|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs2|mux10|S[32]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[32]~626_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[32]~633_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[32]~643_combout\,
	combout => \regfile1|muxes_rs2|mux10|S[32]~644_combout\);

-- Location: LCCOMB_X31_Y18_N18
\memoriaPrograma|concatenador1|saida[46]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida[46]~21_combout\ = (\memoriaPrograma|concatenador1|saida[52]~0_combout\ & ((\memoriaPrograma|concatenador1|saida[63]~2_combout\ & (\memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\memoriaPrograma|concatenador1|saida[63]~2_combout\ & ((\memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(6)))))) # (!\memoriaPrograma|concatenador1|saida[52]~0_combout\ & (\memoriaPrograma|concatenador1|saida[63]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaPrograma|concatenador1|saida[52]~0_combout\,
	datab => \memoriaPrograma|concatenador1|saida[63]~2_combout\,
	datac => \memoriaPrograma|memoria3|altsyncram_component|auto_generated|q_a\(7),
	datad => \memoriaPrograma|memoria5|altsyncram_component|auto_generated|q_a\(6),
	combout => \memoriaPrograma|concatenador1|saida[46]~21_combout\);

-- Location: LCCOMB_X31_Y18_N2
\memoriaPrograma|concatenador1|saida[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \memoriaPrograma|concatenador1|saida\(46) = (GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & ((\memoriaPrograma|concatenador1|saida[46]~21_combout\))) # (!GLOBAL(\memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\) & 
-- (\memoriaPrograma|concatenador1|saida\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memoriaPrograma|concatenador1|saida\(46),
	datac => \memoriaPrograma|concatenador1|saida[63]~4clkctrl_outclk\,
	datad => \memoriaPrograma|concatenador1|saida[46]~21_combout\,
	combout => \memoriaPrograma|concatenador1|saida\(46));

-- Location: LCCOMB_X31_Y18_N22
\mux0_1|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux0_1|Mux17~0_combout\ = (\selMUX0~combout\(1) & (\outPC_mais4[11]~22_combout\)) # (!\selMUX0~combout\(1) & ((\selMUX0~combout\(0) & ((\memoriaPrograma|concatenador1|saida\(46)))) # (!\selMUX0~combout\(0) & (\outPC_mais4[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selMUX0~combout\(1),
	datab => \outPC_mais4[11]~22_combout\,
	datac => \selMUX0~combout\(0),
	datad => \memoriaPrograma|concatenador1|saida\(46),
	combout => \mux0_1|Mux17~0_combout\);

-- Location: LCFF_X33_Y18_N9
\regfile1|regx30|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(46));

-- Location: LCFF_X33_Y18_N7
\regfile1|regx28|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(46));

-- Location: LCCOMB_X31_Y17_N24
\regfile1|regx29|Q[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[46]~feeder_combout\ = \mux0_1|Mux17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux17~0_combout\,
	combout => \regfile1|regx29|Q[46]~feeder_combout\);

-- Location: LCFF_X31_Y17_N25
\regfile1|regx29|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[46]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(46));

-- Location: LCCOMB_X25_Y20_N22
\regfile1|muxes_rs1|mux10|S[46]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~361_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(46)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(46),
	datac => \regfile1|regx29|Q\(46),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[46]~361_combout\);

-- Location: LCCOMB_X28_Y16_N2
\regfile1|muxes_rs1|mux10|S[46]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~362_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[46]~361_combout\ & (\regfile1|regx31|Q\(46))) # (!\regfile1|muxes_rs1|mux10|S[46]~361_combout\ & ((\regfile1|regx30|Q\(46)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[46]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(46),
	datab => \regfile1|regx30|Q\(46),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[46]~361_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[46]~362_combout\);

-- Location: LCCOMB_X30_Y16_N2
\regfile1|regx19|Q[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[46]~feeder_combout\ = \mux0_1|Mux17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux17~0_combout\,
	combout => \regfile1|regx19|Q[46]~feeder_combout\);

-- Location: LCFF_X30_Y16_N3
\regfile1|regx19|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[46]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(46));

-- Location: LCCOMB_X28_Y16_N6
\regfile1|muxes_rs1|mux10|S[46]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~358_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(46)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(46) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(46),
	datab => \regfile1|regx16|Q\(46),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[46]~358_combout\);

-- Location: LCCOMB_X30_Y16_N4
\regfile1|muxes_rs1|mux10|S[46]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~359_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[46]~358_combout\ & (\regfile1|regx19|Q\(46))) # (!\regfile1|muxes_rs1|mux10|S[46]~358_combout\ & ((\regfile1|regx18|Q\(46)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[46]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx19|Q\(46),
	datac => \regfile1|muxes_rs1|mux10|S[46]~358_combout\,
	datad => \regfile1|regx18|Q\(46),
	combout => \regfile1|muxes_rs1|mux10|S[46]~359_combout\);

-- Location: LCCOMB_X31_Y16_N6
\regfile1|muxes_rs1|mux10|S[46]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~357_combout\ = (\regfile1|muxes_rs1|mux10|S[46]~356_combout\ & ((\regfile1|regx27|Q\(46)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[46]~356_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx25|Q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[46]~356_combout\,
	datab => \regfile1|regx27|Q\(46),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx25|Q\(46),
	combout => \regfile1|muxes_rs1|mux10|S[46]~357_combout\);

-- Location: LCCOMB_X28_Y16_N4
\regfile1|muxes_rs1|mux10|S[46]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~360_combout\ = (\RI1|riOUT\(18) & ((\RI1|riOUT\(17)) # ((\regfile1|muxes_rs1|mux10|S[46]~357_combout\)))) # (!\RI1|riOUT\(18) & (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[46]~359_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[46]~359_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[46]~357_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[46]~360_combout\);

-- Location: LCCOMB_X28_Y16_N28
\regfile1|muxes_rs1|mux10|S[46]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~363_combout\ = (\regfile1|muxes_rs1|mux10|S[46]~360_combout\ & (((\regfile1|muxes_rs1|mux10|S[46]~362_combout\) # (!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[46]~360_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[46]~355_combout\ & ((\RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[46]~355_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[46]~362_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[46]~360_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[46]~363_combout\);

-- Location: LCFF_X25_Y21_N1
\regfile1|regx1|Q[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux17~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(46));

-- Location: LCCOMB_X30_Y23_N16
\regfile1|muxes_rs1|mux10|S[46]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~349_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(46)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(46) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx4|Q\(46),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(46),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[46]~349_combout\);

-- Location: LCCOMB_X31_Y22_N4
\regfile1|muxes_rs1|mux10|S[46]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~350_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[46]~349_combout\ & ((\regfile1|regx7|Q\(46)))) # (!\regfile1|muxes_rs1|mux10|S[46]~349_combout\ & (\regfile1|regx6|Q\(46))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[46]~349_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[46]~349_combout\,
	datac => \regfile1|regx6|Q\(46),
	datad => \regfile1|regx7|Q\(46),
	combout => \regfile1|muxes_rs1|mux10|S[46]~350_combout\);

-- Location: LCCOMB_X29_Y22_N14
\regfile1|muxes_rs1|mux10|S[46]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~351_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[46]~350_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(46))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(46),
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[46]~350_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[46]~351_combout\);

-- Location: LCCOMB_X29_Y22_N0
\regfile1|muxes_rs1|mux10|S[46]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~352_combout\ = (\regfile1|muxes_rs1|mux10|S[46]~351_combout\ & ((\regfile1|regx2|Q\(46)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[46]~351_combout\ & (((\regfile1|regx1|Q\(46) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(46),
	datab => \regfile1|regx1|Q\(46),
	datac => \regfile1|muxes_rs1|mux10|S[46]~351_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[46]~352_combout\);

-- Location: LCCOMB_X28_Y16_N20
\regfile1|muxes_rs1|mux10|S[46]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~353_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[46]~348_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[46]~352_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[46]~348_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[46]~352_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[46]~353_combout\);

-- Location: LCCOMB_X32_Y17_N8
\regfile1|muxes_rs1|mux10|S[46]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~346_combout\ = (\regfile1|muxes_rs1|mux10|S[46]~345_combout\ & ((\regfile1|regx11|Q\(46)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[46]~345_combout\ & (((\regfile1|regx9|Q\(46) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[46]~345_combout\,
	datab => \regfile1|regx11|Q\(46),
	datac => \regfile1|regx9|Q\(46),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[46]~346_combout\);

-- Location: LCCOMB_X28_Y16_N30
\regfile1|muxes_rs1|mux10|S[46]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[46]~364_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[46]~353_combout\ & (\regfile1|muxes_rs1|mux10|S[46]~363_combout\)) # (!\regfile1|muxes_rs1|mux10|S[46]~353_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[46]~346_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[46]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[46]~363_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[46]~353_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[46]~346_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[46]~364_combout\);

-- Location: LCCOMB_X30_Y18_N4
\regfile1|muxes_rs1|mux10|S[40]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~481_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(40)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(40),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx29|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~481_combout\);

-- Location: LCCOMB_X30_Y18_N22
\regfile1|muxes_rs1|mux10|S[40]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~482_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[40]~481_combout\ & (\regfile1|regx31|Q\(40))) # (!\regfile1|muxes_rs1|mux10|S[40]~481_combout\ & ((\regfile1|regx30|Q\(40)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[40]~481_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[40]~481_combout\,
	datac => \regfile1|regx31|Q\(40),
	datad => \regfile1|regx30|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~482_combout\);

-- Location: LCFF_X28_Y15_N7
\regfile1|regx19|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(40));

-- Location: LCCOMB_X28_Y15_N6
\regfile1|muxes_rs1|mux10|S[40]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~479_combout\ = (\regfile1|muxes_rs1|mux10|S[40]~478_combout\ & (((\regfile1|regx19|Q\(40)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[40]~478_combout\ & (\regfile1|regx18|Q\(40) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[40]~478_combout\,
	datab => \regfile1|regx18|Q\(40),
	datac => \regfile1|regx19|Q\(40),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[40]~479_combout\);

-- Location: LCCOMB_X27_Y14_N28
\regfile1|muxes_rs1|mux10|S[40]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~480_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[40]~477_combout\) # ((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (((!\RI1|riOUT\(17) & \regfile1|muxes_rs1|mux10|S[40]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[40]~477_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[40]~479_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[40]~480_combout\);

-- Location: LCCOMB_X27_Y14_N22
\regfile1|muxes_rs1|mux10|S[40]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~483_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[40]~480_combout\ & ((\regfile1|muxes_rs1|mux10|S[40]~482_combout\))) # (!\regfile1|muxes_rs1|mux10|S[40]~480_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[40]~475_combout\)))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[40]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[40]~475_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[40]~482_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[40]~480_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[40]~483_combout\);

-- Location: LCFF_X28_Y14_N15
\regfile1|regx10|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(40));

-- Location: LCFF_X28_Y14_N13
\regfile1|regx8|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(40));

-- Location: LCCOMB_X28_Y14_N6
\regfile1|muxes_rs1|mux10|S[40]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~465_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(40)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((!\RI1|riOUT\(15) & \regfile1|regx8|Q\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx10|Q\(40),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx8|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~465_combout\);

-- Location: LCFF_X29_Y14_N29
\regfile1|regx9|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(40));

-- Location: LCFF_X29_Y14_N31
\regfile1|regx11|Q[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux23~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(40));

-- Location: LCCOMB_X29_Y14_N28
\regfile1|muxes_rs1|mux10|S[40]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~466_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[40]~465_combout\ & ((\regfile1|regx11|Q\(40)))) # (!\regfile1|muxes_rs1|mux10|S[40]~465_combout\ & (\regfile1|regx9|Q\(40))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[40]~465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[40]~465_combout\,
	datac => \regfile1|regx9|Q\(40),
	datad => \regfile1|regx11|Q\(40),
	combout => \regfile1|muxes_rs1|mux10|S[40]~466_combout\);

-- Location: LCCOMB_X27_Y14_N24
\regfile1|muxes_rs1|mux10|S[40]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[40]~484_combout\ = (\regfile1|muxes_rs1|mux10|S[40]~473_combout\ & ((\regfile1|muxes_rs1|mux10|S[40]~483_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[40]~473_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[40]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[40]~473_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[40]~483_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[40]~466_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[40]~484_combout\);

-- Location: LCFF_X30_Y13_N21
\regfile1|regx30|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(39));

-- Location: LCCOMB_X30_Y13_N20
\regfile1|muxes_rs1|mux10|S[39]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~501_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(39)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(39),
	datac => \regfile1|regx30|Q\(39),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[39]~501_combout\);

-- Location: LCCOMB_X30_Y13_N24
\regfile1|muxes_rs1|mux10|S[39]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~502_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[39]~501_combout\ & (\regfile1|regx31|Q\(39))) # (!\regfile1|muxes_rs1|mux10|S[39]~501_combout\ & ((\regfile1|regx29|Q\(39)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[39]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(39),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx29|Q\(39),
	datad => \regfile1|muxes_rs1|mux10|S[39]~501_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[39]~502_combout\);

-- Location: LCFF_X28_Y17_N27
\regfile1|regx23|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(39));

-- Location: LCFF_X28_Y17_N25
\regfile1|regx22|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(39));

-- Location: LCCOMB_X28_Y17_N24
\regfile1|muxes_rs1|mux10|S[39]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~497_combout\ = (\regfile1|muxes_rs1|mux10|S[39]~496_combout\ & ((\regfile1|regx23|Q\(39)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[39]~496_combout\ & (((\regfile1|regx22|Q\(39) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[39]~496_combout\,
	datab => \regfile1|regx23|Q\(39),
	datac => \regfile1|regx22|Q\(39),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[39]~497_combout\);

-- Location: LCFF_X30_Y18_N17
\regfile1|regx16|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(39));

-- Location: LCFF_X28_Y15_N17
\regfile1|regx17|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(39));

-- Location: LCCOMB_X28_Y15_N16
\regfile1|muxes_rs1|mux10|S[39]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~498_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(39)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(39),
	datac => \regfile1|regx17|Q\(39),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[39]~498_combout\);

-- Location: LCFF_X28_Y15_N19
\regfile1|regx19|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(39));

-- Location: LCCOMB_X29_Y13_N16
\regfile1|muxes_rs1|mux10|S[39]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~499_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[39]~498_combout\ & ((\regfile1|regx19|Q\(39)))) # (!\regfile1|muxes_rs1|mux10|S[39]~498_combout\ & (\regfile1|regx18|Q\(39))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[39]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(39),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[39]~498_combout\,
	datad => \regfile1|regx19|Q\(39),
	combout => \regfile1|muxes_rs1|mux10|S[39]~499_combout\);

-- Location: LCCOMB_X30_Y13_N2
\regfile1|muxes_rs1|mux10|S[39]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~500_combout\ = (\RI1|riOUT\(17) & ((\RI1|riOUT\(18)) # ((\regfile1|muxes_rs1|mux10|S[39]~497_combout\)))) # (!\RI1|riOUT\(17) & (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[39]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[39]~497_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[39]~499_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[39]~500_combout\);

-- Location: LCCOMB_X28_Y13_N26
\regfile1|muxes_rs1|mux10|S[39]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~503_combout\ = (\regfile1|muxes_rs1|mux10|S[39]~500_combout\ & (((\regfile1|muxes_rs1|mux10|S[39]~502_combout\) # (!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[39]~500_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[39]~495_combout\ & ((\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[39]~495_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[39]~502_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[39]~500_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[39]~503_combout\);

-- Location: LCFF_X25_Y17_N1
\regfile1|regx12|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(39));

-- Location: LCCOMB_X25_Y17_N0
\regfile1|muxes_rs1|mux10|S[39]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~485_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(39)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx12|Q\(39) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx14|Q\(39),
	datac => \regfile1|regx12|Q\(39),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[39]~485_combout\);

-- Location: LCCOMB_X22_Y18_N18
\regfile1|muxes_rs1|mux10|S[39]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~486_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[39]~485_combout\ & ((\regfile1|regx15|Q\(39)))) # (!\regfile1|muxes_rs1|mux10|S[39]~485_combout\ & (\regfile1|regx13|Q\(39))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[39]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(39),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx15|Q\(39),
	datad => \regfile1|muxes_rs1|mux10|S[39]~485_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[39]~486_combout\);

-- Location: LCCOMB_X28_Y14_N8
\regfile1|regx10|Q[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[39]~feeder_combout\ = \mux0_1|Mux24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux24~0_combout\,
	combout => \regfile1|regx10|Q[39]~feeder_combout\);

-- Location: LCFF_X28_Y14_N9
\regfile1|regx10|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[39]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(39));

-- Location: LCCOMB_X25_Y14_N18
\regfile1|muxes_rs1|mux10|S[39]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~487_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx10|Q\(39))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(39) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(39),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx10|Q\(39),
	combout => \regfile1|muxes_rs1|mux10|S[39]~487_combout\);

-- Location: LCCOMB_X29_Y14_N14
\regfile1|muxes_rs1|mux10|S[39]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~488_combout\ = (\regfile1|muxes_rs1|mux10|S[39]~487_combout\ & (((\regfile1|regx11|Q\(39)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[39]~487_combout\ & (\regfile1|regx9|Q\(39) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(39),
	datab => \regfile1|muxes_rs1|mux10|S[39]~487_combout\,
	datac => \regfile1|regx11|Q\(39),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[39]~488_combout\);

-- Location: LCFF_X32_Y22_N17
\regfile1|regx4|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(39));

-- Location: LCCOMB_X32_Y22_N16
\regfile1|muxes_rs1|mux10|S[39]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~489_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(39)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(39) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx5|Q\(39),
	datac => \regfile1|regx4|Q\(39),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[39]~489_combout\);

-- Location: LCFF_X31_Y22_N17
\regfile1|regx6|Q[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux24~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(39));

-- Location: LCCOMB_X31_Y22_N16
\regfile1|muxes_rs1|mux10|S[39]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~490_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[39]~489_combout\ & ((\regfile1|regx7|Q\(39)))) # (!\regfile1|muxes_rs1|mux10|S[39]~489_combout\ & (\regfile1|regx6|Q\(39))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[39]~489_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[39]~489_combout\,
	datac => \regfile1|regx6|Q\(39),
	datad => \regfile1|regx7|Q\(39),
	combout => \regfile1|muxes_rs1|mux10|S[39]~490_combout\);

-- Location: LCCOMB_X31_Y26_N2
\regfile1|muxes_rs1|mux10|S[39]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~491_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[39]~490_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(39),
	datad => \regfile1|muxes_rs1|mux10|S[39]~490_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[39]~491_combout\);

-- Location: LCCOMB_X31_Y26_N8
\regfile1|muxes_rs1|mux10|S[39]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~492_combout\ = (\regfile1|muxes_rs1|mux10|S[39]~491_combout\ & ((\regfile1|regx2|Q\(39)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[39]~491_combout\ & (((\regfile1|regx1|Q\(39) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(39),
	datab => \regfile1|muxes_rs1|mux10|S[39]~491_combout\,
	datac => \regfile1|regx1|Q\(39),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[39]~492_combout\);

-- Location: LCCOMB_X29_Y13_N10
\regfile1|muxes_rs1|mux10|S[39]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~493_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[39]~488_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & \regfile1|muxes_rs1|mux10|S[39]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[39]~488_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[39]~492_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[39]~493_combout\);

-- Location: LCCOMB_X29_Y13_N26
\regfile1|muxes_rs1|mux10|S[39]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[39]~504_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[39]~493_combout\ & (\regfile1|muxes_rs1|mux10|S[39]~503_combout\)) # (!\regfile1|muxes_rs1|mux10|S[39]~493_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[39]~486_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[39]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[39]~503_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[39]~486_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[39]~493_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[39]~504_combout\);

-- Location: LCCOMB_X28_Y14_N18
\regfile1|muxes_rs1|mux10|S[38]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~505_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(38)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(38),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(38),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[38]~505_combout\);

-- Location: LCFF_X29_Y14_N7
\regfile1|regx11|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(38));

-- Location: LCCOMB_X29_Y14_N6
\regfile1|muxes_rs1|mux10|S[38]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~506_combout\ = (\regfile1|muxes_rs1|mux10|S[38]~505_combout\ & (((\regfile1|regx11|Q\(38)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[38]~505_combout\ & (\regfile1|regx9|Q\(38) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(38),
	datab => \regfile1|muxes_rs1|mux10|S[38]~505_combout\,
	datac => \regfile1|regx11|Q\(38),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[38]~506_combout\);

-- Location: LCCOMB_X35_Y18_N12
\regfile1|regx27|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx27|Q[38]~feeder_combout\);

-- Location: LCFF_X35_Y18_N13
\regfile1|regx27|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(38));

-- Location: LCFF_X34_Y18_N29
\regfile1|regx26|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux25~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(38));

-- Location: LCCOMB_X37_Y18_N14
\regfile1|muxes_rs1|mux10|S[38]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~516_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(38)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(38) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(38),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(38),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[38]~516_combout\);

-- Location: LCCOMB_X34_Y18_N0
\regfile1|muxes_rs1|mux10|S[38]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~517_combout\ = (\regfile1|muxes_rs1|mux10|S[38]~516_combout\ & (((\regfile1|regx27|Q\(38)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[38]~516_combout\ & (\regfile1|regx25|Q\(38) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(38),
	datab => \regfile1|regx27|Q\(38),
	datac => \regfile1|muxes_rs1|mux10|S[38]~516_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[38]~517_combout\);

-- Location: LCCOMB_X31_Y19_N18
\regfile1|muxes_rs1|mux10|S[38]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~518_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx17|Q\(38))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx16|Q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(38),
	datad => \regfile1|regx16|Q\(38),
	combout => \regfile1|muxes_rs1|mux10|S[38]~518_combout\);

-- Location: LCCOMB_X38_Y20_N26
\regfile1|muxes_rs1|mux10|S[38]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~519_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[38]~518_combout\ & ((\regfile1|regx19|Q\(38)))) # (!\regfile1|muxes_rs1|mux10|S[38]~518_combout\ & (\regfile1|regx18|Q\(38))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[38]~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(38),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(38),
	datad => \regfile1|muxes_rs1|mux10|S[38]~518_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[38]~519_combout\);

-- Location: LCCOMB_X34_Y18_N2
\regfile1|muxes_rs1|mux10|S[38]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~520_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[38]~517_combout\) # ((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[38]~519_combout\ & !\RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[38]~517_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[38]~519_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[38]~520_combout\);

-- Location: LCCOMB_X30_Y18_N14
\regfile1|regx29|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx29|Q[38]~feeder_combout\);

-- Location: LCFF_X30_Y18_N15
\regfile1|regx29|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(38));

-- Location: LCCOMB_X33_Y18_N4
\regfile1|muxes_rs1|mux10|S[38]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~521_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx29|Q\(38)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(38) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(38),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx29|Q\(38),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[38]~521_combout\);

-- Location: LCCOMB_X34_Y18_N8
\regfile1|muxes_rs1|mux10|S[38]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~522_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[38]~521_combout\ & (\regfile1|regx31|Q\(38))) # (!\regfile1|muxes_rs1|mux10|S[38]~521_combout\ & ((\regfile1|regx30|Q\(38)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[38]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(38),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[38]~521_combout\,
	datad => \regfile1|regx30|Q\(38),
	combout => \regfile1|muxes_rs1|mux10|S[38]~522_combout\);

-- Location: LCCOMB_X32_Y14_N6
\regfile1|regx21|Q[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[38]~feeder_combout\ = \mux0_1|Mux25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux25~0_combout\,
	combout => \regfile1|regx21|Q[38]~feeder_combout\);

-- Location: LCFF_X32_Y14_N7
\regfile1|regx21|Q[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[38]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(38));

-- Location: LCCOMB_X34_Y18_N26
\regfile1|muxes_rs1|mux10|S[38]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~515_combout\ = (\regfile1|muxes_rs1|mux10|S[38]~514_combout\ & ((\regfile1|regx23|Q\(38)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[38]~514_combout\ & (((\regfile1|regx21|Q\(38) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[38]~514_combout\,
	datab => \regfile1|regx23|Q\(38),
	datac => \regfile1|regx21|Q\(38),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[38]~515_combout\);

-- Location: LCCOMB_X34_Y18_N22
\regfile1|muxes_rs1|mux10|S[38]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~523_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[38]~520_combout\ & (\regfile1|muxes_rs1|mux10|S[38]~522_combout\)) # (!\regfile1|muxes_rs1|mux10|S[38]~520_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[38]~515_combout\))))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[38]~520_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[38]~520_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[38]~522_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[38]~515_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[38]~523_combout\);

-- Location: LCCOMB_X27_Y17_N22
\regfile1|muxes_rs1|mux10|S[38]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[38]~524_combout\ = (\regfile1|muxes_rs1|mux10|S[38]~513_combout\ & (((\regfile1|muxes_rs1|mux10|S[38]~523_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[38]~513_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[38]~506_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[38]~513_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[38]~506_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[38]~523_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[38]~524_combout\);

-- Location: LCFF_X23_Y22_N1
\regfile1|regx21|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(36));

-- Location: LCFF_X23_Y22_N3
\regfile1|regx23|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(36));

-- Location: LCCOMB_X23_Y22_N24
\regfile1|muxes_rs1|mux10|S[36]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~555_combout\ = (\regfile1|muxes_rs1|mux10|S[36]~554_combout\ & (((\regfile1|regx23|Q\(36)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[36]~554_combout\ & (\regfile1|regx21|Q\(36) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[36]~554_combout\,
	datab => \regfile1|regx21|Q\(36),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx23|Q\(36),
	combout => \regfile1|muxes_rs1|mux10|S[36]~555_combout\);

-- Location: LCCOMB_X28_Y19_N18
\regfile1|muxes_rs1|mux10|S[36]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~561_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(36)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx28|Q\(36) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx29|Q\(36),
	datac => \regfile1|regx28|Q\(36),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[36]~561_combout\);

-- Location: LCCOMB_X28_Y19_N20
\regfile1|muxes_rs1|mux10|S[36]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~562_combout\ = (\regfile1|muxes_rs1|mux10|S[36]~561_combout\ & ((\regfile1|regx31|Q\(36)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[36]~561_combout\ & (((\regfile1|regx30|Q\(36) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(36),
	datab => \regfile1|muxes_rs1|mux10|S[36]~561_combout\,
	datac => \regfile1|regx30|Q\(36),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[36]~562_combout\);

-- Location: LCCOMB_X29_Y16_N2
\regfile1|muxes_rs1|mux10|S[36]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~563_combout\ = (\regfile1|muxes_rs1|mux10|S[36]~560_combout\ & (((\regfile1|muxes_rs1|mux10|S[36]~562_combout\) # (!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[36]~560_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[36]~555_combout\ & (\RI1|riOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[36]~560_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[36]~555_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[36]~562_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[36]~563_combout\);

-- Location: LCFF_X35_Y23_N17
\regfile1|regx6|Q[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux27~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(36));

-- Location: LCCOMB_X35_Y23_N16
\regfile1|muxes_rs1|mux10|S[36]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~550_combout\ = (\regfile1|muxes_rs1|mux10|S[36]~549_combout\ & ((\regfile1|regx7|Q\(36)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[36]~549_combout\ & (((\regfile1|regx6|Q\(36) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[36]~549_combout\,
	datab => \regfile1|regx7|Q\(36),
	datac => \regfile1|regx6|Q\(36),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[36]~550_combout\);

-- Location: LCCOMB_X34_Y25_N30
\regfile1|muxes_rs1|mux10|S[36]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~551_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[36]~550_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(36)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[36]~550_combout\,
	datad => \regfile1|regx3|Q\(36),
	combout => \regfile1|muxes_rs1|mux10|S[36]~551_combout\);

-- Location: LCCOMB_X30_Y22_N22
\regfile1|muxes_rs1|mux10|S[36]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~552_combout\ = (\regfile1|muxes_rs1|mux10|S[36]~551_combout\ & ((\regfile1|regx2|Q\(36)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[36]~551_combout\ & (((\regfile1|regx1|Q\(36) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(36),
	datab => \regfile1|regx1|Q\(36),
	datac => \regfile1|muxes_rs1|mux10|S[36]~551_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[36]~552_combout\);

-- Location: LCCOMB_X29_Y16_N4
\regfile1|muxes_rs1|mux10|S[36]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~553_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[36]~548_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[36]~552_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[36]~548_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[36]~552_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[36]~553_combout\);

-- Location: LCCOMB_X29_Y16_N20
\regfile1|muxes_rs1|mux10|S[36]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[36]~564_combout\ = (\regfile1|muxes_rs1|mux10|S[36]~553_combout\ & (((\regfile1|muxes_rs1|mux10|S[36]~563_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[36]~553_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[36]~546_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[36]~546_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[36]~563_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[36]~553_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[36]~564_combout\);

-- Location: LCFF_X27_Y22_N27
\regfile1|regx30|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(34));

-- Location: LCCOMB_X28_Y16_N18
\regfile1|muxes_rs1|mux10|S[34]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~602_combout\ = (\regfile1|muxes_rs1|mux10|S[34]~601_combout\ & ((\regfile1|regx31|Q\(34)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[34]~601_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx30|Q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[34]~601_combout\,
	datab => \regfile1|regx31|Q\(34),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx30|Q\(34),
	combout => \regfile1|muxes_rs1|mux10|S[34]~602_combout\);

-- Location: LCFF_X32_Y20_N29
\regfile1|regx20|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(34));

-- Location: LCFF_X32_Y20_N7
\regfile1|regx22|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(34));

-- Location: LCCOMB_X32_Y20_N6
\regfile1|muxes_rs1|mux10|S[34]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~594_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(34)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx20|Q\(34),
	datac => \regfile1|regx22|Q\(34),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[34]~594_combout\);

-- Location: LCFF_X27_Y18_N25
\regfile1|regx21|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(34));

-- Location: LCCOMB_X32_Y18_N6
\regfile1|muxes_rs1|mux10|S[34]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~595_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[34]~594_combout\ & (\regfile1|regx23|Q\(34))) # (!\regfile1|muxes_rs1|mux10|S[34]~594_combout\ & ((\regfile1|regx21|Q\(34)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[34]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(34),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[34]~594_combout\,
	datad => \regfile1|regx21|Q\(34),
	combout => \regfile1|muxes_rs1|mux10|S[34]~595_combout\);

-- Location: LCCOMB_X30_Y15_N6
\regfile1|muxes_rs1|mux10|S[34]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~603_combout\ = (\regfile1|muxes_rs1|mux10|S[34]~600_combout\ & ((\regfile1|muxes_rs1|mux10|S[34]~602_combout\) # ((!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[34]~600_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[34]~595_combout\ & \RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[34]~600_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[34]~602_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[34]~595_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[34]~603_combout\);

-- Location: LCCOMB_X32_Y22_N30
\regfile1|muxes_rs1|mux10|S[34]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~589_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(34)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(34) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(34),
	datac => \regfile1|regx5|Q\(34),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[34]~589_combout\);

-- Location: LCCOMB_X32_Y25_N28
\regfile1|muxes_rs1|mux10|S[34]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~590_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[34]~589_combout\ & (\regfile1|regx7|Q\(34))) # (!\regfile1|muxes_rs1|mux10|S[34]~589_combout\ & ((\regfile1|regx6|Q\(34)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[34]~589_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[34]~589_combout\,
	datac => \regfile1|regx7|Q\(34),
	datad => \regfile1|regx6|Q\(34),
	combout => \regfile1|muxes_rs1|mux10|S[34]~590_combout\);

-- Location: LCFF_X31_Y25_N21
\regfile1|regx3|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(34));

-- Location: LCCOMB_X31_Y25_N20
\regfile1|muxes_rs1|mux10|S[34]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~591_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[34]~590_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(34)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[34]~590_combout\,
	datac => \regfile1|regx3|Q\(34),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[34]~591_combout\);

-- Location: LCFF_X29_Y19_N21
\regfile1|regx1|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(34));

-- Location: LCCOMB_X33_Y25_N4
\regfile1|muxes_rs1|mux10|S[34]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~592_combout\ = (\regfile1|muxes_rs1|mux10|S[34]~591_combout\ & ((\regfile1|regx2|Q\(34)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[34]~591_combout\ & (((\regfile1|regx1|Q\(34) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(34),
	datab => \regfile1|muxes_rs1|mux10|S[34]~591_combout\,
	datac => \regfile1|regx1|Q\(34),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[34]~592_combout\);

-- Location: LCFF_X30_Y14_N29
\regfile1|regx15|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(34));

-- Location: LCFF_X30_Y14_N23
\regfile1|regx13|Q[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux29~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(34));

-- Location: LCCOMB_X30_Y14_N22
\regfile1|muxes_rs1|mux10|S[34]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~587_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx13|Q\(34)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(34) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx12|Q\(34),
	datac => \regfile1|regx13|Q\(34),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[34]~587_combout\);

-- Location: LCCOMB_X30_Y14_N28
\regfile1|muxes_rs1|mux10|S[34]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~588_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[34]~587_combout\ & ((\regfile1|regx15|Q\(34)))) # (!\regfile1|muxes_rs1|mux10|S[34]~587_combout\ & (\regfile1|regx14|Q\(34))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[34]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(34),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx15|Q\(34),
	datad => \regfile1|muxes_rs1|mux10|S[34]~587_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[34]~588_combout\);

-- Location: LCCOMB_X34_Y14_N6
\regfile1|muxes_rs1|mux10|S[34]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~593_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[34]~588_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[34]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[34]~592_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[34]~588_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[34]~593_combout\);

-- Location: LCCOMB_X30_Y14_N2
\regfile1|muxes_rs1|mux10|S[34]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[34]~604_combout\ = (\regfile1|muxes_rs1|mux10|S[34]~593_combout\ & (((\regfile1|muxes_rs1|mux10|S[34]~603_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[34]~593_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[34]~586_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[34]~586_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[34]~603_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[34]~593_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[34]~604_combout\);

-- Location: LCCOMB_X20_Y18_N16
\regfile1|muxes_rs1|mux10|S[33]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~618_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(33)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(33),
	datab => \regfile1|regx17|Q\(33),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[33]~618_combout\);

-- Location: LCCOMB_X21_Y17_N28
\regfile1|muxes_rs1|mux10|S[33]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~619_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[33]~618_combout\ & ((\regfile1|regx19|Q\(33)))) # (!\regfile1|muxes_rs1|mux10|S[33]~618_combout\ & (\regfile1|regx18|Q\(33))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[33]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(33),
	datac => \regfile1|regx19|Q\(33),
	datad => \regfile1|muxes_rs1|mux10|S[33]~618_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~619_combout\);

-- Location: LCCOMB_X21_Y17_N30
\regfile1|muxes_rs1|mux10|S[33]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~620_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[33]~617_combout\) # ((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[33]~619_combout\ & !\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[33]~617_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[33]~619_combout\,
	datac => \RI1|riOUT\(17),
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[33]~620_combout\);

-- Location: LCCOMB_X28_Y18_N28
\regfile1|muxes_rs1|mux10|S[33]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~614_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(33))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(33),
	datad => \regfile1|regx24|Q\(33),
	combout => \regfile1|muxes_rs1|mux10|S[33]~614_combout\);

-- Location: LCCOMB_X24_Y18_N28
\regfile1|muxes_rs1|mux10|S[33]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~615_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[33]~614_combout\ & (\regfile1|regx27|Q\(33))) # (!\regfile1|muxes_rs1|mux10|S[33]~614_combout\ & ((\regfile1|regx25|Q\(33)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[33]~614_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[33]~614_combout\,
	datac => \regfile1|regx27|Q\(33),
	datad => \regfile1|regx25|Q\(33),
	combout => \regfile1|muxes_rs1|mux10|S[33]~615_combout\);

-- Location: LCFF_X25_Y23_N15
\regfile1|regx28|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(33));

-- Location: LCCOMB_X25_Y23_N10
\regfile1|muxes_rs1|mux10|S[33]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~621_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(33)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx28|Q\(33) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(33),
	datab => \regfile1|regx28|Q\(33),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[33]~621_combout\);

-- Location: LCCOMB_X25_Y23_N8
\regfile1|muxes_rs1|mux10|S[33]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~622_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[33]~621_combout\ & ((\regfile1|regx31|Q\(33)))) # (!\regfile1|muxes_rs1|mux10|S[33]~621_combout\ & (\regfile1|regx29|Q\(33))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[33]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx29|Q\(33),
	datac => \regfile1|regx31|Q\(33),
	datad => \regfile1|muxes_rs1|mux10|S[33]~621_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~622_combout\);

-- Location: LCCOMB_X20_Y17_N16
\regfile1|muxes_rs1|mux10|S[33]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~623_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[33]~620_combout\ & ((\regfile1|muxes_rs1|mux10|S[33]~622_combout\))) # (!\regfile1|muxes_rs1|mux10|S[33]~620_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[33]~615_combout\)))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[33]~620_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[33]~620_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[33]~615_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[33]~622_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~623_combout\);

-- Location: LCFF_X25_Y17_N23
\regfile1|regx14|Q[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux30~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(33));

-- Location: LCCOMB_X25_Y17_N22
\regfile1|muxes_rs1|mux10|S[33]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~605_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(33)))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(33),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx14|Q\(33),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[33]~605_combout\);

-- Location: LCCOMB_X21_Y16_N22
\regfile1|muxes_rs1|mux10|S[33]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~606_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[33]~605_combout\ & ((\regfile1|regx15|Q\(33)))) # (!\regfile1|muxes_rs1|mux10|S[33]~605_combout\ & (\regfile1|regx13|Q\(33))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[33]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(33),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[33]~605_combout\,
	datad => \regfile1|regx15|Q\(33),
	combout => \regfile1|muxes_rs1|mux10|S[33]~606_combout\);

-- Location: LCCOMB_X21_Y16_N24
\regfile1|muxes_rs1|mux10|S[33]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[33]~624_combout\ = (\regfile1|muxes_rs1|mux10|S[33]~613_combout\ & (((\regfile1|muxes_rs1|mux10|S[33]~623_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\))) # (!\regfile1|muxes_rs1|mux10|S[33]~613_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[33]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[33]~613_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[33]~623_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[33]~606_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[33]~624_combout\);

-- Location: LCFF_X22_Y21_N13
\regfile1|regx10|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(32));

-- Location: LCCOMB_X22_Y21_N12
\regfile1|muxes_rs1|mux10|S[32]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~625_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(32))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(32),
	datad => \regfile1|regx8|Q\(32),
	combout => \regfile1|muxes_rs1|mux10|S[32]~625_combout\);

-- Location: LCCOMB_X21_Y21_N2
\regfile1|muxes_rs1|mux10|S[32]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~626_combout\ = (\regfile1|muxes_rs1|mux10|S[32]~625_combout\ & (((\regfile1|regx11|Q\(32)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[32]~625_combout\ & (\regfile1|regx9|Q\(32) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(32),
	datab => \regfile1|regx11|Q\(32),
	datac => \regfile1|muxes_rs1|mux10|S[32]~625_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[32]~626_combout\);

-- Location: LCCOMB_X23_Y18_N10
\regfile1|muxes_rs1|mux10|S[32]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~627_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx13|Q\(32))) # (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(32),
	datab => \regfile1|regx12|Q\(32),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[32]~627_combout\);

-- Location: LCCOMB_X23_Y18_N22
\regfile1|muxes_rs1|mux10|S[32]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~628_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[32]~627_combout\ & ((\regfile1|regx15|Q\(32)))) # (!\regfile1|muxes_rs1|mux10|S[32]~627_combout\ & (\regfile1|regx14|Q\(32))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[32]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(32),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx15|Q\(32),
	datad => \regfile1|muxes_rs1|mux10|S[32]~627_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~628_combout\);

-- Location: LCCOMB_X31_Y20_N0
\regfile1|muxes_rs1|mux10|S[32]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~630_combout\ = (\regfile1|muxes_rs1|mux10|S[32]~629_combout\ & ((\regfile1|regx7|Q\(32)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[32]~629_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx6|Q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[32]~629_combout\,
	datab => \regfile1|regx7|Q\(32),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx6|Q\(32),
	combout => \regfile1|muxes_rs1|mux10|S[32]~630_combout\);

-- Location: LCCOMB_X28_Y21_N4
\regfile1|muxes_rs1|mux10|S[32]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~631_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[32]~630_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(32))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(32),
	datac => \regfile1|muxes_rs1|mux10|S[32]~630_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~631_combout\);

-- Location: LCCOMB_X21_Y18_N14
\regfile1|muxes_rs1|mux10|S[32]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~632_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[32]~631_combout\ & ((\regfile1|regx2|Q\(32)))) # (!\regfile1|muxes_rs1|mux10|S[32]~631_combout\ & (\regfile1|regx1|Q\(32))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[32]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(32),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(32),
	datad => \regfile1|muxes_rs1|mux10|S[32]~631_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~632_combout\);

-- Location: LCCOMB_X22_Y18_N0
\regfile1|muxes_rs1|mux10|S[32]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~633_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[32]~628_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[32]~632_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[32]~628_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[32]~632_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~633_combout\);

-- Location: LCCOMB_X25_Y19_N4
\regfile1|regx18|Q[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[32]~feeder_combout\ = \mux0_1|Mux31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux31~0_combout\,
	combout => \regfile1|regx18|Q[32]~feeder_combout\);

-- Location: LCFF_X25_Y19_N5
\regfile1|regx18|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[32]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(32));

-- Location: LCCOMB_X20_Y17_N2
\regfile1|muxes_rs1|mux10|S[32]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~638_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(32))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(32),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx16|Q\(32),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[32]~638_combout\);

-- Location: LCCOMB_X20_Y17_N8
\regfile1|muxes_rs1|mux10|S[32]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~639_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[32]~638_combout\ & (\regfile1|regx19|Q\(32))) # (!\regfile1|muxes_rs1|mux10|S[32]~638_combout\ & ((\regfile1|regx18|Q\(32)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[32]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(32),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx18|Q\(32),
	datad => \regfile1|muxes_rs1|mux10|S[32]~638_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~639_combout\);

-- Location: LCFF_X28_Y18_N13
\regfile1|regx26|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(32));

-- Location: LCCOMB_X28_Y18_N12
\regfile1|muxes_rs1|mux10|S[32]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~636_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(32))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(32),
	datad => \regfile1|regx24|Q\(32),
	combout => \regfile1|muxes_rs1|mux10|S[32]~636_combout\);

-- Location: LCCOMB_X24_Y18_N4
\regfile1|muxes_rs1|mux10|S[32]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~637_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[32]~636_combout\ & ((\regfile1|regx27|Q\(32)))) # (!\regfile1|muxes_rs1|mux10|S[32]~636_combout\ & (\regfile1|regx25|Q\(32))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[32]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(32),
	datac => \regfile1|regx27|Q\(32),
	datad => \regfile1|muxes_rs1|mux10|S[32]~636_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~637_combout\);

-- Location: LCCOMB_X20_Y17_N22
\regfile1|muxes_rs1|mux10|S[32]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~640_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17)) # (\regfile1|muxes_rs1|mux10|S[32]~637_combout\)))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[32]~639_combout\ & (!\RI1|riOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[32]~639_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[32]~637_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~640_combout\);

-- Location: LCFF_X29_Y21_N11
\regfile1|regx31|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux31~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(32));

-- Location: LCFF_X33_Y21_N11
\regfile1|regx30|Q[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux31~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(32));

-- Location: LCCOMB_X33_Y21_N10
\regfile1|muxes_rs1|mux10|S[32]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~642_combout\ = (\regfile1|muxes_rs1|mux10|S[32]~641_combout\ & ((\regfile1|regx31|Q\(32)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[32]~641_combout\ & (((\regfile1|regx30|Q\(32) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[32]~641_combout\,
	datab => \regfile1|regx31|Q\(32),
	datac => \regfile1|regx30|Q\(32),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[32]~642_combout\);

-- Location: LCCOMB_X22_Y17_N26
\regfile1|muxes_rs1|mux10|S[32]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~643_combout\ = (\regfile1|muxes_rs1|mux10|S[32]~640_combout\ & (((\regfile1|muxes_rs1|mux10|S[32]~642_combout\) # (!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[32]~640_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[32]~635_combout\ & (\RI1|riOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[32]~635_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[32]~640_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[32]~642_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~643_combout\);

-- Location: LCCOMB_X20_Y17_N12
\regfile1|muxes_rs1|mux10|S[32]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[32]~644_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[32]~633_combout\ & ((\regfile1|muxes_rs1|mux10|S[32]~643_combout\))) # (!\regfile1|muxes_rs1|mux10|S[32]~633_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[32]~626_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[32]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[32]~626_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[32]~633_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[32]~643_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[32]~644_combout\);

-- Location: LCCOMB_X25_Y22_N4
\regfile1|muxes_rs1|mux10|S[31]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~654_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(31))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(31),
	datad => \regfile1|regx24|Q\(31),
	combout => \regfile1|muxes_rs1|mux10|S[31]~654_combout\);

-- Location: LCCOMB_X24_Y18_N12
\regfile1|muxes_rs1|mux10|S[31]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~655_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[31]~654_combout\ & ((\regfile1|regx27|Q\(31)))) # (!\regfile1|muxes_rs1|mux10|S[31]~654_combout\ & (\regfile1|regx25|Q\(31))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[31]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(31),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx27|Q\(31),
	datad => \regfile1|muxes_rs1|mux10|S[31]~654_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[31]~655_combout\);

-- Location: LCCOMB_X28_Y17_N2
\regfile1|muxes_rs1|mux10|S[31]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~657_combout\ = (\regfile1|muxes_rs1|mux10|S[31]~656_combout\ & (((\regfile1|regx23|Q\(31)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[31]~656_combout\ & (\regfile1|regx22|Q\(31) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[31]~656_combout\,
	datab => \regfile1|regx22|Q\(31),
	datac => \regfile1|regx23|Q\(31),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[31]~657_combout\);

-- Location: LCFF_X20_Y19_N31
\regfile1|regx19|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(31));

-- Location: LCFF_X20_Y19_N13
\regfile1|regx17|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(31));

-- Location: LCCOMB_X20_Y19_N28
\regfile1|muxes_rs1|mux10|S[31]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~658_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx17|Q\(31))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & (\regfile1|regx16|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx16|Q\(31),
	datad => \regfile1|regx17|Q\(31),
	combout => \regfile1|muxes_rs1|mux10|S[31]~658_combout\);

-- Location: LCCOMB_X20_Y19_N30
\regfile1|muxes_rs1|mux10|S[31]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~659_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[31]~658_combout\ & ((\regfile1|regx19|Q\(31)))) # (!\regfile1|muxes_rs1|mux10|S[31]~658_combout\ & (\regfile1|regx18|Q\(31))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[31]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(31),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(31),
	datad => \regfile1|muxes_rs1|mux10|S[31]~658_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[31]~659_combout\);

-- Location: LCCOMB_X20_Y19_N10
\regfile1|muxes_rs1|mux10|S[31]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~660_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[31]~657_combout\)) # (!\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[31]~659_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[31]~657_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[31]~659_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[31]~660_combout\);

-- Location: LCCOMB_X20_Y18_N18
\regfile1|muxes_rs1|mux10|S[31]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~663_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[31]~660_combout\ & (\regfile1|muxes_rs1|mux10|S[31]~662_combout\)) # (!\regfile1|muxes_rs1|mux10|S[31]~660_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[31]~655_combout\))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[31]~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[31]~662_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[31]~655_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[31]~660_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[31]~663_combout\);

-- Location: LCFF_X31_Y24_N17
\regfile1|regx5|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux32~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(31));

-- Location: LCCOMB_X31_Y24_N16
\regfile1|muxes_rs1|mux10|S[31]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~649_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(31)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(31) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(31),
	datac => \regfile1|regx5|Q\(31),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[31]~649_combout\);

-- Location: LCCOMB_X28_Y23_N14
\regfile1|muxes_rs1|mux10|S[31]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~650_combout\ = (\regfile1|muxes_rs1|mux10|S[31]~649_combout\ & ((\regfile1|regx7|Q\(31)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[31]~649_combout\ & (((\regfile1|regx6|Q\(31) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(31),
	datab => \regfile1|muxes_rs1|mux10|S[31]~649_combout\,
	datac => \regfile1|regx6|Q\(31),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[31]~650_combout\);

-- Location: LCCOMB_X28_Y21_N2
\regfile1|muxes_rs1|mux10|S[31]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~651_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[31]~650_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(31)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[31]~650_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|regx3|Q\(31),
	combout => \regfile1|muxes_rs1|mux10|S[31]~651_combout\);

-- Location: LCCOMB_X28_Y21_N30
\regfile1|muxes_rs1|mux10|S[31]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~652_combout\ = (\regfile1|muxes_rs1|mux10|S[31]~651_combout\ & (((\regfile1|regx2|Q\(31)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[31]~651_combout\ & (\regfile1|regx1|Q\(31) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(31),
	datab => \regfile1|muxes_rs1|mux10|S[31]~651_combout\,
	datac => \regfile1|regx2|Q\(31),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[31]~652_combout\);

-- Location: LCCOMB_X25_Y23_N4
\regfile1|muxes_rs1|mux10|S[31]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~653_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[31]~648_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[31]~652_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[31]~648_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[31]~652_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[31]~653_combout\);

-- Location: LCCOMB_X20_Y18_N8
\regfile1|muxes_rs1|mux10|S[31]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[31]~664_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[31]~653_combout\ & ((\regfile1|muxes_rs1|mux10|S[31]~663_combout\))) # (!\regfile1|muxes_rs1|mux10|S[31]~653_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[31]~646_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[31]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[31]~646_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[31]~663_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[31]~653_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[31]~664_combout\);

-- Location: LCCOMB_X23_Y18_N30
\regfile1|muxes_rs1|mux10|S[30]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~667_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx13|Q\(30))) # (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(30),
	datab => \regfile1|regx12|Q\(30),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[30]~667_combout\);

-- Location: LCCOMB_X23_Y18_N18
\regfile1|muxes_rs1|mux10|S[30]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~668_combout\ = (\regfile1|muxes_rs1|mux10|S[30]~667_combout\ & (((\regfile1|regx15|Q\(30)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[30]~667_combout\ & (\regfile1|regx14|Q\(30) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(30),
	datab => \regfile1|muxes_rs1|mux10|S[30]~667_combout\,
	datac => \regfile1|regx15|Q\(30),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[30]~668_combout\);

-- Location: LCCOMB_X30_Y23_N12
\regfile1|muxes_rs1|mux10|S[30]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~669_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(30))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(30),
	datad => \regfile1|regx4|Q\(30),
	combout => \regfile1|muxes_rs1|mux10|S[30]~669_combout\);

-- Location: LCCOMB_X29_Y25_N28
\regfile1|muxes_rs1|mux10|S[30]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~670_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[30]~669_combout\ & (\regfile1|regx7|Q\(30))) # (!\regfile1|muxes_rs1|mux10|S[30]~669_combout\ & ((\regfile1|regx6|Q\(30)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[30]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx7|Q\(30),
	datac => \regfile1|regx6|Q\(30),
	datad => \regfile1|muxes_rs1|mux10|S[30]~669_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[30]~670_combout\);

-- Location: LCCOMB_X28_Y24_N4
\regfile1|muxes_rs1|mux10|S[30]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~671_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[30]~670_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(30) & (\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(30),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[30]~670_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[30]~671_combout\);

-- Location: LCCOMB_X28_Y24_N6
\regfile1|muxes_rs1|mux10|S[30]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~672_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[30]~671_combout\ & (\regfile1|regx2|Q\(30))) # (!\regfile1|muxes_rs1|mux10|S[30]~671_combout\ & ((\regfile1|regx1|Q\(30)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[30]~671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(30),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[30]~671_combout\,
	datad => \regfile1|regx1|Q\(30),
	combout => \regfile1|muxes_rs1|mux10|S[30]~672_combout\);

-- Location: LCCOMB_X21_Y16_N14
\regfile1|muxes_rs1|mux10|S[30]~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~673_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[30]~668_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[30]~672_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[30]~668_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[30]~672_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[30]~673_combout\);

-- Location: LCFF_X22_Y21_N17
\regfile1|regx10|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(30));

-- Location: LCCOMB_X22_Y21_N16
\regfile1|muxes_rs1|mux10|S[30]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~665_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(30)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(30) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(30),
	datac => \regfile1|regx10|Q\(30),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[30]~665_combout\);

-- Location: LCCOMB_X21_Y18_N6
\regfile1|muxes_rs1|mux10|S[30]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~666_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[30]~665_combout\ & ((\regfile1|regx11|Q\(30)))) # (!\regfile1|muxes_rs1|mux10|S[30]~665_combout\ & (\regfile1|regx9|Q\(30))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[30]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(30),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx11|Q\(30),
	datad => \regfile1|muxes_rs1|mux10|S[30]~665_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[30]~666_combout\);

-- Location: LCCOMB_X32_Y18_N30
\regfile1|muxes_rs1|mux10|S[30]~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~675_combout\ = (\regfile1|muxes_rs1|mux10|S[30]~674_combout\ & (((\regfile1|regx23|Q\(30))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[30]~674_combout\ & (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[30]~674_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx23|Q\(30),
	datad => \regfile1|regx21|Q\(30),
	combout => \regfile1|muxes_rs1|mux10|S[30]~675_combout\);

-- Location: LCFF_X23_Y21_N3
\regfile1|regx17|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(30));

-- Location: LCFF_X23_Y20_N7
\regfile1|regx16|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(30));

-- Location: LCCOMB_X23_Y21_N2
\regfile1|muxes_rs1|mux10|S[30]~678\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~678_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(30))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(30),
	datad => \regfile1|regx16|Q\(30),
	combout => \regfile1|muxes_rs1|mux10|S[30]~678_combout\);

-- Location: LCCOMB_X23_Y20_N24
\regfile1|muxes_rs1|mux10|S[30]~679\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~679_combout\ = (\regfile1|muxes_rs1|mux10|S[30]~678_combout\ & (((\regfile1|regx19|Q\(30)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[30]~678_combout\ & (\regfile1|regx18|Q\(30) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(30),
	datab => \regfile1|regx19|Q\(30),
	datac => \regfile1|muxes_rs1|mux10|S[30]~678_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[30]~679_combout\);

-- Location: LCFF_X24_Y18_N21
\regfile1|regx27|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux33~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(30));

-- Location: LCCOMB_X25_Y22_N12
\regfile1|muxes_rs1|mux10|S[30]~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~676_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(30))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(30),
	datad => \regfile1|regx24|Q\(30),
	combout => \regfile1|muxes_rs1|mux10|S[30]~676_combout\);

-- Location: LCCOMB_X24_Y18_N20
\regfile1|muxes_rs1|mux10|S[30]~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~677_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[30]~676_combout\ & ((\regfile1|regx27|Q\(30)))) # (!\regfile1|muxes_rs1|mux10|S[30]~676_combout\ & (\regfile1|regx25|Q\(30))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[30]~676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(30),
	datac => \regfile1|regx27|Q\(30),
	datad => \regfile1|muxes_rs1|mux10|S[30]~676_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[30]~677_combout\);

-- Location: LCCOMB_X32_Y18_N4
\regfile1|muxes_rs1|mux10|S[30]~680\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~680_combout\ = (\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[30]~677_combout\) # (\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[30]~679_combout\ & ((!\RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[30]~679_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[30]~677_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[30]~680_combout\);

-- Location: LCCOMB_X33_Y21_N30
\regfile1|muxes_rs1|mux10|S[30]~682\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~682_combout\ = (\regfile1|muxes_rs1|mux10|S[30]~681_combout\ & (((\regfile1|regx31|Q\(30)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[30]~681_combout\ & (\regfile1|regx30|Q\(30) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[30]~681_combout\,
	datab => \regfile1|regx30|Q\(30),
	datac => \regfile1|regx31|Q\(30),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[30]~682_combout\);

-- Location: LCCOMB_X32_Y18_N14
\regfile1|muxes_rs1|mux10|S[30]~683\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~683_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[30]~680_combout\ & ((\regfile1|muxes_rs1|mux10|S[30]~682_combout\))) # (!\regfile1|muxes_rs1|mux10|S[30]~680_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[30]~675_combout\)))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[30]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[30]~675_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[30]~680_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[30]~682_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[30]~683_combout\);

-- Location: LCCOMB_X21_Y16_N28
\regfile1|muxes_rs1|mux10|S[30]~684\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[30]~684_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[30]~673_combout\ & ((\regfile1|muxes_rs1|mux10|S[30]~683_combout\))) # (!\regfile1|muxes_rs1|mux10|S[30]~673_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[30]~666_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[30]~673_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[30]~673_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[30]~666_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[30]~683_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[30]~684_combout\);

-- Location: LCFF_X22_Y21_N1
\regfile1|regx10|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(29));

-- Location: LCCOMB_X22_Y21_N0
\regfile1|muxes_rs1|mux10|S[29]~687\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~687_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(29)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(29) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(29),
	datac => \regfile1|regx10|Q\(29),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[29]~687_combout\);

-- Location: LCCOMB_X21_Y24_N2
\regfile1|muxes_rs1|mux10|S[29]~688\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~688_combout\ = (\regfile1|muxes_rs1|mux10|S[29]~687_combout\ & (((\regfile1|regx11|Q\(29)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[29]~687_combout\ & (\regfile1|regx9|Q\(29) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(29),
	datab => \regfile1|regx11|Q\(29),
	datac => \regfile1|muxes_rs1|mux10|S[29]~687_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[29]~688_combout\);

-- Location: LCFF_X28_Y24_N11
\regfile1|regx7|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(29));

-- Location: LCCOMB_X29_Y27_N24
\regfile1|muxes_rs1|mux10|S[29]~690\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~690_combout\ = (\regfile1|muxes_rs1|mux10|S[29]~689_combout\ & (((\regfile1|regx7|Q\(29))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[29]~689_combout\ & (\RI1|riOUT\(16) & (\regfile1|regx6|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[29]~689_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx6|Q\(29),
	datad => \regfile1|regx7|Q\(29),
	combout => \regfile1|muxes_rs1|mux10|S[29]~690_combout\);

-- Location: LCCOMB_X28_Y27_N8
\regfile1|muxes_rs1|mux10|S[29]~691\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~691_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[29]~690_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(29) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[29]~690_combout\,
	datac => \regfile1|regx3|Q\(29),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[29]~691_combout\);

-- Location: LCCOMB_X21_Y24_N24
\regfile1|muxes_rs1|mux10|S[29]~692\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~692_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[29]~691_combout\ & (\regfile1|regx2|Q\(29))) # (!\regfile1|muxes_rs1|mux10|S[29]~691_combout\ & ((\regfile1|regx1|Q\(29)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[29]~691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(29),
	datac => \regfile1|regx1|Q\(29),
	datad => \regfile1|muxes_rs1|mux10|S[29]~691_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[29]~692_combout\);

-- Location: LCCOMB_X21_Y24_N22
\regfile1|muxes_rs1|mux10|S[29]~693\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~693_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[29]~688_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[29]~692_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[29]~688_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[29]~692_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[29]~693_combout\);

-- Location: LCFF_X24_Y21_N21
\regfile1|regx14|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux34~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(29));

-- Location: LCCOMB_X24_Y21_N20
\regfile1|muxes_rs1|mux10|S[29]~685\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~685_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx14|Q\(29))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx14|Q\(29),
	datad => \regfile1|regx12|Q\(29),
	combout => \regfile1|muxes_rs1|mux10|S[29]~685_combout\);

-- Location: LCCOMB_X22_Y18_N30
\regfile1|muxes_rs1|mux10|S[29]~686\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~686_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[29]~685_combout\ & (\regfile1|regx15|Q\(29))) # (!\regfile1|muxes_rs1|mux10|S[29]~685_combout\ & ((\regfile1|regx13|Q\(29)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[29]~685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx15|Q\(29),
	datac => \regfile1|regx13|Q\(29),
	datad => \regfile1|muxes_rs1|mux10|S[29]~685_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[29]~686_combout\);

-- Location: LCCOMB_X21_Y20_N4
\regfile1|muxes_rs1|mux10|S[29]~704\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[29]~704_combout\ = (\regfile1|muxes_rs1|mux10|S[29]~693_combout\ & ((\regfile1|muxes_rs1|mux10|S[29]~703_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[29]~693_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & \regfile1|muxes_rs1|mux10|S[29]~686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[29]~703_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[29]~693_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[29]~686_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[29]~704_combout\);

-- Location: LCFF_X23_Y24_N23
\regfile1|regx31|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux36~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(27));

-- Location: LCCOMB_X22_Y24_N2
\regfile1|muxes_rs1|mux10|S[27]~742\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~742_combout\ = (\regfile1|muxes_rs1|mux10|S[27]~741_combout\ & ((\regfile1|regx31|Q\(27)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[27]~741_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx29|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[27]~741_combout\,
	datab => \regfile1|regx31|Q\(27),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx29|Q\(27),
	combout => \regfile1|muxes_rs1|mux10|S[27]~742_combout\);

-- Location: LCCOMB_X21_Y25_N0
\regfile1|regx27|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[27]~feeder_combout\ = \mux0_1|Mux36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux36~0_combout\,
	combout => \regfile1|regx27|Q[27]~feeder_combout\);

-- Location: LCFF_X21_Y25_N1
\regfile1|regx27|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[27]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(27));

-- Location: LCFF_X25_Y22_N11
\regfile1|regx26|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(27));

-- Location: LCFF_X25_Y22_N29
\regfile1|regx24|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux36~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(27));

-- Location: LCCOMB_X25_Y22_N10
\regfile1|muxes_rs1|mux10|S[27]~734\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~734_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(27))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(27),
	datad => \regfile1|regx24|Q\(27),
	combout => \regfile1|muxes_rs1|mux10|S[27]~734_combout\);

-- Location: LCCOMB_X21_Y25_N28
\regfile1|muxes_rs1|mux10|S[27]~735\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~735_combout\ = (\regfile1|muxes_rs1|mux10|S[27]~734_combout\ & (((\regfile1|regx27|Q\(27)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[27]~734_combout\ & (\regfile1|regx25|Q\(27) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(27),
	datab => \regfile1|regx27|Q\(27),
	datac => \regfile1|muxes_rs1|mux10|S[27]~734_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[27]~735_combout\);

-- Location: LCCOMB_X21_Y25_N30
\regfile1|muxes_rs1|mux10|S[27]~743\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~743_combout\ = (\regfile1|muxes_rs1|mux10|S[27]~740_combout\ & ((\regfile1|muxes_rs1|mux10|S[27]~742_combout\) # ((!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[27]~740_combout\ & (((\RI1|riOUT\(18) & 
-- \regfile1|muxes_rs1|mux10|S[27]~735_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[27]~740_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[27]~742_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[27]~735_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[27]~743_combout\);

-- Location: LCCOMB_X34_Y26_N28
\regfile1|muxes_rs1|mux10|S[27]~729\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~729_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(27))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(27),
	datab => \regfile1|regx4|Q\(27),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[27]~729_combout\);

-- Location: LCCOMB_X34_Y26_N10
\regfile1|muxes_rs1|mux10|S[27]~730\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~730_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[27]~729_combout\ & (\regfile1|regx7|Q\(27))) # (!\regfile1|muxes_rs1|mux10|S[27]~729_combout\ & ((\regfile1|regx6|Q\(27)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[27]~729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(27),
	datab => \regfile1|regx6|Q\(27),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[27]~729_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[27]~730_combout\);

-- Location: LCCOMB_X33_Y25_N26
\regfile1|muxes_rs1|mux10|S[27]~731\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~731_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[27]~730_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(27) & (\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(27),
	datac => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[27]~730_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[27]~731_combout\);

-- Location: LCCOMB_X28_Y24_N22
\regfile1|muxes_rs1|mux10|S[27]~732\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~732_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[27]~731_combout\ & (\regfile1|regx2|Q\(27))) # (!\regfile1|muxes_rs1|mux10|S[27]~731_combout\ & ((\regfile1|regx1|Q\(27)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[27]~731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(27),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[27]~731_combout\,
	datad => \regfile1|regx1|Q\(27),
	combout => \regfile1|muxes_rs1|mux10|S[27]~732_combout\);

-- Location: LCCOMB_X22_Y21_N14
\regfile1|muxes_rs1|mux10|S[27]~727\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~727_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(27)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(27) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(27),
	datac => \regfile1|regx10|Q\(27),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[27]~727_combout\);

-- Location: LCCOMB_X21_Y24_N28
\regfile1|muxes_rs1|mux10|S[27]~728\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~728_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[27]~727_combout\ & ((\regfile1|regx11|Q\(27)))) # (!\regfile1|muxes_rs1|mux10|S[27]~727_combout\ & (\regfile1|regx9|Q\(27))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[27]~727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx9|Q\(27),
	datac => \regfile1|muxes_rs1|mux10|S[27]~727_combout\,
	datad => \regfile1|regx11|Q\(27),
	combout => \regfile1|muxes_rs1|mux10|S[27]~728_combout\);

-- Location: LCCOMB_X21_Y24_N6
\regfile1|muxes_rs1|mux10|S[27]~733\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~733_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs1|mux10|S[27]~728_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[27]~732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[27]~732_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[27]~728_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[27]~733_combout\);

-- Location: LCCOMB_X21_Y25_N12
\regfile1|muxes_rs1|mux10|S[27]~744\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[27]~744_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[27]~733_combout\ & ((\regfile1|muxes_rs1|mux10|S[27]~743_combout\))) # (!\regfile1|muxes_rs1|mux10|S[27]~733_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[27]~726_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[27]~733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[27]~726_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[27]~743_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[27]~733_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[27]~744_combout\);

-- Location: LCFF_X29_Y22_N21
\regfile1|regx3|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(26));

-- Location: LCCOMB_X29_Y22_N20
\regfile1|muxes_rs1|mux10|S[26]~751\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~751_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[26]~750_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(26) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[26]~750_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(26),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[26]~751_combout\);

-- Location: LCCOMB_X25_Y21_N24
\regfile1|muxes_rs1|mux10|S[26]~752\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~752_combout\ = (\regfile1|muxes_rs1|mux10|S[26]~751_combout\ & ((\regfile1|regx2|Q\(26)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[26]~751_combout\ & (((\regfile1|regx1|Q\(26) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(26),
	datab => \regfile1|muxes_rs1|mux10|S[26]~751_combout\,
	datac => \regfile1|regx1|Q\(26),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[26]~752_combout\);

-- Location: LCFF_X23_Y17_N13
\regfile1|regx14|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(26));

-- Location: LCFF_X24_Y20_N29
\regfile1|regx12|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(26));

-- Location: LCCOMB_X23_Y17_N22
\regfile1|muxes_rs1|mux10|S[26]~747\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~747_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(26)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx12|Q\(26),
	datad => \regfile1|regx13|Q\(26),
	combout => \regfile1|muxes_rs1|mux10|S[26]~747_combout\);

-- Location: LCCOMB_X23_Y17_N12
\regfile1|muxes_rs1|mux10|S[26]~748\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~748_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[26]~747_combout\ & (\regfile1|regx15|Q\(26))) # (!\regfile1|muxes_rs1|mux10|S[26]~747_combout\ & ((\regfile1|regx14|Q\(26)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[26]~747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx15|Q\(26),
	datac => \regfile1|regx14|Q\(26),
	datad => \regfile1|muxes_rs1|mux10|S[26]~747_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[26]~748_combout\);

-- Location: LCCOMB_X25_Y21_N18
\regfile1|muxes_rs1|mux10|S[26]~753\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~753_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[26]~748_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[26]~752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[26]~752_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[26]~748_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[26]~753_combout\);

-- Location: LCFF_X22_Y21_N31
\regfile1|regx10|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(26));

-- Location: LCCOMB_X22_Y21_N30
\regfile1|muxes_rs1|mux10|S[26]~745\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~745_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(26))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(26),
	datad => \regfile1|regx8|Q\(26),
	combout => \regfile1|muxes_rs1|mux10|S[26]~745_combout\);

-- Location: LCFF_X21_Y21_N7
\regfile1|regx9|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux37~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(26));

-- Location: LCCOMB_X21_Y21_N6
\regfile1|muxes_rs1|mux10|S[26]~746\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~746_combout\ = (\regfile1|muxes_rs1|mux10|S[26]~745_combout\ & ((\regfile1|regx11|Q\(26)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[26]~745_combout\ & (((\regfile1|regx9|Q\(26) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(26),
	datab => \regfile1|muxes_rs1|mux10|S[26]~745_combout\,
	datac => \regfile1|regx9|Q\(26),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[26]~746_combout\);

-- Location: LCCOMB_X20_Y19_N24
\regfile1|muxes_rs1|mux10|S[26]~764\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[26]~764_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[26]~753_combout\ & (\regfile1|muxes_rs1|mux10|S[26]~763_combout\)) # (!\regfile1|muxes_rs1|mux10|S[26]~753_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[26]~746_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[26]~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[26]~763_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[26]~753_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[26]~746_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[26]~764_combout\);

-- Location: LCCOMB_X20_Y21_N28
\regfile1|regx25|Q[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[23]~feeder_combout\ = \mux0_1|Mux40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux40~0_combout\,
	combout => \regfile1|regx25|Q[23]~feeder_combout\);

-- Location: LCFF_X20_Y21_N29
\regfile1|regx25|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[23]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(23));

-- Location: LCFF_X25_Y22_N27
\regfile1|regx26|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(23));

-- Location: LCFF_X21_Y22_N7
\regfile1|regx24|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(23));

-- Location: LCCOMB_X25_Y22_N26
\regfile1|muxes_rs1|mux10|S[23]~814\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~814_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(23))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(23),
	datad => \regfile1|regx24|Q\(23),
	combout => \regfile1|muxes_rs1|mux10|S[23]~814_combout\);

-- Location: LCCOMB_X20_Y23_N0
\regfile1|muxes_rs1|mux10|S[23]~815\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~815_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[23]~814_combout\ & (\regfile1|regx27|Q\(23))) # (!\regfile1|muxes_rs1|mux10|S[23]~814_combout\ & ((\regfile1|regx25|Q\(23)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[23]~814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(23),
	datab => \regfile1|regx25|Q\(23),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[23]~814_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[23]~815_combout\);

-- Location: LCFF_X20_Y19_N9
\regfile1|regx19|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(23));

-- Location: LCFF_X20_Y19_N3
\regfile1|regx17|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(23));

-- Location: LCCOMB_X20_Y19_N2
\regfile1|muxes_rs1|mux10|S[23]~818\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~818_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(23)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(23),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(23),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[23]~818_combout\);

-- Location: LCCOMB_X20_Y19_N8
\regfile1|muxes_rs1|mux10|S[23]~819\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~819_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[23]~818_combout\ & ((\regfile1|regx19|Q\(23)))) # (!\regfile1|muxes_rs1|mux10|S[23]~818_combout\ & (\regfile1|regx18|Q\(23))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[23]~818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(23),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(23),
	datad => \regfile1|muxes_rs1|mux10|S[23]~818_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[23]~819_combout\);

-- Location: LCCOMB_X20_Y19_N18
\regfile1|muxes_rs1|mux10|S[23]~820\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~820_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[23]~817_combout\) # ((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[23]~819_combout\ & !\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[23]~817_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[23]~819_combout\,
	datac => \RI1|riOUT\(17),
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[23]~820_combout\);

-- Location: LCCOMB_X20_Y23_N26
\regfile1|muxes_rs1|mux10|S[23]~823\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~823_combout\ = (\regfile1|muxes_rs1|mux10|S[23]~820_combout\ & ((\regfile1|muxes_rs1|mux10|S[23]~822_combout\) # ((!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[23]~820_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[23]~815_combout\ & \RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[23]~822_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[23]~815_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[23]~820_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[23]~823_combout\);

-- Location: LCFF_X24_Y21_N13
\regfile1|regx14|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(23));

-- Location: LCCOMB_X24_Y21_N12
\regfile1|muxes_rs1|mux10|S[23]~805\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~805_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx14|Q\(23))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx14|Q\(23),
	datad => \regfile1|regx12|Q\(23),
	combout => \regfile1|muxes_rs1|mux10|S[23]~805_combout\);

-- Location: LCCOMB_X24_Y23_N22
\regfile1|muxes_rs1|mux10|S[23]~806\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~806_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[23]~805_combout\ & ((\regfile1|regx15|Q\(23)))) # (!\regfile1|muxes_rs1|mux10|S[23]~805_combout\ & (\regfile1|regx13|Q\(23))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[23]~805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx13|Q\(23),
	datac => \regfile1|regx15|Q\(23),
	datad => \regfile1|muxes_rs1|mux10|S[23]~805_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[23]~806_combout\);

-- Location: LCFF_X27_Y28_N25
\regfile1|regx10|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(23));

-- Location: LCCOMB_X27_Y28_N24
\regfile1|muxes_rs1|mux10|S[23]~807\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~807_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(23))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(23),
	datad => \regfile1|regx8|Q\(23),
	combout => \regfile1|muxes_rs1|mux10|S[23]~807_combout\);

-- Location: LCCOMB_X23_Y28_N16
\regfile1|regx9|Q[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[23]~feeder_combout\ = \mux0_1|Mux40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux40~0_combout\,
	combout => \regfile1|regx9|Q[23]~feeder_combout\);

-- Location: LCFF_X23_Y28_N17
\regfile1|regx9|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[23]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(23));

-- Location: LCCOMB_X23_Y28_N6
\regfile1|muxes_rs1|mux10|S[23]~808\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~808_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[23]~807_combout\ & ((\regfile1|regx11|Q\(23)))) # (!\regfile1|muxes_rs1|mux10|S[23]~807_combout\ & (\regfile1|regx9|Q\(23))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[23]~807_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[23]~807_combout\,
	datac => \regfile1|regx9|Q\(23),
	datad => \regfile1|regx11|Q\(23),
	combout => \regfile1|muxes_rs1|mux10|S[23]~808_combout\);

-- Location: LCCOMB_X28_Y23_N6
\regfile1|regx6|Q[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[23]~feeder_combout\ = \mux0_1|Mux40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux40~0_combout\,
	combout => \regfile1|regx6|Q[23]~feeder_combout\);

-- Location: LCFF_X28_Y23_N7
\regfile1|regx6|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[23]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(23));

-- Location: LCFF_X29_Y24_N17
\regfile1|regx7|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux40~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(23));

-- Location: LCCOMB_X28_Y23_N8
\regfile1|muxes_rs1|mux10|S[23]~810\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~810_combout\ = (\regfile1|muxes_rs1|mux10|S[23]~809_combout\ & (((\regfile1|regx7|Q\(23)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[23]~809_combout\ & (\regfile1|regx6|Q\(23) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[23]~809_combout\,
	datab => \regfile1|regx6|Q\(23),
	datac => \regfile1|regx7|Q\(23),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[23]~810_combout\);

-- Location: LCCOMB_X25_Y28_N8
\regfile1|muxes_rs1|mux10|S[23]~811\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~811_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[23]~810_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(23) & (\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(23),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[23]~810_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[23]~811_combout\);

-- Location: LCCOMB_X25_Y21_N2
\regfile1|muxes_rs1|mux10|S[23]~812\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~812_combout\ = (\regfile1|muxes_rs1|mux10|S[23]~811_combout\ & (((\regfile1|regx2|Q\(23)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[23]~811_combout\ & (\regfile1|regx1|Q\(23) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(23),
	datab => \regfile1|muxes_rs1|mux10|S[23]~811_combout\,
	datac => \regfile1|regx2|Q\(23),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[23]~812_combout\);

-- Location: LCCOMB_X20_Y20_N20
\regfile1|muxes_rs1|mux10|S[23]~813\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~813_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[23]~808_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & \regfile1|muxes_rs1|mux10|S[23]~812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[23]~808_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[23]~812_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[23]~813_combout\);

-- Location: LCCOMB_X20_Y20_N18
\regfile1|muxes_rs1|mux10|S[23]~824\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[23]~824_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[23]~813_combout\ & (\regfile1|muxes_rs1|mux10|S[23]~823_combout\)) # (!\regfile1|muxes_rs1|mux10|S[23]~813_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[23]~806_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[23]~813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[23]~823_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[23]~806_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[23]~813_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[23]~824_combout\);

-- Location: LCFF_X27_Y23_N7
\regfile1|regx31|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(18));

-- Location: LCFF_X29_Y20_N3
\regfile1|regx30|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(18));

-- Location: LCCOMB_X27_Y23_N6
\regfile1|muxes_rs1|mux10|S[18]~922\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~922_combout\ = (\regfile1|muxes_rs1|mux10|S[18]~921_combout\ & (((\regfile1|regx31|Q\(18))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[18]~921_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[18]~921_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx31|Q\(18),
	datad => \regfile1|regx30|Q\(18),
	combout => \regfile1|muxes_rs1|mux10|S[18]~922_combout\);

-- Location: LCFF_X24_Y27_N21
\regfile1|regx17|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(18));

-- Location: LCCOMB_X24_Y27_N20
\regfile1|muxes_rs1|mux10|S[18]~918\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~918_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(18)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(18),
	datac => \regfile1|regx17|Q\(18),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[18]~918_combout\);

-- Location: LCFF_X23_Y27_N11
\regfile1|regx19|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(18));

-- Location: LCCOMB_X23_Y27_N12
\regfile1|muxes_rs1|mux10|S[18]~919\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~919_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[18]~918_combout\ & ((\regfile1|regx19|Q\(18)))) # (!\regfile1|muxes_rs1|mux10|S[18]~918_combout\ & (\regfile1|regx18|Q\(18))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[18]~918_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[18]~918_combout\,
	datac => \regfile1|regx18|Q\(18),
	datad => \regfile1|regx19|Q\(18),
	combout => \regfile1|muxes_rs1|mux10|S[18]~919_combout\);

-- Location: LCCOMB_X20_Y22_N10
\regfile1|regx24|Q[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx24|Q[18]~feeder_combout\ = \mux0_1|Mux45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux45~0_combout\,
	combout => \regfile1|regx24|Q[18]~feeder_combout\);

-- Location: LCFF_X20_Y22_N11
\regfile1|regx24|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx24|Q[18]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(18));

-- Location: LCCOMB_X21_Y27_N4
\regfile1|muxes_rs1|mux10|S[18]~916\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~916_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(18))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(18),
	datab => \RI1|riOUT\(15),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx24|Q\(18),
	combout => \regfile1|muxes_rs1|mux10|S[18]~916_combout\);

-- Location: LCFF_X25_Y27_N13
\regfile1|regx25|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(18));

-- Location: LCCOMB_X21_Y27_N18
\regfile1|muxes_rs1|mux10|S[18]~917\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~917_combout\ = (\regfile1|muxes_rs1|mux10|S[18]~916_combout\ & ((\regfile1|regx27|Q\(18)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[18]~916_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx25|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(18),
	datab => \regfile1|muxes_rs1|mux10|S[18]~916_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx25|Q\(18),
	combout => \regfile1|muxes_rs1|mux10|S[18]~917_combout\);

-- Location: LCCOMB_X19_Y24_N6
\regfile1|muxes_rs1|mux10|S[18]~920\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~920_combout\ = (\RI1|riOUT\(17) & (\RI1|riOUT\(18))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[18]~917_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[18]~919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[18]~919_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[18]~917_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[18]~920_combout\);

-- Location: LCCOMB_X24_Y24_N18
\regfile1|muxes_rs1|mux10|S[18]~923\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~923_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[18]~920_combout\ & ((\regfile1|muxes_rs1|mux10|S[18]~922_combout\))) # (!\regfile1|muxes_rs1|mux10|S[18]~920_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[18]~915_combout\)))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[18]~920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[18]~915_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[18]~922_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[18]~920_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[18]~923_combout\);

-- Location: LCFF_X22_Y20_N11
\regfile1|regx8|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux45~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(18));

-- Location: LCCOMB_X22_Y20_N4
\regfile1|muxes_rs1|mux10|S[18]~905\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~905_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(18))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(18),
	datad => \regfile1|regx8|Q\(18),
	combout => \regfile1|muxes_rs1|mux10|S[18]~905_combout\);

-- Location: LCCOMB_X25_Y27_N24
\regfile1|muxes_rs1|mux10|S[18]~906\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~906_combout\ = (\regfile1|muxes_rs1|mux10|S[18]~905_combout\ & ((\regfile1|regx11|Q\(18)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[18]~905_combout\ & (((\regfile1|regx9|Q\(18) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(18),
	datab => \regfile1|muxes_rs1|mux10|S[18]~905_combout\,
	datac => \regfile1|regx9|Q\(18),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[18]~906_combout\);

-- Location: LCCOMB_X24_Y24_N8
\regfile1|muxes_rs1|mux10|S[18]~924\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[18]~924_combout\ = (\regfile1|muxes_rs1|mux10|S[18]~913_combout\ & ((\regfile1|muxes_rs1|mux10|S[18]~923_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[18]~913_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[18]~906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[18]~913_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[18]~923_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[18]~906_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[18]~924_combout\);

-- Location: LCCOMB_X33_Y26_N26
\regfile1|regx2|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[13]~feeder_combout\ = \mux0_1|Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux50~0_combout\,
	combout => \regfile1|regx2|Q[13]~feeder_combout\);

-- Location: LCFF_X33_Y26_N27
\regfile1|regx2|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[13]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(13));

-- Location: LCCOMB_X29_Y26_N4
\regfile1|muxes_rs1|mux10|S[13]~1011\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1011_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[13]~1010_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(13)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1010_combout\,
	datab => \regfile1|regx3|Q\(13),
	datac => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[13]~1011_combout\);

-- Location: LCCOMB_X33_Y26_N28
\regfile1|muxes_rs1|mux10|S[13]~1012\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1012_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[13]~1011_combout\ & (\regfile1|regx2|Q\(13))) # (!\regfile1|muxes_rs1|mux10|S[13]~1011_combout\ & ((\regfile1|regx1|Q\(13)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[13]~1011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(13),
	datac => \regfile1|muxes_rs1|mux10|S[13]~1011_combout\,
	datad => \regfile1|regx1|Q\(13),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1012_combout\);

-- Location: LCCOMB_X20_Y18_N28
\regfile1|muxes_rs1|mux10|S[13]~1013\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1013_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[13]~1008_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & \regfile1|muxes_rs1|mux10|S[13]~1012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1008_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[13]~1012_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[13]~1013_combout\);

-- Location: LCCOMB_X24_Y22_N2
\regfile1|regx25|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[13]~feeder_combout\ = \mux0_1|Mux50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux50~0_combout\,
	combout => \regfile1|regx25|Q[13]~feeder_combout\);

-- Location: LCFF_X24_Y22_N3
\regfile1|regx25|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[13]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(13));

-- Location: LCCOMB_X22_Y25_N6
\regfile1|muxes_rs1|mux10|S[13]~1015\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1015_combout\ = (\regfile1|muxes_rs1|mux10|S[13]~1014_combout\ & (((\regfile1|regx27|Q\(13))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[13]~1014_combout\ & (\RI1|riOUT\(15) & ((\regfile1|regx25|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1014_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx27|Q\(13),
	datad => \regfile1|regx25|Q\(13),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1015_combout\);

-- Location: LCFF_X21_Y19_N29
\regfile1|regx22|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(13));

-- Location: LCFF_X21_Y19_N11
\regfile1|regx23|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux50~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(13));

-- Location: LCCOMB_X21_Y19_N10
\regfile1|muxes_rs1|mux10|S[13]~1017\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1017_combout\ = (\regfile1|muxes_rs1|mux10|S[13]~1016_combout\ & (((\regfile1|regx23|Q\(13)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[13]~1016_combout\ & (\regfile1|regx22|Q\(13) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1016_combout\,
	datab => \regfile1|regx22|Q\(13),
	datac => \regfile1|regx23|Q\(13),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1017_combout\);

-- Location: LCCOMB_X24_Y22_N24
\regfile1|muxes_rs1|mux10|S[13]~1020\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1020_combout\ = (\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[13]~1017_combout\) # (\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[13]~1019_combout\ & ((!\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1019_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[13]~1017_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1020_combout\);

-- Location: LCCOMB_X24_Y22_N0
\regfile1|muxes_rs1|mux10|S[13]~1023\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1023_combout\ = (\regfile1|muxes_rs1|mux10|S[13]~1020_combout\ & ((\regfile1|muxes_rs1|mux10|S[13]~1022_combout\) # ((!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[13]~1020_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[13]~1015_combout\ & \RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1022_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[13]~1015_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[13]~1020_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1023_combout\);

-- Location: LCCOMB_X32_Y28_N20
\regfile1|muxes_rs1|mux10|S[13]~1005\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1005_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(13)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(13) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(13),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(13),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[13]~1005_combout\);

-- Location: LCCOMB_X30_Y21_N24
\regfile1|muxes_rs1|mux10|S[13]~1006\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1006_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[13]~1005_combout\ & (\regfile1|regx15|Q\(13))) # (!\regfile1|muxes_rs1|mux10|S[13]~1005_combout\ & ((\regfile1|regx13|Q\(13)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[13]~1005_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(13),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(13),
	datad => \regfile1|muxes_rs1|mux10|S[13]~1005_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[13]~1006_combout\);

-- Location: LCCOMB_X20_Y18_N22
\regfile1|muxes_rs1|mux10|S[13]~1024\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[13]~1024_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[13]~1013_combout\ & (\regfile1|muxes_rs1|mux10|S[13]~1023_combout\)) # (!\regfile1|muxes_rs1|mux10|S[13]~1013_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[13]~1006_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[13]~1013_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[13]~1013_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[13]~1023_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[13]~1006_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[13]~1024_combout\);

-- Location: LCCOMB_X24_Y26_N10
\regfile1|muxes_rs1|mux10|S[12]~1031\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1031_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[12]~1030_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(12) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[12]~1030_combout\,
	datab => \regfile1|regx3|Q\(12),
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1031_combout\);

-- Location: LCCOMB_X27_Y18_N8
\regfile1|muxes_rs1|mux10|S[12]~1032\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1032_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[12]~1031_combout\ & (\regfile1|regx2|Q\(12))) # (!\regfile1|muxes_rs1|mux10|S[12]~1031_combout\ & ((\regfile1|regx1|Q\(12)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[12]~1031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(12),
	datac => \regfile1|regx1|Q\(12),
	datad => \regfile1|muxes_rs1|mux10|S[12]~1031_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1032_combout\);

-- Location: LCCOMB_X27_Y18_N2
\regfile1|muxes_rs1|mux10|S[12]~1033\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1033_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[12]~1028_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[12]~1032_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[12]~1028_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[12]~1032_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1033_combout\);

-- Location: LCFF_X27_Y16_N25
\regfile1|regx25|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(12));

-- Location: LCCOMB_X21_Y22_N18
\regfile1|muxes_rs1|mux10|S[12]~1036\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1036_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx26|Q\(12)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(12) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(12),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(12),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1036_combout\);

-- Location: LCCOMB_X24_Y17_N0
\regfile1|muxes_rs1|mux10|S[12]~1037\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1037_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[12]~1036_combout\ & (\regfile1|regx27|Q\(12))) # (!\regfile1|muxes_rs1|mux10|S[12]~1036_combout\ & ((\regfile1|regx25|Q\(12)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[12]~1036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(12),
	datab => \regfile1|regx25|Q\(12),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[12]~1036_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1037_combout\);

-- Location: LCCOMB_X22_Y23_N22
\regfile1|muxes_rs1|mux10|S[12]~1039\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1039_combout\ = (\regfile1|muxes_rs1|mux10|S[12]~1038_combout\ & (((\regfile1|regx19|Q\(12)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[12]~1038_combout\ & (\regfile1|regx18|Q\(12) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[12]~1038_combout\,
	datab => \regfile1|regx18|Q\(12),
	datac => \regfile1|regx19|Q\(12),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1039_combout\);

-- Location: LCCOMB_X28_Y20_N18
\regfile1|muxes_rs1|mux10|S[12]~1040\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1040_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[12]~1037_combout\) # ((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (((!\RI1|riOUT\(17) & \regfile1|muxes_rs1|mux10|S[12]~1039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[12]~1037_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[12]~1039_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1040_combout\);

-- Location: LCFF_X28_Y20_N27
\regfile1|regx23|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux51~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(12));

-- Location: LCCOMB_X32_Y26_N2
\regfile1|muxes_rs1|mux10|S[12]~1034\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1034_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx22|Q\(12)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(12) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx20|Q\(12),
	datac => \regfile1|regx22|Q\(12),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[12]~1034_combout\);

-- Location: LCCOMB_X28_Y20_N26
\regfile1|muxes_rs1|mux10|S[12]~1035\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1035_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[12]~1034_combout\ & ((\regfile1|regx23|Q\(12)))) # (!\regfile1|muxes_rs1|mux10|S[12]~1034_combout\ & (\regfile1|regx21|Q\(12))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[12]~1034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(12),
	datac => \regfile1|regx23|Q\(12),
	datad => \regfile1|muxes_rs1|mux10|S[12]~1034_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1035_combout\);

-- Location: LCCOMB_X28_Y20_N16
\regfile1|muxes_rs1|mux10|S[12]~1043\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1043_combout\ = (\regfile1|muxes_rs1|mux10|S[12]~1040_combout\ & ((\regfile1|muxes_rs1|mux10|S[12]~1042_combout\) # ((!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[12]~1040_combout\ & (((\RI1|riOUT\(17) & 
-- \regfile1|muxes_rs1|mux10|S[12]~1035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[12]~1042_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[12]~1040_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[12]~1035_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1043_combout\);

-- Location: LCCOMB_X27_Y18_N12
\regfile1|muxes_rs1|mux10|S[12]~1044\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[12]~1044_combout\ = (\regfile1|muxes_rs1|mux10|S[12]~1033_combout\ & (((\regfile1|muxes_rs1|mux10|S[12]~1043_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[12]~1033_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[12]~1026_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[12]~1026_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[12]~1033_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[12]~1043_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[12]~1044_combout\);

-- Location: LCCOMB_X35_Y25_N8
\regfile1|muxes_rs1|mux10|S[7]~1136\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1136_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(7) & 
-- \regfile1|muxes_rs1|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx3|Q\(7),
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1136_combout\);

-- Location: LCCOMB_X35_Y25_N2
\regfile1|muxes_rs1|mux10|S[7]~1144\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1144_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs1|mux10|S[7]~1136_combout\ & ((\regfile1|regx2|Q\(7)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(7),
	datab => \regfile1|muxes_rs1|mux10|S[7]~1136_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1144_combout\);

-- Location: LCFF_X29_Y23_N7
\regfile1|regx6|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(7));

-- Location: LCCOMB_X29_Y23_N0
\regfile1|muxes_rs1|mux10|S[7]~1137\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1137_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx7|Q\(7))) # (!\RI1|riOUT\(15) & ((\regfile1|regx6|Q\(7)))))) # (!\RI1|riOUT\(16) & (\RI1|riOUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx7|Q\(7),
	datad => \regfile1|regx6|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1137_combout\);

-- Location: LCCOMB_X31_Y24_N14
\regfile1|muxes_rs1|mux10|S[7]~1139\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1139_combout\ = (\regfile1|muxes_rs1|mux10|S[7]~1138_combout\ & ((\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[7]~1137_combout\))) # (!\RI1|riOUT\(16) & ((\regfile1|regx5|Q\(7)) # 
-- (!\regfile1|muxes_rs1|mux10|S[7]~1137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[7]~1138_combout\,
	datab => \regfile1|regx5|Q\(7),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[7]~1137_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1139_combout\);

-- Location: LCCOMB_X35_Y25_N0
\regfile1|muxes_rs1|mux10|S[7]~1140\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1140_combout\ = (\regfile1|muxes_rs1|mux10|S[7]~1139_combout\ & (((\regfile1|regx2|Q\(7)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[7]~1139_combout\ & (\regfile1|regx1|Q\(7) & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(7),
	datab => \regfile1|muxes_rs1|mux10|S[7]~1139_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx2|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1140_combout\);

-- Location: LCCOMB_X35_Y25_N12
\regfile1|muxes_rs1|mux10|S[7]~1145\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1145_combout\ = (\regfile1|muxes_rs1|mux10|S[7]~1143_combout\ & ((\regfile1|muxes_rs1|mux10|S[7]~1144_combout\) # ((!\regfile1|muxes_rs1|mux10|S[7]~1136_combout\ & \regfile1|muxes_rs1|mux10|S[7]~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[7]~1143_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[7]~1144_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[7]~1136_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[7]~1140_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1145_combout\);

-- Location: LCCOMB_X24_Y17_N22
\regfile1|regx13|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx13|Q[7]~feeder_combout\ = \mux0_1|Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux56~0_combout\,
	combout => \regfile1|regx13|Q[7]~feeder_combout\);

-- Location: LCFF_X24_Y17_N23
\regfile1|regx13|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx13|Q[7]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(7));

-- Location: LCFF_X24_Y21_N23
\regfile1|regx12|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(7));

-- Location: LCFF_X24_Y21_N17
\regfile1|regx14|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(7));

-- Location: LCCOMB_X24_Y21_N16
\regfile1|muxes_rs1|mux10|S[7]~1134\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1134_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(7)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(7) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(7),
	datac => \regfile1|regx14|Q\(7),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1134_combout\);

-- Location: LCCOMB_X24_Y17_N12
\regfile1|regx15|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[7]~feeder_combout\ = \mux0_1|Mux56~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux56~0_combout\,
	combout => \regfile1|regx15|Q[7]~feeder_combout\);

-- Location: LCFF_X24_Y17_N13
\regfile1|regx15|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[7]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(7));

-- Location: LCCOMB_X24_Y17_N16
\regfile1|muxes_rs1|mux10|S[7]~1135\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1135_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[7]~1134_combout\ & ((\regfile1|regx15|Q\(7)))) # (!\regfile1|muxes_rs1|mux10|S[7]~1134_combout\ & (\regfile1|regx13|Q\(7))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[7]~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx13|Q\(7),
	datac => \regfile1|muxes_rs1|mux10|S[7]~1134_combout\,
	datad => \regfile1|regx15|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1135_combout\);

-- Location: LCCOMB_X24_Y15_N0
\regfile1|muxes_rs1|mux10|S[7]~1150\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1150_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(7)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(7) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(7),
	datab => \regfile1|regx17|Q\(7),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1150_combout\);

-- Location: LCCOMB_X24_Y15_N26
\regfile1|muxes_rs1|mux10|S[7]~1151\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1151_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[7]~1150_combout\ & (\regfile1|regx19|Q\(7))) # (!\regfile1|muxes_rs1|mux10|S[7]~1150_combout\ & ((\regfile1|regx18|Q\(7)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[7]~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(7),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx18|Q\(7),
	datad => \regfile1|muxes_rs1|mux10|S[7]~1150_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1151_combout\);

-- Location: LCFF_X31_Y15_N13
\regfile1|regx20|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(7));

-- Location: LCCOMB_X31_Y15_N12
\regfile1|muxes_rs1|mux10|S[7]~1148\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1148_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(7)))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx20|Q\(7),
	datad => \regfile1|regx21|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1148_combout\);

-- Location: LCFF_X36_Y15_N25
\regfile1|regx22|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(7));

-- Location: LCCOMB_X35_Y15_N22
\regfile1|muxes_rs1|mux10|S[7]~1149\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1149_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[7]~1148_combout\ & (\regfile1|regx23|Q\(7))) # (!\regfile1|muxes_rs1|mux10|S[7]~1148_combout\ & ((\regfile1|regx22|Q\(7)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[7]~1148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[7]~1148_combout\,
	datac => \regfile1|regx23|Q\(7),
	datad => \regfile1|regx22|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1149_combout\);

-- Location: LCCOMB_X27_Y13_N4
\regfile1|muxes_rs1|mux10|S[7]~1152\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1152_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18)) # (\regfile1|muxes_rs1|mux10|S[7]~1149_combout\)))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[7]~1151_combout\ & (!\RI1|riOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[7]~1151_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[7]~1149_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1152_combout\);

-- Location: LCFF_X30_Y13_N15
\regfile1|regx30|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux56~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(7));

-- Location: LCCOMB_X30_Y13_N14
\regfile1|muxes_rs1|mux10|S[7]~1153\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1153_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(7)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(7),
	datac => \regfile1|regx30|Q\(7),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1153_combout\);

-- Location: LCCOMB_X30_Y13_N30
\regfile1|muxes_rs1|mux10|S[7]~1154\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1154_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[7]~1153_combout\ & ((\regfile1|regx31|Q\(7)))) # (!\regfile1|muxes_rs1|mux10|S[7]~1153_combout\ & (\regfile1|regx29|Q\(7))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[7]~1153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[7]~1153_combout\,
	datac => \regfile1|regx29|Q\(7),
	datad => \regfile1|regx31|Q\(7),
	combout => \regfile1|muxes_rs1|mux10|S[7]~1154_combout\);

-- Location: LCCOMB_X27_Y13_N14
\regfile1|muxes_rs1|mux10|S[7]~1155\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1155_combout\ = (\regfile1|muxes_rs1|mux10|S[7]~1152_combout\ & (((\regfile1|muxes_rs1|mux10|S[7]~1154_combout\) # (!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[7]~1152_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[7]~1147_combout\ & (\RI1|riOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[7]~1147_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[7]~1152_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[7]~1154_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1155_combout\);

-- Location: LCCOMB_X24_Y17_N2
\regfile1|muxes_rs1|mux10|S[7]~1156\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[7]~1156_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[7]~1145_combout\ & ((\regfile1|muxes_rs1|mux10|S[7]~1155_combout\))) # (!\regfile1|muxes_rs1|mux10|S[7]~1145_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[7]~1135_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[7]~1145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[7]~1145_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[7]~1135_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[7]~1155_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[7]~1156_combout\);

-- Location: LCCOMB_X32_Y26_N28
\regfile1|muxes_rs1|mux10|S[2]~1261\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1261_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx22|Q\(2))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx20|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(2),
	datad => \regfile1|regx20|Q\(2),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1261_combout\);

-- Location: LCCOMB_X19_Y25_N14
\regfile1|regx23|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[2]~feeder_combout\ = \mux0_1|Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux61~0_combout\,
	combout => \regfile1|regx23|Q[2]~feeder_combout\);

-- Location: LCFF_X19_Y25_N15
\regfile1|regx23|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[2]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(2));

-- Location: LCCOMB_X20_Y25_N18
\regfile1|muxes_rs1|mux10|S[2]~1262\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1262_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1261_combout\ & (((\regfile1|regx23|Q\(2)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[2]~1261_combout\ & (\regfile1|regx21|Q\(2) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(2),
	datab => \regfile1|muxes_rs1|mux10|S[2]~1261_combout\,
	datac => \regfile1|regx23|Q\(2),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1262_combout\);

-- Location: LCFF_X27_Y19_N17
\regfile1|regx29|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(2));

-- Location: LCCOMB_X27_Y19_N16
\regfile1|muxes_rs1|mux10|S[2]~1268\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1268_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx29|Q\(2)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(2) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(2),
	datac => \regfile1|regx29|Q\(2),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1268_combout\);

-- Location: LCCOMB_X19_Y23_N24
\regfile1|muxes_rs1|mux10|S[2]~1269\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1269_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[2]~1268_combout\ & ((\regfile1|regx31|Q\(2)))) # (!\regfile1|muxes_rs1|mux10|S[2]~1268_combout\ & (\regfile1|regx30|Q\(2))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[2]~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx30|Q\(2),
	datac => \regfile1|muxes_rs1|mux10|S[2]~1268_combout\,
	datad => \regfile1|regx31|Q\(2),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1269_combout\);

-- Location: LCCOMB_X21_Y23_N0
\regfile1|muxes_rs1|mux10|S[2]~1265\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1265_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(2)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(2) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(2),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(2),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1265_combout\);

-- Location: LCCOMB_X20_Y23_N6
\regfile1|regx18|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[2]~feeder_combout\ = \mux0_1|Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux61~0_combout\,
	combout => \regfile1|regx18|Q[2]~feeder_combout\);

-- Location: LCFF_X20_Y23_N7
\regfile1|regx18|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[2]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(2));

-- Location: LCCOMB_X20_Y23_N18
\regfile1|muxes_rs1|mux10|S[2]~1266\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1266_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1265_combout\ & ((\regfile1|regx19|Q\(2)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[2]~1265_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx18|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx19|Q\(2),
	datab => \regfile1|muxes_rs1|mux10|S[2]~1265_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx18|Q\(2),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1266_combout\);

-- Location: LCCOMB_X23_Y19_N4
\regfile1|muxes_rs1|mux10|S[2]~1264\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1264_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1263_combout\ & ((\regfile1|regx27|Q\(2)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[2]~1263_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx25|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[2]~1263_combout\,
	datab => \regfile1|regx27|Q\(2),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx25|Q\(2),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1264_combout\);

-- Location: LCCOMB_X19_Y23_N10
\regfile1|muxes_rs1|mux10|S[2]~1267\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1267_combout\ = (\RI1|riOUT\(17) & (\RI1|riOUT\(18))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[2]~1264_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[2]~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[2]~1266_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[2]~1264_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[2]~1267_combout\);

-- Location: LCCOMB_X19_Y23_N30
\regfile1|muxes_rs1|mux10|S[2]~1270\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1270_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[2]~1267_combout\ & ((\regfile1|muxes_rs1|mux10|S[2]~1269_combout\))) # (!\regfile1|muxes_rs1|mux10|S[2]~1267_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[2]~1262_combout\)))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[2]~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[2]~1262_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[2]~1269_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[2]~1267_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[2]~1270_combout\);

-- Location: LCCOMB_X28_Y29_N28
\regfile1|regx11|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx11|Q[2]~feeder_combout\ = \mux0_1|Mux61~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux61~0_combout\,
	combout => \regfile1|regx11|Q[2]~feeder_combout\);

-- Location: LCFF_X28_Y29_N29
\regfile1|regx11|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx11|Q[2]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(2));

-- Location: LCFF_X22_Y19_N17
\regfile1|regx8|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux61~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(2));

-- Location: LCCOMB_X21_Y26_N30
\regfile1|muxes_rs1|mux10|S[2]~1249\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1249_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(2)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx8|Q\(2) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(2),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx8|Q\(2),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1249_combout\);

-- Location: LCCOMB_X23_Y26_N22
\regfile1|muxes_rs1|mux10|S[2]~1250\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1250_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1249_combout\ & (((\regfile1|regx11|Q\(2)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[2]~1249_combout\ & (\regfile1|regx9|Q\(2) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(2),
	datab => \regfile1|regx11|Q\(2),
	datac => \regfile1|muxes_rs1|mux10|S[2]~1249_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[2]~1250_combout\);

-- Location: LCCOMB_X23_Y26_N28
\regfile1|muxes_rs1|mux10|S[2]~1271\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[2]~1271_combout\ = (\regfile1|muxes_rs1|mux10|S[2]~1260_combout\ & (((\regfile1|muxes_rs1|mux10|S[2]~1270_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs1|mux10|S[2]~1260_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[2]~1250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[2]~1260_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[2]~1270_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[2]~1250_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[2]~1271_combout\);

-- Location: LCCOMB_X25_Y25_N8
\regfile1|muxes_rs1|mux10|S[1]~1274\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1274_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(1) & !\regfile1|muxes_rs1|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(1),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1274_combout\);

-- Location: LCFF_X30_Y24_N27
\regfile1|regx4|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(1));

-- Location: LCCOMB_X28_Y23_N26
\regfile1|muxes_rs1|mux10|S[1]~1276\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1276_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[1]~1275_combout\) # (\regfile1|regx4|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[1]~1275_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|regx4|Q\(1),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1276_combout\);

-- Location: LCCOMB_X25_Y26_N6
\regfile1|regx5|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx5|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx5|Q[1]~feeder_combout\);

-- Location: LCFF_X25_Y26_N7
\regfile1|regx5|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx5|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx5|Q\(1));

-- Location: LCCOMB_X29_Y28_N14
\regfile1|muxes_rs1|mux10|S[1]~1277\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1277_combout\ = (\regfile1|muxes_rs1|mux10|S[1]~1276_combout\ & ((\regfile1|muxes_rs1|mux10|S[1]~1275_combout\ & ((\regfile1|regx5|Q\(1)) # (\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[1]~1275_combout\ & 
-- ((!\RI1|riOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[1]~1275_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[1]~1276_combout\,
	datac => \regfile1|regx5|Q\(1),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1277_combout\);

-- Location: LCCOMB_X25_Y26_N24
\regfile1|regx1|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx1|Q[1]~feeder_combout\);

-- Location: LCFF_X25_Y26_N25
\regfile1|regx1|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(1));

-- Location: LCCOMB_X25_Y26_N16
\regfile1|muxes_rs1|mux10|S[1]~1278\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1278_combout\ = (\regfile1|muxes_rs1|mux10|S[1]~1277_combout\ & ((\regfile1|regx2|Q\(1)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[1]~1277_combout\ & (((\regfile1|regx1|Q\(1) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(1),
	datab => \regfile1|muxes_rs1|mux10|S[1]~1277_combout\,
	datac => \regfile1|regx1|Q\(1),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1278_combout\);

-- Location: LCCOMB_X25_Y25_N28
\regfile1|muxes_rs1|mux10|S[1]~1282\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1282_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs1|mux10|S[1]~1274_combout\ & ((\regfile1|regx2|Q\(1)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[1]~1274_combout\,
	datac => \regfile1|regx2|Q\(1),
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1282_combout\);

-- Location: LCCOMB_X25_Y25_N22
\regfile1|muxes_rs1|mux10|S[1]~1283\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1283_combout\ = (\regfile1|muxes_rs1|mux10|S[1]~1281_combout\ & ((\regfile1|muxes_rs1|mux10|S[1]~1282_combout\) # ((!\regfile1|muxes_rs1|mux10|S[1]~1274_combout\ & \regfile1|muxes_rs1|mux10|S[1]~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[1]~1281_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[1]~1274_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[1]~1278_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[1]~1282_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1283_combout\);

-- Location: LCFF_X23_Y19_N15
\regfile1|regx25|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux62~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(1));

-- Location: LCCOMB_X19_Y18_N20
\regfile1|regx26|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx26|Q[1]~feeder_combout\);

-- Location: LCFF_X19_Y18_N21
\regfile1|regx26|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(1));

-- Location: LCCOMB_X19_Y18_N24
\regfile1|muxes_rs1|mux10|S[1]~1284\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1284_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(1)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(1),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(1),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1284_combout\);

-- Location: LCCOMB_X19_Y18_N2
\regfile1|regx27|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx27|Q[1]~feeder_combout\);

-- Location: LCFF_X19_Y18_N3
\regfile1|regx27|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(1));

-- Location: LCCOMB_X23_Y19_N0
\regfile1|muxes_rs1|mux10|S[1]~1285\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1285_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[1]~1284_combout\ & ((\regfile1|regx27|Q\(1)))) # (!\regfile1|muxes_rs1|mux10|S[1]~1284_combout\ & (\regfile1|regx25|Q\(1))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[1]~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx25|Q\(1),
	datac => \regfile1|muxes_rs1|mux10|S[1]~1284_combout\,
	datad => \regfile1|regx27|Q\(1),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1285_combout\);

-- Location: LCCOMB_X23_Y22_N18
\regfile1|muxes_rs1|mux10|S[1]~1286\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1286_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx21|Q\(1)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(1) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(1),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx21|Q\(1),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1286_combout\);

-- Location: LCCOMB_X23_Y22_N12
\regfile1|muxes_rs1|mux10|S[1]~1287\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1287_combout\ = (\regfile1|muxes_rs1|mux10|S[1]~1286_combout\ & (((\regfile1|regx23|Q\(1)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[1]~1286_combout\ & (\regfile1|regx22|Q\(1) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(1),
	datab => \regfile1|muxes_rs1|mux10|S[1]~1286_combout\,
	datac => \regfile1|regx23|Q\(1),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1287_combout\);

-- Location: LCCOMB_X23_Y27_N24
\regfile1|regx18|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx18|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx18|Q[1]~feeder_combout\);

-- Location: LCFF_X23_Y27_N25
\regfile1|regx18|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx18|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(1));

-- Location: LCCOMB_X21_Y27_N6
\regfile1|regx16|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx16|Q[1]~feeder_combout\ = \mux0_1|Mux62~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux62~0_combout\,
	combout => \regfile1|regx16|Q[1]~feeder_combout\);

-- Location: LCFF_X21_Y27_N7
\regfile1|regx16|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx16|Q[1]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(1));

-- Location: LCCOMB_X22_Y27_N16
\regfile1|muxes_rs1|mux10|S[1]~1288\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1288_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(1)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx16|Q\(1) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(1),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx16|Q\(1),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[1]~1288_combout\);

-- Location: LCCOMB_X23_Y27_N14
\regfile1|muxes_rs1|mux10|S[1]~1289\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1289_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[1]~1288_combout\ & ((\regfile1|regx19|Q\(1)))) # (!\regfile1|muxes_rs1|mux10|S[1]~1288_combout\ & (\regfile1|regx18|Q\(1))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[1]~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(1),
	datac => \regfile1|regx19|Q\(1),
	datad => \regfile1|muxes_rs1|mux10|S[1]~1288_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1289_combout\);

-- Location: LCCOMB_X22_Y27_N10
\regfile1|muxes_rs1|mux10|S[1]~1290\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1290_combout\ = (\RI1|riOUT\(18) & (\RI1|riOUT\(17))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[1]~1287_combout\)) # (!\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[1]~1289_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[1]~1287_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[1]~1289_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1290_combout\);

-- Location: LCCOMB_X23_Y28_N0
\regfile1|muxes_rs1|mux10|S[1]~1293\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1293_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[1]~1290_combout\ & (\regfile1|muxes_rs1|mux10|S[1]~1292_combout\)) # (!\regfile1|muxes_rs1|mux10|S[1]~1290_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[1]~1285_combout\))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[1]~1290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[1]~1292_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[1]~1285_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[1]~1290_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1293_combout\);

-- Location: LCCOMB_X24_Y28_N22
\regfile1|muxes_rs1|mux10|S[1]~1294\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[1]~1294_combout\ = (\regfile1|muxes_rs1|mux10|S[1]~1283_combout\ & (((\regfile1|muxes_rs1|mux10|S[1]~1293_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[1]~1283_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[1]~1273_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[1]~1273_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[1]~1283_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[1]~1293_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[1]~1294_combout\);

-- Location: LCFF_X23_Y19_N21
\regfile1|regx24|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(0));

-- Location: LCCOMB_X21_Y25_N8
\regfile1|muxes_rs1|mux10|S[0]~1309\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1309_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(0)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx24|Q\(0) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx26|Q\(0),
	datab => \regfile1|regx24|Q\(0),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1309_combout\);

-- Location: LCCOMB_X21_Y25_N10
\regfile1|muxes_rs1|mux10|S[0]~1310\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1310_combout\ = (\regfile1|muxes_rs1|mux10|S[0]~1309_combout\ & (((\regfile1|regx27|Q\(0)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[0]~1309_combout\ & (\regfile1|regx25|Q\(0) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(0),
	datab => \regfile1|regx27|Q\(0),
	datac => \regfile1|muxes_rs1|mux10|S[0]~1309_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1310_combout\);

-- Location: LCCOMB_X19_Y25_N0
\regfile1|muxes_rs1|mux10|S[0]~1313\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1313_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17)) # (\regfile1|muxes_rs1|mux10|S[0]~1310_combout\)))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[0]~1312_combout\ & (!\RI1|riOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[0]~1312_combout\,
	datab => \RI1|riOUT\(18),
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[0]~1310_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1313_combout\);

-- Location: LCFF_X19_Y21_N1
\regfile1|regx21|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(0));

-- Location: LCCOMB_X21_Y19_N2
\regfile1|regx22|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx22|Q[0]~feeder_combout\);

-- Location: LCFF_X21_Y19_N3
\regfile1|regx22|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(0));

-- Location: LCCOMB_X20_Y21_N30
\regfile1|muxes_rs1|mux10|S[0]~1307\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1307_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx22|Q\(0))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx20|Q\(0),
	datad => \regfile1|regx22|Q\(0),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1307_combout\);

-- Location: LCCOMB_X19_Y21_N2
\regfile1|muxes_rs1|mux10|S[0]~1308\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1308_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[0]~1307_combout\ & ((\regfile1|regx23|Q\(0)))) # (!\regfile1|muxes_rs1|mux10|S[0]~1307_combout\ & (\regfile1|regx21|Q\(0))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[0]~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(0),
	datac => \regfile1|regx23|Q\(0),
	datad => \regfile1|muxes_rs1|mux10|S[0]~1307_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1308_combout\);

-- Location: LCFF_X23_Y24_N17
\regfile1|regx30|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux63~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(0));

-- Location: LCFF_X23_Y24_N31
\regfile1|regx31|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux63~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(0));

-- Location: LCCOMB_X23_Y24_N10
\regfile1|muxes_rs1|mux10|S[0]~1315\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1315_combout\ = (\regfile1|muxes_rs1|mux10|S[0]~1314_combout\ & (((\regfile1|regx31|Q\(0))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[0]~1314_combout\ & (\RI1|riOUT\(16) & (\regfile1|regx30|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[0]~1314_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx30|Q\(0),
	datad => \regfile1|regx31|Q\(0),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1315_combout\);

-- Location: LCCOMB_X19_Y25_N30
\regfile1|muxes_rs1|mux10|S[0]~1316\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1316_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[0]~1313_combout\ & ((\regfile1|muxes_rs1|mux10|S[0]~1315_combout\))) # (!\regfile1|muxes_rs1|mux10|S[0]~1313_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[0]~1308_combout\)))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[0]~1313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[0]~1313_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[0]~1308_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[0]~1315_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1316_combout\);

-- Location: LCCOMB_X19_Y19_N14
\regfile1|muxes_rs1|mux10|S[0]~1295\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1295_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(0)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(0),
	datab => \RI1|riOUT\(15),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx10|Q\(0),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1295_combout\);

-- Location: LCCOMB_X29_Y27_N10
\regfile1|regx9|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx9|Q[0]~feeder_combout\ = \mux0_1|Mux63~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux63~0_combout\,
	combout => \regfile1|regx9|Q[0]~feeder_combout\);

-- Location: LCFF_X29_Y27_N11
\regfile1|regx9|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx9|Q[0]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(0));

-- Location: LCCOMB_X19_Y19_N16
\regfile1|muxes_rs1|mux10|S[0]~1296\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1296_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[0]~1295_combout\ & (\regfile1|regx11|Q\(0))) # (!\regfile1|muxes_rs1|mux10|S[0]~1295_combout\ & ((\regfile1|regx9|Q\(0)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[0]~1295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(0),
	datac => \regfile1|muxes_rs1|mux10|S[0]~1295_combout\,
	datad => \regfile1|regx9|Q\(0),
	combout => \regfile1|muxes_rs1|mux10|S[0]~1296_combout\);

-- Location: LCCOMB_X20_Y25_N26
\regfile1|muxes_rs1|mux10|S[0]~1317\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[0]~1317_combout\ = (\regfile1|muxes_rs1|mux10|S[0]~1306_combout\ & (((\regfile1|muxes_rs1|mux10|S[0]~1316_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs1|mux10|S[0]~1306_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[0]~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[0]~1306_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[0]~1316_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[0]~1296_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[0]~1317_combout\);

-- Location: LCCOMB_X22_Y16_N0
\branch1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~1_cout\ = CARRY((!\regfile1|muxes_rs2|mux10|S[0]~1317_combout\ & \regfile1|muxes_rs1|mux10|S[0]~1317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[0]~1317_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[0]~1317_combout\,
	datad => VCC,
	cout => \branch1|LessThan0~1_cout\);

-- Location: LCCOMB_X22_Y16_N2
\branch1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~3_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[1]~1294_combout\ & ((!\branch1|LessThan0~1_cout\) # (!\regfile1|muxes_rs1|mux10|S[1]~1294_combout\))) # (!\regfile1|muxes_rs2|mux10|S[1]~1294_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[1]~1294_combout\ & !\branch1|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[1]~1294_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[1]~1294_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~1_cout\,
	cout => \branch1|LessThan0~3_cout\);

-- Location: LCCOMB_X22_Y16_N4
\branch1|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~5_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[2]~1271_combout\ & (\regfile1|muxes_rs1|mux10|S[2]~1271_combout\ & !\branch1|LessThan0~3_cout\)) # (!\regfile1|muxes_rs2|mux10|S[2]~1271_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[2]~1271_combout\) # (!\branch1|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[2]~1271_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[2]~1271_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~3_cout\,
	cout => \branch1|LessThan0~5_cout\);

-- Location: LCCOMB_X22_Y16_N6
\branch1|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~7_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[3]~1248_combout\ & (\regfile1|muxes_rs2|mux10|S[3]~1248_combout\ & !\branch1|LessThan0~5_cout\)) # (!\regfile1|muxes_rs1|mux10|S[3]~1248_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[3]~1248_combout\) # (!\branch1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[3]~1248_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[3]~1248_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~5_cout\,
	cout => \branch1|LessThan0~7_cout\);

-- Location: LCCOMB_X22_Y16_N8
\branch1|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~9_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[4]~1225_combout\ & ((!\branch1|LessThan0~7_cout\) # (!\regfile1|muxes_rs2|mux10|S[4]~1225_combout\))) # (!\regfile1|muxes_rs1|mux10|S[4]~1225_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[4]~1225_combout\ & !\branch1|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[4]~1225_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[4]~1225_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~7_cout\,
	cout => \branch1|LessThan0~9_cout\);

-- Location: LCCOMB_X22_Y16_N10
\branch1|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~11_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[5]~1202_combout\ & (\regfile1|muxes_rs2|mux10|S[5]~1202_combout\ & !\branch1|LessThan0~9_cout\)) # (!\regfile1|muxes_rs1|mux10|S[5]~1202_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[5]~1202_combout\) # (!\branch1|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[5]~1202_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[5]~1202_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~9_cout\,
	cout => \branch1|LessThan0~11_cout\);

-- Location: LCCOMB_X22_Y16_N12
\branch1|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~13_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[6]~1179_combout\ & ((!\branch1|LessThan0~11_cout\) # (!\regfile1|muxes_rs2|mux10|S[6]~1179_combout\))) # (!\regfile1|muxes_rs1|mux10|S[6]~1179_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[6]~1179_combout\ & !\branch1|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[6]~1179_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[6]~1179_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~11_cout\,
	cout => \branch1|LessThan0~13_cout\);

-- Location: LCCOMB_X22_Y16_N14
\branch1|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~15_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[7]~1156_combout\ & ((!\branch1|LessThan0~13_cout\) # (!\regfile1|muxes_rs1|mux10|S[7]~1156_combout\))) # (!\regfile1|muxes_rs2|mux10|S[7]~1156_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[7]~1156_combout\ & !\branch1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[7]~1156_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[7]~1156_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~13_cout\,
	cout => \branch1|LessThan0~15_cout\);

-- Location: LCCOMB_X22_Y16_N16
\branch1|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~17_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[8]~1133_combout\ & ((!\branch1|LessThan0~15_cout\) # (!\regfile1|muxes_rs2|mux10|S[8]~1133_combout\))) # (!\regfile1|muxes_rs1|mux10|S[8]~1133_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[8]~1133_combout\ & !\branch1|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1133_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[8]~1133_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~15_cout\,
	cout => \branch1|LessThan0~17_cout\);

-- Location: LCCOMB_X22_Y16_N18
\branch1|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~19_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[9]~1110_combout\ & (\regfile1|muxes_rs2|mux10|S[9]~1110_combout\ & !\branch1|LessThan0~17_cout\)) # (!\regfile1|muxes_rs1|mux10|S[9]~1110_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[9]~1110_combout\) # (!\branch1|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1110_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[9]~1110_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~17_cout\,
	cout => \branch1|LessThan0~19_cout\);

-- Location: LCCOMB_X22_Y16_N20
\branch1|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~21_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[10]~1087_combout\ & ((!\branch1|LessThan0~19_cout\) # (!\regfile1|muxes_rs2|mux10|S[10]~1087_combout\))) # (!\regfile1|muxes_rs1|mux10|S[10]~1087_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[10]~1087_combout\ & !\branch1|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[10]~1087_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[10]~1087_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~19_cout\,
	cout => \branch1|LessThan0~21_cout\);

-- Location: LCCOMB_X22_Y16_N22
\branch1|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~23_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[11]~1064_combout\ & (\regfile1|muxes_rs2|mux10|S[11]~1064_combout\ & !\branch1|LessThan0~21_cout\)) # (!\regfile1|muxes_rs1|mux10|S[11]~1064_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[11]~1064_combout\) # (!\branch1|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[11]~1064_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[11]~1064_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~21_cout\,
	cout => \branch1|LessThan0~23_cout\);

-- Location: LCCOMB_X22_Y16_N24
\branch1|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~25_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[12]~1044_combout\ & (\regfile1|muxes_rs1|mux10|S[12]~1044_combout\ & !\branch1|LessThan0~23_cout\)) # (!\regfile1|muxes_rs2|mux10|S[12]~1044_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[12]~1044_combout\) # (!\branch1|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[12]~1044_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[12]~1044_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~23_cout\,
	cout => \branch1|LessThan0~25_cout\);

-- Location: LCCOMB_X22_Y16_N26
\branch1|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~27_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[13]~1024_combout\ & ((!\branch1|LessThan0~25_cout\) # (!\regfile1|muxes_rs1|mux10|S[13]~1024_combout\))) # (!\regfile1|muxes_rs2|mux10|S[13]~1024_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[13]~1024_combout\ & !\branch1|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[13]~1024_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[13]~1024_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~25_cout\,
	cout => \branch1|LessThan0~27_cout\);

-- Location: LCCOMB_X22_Y16_N28
\branch1|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~29_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[14]~1004_combout\ & ((!\branch1|LessThan0~27_cout\) # (!\regfile1|muxes_rs2|mux10|S[14]~1004_combout\))) # (!\regfile1|muxes_rs1|mux10|S[14]~1004_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[14]~1004_combout\ & !\branch1|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[14]~1004_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[14]~1004_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~27_cout\,
	cout => \branch1|LessThan0~29_cout\);

-- Location: LCCOMB_X22_Y16_N30
\branch1|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~31_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[15]~984_combout\ & (\regfile1|muxes_rs2|mux10|S[15]~984_combout\ & !\branch1|LessThan0~29_cout\)) # (!\regfile1|muxes_rs1|mux10|S[15]~984_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[15]~984_combout\) # (!\branch1|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~984_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[15]~984_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~29_cout\,
	cout => \branch1|LessThan0~31_cout\);

-- Location: LCCOMB_X22_Y15_N0
\branch1|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~33_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[16]~964_combout\ & ((!\branch1|LessThan0~31_cout\) # (!\regfile1|muxes_rs2|mux10|S[16]~964_combout\))) # (!\regfile1|muxes_rs1|mux10|S[16]~964_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[16]~964_combout\ & !\branch1|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[16]~964_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[16]~964_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~31_cout\,
	cout => \branch1|LessThan0~33_cout\);

-- Location: LCCOMB_X22_Y15_N2
\branch1|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~35_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[17]~944_combout\ & (\regfile1|muxes_rs2|mux10|S[17]~944_combout\ & !\branch1|LessThan0~33_cout\)) # (!\regfile1|muxes_rs1|mux10|S[17]~944_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[17]~944_combout\) # (!\branch1|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[17]~944_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[17]~944_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~33_cout\,
	cout => \branch1|LessThan0~35_cout\);

-- Location: LCCOMB_X22_Y15_N4
\branch1|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~37_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[18]~924_combout\ & (\regfile1|muxes_rs1|mux10|S[18]~924_combout\ & !\branch1|LessThan0~35_cout\)) # (!\regfile1|muxes_rs2|mux10|S[18]~924_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[18]~924_combout\) # (!\branch1|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[18]~924_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[18]~924_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~35_cout\,
	cout => \branch1|LessThan0~37_cout\);

-- Location: LCCOMB_X22_Y15_N6
\branch1|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~39_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[19]~904_combout\ & (\regfile1|muxes_rs2|mux10|S[19]~904_combout\ & !\branch1|LessThan0~37_cout\)) # (!\regfile1|muxes_rs1|mux10|S[19]~904_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[19]~904_combout\) # (!\branch1|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[19]~904_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[19]~904_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~37_cout\,
	cout => \branch1|LessThan0~39_cout\);

-- Location: LCCOMB_X22_Y15_N8
\branch1|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~41_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[20]~884_combout\ & ((!\branch1|LessThan0~39_cout\) # (!\regfile1|muxes_rs2|mux10|S[20]~884_combout\))) # (!\regfile1|muxes_rs1|mux10|S[20]~884_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[20]~884_combout\ & !\branch1|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[20]~884_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[20]~884_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~39_cout\,
	cout => \branch1|LessThan0~41_cout\);

-- Location: LCCOMB_X22_Y15_N10
\branch1|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~43_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[21]~864_combout\ & (\regfile1|muxes_rs2|mux10|S[21]~864_combout\ & !\branch1|LessThan0~41_cout\)) # (!\regfile1|muxes_rs1|mux10|S[21]~864_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[21]~864_combout\) # (!\branch1|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[21]~864_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[21]~864_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~41_cout\,
	cout => \branch1|LessThan0~43_cout\);

-- Location: LCCOMB_X22_Y15_N12
\branch1|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~45_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[22]~844_combout\ & ((!\branch1|LessThan0~43_cout\) # (!\regfile1|muxes_rs2|mux10|S[22]~844_combout\))) # (!\regfile1|muxes_rs1|mux10|S[22]~844_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[22]~844_combout\ & !\branch1|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[22]~844_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[22]~844_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~43_cout\,
	cout => \branch1|LessThan0~45_cout\);

-- Location: LCCOMB_X22_Y15_N14
\branch1|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~47_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[23]~824_combout\ & ((!\branch1|LessThan0~45_cout\) # (!\regfile1|muxes_rs1|mux10|S[23]~824_combout\))) # (!\regfile1|muxes_rs2|mux10|S[23]~824_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[23]~824_combout\ & !\branch1|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[23]~824_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[23]~824_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~45_cout\,
	cout => \branch1|LessThan0~47_cout\);

-- Location: LCCOMB_X22_Y15_N16
\branch1|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~49_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[24]~804_combout\ & ((!\branch1|LessThan0~47_cout\) # (!\regfile1|muxes_rs2|mux10|S[24]~804_combout\))) # (!\regfile1|muxes_rs1|mux10|S[24]~804_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[24]~804_combout\ & !\branch1|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[24]~804_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[24]~804_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~47_cout\,
	cout => \branch1|LessThan0~49_cout\);

-- Location: LCCOMB_X22_Y15_N18
\branch1|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~51_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[25]~784_combout\ & (\regfile1|muxes_rs2|mux10|S[25]~784_combout\ & !\branch1|LessThan0~49_cout\)) # (!\regfile1|muxes_rs1|mux10|S[25]~784_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[25]~784_combout\) # (!\branch1|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[25]~784_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[25]~784_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~49_cout\,
	cout => \branch1|LessThan0~51_cout\);

-- Location: LCCOMB_X22_Y15_N20
\branch1|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~53_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[26]~764_combout\ & (\regfile1|muxes_rs1|mux10|S[26]~764_combout\ & !\branch1|LessThan0~51_cout\)) # (!\regfile1|muxes_rs2|mux10|S[26]~764_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[26]~764_combout\) # (!\branch1|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[26]~764_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[26]~764_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~51_cout\,
	cout => \branch1|LessThan0~53_cout\);

-- Location: LCCOMB_X22_Y15_N22
\branch1|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~55_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[27]~744_combout\ & ((!\branch1|LessThan0~53_cout\) # (!\regfile1|muxes_rs1|mux10|S[27]~744_combout\))) # (!\regfile1|muxes_rs2|mux10|S[27]~744_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[27]~744_combout\ & !\branch1|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[27]~744_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[27]~744_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~53_cout\,
	cout => \branch1|LessThan0~55_cout\);

-- Location: LCCOMB_X22_Y15_N24
\branch1|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~57_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[28]~724_combout\ & ((!\branch1|LessThan0~55_cout\) # (!\regfile1|muxes_rs2|mux10|S[28]~724_combout\))) # (!\regfile1|muxes_rs1|mux10|S[28]~724_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[28]~724_combout\ & !\branch1|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[28]~724_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[28]~724_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~55_cout\,
	cout => \branch1|LessThan0~57_cout\);

-- Location: LCCOMB_X22_Y15_N26
\branch1|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~59_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[29]~704_combout\ & ((!\branch1|LessThan0~57_cout\) # (!\regfile1|muxes_rs1|mux10|S[29]~704_combout\))) # (!\regfile1|muxes_rs2|mux10|S[29]~704_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[29]~704_combout\ & !\branch1|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[29]~704_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[29]~704_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~57_cout\,
	cout => \branch1|LessThan0~59_cout\);

-- Location: LCCOMB_X22_Y15_N28
\branch1|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~61_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[30]~684_combout\ & (\regfile1|muxes_rs1|mux10|S[30]~684_combout\ & !\branch1|LessThan0~59_cout\)) # (!\regfile1|muxes_rs2|mux10|S[30]~684_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[30]~684_combout\) # (!\branch1|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[30]~684_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[30]~684_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~59_cout\,
	cout => \branch1|LessThan0~61_cout\);

-- Location: LCCOMB_X22_Y15_N30
\branch1|LessThan0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~63_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[31]~664_combout\ & ((!\branch1|LessThan0~61_cout\) # (!\regfile1|muxes_rs1|mux10|S[31]~664_combout\))) # (!\regfile1|muxes_rs2|mux10|S[31]~664_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[31]~664_combout\ & !\branch1|LessThan0~61_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[31]~664_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[31]~664_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~61_cout\,
	cout => \branch1|LessThan0~63_cout\);

-- Location: LCCOMB_X22_Y14_N0
\branch1|LessThan0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~65_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[32]~644_combout\ & (\regfile1|muxes_rs1|mux10|S[32]~644_combout\ & !\branch1|LessThan0~63_cout\)) # (!\regfile1|muxes_rs2|mux10|S[32]~644_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[32]~644_combout\) # (!\branch1|LessThan0~63_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[32]~644_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[32]~644_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~63_cout\,
	cout => \branch1|LessThan0~65_cout\);

-- Location: LCCOMB_X22_Y14_N2
\branch1|LessThan0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~67_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[33]~624_combout\ & ((!\branch1|LessThan0~65_cout\) # (!\regfile1|muxes_rs1|mux10|S[33]~624_combout\))) # (!\regfile1|muxes_rs2|mux10|S[33]~624_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[33]~624_combout\ & !\branch1|LessThan0~65_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[33]~624_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[33]~624_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~65_cout\,
	cout => \branch1|LessThan0~67_cout\);

-- Location: LCCOMB_X22_Y14_N4
\branch1|LessThan0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~69_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[34]~604_combout\ & (\regfile1|muxes_rs1|mux10|S[34]~604_combout\ & !\branch1|LessThan0~67_cout\)) # (!\regfile1|muxes_rs2|mux10|S[34]~604_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[34]~604_combout\) # (!\branch1|LessThan0~67_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[34]~604_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[34]~604_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~67_cout\,
	cout => \branch1|LessThan0~69_cout\);

-- Location: LCCOMB_X22_Y14_N6
\branch1|LessThan0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~71_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[35]~584_combout\ & (\regfile1|muxes_rs2|mux10|S[35]~584_combout\ & !\branch1|LessThan0~69_cout\)) # (!\regfile1|muxes_rs1|mux10|S[35]~584_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[35]~584_combout\) # (!\branch1|LessThan0~69_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[35]~584_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[35]~584_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~69_cout\,
	cout => \branch1|LessThan0~71_cout\);

-- Location: LCCOMB_X22_Y14_N8
\branch1|LessThan0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~73_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[36]~564_combout\ & (\regfile1|muxes_rs1|mux10|S[36]~564_combout\ & !\branch1|LessThan0~71_cout\)) # (!\regfile1|muxes_rs2|mux10|S[36]~564_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[36]~564_combout\) # (!\branch1|LessThan0~71_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[36]~564_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[36]~564_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~71_cout\,
	cout => \branch1|LessThan0~73_cout\);

-- Location: LCCOMB_X22_Y14_N10
\branch1|LessThan0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~75_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[37]~544_combout\ & (\regfile1|muxes_rs2|mux10|S[37]~544_combout\ & !\branch1|LessThan0~73_cout\)) # (!\regfile1|muxes_rs1|mux10|S[37]~544_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[37]~544_combout\) # (!\branch1|LessThan0~73_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[37]~544_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[37]~544_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~73_cout\,
	cout => \branch1|LessThan0~75_cout\);

-- Location: LCCOMB_X22_Y14_N12
\branch1|LessThan0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~77_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[38]~524_combout\ & (\regfile1|muxes_rs1|mux10|S[38]~524_combout\ & !\branch1|LessThan0~75_cout\)) # (!\regfile1|muxes_rs2|mux10|S[38]~524_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[38]~524_combout\) # (!\branch1|LessThan0~75_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[38]~524_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[38]~524_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~75_cout\,
	cout => \branch1|LessThan0~77_cout\);

-- Location: LCCOMB_X22_Y14_N14
\branch1|LessThan0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~79_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[39]~504_combout\ & ((!\branch1|LessThan0~77_cout\) # (!\regfile1|muxes_rs1|mux10|S[39]~504_combout\))) # (!\regfile1|muxes_rs2|mux10|S[39]~504_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[39]~504_combout\ & !\branch1|LessThan0~77_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[39]~504_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[39]~504_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~77_cout\,
	cout => \branch1|LessThan0~79_cout\);

-- Location: LCCOMB_X22_Y14_N16
\branch1|LessThan0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~81_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[40]~484_combout\ & (\regfile1|muxes_rs1|mux10|S[40]~484_combout\ & !\branch1|LessThan0~79_cout\)) # (!\regfile1|muxes_rs2|mux10|S[40]~484_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[40]~484_combout\) # (!\branch1|LessThan0~79_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[40]~484_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[40]~484_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~79_cout\,
	cout => \branch1|LessThan0~81_cout\);

-- Location: LCCOMB_X22_Y14_N18
\branch1|LessThan0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~83_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[41]~464_combout\ & (\regfile1|muxes_rs2|mux10|S[41]~464_combout\ & !\branch1|LessThan0~81_cout\)) # (!\regfile1|muxes_rs1|mux10|S[41]~464_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[41]~464_combout\) # (!\branch1|LessThan0~81_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[41]~464_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[41]~464_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~81_cout\,
	cout => \branch1|LessThan0~83_cout\);

-- Location: LCCOMB_X22_Y14_N20
\branch1|LessThan0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~85_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[42]~444_combout\ & ((!\branch1|LessThan0~83_cout\) # (!\regfile1|muxes_rs2|mux10|S[42]~444_combout\))) # (!\regfile1|muxes_rs1|mux10|S[42]~444_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[42]~444_combout\ & !\branch1|LessThan0~83_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[42]~444_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[42]~444_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~83_cout\,
	cout => \branch1|LessThan0~85_cout\);

-- Location: LCCOMB_X22_Y14_N22
\branch1|LessThan0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~87_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[43]~424_combout\ & (\regfile1|muxes_rs2|mux10|S[43]~424_combout\ & !\branch1|LessThan0~85_cout\)) # (!\regfile1|muxes_rs1|mux10|S[43]~424_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[43]~424_combout\) # (!\branch1|LessThan0~85_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[43]~424_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[43]~424_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~85_cout\,
	cout => \branch1|LessThan0~87_cout\);

-- Location: LCCOMB_X22_Y14_N24
\branch1|LessThan0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~89_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[44]~404_combout\ & ((!\branch1|LessThan0~87_cout\) # (!\regfile1|muxes_rs2|mux10|S[44]~404_combout\))) # (!\regfile1|muxes_rs1|mux10|S[44]~404_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[44]~404_combout\ & !\branch1|LessThan0~87_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[44]~404_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[44]~404_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~87_cout\,
	cout => \branch1|LessThan0~89_cout\);

-- Location: LCCOMB_X22_Y14_N26
\branch1|LessThan0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~91_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[45]~384_combout\ & (\regfile1|muxes_rs2|mux10|S[45]~384_combout\ & !\branch1|LessThan0~89_cout\)) # (!\regfile1|muxes_rs1|mux10|S[45]~384_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[45]~384_combout\) # (!\branch1|LessThan0~89_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[45]~384_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[45]~384_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~89_cout\,
	cout => \branch1|LessThan0~91_cout\);

-- Location: LCCOMB_X22_Y14_N28
\branch1|LessThan0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~93_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[46]~364_combout\ & (\regfile1|muxes_rs1|mux10|S[46]~364_combout\ & !\branch1|LessThan0~91_cout\)) # (!\regfile1|muxes_rs2|mux10|S[46]~364_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[46]~364_combout\) # (!\branch1|LessThan0~91_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[46]~364_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[46]~364_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~91_cout\,
	cout => \branch1|LessThan0~93_cout\);

-- Location: LCCOMB_X22_Y14_N30
\branch1|LessThan0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~95_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[47]~344_combout\ & (\regfile1|muxes_rs2|mux10|S[47]~344_combout\ & !\branch1|LessThan0~93_cout\)) # (!\regfile1|muxes_rs1|mux10|S[47]~344_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[47]~344_combout\) # (!\branch1|LessThan0~93_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[47]~344_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[47]~344_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~93_cout\,
	cout => \branch1|LessThan0~95_cout\);

-- Location: LCCOMB_X22_Y13_N0
\branch1|LessThan0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~97_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[48]~324_combout\ & (\regfile1|muxes_rs1|mux10|S[48]~324_combout\ & !\branch1|LessThan0~95_cout\)) # (!\regfile1|muxes_rs2|mux10|S[48]~324_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[48]~324_combout\) # (!\branch1|LessThan0~95_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[48]~324_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[48]~324_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~95_cout\,
	cout => \branch1|LessThan0~97_cout\);

-- Location: LCCOMB_X22_Y13_N2
\branch1|LessThan0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~99_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[49]~304_combout\ & (\regfile1|muxes_rs2|mux10|S[49]~304_combout\ & !\branch1|LessThan0~97_cout\)) # (!\regfile1|muxes_rs1|mux10|S[49]~304_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[49]~304_combout\) # (!\branch1|LessThan0~97_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[49]~304_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[49]~304_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~97_cout\,
	cout => \branch1|LessThan0~99_cout\);

-- Location: LCCOMB_X22_Y13_N4
\branch1|LessThan0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~101_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[50]~284_combout\ & (\regfile1|muxes_rs1|mux10|S[50]~284_combout\ & !\branch1|LessThan0~99_cout\)) # (!\regfile1|muxes_rs2|mux10|S[50]~284_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[50]~284_combout\) # (!\branch1|LessThan0~99_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[50]~284_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[50]~284_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~99_cout\,
	cout => \branch1|LessThan0~101_cout\);

-- Location: LCCOMB_X22_Y13_N6
\branch1|LessThan0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~103_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[51]~264_combout\ & ((!\branch1|LessThan0~101_cout\) # (!\regfile1|muxes_rs1|mux10|S[51]~264_combout\))) # (!\regfile1|muxes_rs2|mux10|S[51]~264_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[51]~264_combout\ & !\branch1|LessThan0~101_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[51]~264_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[51]~264_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~101_cout\,
	cout => \branch1|LessThan0~103_cout\);

-- Location: LCCOMB_X22_Y13_N8
\branch1|LessThan0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~105_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[52]~244_combout\ & ((!\branch1|LessThan0~103_cout\) # (!\regfile1|muxes_rs2|mux10|S[52]~244_combout\))) # (!\regfile1|muxes_rs1|mux10|S[52]~244_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[52]~244_combout\ & !\branch1|LessThan0~103_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[52]~244_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[52]~244_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~103_cout\,
	cout => \branch1|LessThan0~105_cout\);

-- Location: LCCOMB_X22_Y13_N10
\branch1|LessThan0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~107_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[53]~224_combout\ & (\regfile1|muxes_rs2|mux10|S[53]~224_combout\ & !\branch1|LessThan0~105_cout\)) # (!\regfile1|muxes_rs1|mux10|S[53]~224_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[53]~224_combout\) # (!\branch1|LessThan0~105_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[53]~224_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[53]~224_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~105_cout\,
	cout => \branch1|LessThan0~107_cout\);

-- Location: LCCOMB_X22_Y13_N12
\branch1|LessThan0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~109_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[54]~204_combout\ & ((!\branch1|LessThan0~107_cout\) # (!\regfile1|muxes_rs2|mux10|S[54]~204_combout\))) # (!\regfile1|muxes_rs1|mux10|S[54]~204_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[54]~204_combout\ & !\branch1|LessThan0~107_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[54]~204_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[54]~204_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~107_cout\,
	cout => \branch1|LessThan0~109_cout\);

-- Location: LCCOMB_X22_Y13_N14
\branch1|LessThan0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~111_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[55]~184_combout\ & ((!\branch1|LessThan0~109_cout\) # (!\regfile1|muxes_rs1|mux10|S[55]~184_combout\))) # (!\regfile1|muxes_rs2|mux10|S[55]~184_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[55]~184_combout\ & !\branch1|LessThan0~109_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[55]~184_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[55]~184_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~109_cout\,
	cout => \branch1|LessThan0~111_cout\);

-- Location: LCCOMB_X22_Y13_N16
\branch1|LessThan0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~113_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[56]~164_combout\ & (\regfile1|muxes_rs1|mux10|S[56]~164_combout\ & !\branch1|LessThan0~111_cout\)) # (!\regfile1|muxes_rs2|mux10|S[56]~164_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[56]~164_combout\) # (!\branch1|LessThan0~111_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[56]~164_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[56]~164_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~111_cout\,
	cout => \branch1|LessThan0~113_cout\);

-- Location: LCCOMB_X22_Y13_N18
\branch1|LessThan0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~115_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[57]~144_combout\ & (\regfile1|muxes_rs2|mux10|S[57]~144_combout\ & !\branch1|LessThan0~113_cout\)) # (!\regfile1|muxes_rs1|mux10|S[57]~144_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[57]~144_combout\) # (!\branch1|LessThan0~113_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~144_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[57]~144_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~113_cout\,
	cout => \branch1|LessThan0~115_cout\);

-- Location: LCCOMB_X22_Y13_N20
\branch1|LessThan0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~117_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[58]~124_combout\ & ((!\branch1|LessThan0~115_cout\) # (!\regfile1|muxes_rs2|mux10|S[58]~124_combout\))) # (!\regfile1|muxes_rs1|mux10|S[58]~124_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[58]~124_combout\ & !\branch1|LessThan0~115_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[58]~124_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[58]~124_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~115_cout\,
	cout => \branch1|LessThan0~117_cout\);

-- Location: LCCOMB_X22_Y13_N22
\branch1|LessThan0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~119_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[59]~104_combout\ & ((!\branch1|LessThan0~117_cout\) # (!\regfile1|muxes_rs1|mux10|S[59]~104_combout\))) # (!\regfile1|muxes_rs2|mux10|S[59]~104_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[59]~104_combout\ & !\branch1|LessThan0~117_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[59]~104_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[59]~104_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~117_cout\,
	cout => \branch1|LessThan0~119_cout\);

-- Location: LCCOMB_X22_Y13_N24
\branch1|LessThan0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~121_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[60]~84_combout\ & (\regfile1|muxes_rs1|mux10|S[60]~84_combout\ & !\branch1|LessThan0~119_cout\)) # (!\regfile1|muxes_rs2|mux10|S[60]~84_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[60]~84_combout\) # (!\branch1|LessThan0~119_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[60]~84_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[60]~84_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~119_cout\,
	cout => \branch1|LessThan0~121_cout\);

-- Location: LCCOMB_X22_Y13_N26
\branch1|LessThan0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~123_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[61]~64_combout\ & (\regfile1|muxes_rs2|mux10|S[61]~64_combout\ & !\branch1|LessThan0~121_cout\)) # (!\regfile1|muxes_rs1|mux10|S[61]~64_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[61]~64_combout\) # (!\branch1|LessThan0~121_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[61]~64_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[61]~64_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~121_cout\,
	cout => \branch1|LessThan0~123_cout\);

-- Location: LCCOMB_X22_Y13_N28
\branch1|LessThan0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~125_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[62]~44_combout\ & ((!\branch1|LessThan0~123_cout\) # (!\regfile1|muxes_rs2|mux10|S[62]~44_combout\))) # (!\regfile1|muxes_rs1|mux10|S[62]~44_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[62]~44_combout\ & !\branch1|LessThan0~123_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[62]~44_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[62]~44_combout\,
	datad => VCC,
	cin => \branch1|LessThan0~123_cout\,
	cout => \branch1|LessThan0~125_cout\);

-- Location: LCCOMB_X22_Y13_N30
\branch1|LessThan0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan0~126_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~24_combout\ & ((\branch1|LessThan0~125_cout\) # (!\regfile1|muxes_rs1|mux10|S[63]~24_combout\))) # (!\regfile1|muxes_rs2|mux10|S[63]~24_combout\ & (\branch1|LessThan0~125_cout\ & 
-- !\regfile1|muxes_rs1|mux10|S[63]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs2|mux10|S[63]~24_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~24_combout\,
	cin => \branch1|LessThan0~125_cout\,
	combout => \branch1|LessThan0~126_combout\);

-- Location: LCCOMB_X35_Y24_N18
\regfile1|muxes_rs1|mux10|S[62]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~32_combout\ = (\regfile1|muxes_rs1|mux10|S[62]~31_combout\ & ((\regfile1|regx2|Q\(62)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[62]~31_combout\ & (((\regfile1|regx1|Q\(62) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[62]~31_combout\,
	datab => \regfile1|regx2|Q\(62),
	datac => \regfile1|regx1|Q\(62),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~32_combout\);

-- Location: LCCOMB_X36_Y22_N18
\regfile1|muxes_rs1|mux10|S[62]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~33_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[62]~28_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[62]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[62]~28_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[62]~32_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~33_combout\);

-- Location: LCFF_X34_Y16_N17
\regfile1|regx29|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(62));

-- Location: LCCOMB_X34_Y16_N16
\regfile1|muxes_rs1|mux10|S[62]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~41_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx29|Q\(62)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(62) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(62),
	datac => \regfile1|regx29|Q\(62),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[62]~41_combout\);

-- Location: LCCOMB_X33_Y21_N24
\regfile1|muxes_rs1|mux10|S[62]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~42_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[62]~41_combout\ & (\regfile1|regx31|Q\(62))) # (!\regfile1|muxes_rs1|mux10|S[62]~41_combout\ & ((\regfile1|regx30|Q\(62)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[62]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx31|Q\(62),
	datac => \regfile1|regx30|Q\(62),
	datad => \regfile1|muxes_rs1|mux10|S[62]~41_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~42_combout\);

-- Location: LCFF_X33_Y22_N21
\regfile1|regx21|Q[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux1~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(62));

-- Location: LCCOMB_X36_Y21_N14
\regfile1|muxes_rs1|mux10|S[62]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~34_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx22|Q\(62))) # (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(62))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx22|Q\(62),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx20|Q\(62),
	combout => \regfile1|muxes_rs1|mux10|S[62]~34_combout\);

-- Location: LCCOMB_X37_Y21_N28
\regfile1|muxes_rs1|mux10|S[62]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~35_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[62]~34_combout\ & (\regfile1|regx23|Q\(62))) # (!\regfile1|muxes_rs1|mux10|S[62]~34_combout\ & ((\regfile1|regx21|Q\(62)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[62]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx23|Q\(62),
	datac => \regfile1|regx21|Q\(62),
	datad => \regfile1|muxes_rs1|mux10|S[62]~34_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~35_combout\);

-- Location: LCCOMB_X37_Y21_N12
\regfile1|muxes_rs1|mux10|S[62]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~43_combout\ = (\regfile1|muxes_rs1|mux10|S[62]~40_combout\ & ((\regfile1|muxes_rs1|mux10|S[62]~42_combout\) # ((!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[62]~40_combout\ & (((\RI1|riOUT\(17) & 
-- \regfile1|muxes_rs1|mux10|S[62]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[62]~40_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[62]~42_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[62]~35_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~43_combout\);

-- Location: LCCOMB_X37_Y22_N2
\regfile1|muxes_rs1|mux10|S[62]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~25_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx10|Q\(62))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(62) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(62),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx10|Q\(62),
	combout => \regfile1|muxes_rs1|mux10|S[62]~25_combout\);

-- Location: LCCOMB_X37_Y22_N4
\regfile1|muxes_rs1|mux10|S[62]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~26_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[62]~25_combout\ & (\regfile1|regx11|Q\(62))) # (!\regfile1|muxes_rs1|mux10|S[62]~25_combout\ & ((\regfile1|regx9|Q\(62)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[62]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(62),
	datac => \regfile1|regx9|Q\(62),
	datad => \regfile1|muxes_rs1|mux10|S[62]~25_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~26_combout\);

-- Location: LCCOMB_X36_Y22_N16
\regfile1|muxes_rs1|mux10|S[62]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[62]~44_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[62]~33_combout\ & (\regfile1|muxes_rs1|mux10|S[62]~43_combout\)) # (!\regfile1|muxes_rs1|mux10|S[62]~33_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[62]~26_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[62]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[62]~33_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[62]~43_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[62]~26_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[62]~44_combout\);

-- Location: LCFF_X37_Y22_N25
\regfile1|regx8|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux2~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(61));

-- Location: LCCOMB_X37_Y22_N24
\regfile1|muxes_rs1|mux10|S[61]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~47_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(61)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx8|Q\(61),
	datad => \regfile1|regx10|Q\(61),
	combout => \regfile1|muxes_rs1|mux10|S[61]~47_combout\);

-- Location: LCCOMB_X35_Y16_N4
\regfile1|muxes_rs1|mux10|S[61]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~48_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[61]~47_combout\ & (\regfile1|regx11|Q\(61))) # (!\regfile1|muxes_rs1|mux10|S[61]~47_combout\ & ((\regfile1|regx9|Q\(61)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[61]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(61),
	datab => \regfile1|regx9|Q\(61),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[61]~47_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[61]~48_combout\);

-- Location: LCCOMB_X35_Y16_N18
\regfile1|muxes_rs1|mux10|S[61]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~53_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[61]~48_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[61]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[61]~52_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[61]~48_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[61]~53_combout\);

-- Location: LCCOMB_X34_Y23_N26
\regfile1|muxes_rs1|mux10|S[61]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~57_combout\ = (\regfile1|muxes_rs1|mux10|S[61]~56_combout\ & (((\regfile1|regx23|Q\(61)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[61]~56_combout\ & (\regfile1|regx22|Q\(61) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[61]~56_combout\,
	datab => \regfile1|regx22|Q\(61),
	datac => \regfile1|regx23|Q\(61),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[61]~57_combout\);

-- Location: LCCOMB_X38_Y20_N4
\regfile1|muxes_rs1|mux10|S[61]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~58_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(61)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(61),
	datac => \regfile1|regx17|Q\(61),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[61]~58_combout\);

-- Location: LCCOMB_X38_Y20_N6
\regfile1|muxes_rs1|mux10|S[61]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~59_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[61]~58_combout\ & ((\regfile1|regx19|Q\(61)))) # (!\regfile1|muxes_rs1|mux10|S[61]~58_combout\ & (\regfile1|regx18|Q\(61))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[61]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[61]~58_combout\,
	datac => \regfile1|regx18|Q\(61),
	datad => \regfile1|regx19|Q\(61),
	combout => \regfile1|muxes_rs1|mux10|S[61]~59_combout\);

-- Location: LCCOMB_X35_Y21_N14
\regfile1|muxes_rs1|mux10|S[61]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~60_combout\ = (\RI1|riOUT\(17) & ((\RI1|riOUT\(18)) # ((\regfile1|muxes_rs1|mux10|S[61]~57_combout\)))) # (!\RI1|riOUT\(17) & (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[61]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[61]~57_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[61]~59_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[61]~60_combout\);

-- Location: LCCOMB_X37_Y17_N14
\regfile1|regx26|Q[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[61]~feeder_combout\ = \mux0_1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux2~0_combout\,
	combout => \regfile1|regx26|Q[61]~feeder_combout\);

-- Location: LCFF_X37_Y17_N15
\regfile1|regx26|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[61]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(61));

-- Location: LCCOMB_X35_Y16_N28
\regfile1|muxes_rs1|mux10|S[61]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~54_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(61))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx24|Q\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx24|Q\(61),
	datad => \regfile1|regx26|Q\(61),
	combout => \regfile1|muxes_rs1|mux10|S[61]~54_combout\);

-- Location: LCCOMB_X36_Y18_N12
\regfile1|regx25|Q[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[61]~feeder_combout\ = \mux0_1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux2~0_combout\,
	combout => \regfile1|regx25|Q[61]~feeder_combout\);

-- Location: LCFF_X36_Y18_N13
\regfile1|regx25|Q[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[61]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(61));

-- Location: LCCOMB_X36_Y18_N4
\regfile1|muxes_rs1|mux10|S[61]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~55_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[61]~54_combout\ & (\regfile1|regx27|Q\(61))) # (!\regfile1|muxes_rs1|mux10|S[61]~54_combout\ & ((\regfile1|regx25|Q\(61)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[61]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx27|Q\(61),
	datac => \regfile1|muxes_rs1|mux10|S[61]~54_combout\,
	datad => \regfile1|regx25|Q\(61),
	combout => \regfile1|muxes_rs1|mux10|S[61]~55_combout\);

-- Location: LCCOMB_X35_Y21_N24
\regfile1|muxes_rs1|mux10|S[61]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~63_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[61]~60_combout\ & (\regfile1|muxes_rs1|mux10|S[61]~62_combout\)) # (!\regfile1|muxes_rs1|mux10|S[61]~60_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[61]~55_combout\))))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[61]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[61]~62_combout\,
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[61]~60_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[61]~55_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[61]~63_combout\);

-- Location: LCCOMB_X35_Y14_N14
\regfile1|muxes_rs1|mux10|S[61]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[61]~64_combout\ = (\regfile1|muxes_rs1|mux10|S[61]~53_combout\ & (((\regfile1|muxes_rs1|mux10|S[61]~63_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[61]~53_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[61]~46_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[61]~46_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[61]~53_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[61]~63_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[61]~64_combout\);

-- Location: LCCOMB_X34_Y24_N0
\regfile1|muxes_rs1|mux10|S[57]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~128_combout\ = (\regfile1|muxes_rs1|mux10|S[57]~127_combout\ & (((\regfile1|regx11|Q\(57)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[57]~127_combout\ & (\regfile1|regx9|Q\(57) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~127_combout\,
	datab => \regfile1|regx9|Q\(57),
	datac => \regfile1|regx11|Q\(57),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[57]~128_combout\);

-- Location: LCCOMB_X34_Y25_N28
\regfile1|muxes_rs1|mux10|S[57]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~133_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[57]~128_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[57]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~132_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[57]~128_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[57]~133_combout\);

-- Location: LCFF_X33_Y21_N29
\regfile1|regx30|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(57));

-- Location: LCCOMB_X33_Y18_N18
\regfile1|muxes_rs1|mux10|S[57]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~141_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx30|Q\(57))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx28|Q\(57),
	datad => \regfile1|regx30|Q\(57),
	combout => \regfile1|muxes_rs1|mux10|S[57]~141_combout\);

-- Location: LCCOMB_X37_Y18_N30
\regfile1|muxes_rs1|mux10|S[57]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~142_combout\ = (\regfile1|muxes_rs1|mux10|S[57]~141_combout\ & ((\regfile1|regx31|Q\(57)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[57]~141_combout\ & (((\regfile1|regx29|Q\(57) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(57),
	datab => \regfile1|regx29|Q\(57),
	datac => \regfile1|muxes_rs1|mux10|S[57]~141_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[57]~142_combout\);

-- Location: LCCOMB_X37_Y18_N22
\regfile1|muxes_rs1|mux10|S[57]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~137_combout\ = (\regfile1|muxes_rs1|mux10|S[57]~136_combout\ & (((\regfile1|regx23|Q\(57)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[57]~136_combout\ & (\regfile1|regx22|Q\(57) & (\RI1|riOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~136_combout\,
	datab => \regfile1|regx22|Q\(57),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx23|Q\(57),
	combout => \regfile1|muxes_rs1|mux10|S[57]~137_combout\);

-- Location: LCCOMB_X37_Y18_N24
\regfile1|muxes_rs1|mux10|S[57]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~140_combout\ = (\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[57]~137_combout\) # (\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[57]~139_combout\ & ((!\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~139_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[57]~137_combout\,
	datac => \RI1|riOUT\(17),
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[57]~140_combout\);

-- Location: LCCOMB_X37_Y18_N8
\regfile1|muxes_rs1|mux10|S[57]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~143_combout\ = (\regfile1|muxes_rs1|mux10|S[57]~140_combout\ & (((\regfile1|muxes_rs1|mux10|S[57]~142_combout\) # (!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[57]~140_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[57]~135_combout\ & ((\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~135_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[57]~142_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[57]~140_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[57]~143_combout\);

-- Location: LCFF_X35_Y20_N5
\regfile1|regx15|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(57));

-- Location: LCFF_X35_Y20_N31
\regfile1|regx13|Q[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux6~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(57));

-- Location: LCCOMB_X35_Y20_N30
\regfile1|muxes_rs1|mux10|S[57]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~126_combout\ = (\regfile1|muxes_rs1|mux10|S[57]~125_combout\ & ((\regfile1|regx15|Q\(57)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[57]~125_combout\ & (((\regfile1|regx13|Q\(57) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[57]~125_combout\,
	datab => \regfile1|regx15|Q\(57),
	datac => \regfile1|regx13|Q\(57),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[57]~126_combout\);

-- Location: LCCOMB_X37_Y18_N26
\regfile1|muxes_rs1|mux10|S[57]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[57]~144_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[57]~133_combout\ & (\regfile1|muxes_rs1|mux10|S[57]~143_combout\)) # (!\regfile1|muxes_rs1|mux10|S[57]~133_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[57]~126_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[57]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[57]~133_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[57]~143_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[57]~126_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[57]~144_combout\);

-- Location: LCFF_X36_Y19_N19
\regfile1|regx21|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux9~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(54));

-- Location: LCCOMB_X36_Y19_N18
\regfile1|muxes_rs1|mux10|S[54]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~195_combout\ = (\regfile1|muxes_rs1|mux10|S[54]~194_combout\ & (((\regfile1|regx23|Q\(54))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[54]~194_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx21|Q\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[54]~194_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx21|Q\(54),
	datad => \regfile1|regx23|Q\(54),
	combout => \regfile1|muxes_rs1|mux10|S[54]~195_combout\);

-- Location: LCCOMB_X38_Y19_N14
\regfile1|muxes_rs1|mux10|S[54]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~201_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx29|Q\(54))) # (!\RI1|riOUT\(15) & ((\regfile1|regx28|Q\(54))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(54),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx28|Q\(54),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[54]~201_combout\);

-- Location: LCCOMB_X34_Y19_N8
\regfile1|muxes_rs1|mux10|S[54]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~202_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[54]~201_combout\ & ((\regfile1|regx31|Q\(54)))) # (!\regfile1|muxes_rs1|mux10|S[54]~201_combout\ & (\regfile1|regx30|Q\(54))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[54]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx30|Q\(54),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx31|Q\(54),
	datad => \regfile1|muxes_rs1|mux10|S[54]~201_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[54]~202_combout\);

-- Location: LCCOMB_X38_Y18_N12
\regfile1|regx26|Q[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[54]~feeder_combout\ = \mux0_1|Mux9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux9~0_combout\,
	combout => \regfile1|regx26|Q[54]~feeder_combout\);

-- Location: LCFF_X38_Y18_N13
\regfile1|regx26|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[54]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(54));

-- Location: LCCOMB_X38_Y18_N0
\regfile1|muxes_rs1|mux10|S[54]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~196_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx26|Q\(54))))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(54) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(54),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx26|Q\(54),
	combout => \regfile1|muxes_rs1|mux10|S[54]~196_combout\);

-- Location: LCCOMB_X38_Y18_N2
\regfile1|regx27|Q[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[54]~feeder_combout\ = \mux0_1|Mux9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux9~0_combout\,
	combout => \regfile1|regx27|Q[54]~feeder_combout\);

-- Location: LCFF_X38_Y18_N3
\regfile1|regx27|Q[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[54]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(54));

-- Location: LCCOMB_X38_Y18_N30
\regfile1|muxes_rs1|mux10|S[54]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~197_combout\ = (\regfile1|muxes_rs1|mux10|S[54]~196_combout\ & (((\regfile1|regx27|Q\(54)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[54]~196_combout\ & (\regfile1|regx25|Q\(54) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(54),
	datab => \regfile1|muxes_rs1|mux10|S[54]~196_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx27|Q\(54),
	combout => \regfile1|muxes_rs1|mux10|S[54]~197_combout\);

-- Location: LCCOMB_X31_Y19_N4
\regfile1|muxes_rs1|mux10|S[54]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~198_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(54)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(54),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(54),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[54]~198_combout\);

-- Location: LCCOMB_X38_Y18_N20
\regfile1|muxes_rs1|mux10|S[54]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~199_combout\ = (\regfile1|muxes_rs1|mux10|S[54]~198_combout\ & (((\regfile1|regx19|Q\(54)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[54]~198_combout\ & (\regfile1|regx18|Q\(54) & (\RI1|riOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(54),
	datab => \regfile1|muxes_rs1|mux10|S[54]~198_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx19|Q\(54),
	combout => \regfile1|muxes_rs1|mux10|S[54]~199_combout\);

-- Location: LCCOMB_X38_Y18_N26
\regfile1|muxes_rs1|mux10|S[54]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~200_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[54]~197_combout\)) # (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[54]~199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[54]~197_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[54]~199_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[54]~200_combout\);

-- Location: LCCOMB_X38_Y18_N24
\regfile1|muxes_rs1|mux10|S[54]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~203_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[54]~200_combout\ & ((\regfile1|muxes_rs1|mux10|S[54]~202_combout\))) # (!\regfile1|muxes_rs1|mux10|S[54]~200_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[54]~195_combout\)))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[54]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[54]~195_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[54]~202_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[54]~200_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[54]~203_combout\);

-- Location: LCCOMB_X36_Y23_N28
\regfile1|muxes_rs1|mux10|S[54]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~191_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[54]~190_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(54) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[54]~190_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(54),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[54]~191_combout\);

-- Location: LCCOMB_X36_Y23_N4
\regfile1|muxes_rs1|mux10|S[54]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~192_combout\ = (\regfile1|muxes_rs1|mux10|S[54]~191_combout\ & ((\regfile1|regx2|Q\(54)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[54]~191_combout\ & (((\regfile1|regx1|Q\(54) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(54),
	datab => \regfile1|regx1|Q\(54),
	datac => \regfile1|muxes_rs1|mux10|S[54]~191_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[54]~192_combout\);

-- Location: LCCOMB_X33_Y14_N24
\regfile1|muxes_rs1|mux10|S[54]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~193_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[54]~188_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[54]~192_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[54]~188_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[54]~192_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[54]~193_combout\);

-- Location: LCCOMB_X37_Y22_N8
\regfile1|muxes_rs1|mux10|S[54]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~185_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx10|Q\(54))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(54) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(54),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx10|Q\(54),
	combout => \regfile1|muxes_rs1|mux10|S[54]~185_combout\);

-- Location: LCCOMB_X32_Y17_N4
\regfile1|muxes_rs1|mux10|S[54]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~186_combout\ = (\regfile1|muxes_rs1|mux10|S[54]~185_combout\ & (((\regfile1|regx11|Q\(54)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[54]~185_combout\ & (\regfile1|regx9|Q\(54) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(54),
	datab => \regfile1|muxes_rs1|mux10|S[54]~185_combout\,
	datac => \regfile1|regx11|Q\(54),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[54]~186_combout\);

-- Location: LCCOMB_X33_Y14_N22
\regfile1|muxes_rs1|mux10|S[54]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[54]~204_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[54]~193_combout\ & (\regfile1|muxes_rs1|mux10|S[54]~203_combout\)) # (!\regfile1|muxes_rs1|mux10|S[54]~193_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[54]~186_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[54]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[54]~203_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[54]~193_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[54]~186_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[54]~204_combout\);

-- Location: LCCOMB_X35_Y20_N6
\regfile1|muxes_rs1|mux10|S[53]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~206_combout\ = (\regfile1|muxes_rs1|mux10|S[53]~205_combout\ & ((\regfile1|regx15|Q\(53)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[53]~205_combout\ & (((\regfile1|regx13|Q\(53) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[53]~205_combout\,
	datab => \regfile1|regx15|Q\(53),
	datac => \regfile1|regx13|Q\(53),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[53]~206_combout\);

-- Location: LCCOMB_X35_Y22_N2
\regfile1|muxes_rs1|mux10|S[53]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~207_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(53))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(53))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(53),
	datad => \regfile1|regx8|Q\(53),
	combout => \regfile1|muxes_rs1|mux10|S[53]~207_combout\);

-- Location: LCCOMB_X34_Y15_N28
\regfile1|muxes_rs1|mux10|S[53]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~208_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[53]~207_combout\ & (\regfile1|regx11|Q\(53))) # (!\regfile1|muxes_rs1|mux10|S[53]~207_combout\ & ((\regfile1|regx9|Q\(53)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[53]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(53),
	datac => \regfile1|regx9|Q\(53),
	datad => \regfile1|muxes_rs1|mux10|S[53]~207_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~208_combout\);

-- Location: LCCOMB_X34_Y22_N0
\regfile1|regx2|Q[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[53]~feeder_combout\ = \mux0_1|Mux10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux10~0_combout\,
	combout => \regfile1|regx2|Q[53]~feeder_combout\);

-- Location: LCFF_X34_Y22_N1
\regfile1|regx2|Q[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[53]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(53));

-- Location: LCCOMB_X36_Y23_N16
\regfile1|muxes_rs1|mux10|S[53]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~212_combout\ = (\regfile1|muxes_rs1|mux10|S[53]~211_combout\ & (((\regfile1|regx2|Q\(53))) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))) # (!\regfile1|muxes_rs1|mux10|S[53]~211_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|regx1|Q\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[53]~211_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(53),
	datad => \regfile1|regx1|Q\(53),
	combout => \regfile1|muxes_rs1|mux10|S[53]~212_combout\);

-- Location: LCCOMB_X38_Y21_N0
\regfile1|muxes_rs1|mux10|S[53]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~213_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[53]~208_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[53]~212_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[53]~208_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[53]~212_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~213_combout\);

-- Location: LCCOMB_X38_Y21_N10
\regfile1|muxes_rs1|mux10|S[53]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[53]~224_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[53]~213_combout\ & (\regfile1|muxes_rs1|mux10|S[53]~223_combout\)) # (!\regfile1|muxes_rs1|mux10|S[53]~213_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[53]~206_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[53]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[53]~223_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[53]~206_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[53]~213_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[53]~224_combout\);

-- Location: LCCOMB_X33_Y16_N4
\regfile1|muxes_rs1|mux10|S[49]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~297_combout\ = (\regfile1|muxes_rs1|mux10|S[49]~296_combout\ & ((\regfile1|regx23|Q\(49)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[49]~296_combout\ & (((\regfile1|regx22|Q\(49) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[49]~296_combout\,
	datab => \regfile1|regx23|Q\(49),
	datac => \regfile1|regx22|Q\(49),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[49]~297_combout\);

-- Location: LCFF_X31_Y19_N9
\regfile1|regx19|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(49));

-- Location: LCFF_X31_Y19_N31
\regfile1|regx17|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(49));

-- Location: LCCOMB_X31_Y19_N30
\regfile1|muxes_rs1|mux10|S[49]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~298_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(49)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(49),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx17|Q\(49),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[49]~298_combout\);

-- Location: LCCOMB_X31_Y19_N8
\regfile1|muxes_rs1|mux10|S[49]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~299_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[49]~298_combout\ & ((\regfile1|regx19|Q\(49)))) # (!\regfile1|muxes_rs1|mux10|S[49]~298_combout\ & (\regfile1|regx18|Q\(49))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[49]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(49),
	datac => \regfile1|regx19|Q\(49),
	datad => \regfile1|muxes_rs1|mux10|S[49]~298_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[49]~299_combout\);

-- Location: LCCOMB_X33_Y16_N18
\regfile1|muxes_rs1|mux10|S[49]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~300_combout\ = (\RI1|riOUT\(17) & ((\RI1|riOUT\(18)) # ((\regfile1|muxes_rs1|mux10|S[49]~297_combout\)))) # (!\RI1|riOUT\(17) & (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[49]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[49]~297_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[49]~299_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[49]~300_combout\);

-- Location: LCCOMB_X29_Y15_N24
\regfile1|muxes_rs1|mux10|S[49]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~294_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(49))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx26|Q\(49),
	datac => \regfile1|regx24|Q\(49),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[49]~294_combout\);

-- Location: LCCOMB_X27_Y16_N10
\regfile1|regx25|Q[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[49]~feeder_combout\ = \mux0_1|Mux14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux14~0_combout\,
	combout => \regfile1|regx25|Q[49]~feeder_combout\);

-- Location: LCFF_X27_Y16_N11
\regfile1|regx25|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[49]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(49));

-- Location: LCCOMB_X27_Y16_N22
\regfile1|muxes_rs1|mux10|S[49]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~295_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[49]~294_combout\ & (\regfile1|regx27|Q\(49))) # (!\regfile1|muxes_rs1|mux10|S[49]~294_combout\ & ((\regfile1|regx25|Q\(49)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[49]~294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[49]~294_combout\,
	datac => \regfile1|regx27|Q\(49),
	datad => \regfile1|regx25|Q\(49),
	combout => \regfile1|muxes_rs1|mux10|S[49]~295_combout\);

-- Location: LCCOMB_X33_Y16_N16
\regfile1|muxes_rs1|mux10|S[49]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~303_combout\ = (\regfile1|muxes_rs1|mux10|S[49]~300_combout\ & ((\regfile1|muxes_rs1|mux10|S[49]~302_combout\) # ((!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[49]~300_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[49]~295_combout\ & \RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[49]~302_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[49]~300_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[49]~295_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[49]~303_combout\);

-- Location: LCFF_X35_Y20_N3
\regfile1|regx13|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(49));

-- Location: LCFF_X35_Y20_N9
\regfile1|regx15|Q[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux14~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(49));

-- Location: LCCOMB_X35_Y20_N8
\regfile1|muxes_rs1|mux10|S[49]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~286_combout\ = (\regfile1|muxes_rs1|mux10|S[49]~285_combout\ & (((\regfile1|regx15|Q\(49)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[49]~285_combout\ & (\regfile1|regx13|Q\(49) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[49]~285_combout\,
	datab => \regfile1|regx13|Q\(49),
	datac => \regfile1|regx15|Q\(49),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[49]~286_combout\);

-- Location: LCCOMB_X34_Y13_N20
\regfile1|muxes_rs1|mux10|S[49]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[49]~304_combout\ = (\regfile1|muxes_rs1|mux10|S[49]~293_combout\ & ((\regfile1|muxes_rs1|mux10|S[49]~303_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[49]~293_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & \regfile1|muxes_rs1|mux10|S[49]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[49]~293_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[49]~303_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[49]~286_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[49]~304_combout\);

-- Location: LCFF_X22_Y18_N9
\regfile1|regx13|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(41));

-- Location: LCFF_X25_Y17_N27
\regfile1|regx12|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux22~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(41));

-- Location: LCCOMB_X25_Y17_N20
\regfile1|muxes_rs1|mux10|S[41]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~445_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(41)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx12|Q\(41) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(41),
	datab => \regfile1|regx12|Q\(41),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[41]~445_combout\);

-- Location: LCCOMB_X22_Y18_N8
\regfile1|muxes_rs1|mux10|S[41]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~446_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[41]~445_combout\ & (\regfile1|regx15|Q\(41))) # (!\regfile1|muxes_rs1|mux10|S[41]~445_combout\ & ((\regfile1|regx13|Q\(41)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[41]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(41),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(41),
	datad => \regfile1|muxes_rs1|mux10|S[41]~445_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[41]~446_combout\);

-- Location: LCCOMB_X29_Y14_N22
\regfile1|muxes_rs1|mux10|S[41]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~448_combout\ = (\regfile1|muxes_rs1|mux10|S[41]~447_combout\ & (((\regfile1|regx11|Q\(41)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[41]~447_combout\ & (\regfile1|regx9|Q\(41) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[41]~447_combout\,
	datab => \regfile1|regx9|Q\(41),
	datac => \regfile1|regx11|Q\(41),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[41]~448_combout\);

-- Location: LCCOMB_X30_Y22_N30
\regfile1|regx1|Q[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[41]~feeder_combout\ = \mux0_1|Mux22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux22~0_combout\,
	combout => \regfile1|regx1|Q[41]~feeder_combout\);

-- Location: LCFF_X30_Y22_N31
\regfile1|regx1|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[41]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(41));

-- Location: LCCOMB_X29_Y22_N28
\regfile1|regx3|Q[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx3|Q[41]~feeder_combout\ = \mux0_1|Mux22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux22~0_combout\,
	combout => \regfile1|regx3|Q[41]~feeder_combout\);

-- Location: LCFF_X29_Y22_N29
\regfile1|regx3|Q[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx3|Q[41]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(41));

-- Location: LCCOMB_X31_Y26_N28
\regfile1|muxes_rs1|mux10|S[41]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~451_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|muxes_rs1|mux10|S[41]~450_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- ((\regfile1|regx3|Q\(41)))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[41]~450_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datac => \regfile1|regx3|Q\(41),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[41]~451_combout\);

-- Location: LCCOMB_X31_Y26_N14
\regfile1|muxes_rs1|mux10|S[41]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~452_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[41]~451_combout\ & (\regfile1|regx2|Q\(41))) # (!\regfile1|muxes_rs1|mux10|S[41]~451_combout\ & ((\regfile1|regx1|Q\(41)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[41]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(41),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(41),
	datad => \regfile1|muxes_rs1|mux10|S[41]~451_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[41]~452_combout\);

-- Location: LCCOMB_X28_Y14_N4
\regfile1|muxes_rs1|mux10|S[41]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~453_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[41]~448_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[41]~452_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[41]~448_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[41]~452_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[41]~453_combout\);

-- Location: LCCOMB_X31_Y15_N22
\regfile1|muxes_rs1|mux10|S[41]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[41]~464_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[41]~453_combout\ & (\regfile1|muxes_rs1|mux10|S[41]~463_combout\)) # (!\regfile1|muxes_rs1|mux10|S[41]~453_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[41]~446_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[41]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[41]~463_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[41]~446_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[41]~453_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[41]~464_combout\);

-- Location: LCFF_X24_Y21_N29
\regfile1|regx14|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(25));

-- Location: LCFF_X24_Y21_N7
\regfile1|regx12|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(25));

-- Location: LCCOMB_X24_Y21_N28
\regfile1|muxes_rs1|mux10|S[25]~765\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~765_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx14|Q\(25))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx14|Q\(25),
	datad => \regfile1|regx12|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~765_combout\);

-- Location: LCCOMB_X24_Y23_N18
\regfile1|muxes_rs1|mux10|S[25]~766\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~766_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[25]~765_combout\ & ((\regfile1|regx15|Q\(25)))) # (!\regfile1|muxes_rs1|mux10|S[25]~765_combout\ & (\regfile1|regx13|Q\(25))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[25]~765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx13|Q\(25),
	datac => \regfile1|regx15|Q\(25),
	datad => \regfile1|muxes_rs1|mux10|S[25]~765_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[25]~766_combout\);

-- Location: LCCOMB_X20_Y24_N10
\regfile1|muxes_rs1|mux10|S[25]~775\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~775_combout\ = (\regfile1|muxes_rs1|mux10|S[25]~774_combout\ & (((\regfile1|regx27|Q\(25)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[25]~774_combout\ & (\regfile1|regx25|Q\(25) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[25]~774_combout\,
	datab => \regfile1|regx25|Q\(25),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx27|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~775_combout\);

-- Location: LCFF_X23_Y21_N7
\regfile1|regx17|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(25));

-- Location: LCCOMB_X23_Y21_N6
\regfile1|muxes_rs1|mux10|S[25]~778\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~778_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(25)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(25) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(25),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(25),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[25]~778_combout\);

-- Location: LCCOMB_X23_Y21_N8
\regfile1|muxes_rs1|mux10|S[25]~779\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~779_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[25]~778_combout\ & ((\regfile1|regx19|Q\(25)))) # (!\regfile1|muxes_rs1|mux10|S[25]~778_combout\ & (\regfile1|regx18|Q\(25))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[25]~778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(25),
	datac => \regfile1|regx19|Q\(25),
	datad => \regfile1|muxes_rs1|mux10|S[25]~778_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[25]~779_combout\);

-- Location: LCCOMB_X27_Y26_N8
\regfile1|regx21|Q[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[25]~feeder_combout\ = \mux0_1|Mux38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux38~0_combout\,
	combout => \regfile1|regx21|Q[25]~feeder_combout\);

-- Location: LCFF_X27_Y26_N9
\regfile1|regx21|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[25]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(25));

-- Location: LCCOMB_X27_Y26_N10
\regfile1|muxes_rs1|mux10|S[25]~776\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~776_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(25)))) # (!\RI1|riOUT\(15) & (\regfile1|regx20|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(25),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx21|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~776_combout\);

-- Location: LCFF_X23_Y23_N5
\regfile1|regx23|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(25));

-- Location: LCFF_X23_Y23_N27
\regfile1|regx22|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(25));

-- Location: LCCOMB_X23_Y23_N2
\regfile1|muxes_rs1|mux10|S[25]~777\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~777_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[25]~776_combout\ & (\regfile1|regx23|Q\(25))) # (!\regfile1|muxes_rs1|mux10|S[25]~776_combout\ & ((\regfile1|regx22|Q\(25)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[25]~776_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[25]~776_combout\,
	datac => \regfile1|regx23|Q\(25),
	datad => \regfile1|regx22|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~777_combout\);

-- Location: LCCOMB_X19_Y20_N20
\regfile1|muxes_rs1|mux10|S[25]~780\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~780_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[25]~777_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[25]~779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[25]~779_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[25]~777_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[25]~780_combout\);

-- Location: LCFF_X20_Y21_N21
\regfile1|regx28|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(25));

-- Location: LCCOMB_X24_Y25_N20
\regfile1|regx30|Q[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx30|Q[25]~feeder_combout\ = \mux0_1|Mux38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux38~0_combout\,
	combout => \regfile1|regx30|Q[25]~feeder_combout\);

-- Location: LCFF_X24_Y25_N21
\regfile1|regx30|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx30|Q[25]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(25));

-- Location: LCCOMB_X20_Y21_N26
\regfile1|muxes_rs1|mux10|S[25]~781\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~781_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx30|Q\(25))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx28|Q\(25),
	datad => \regfile1|regx30|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~781_combout\);

-- Location: LCFF_X24_Y25_N23
\regfile1|regx31|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux38~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(25));

-- Location: LCFF_X23_Y15_N3
\regfile1|regx29|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux38~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(25));

-- Location: LCCOMB_X19_Y20_N18
\regfile1|muxes_rs1|mux10|S[25]~782\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~782_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[25]~781_combout\ & (\regfile1|regx31|Q\(25))) # (!\regfile1|muxes_rs1|mux10|S[25]~781_combout\ & ((\regfile1|regx29|Q\(25)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[25]~781_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[25]~781_combout\,
	datac => \regfile1|regx31|Q\(25),
	datad => \regfile1|regx29|Q\(25),
	combout => \regfile1|muxes_rs1|mux10|S[25]~782_combout\);

-- Location: LCCOMB_X19_Y20_N12
\regfile1|muxes_rs1|mux10|S[25]~783\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~783_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[25]~780_combout\ & ((\regfile1|muxes_rs1|mux10|S[25]~782_combout\))) # (!\regfile1|muxes_rs1|mux10|S[25]~780_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[25]~775_combout\)))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[25]~780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[25]~775_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[25]~780_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[25]~782_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[25]~783_combout\);

-- Location: LCCOMB_X22_Y23_N24
\regfile1|muxes_rs1|mux10|S[25]~784\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[25]~784_combout\ = (\regfile1|muxes_rs1|mux10|S[25]~773_combout\ & (((\regfile1|muxes_rs1|mux10|S[25]~783_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[25]~773_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[25]~766_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[25]~773_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[25]~766_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[25]~783_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[25]~784_combout\);

-- Location: LCFF_X28_Y20_N29
\regfile1|regx23|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(24));

-- Location: LCCOMB_X27_Y21_N22
\regfile1|muxes_rs1|mux10|S[24]~794\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~794_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(24)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx20|Q\(24),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx22|Q\(24),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[24]~794_combout\);

-- Location: LCCOMB_X19_Y21_N6
\regfile1|muxes_rs1|mux10|S[24]~795\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~795_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[24]~794_combout\ & ((\regfile1|regx23|Q\(24)))) # (!\regfile1|muxes_rs1|mux10|S[24]~794_combout\ & (\regfile1|regx21|Q\(24))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[24]~794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(24),
	datab => \regfile1|regx23|Q\(24),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[24]~794_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[24]~795_combout\);

-- Location: LCCOMB_X21_Y22_N26
\regfile1|muxes_rs1|mux10|S[24]~796\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~796_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(24)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(24),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(24),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[24]~796_combout\);

-- Location: LCCOMB_X20_Y21_N22
\regfile1|muxes_rs1|mux10|S[24]~797\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~797_combout\ = (\regfile1|muxes_rs1|mux10|S[24]~796_combout\ & ((\regfile1|regx27|Q\(24)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[24]~796_combout\ & (((\regfile1|regx25|Q\(24) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(24),
	datab => \regfile1|regx25|Q\(24),
	datac => \regfile1|muxes_rs1|mux10|S[24]~796_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[24]~797_combout\);

-- Location: LCCOMB_X20_Y18_N26
\regfile1|muxes_rs1|mux10|S[24]~800\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~800_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[24]~797_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[24]~799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[24]~799_combout\,
	datab => \RI1|riOUT\(17),
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[24]~797_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[24]~800_combout\);

-- Location: LCCOMB_X20_Y17_N28
\regfile1|muxes_rs1|mux10|S[24]~803\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~803_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[24]~800_combout\ & (\regfile1|muxes_rs1|mux10|S[24]~802_combout\)) # (!\regfile1|muxes_rs1|mux10|S[24]~800_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[24]~795_combout\))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[24]~800_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[24]~802_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[24]~795_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[24]~800_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[24]~803_combout\);

-- Location: LCCOMB_X27_Y28_N28
\regfile1|muxes_rs1|mux10|S[24]~785\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~785_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(24))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(24),
	datad => \regfile1|regx8|Q\(24),
	combout => \regfile1|muxes_rs1|mux10|S[24]~785_combout\);

-- Location: LCCOMB_X29_Y25_N10
\regfile1|muxes_rs1|mux10|S[24]~786\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~786_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[24]~785_combout\ & ((\regfile1|regx11|Q\(24)))) # (!\regfile1|muxes_rs1|mux10|S[24]~785_combout\ & (\regfile1|regx9|Q\(24))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[24]~785_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[24]~785_combout\,
	datac => \regfile1|regx9|Q\(24),
	datad => \regfile1|regx11|Q\(24),
	combout => \regfile1|muxes_rs1|mux10|S[24]~786_combout\);

-- Location: LCFF_X29_Y24_N7
\regfile1|regx3|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(24));

-- Location: LCCOMB_X30_Y24_N16
\regfile1|muxes_rs1|mux10|S[24]~791\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~791_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[24]~790_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(24) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[24]~790_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx3|Q\(24),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[24]~791_combout\);

-- Location: LCCOMB_X25_Y21_N22
\regfile1|muxes_rs1|mux10|S[24]~792\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~792_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[24]~791_combout\ & ((\regfile1|regx2|Q\(24)))) # (!\regfile1|muxes_rs1|mux10|S[24]~791_combout\ & (\regfile1|regx1|Q\(24))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[24]~791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(24),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx2|Q\(24),
	datad => \regfile1|muxes_rs1|mux10|S[24]~791_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[24]~792_combout\);

-- Location: LCFF_X23_Y17_N5
\regfile1|regx14|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(24));

-- Location: LCFF_X23_Y17_N11
\regfile1|regx13|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(24));

-- Location: LCFF_X23_Y16_N9
\regfile1|regx12|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux39~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(24));

-- Location: LCCOMB_X23_Y17_N20
\regfile1|muxes_rs1|mux10|S[24]~787\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~787_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx13|Q\(24))) # (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(24),
	datad => \regfile1|regx12|Q\(24),
	combout => \regfile1|muxes_rs1|mux10|S[24]~787_combout\);

-- Location: LCCOMB_X23_Y17_N26
\regfile1|muxes_rs1|mux10|S[24]~788\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~788_combout\ = (\regfile1|muxes_rs1|mux10|S[24]~787_combout\ & ((\regfile1|regx15|Q\(24)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[24]~787_combout\ & (((\regfile1|regx14|Q\(24) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(24),
	datab => \regfile1|regx14|Q\(24),
	datac => \regfile1|muxes_rs1|mux10|S[24]~787_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[24]~788_combout\);

-- Location: LCCOMB_X20_Y17_N30
\regfile1|muxes_rs1|mux10|S[24]~793\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~793_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # (\regfile1|muxes_rs1|mux10|S[24]~788_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[24]~792_combout\ & (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[24]~792_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[24]~788_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[24]~793_combout\);

-- Location: LCCOMB_X20_Y17_N18
\regfile1|muxes_rs1|mux10|S[24]~804\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[24]~804_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[24]~793_combout\ & (\regfile1|muxes_rs1|mux10|S[24]~803_combout\)) # (!\regfile1|muxes_rs1|mux10|S[24]~793_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[24]~786_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[24]~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[24]~803_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[24]~786_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[24]~793_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[24]~804_combout\);

-- Location: LCCOMB_X30_Y23_N0
\regfile1|muxes_rs1|mux10|S[22]~829\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~829_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx5|Q\(22)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(22) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx4|Q\(22),
	datac => \regfile1|regx5|Q\(22),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[22]~829_combout\);

-- Location: LCCOMB_X28_Y25_N18
\regfile1|muxes_rs1|mux10|S[22]~830\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~830_combout\ = (\regfile1|muxes_rs1|mux10|S[22]~829_combout\ & (((\regfile1|regx7|Q\(22)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[22]~829_combout\ & (\regfile1|regx6|Q\(22) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(22),
	datab => \regfile1|regx7|Q\(22),
	datac => \regfile1|muxes_rs1|mux10|S[22]~829_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[22]~830_combout\);

-- Location: LCCOMB_X28_Y26_N24
\regfile1|muxes_rs1|mux10|S[22]~831\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~831_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[22]~830_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (((\regfile1|regx3|Q\(22) & \regfile1|muxes_rs1|mux10|S[63]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[22]~830_combout\,
	datac => \regfile1|regx3|Q\(22),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[22]~831_combout\);

-- Location: LCCOMB_X27_Y24_N8
\regfile1|muxes_rs1|mux10|S[22]~832\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~832_combout\ = (\regfile1|muxes_rs1|mux10|S[22]~831_combout\ & (((\regfile1|regx2|Q\(22)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[22]~831_combout\ & (\regfile1|regx1|Q\(22) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(22),
	datab => \regfile1|muxes_rs1|mux10|S[22]~831_combout\,
	datac => \regfile1|regx2|Q\(22),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[22]~832_combout\);

-- Location: LCFF_X23_Y17_N7
\regfile1|regx13|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(22));

-- Location: LCCOMB_X23_Y17_N6
\regfile1|muxes_rs1|mux10|S[22]~827\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~827_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx13|Q\(22)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(22) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(22),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(22),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[22]~827_combout\);

-- Location: LCCOMB_X24_Y20_N20
\regfile1|muxes_rs1|mux10|S[22]~828\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~828_combout\ = (\regfile1|muxes_rs1|mux10|S[22]~827_combout\ & (((\regfile1|regx15|Q\(22)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[22]~827_combout\ & (\regfile1|regx14|Q\(22) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(22),
	datab => \regfile1|regx15|Q\(22),
	datac => \regfile1|muxes_rs1|mux10|S[22]~827_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[22]~828_combout\);

-- Location: LCCOMB_X20_Y20_N4
\regfile1|muxes_rs1|mux10|S[22]~833\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~833_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[22]~828_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[22]~832_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[22]~832_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[22]~828_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[22]~833_combout\);

-- Location: LCFF_X20_Y22_N13
\regfile1|regx26|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(22));

-- Location: LCCOMB_X20_Y22_N12
\regfile1|muxes_rs1|mux10|S[22]~836\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~836_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(22)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(22),
	datac => \regfile1|regx26|Q\(22),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[22]~836_combout\);

-- Location: LCCOMB_X20_Y23_N28
\regfile1|muxes_rs1|mux10|S[22]~837\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~837_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[22]~836_combout\ & (\regfile1|regx27|Q\(22))) # (!\regfile1|muxes_rs1|mux10|S[22]~836_combout\ & ((\regfile1|regx25|Q\(22)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[22]~836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(22),
	datab => \regfile1|regx25|Q\(22),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[22]~836_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[22]~837_combout\);

-- Location: LCCOMB_X19_Y23_N22
\regfile1|muxes_rs1|mux10|S[22]~840\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~840_combout\ = (\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[22]~837_combout\) # (\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[22]~839_combout\ & ((!\RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[22]~839_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[22]~837_combout\,
	datac => \RI1|riOUT\(18),
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[22]~840_combout\);

-- Location: LCCOMB_X19_Y21_N24
\regfile1|regx21|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[22]~feeder_combout\ = \mux0_1|Mux41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux41~0_combout\,
	combout => \regfile1|regx21|Q[22]~feeder_combout\);

-- Location: LCFF_X19_Y21_N25
\regfile1|regx21|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[22]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(22));

-- Location: LCFF_X27_Y21_N31
\regfile1|regx22|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(22));

-- Location: LCCOMB_X27_Y21_N30
\regfile1|muxes_rs1|mux10|S[22]~834\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~834_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(22)))) # (!\RI1|riOUT\(16) & (\regfile1|regx20|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx20|Q\(22),
	datac => \regfile1|regx22|Q\(22),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[22]~834_combout\);

-- Location: LCCOMB_X19_Y21_N30
\regfile1|muxes_rs1|mux10|S[22]~835\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~835_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[22]~834_combout\ & (\regfile1|regx23|Q\(22))) # (!\regfile1|muxes_rs1|mux10|S[22]~834_combout\ & ((\regfile1|regx21|Q\(22)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[22]~834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx23|Q\(22),
	datac => \regfile1|regx21|Q\(22),
	datad => \regfile1|muxes_rs1|mux10|S[22]~834_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[22]~835_combout\);

-- Location: LCCOMB_X19_Y23_N14
\regfile1|muxes_rs1|mux10|S[22]~843\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~843_combout\ = (\regfile1|muxes_rs1|mux10|S[22]~840_combout\ & ((\regfile1|muxes_rs1|mux10|S[22]~842_combout\) # ((!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[22]~840_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[22]~835_combout\ & \RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[22]~842_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[22]~840_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[22]~835_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[22]~843_combout\);

-- Location: LCFF_X27_Y27_N19
\regfile1|regx11|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(22));

-- Location: LCFF_X27_Y28_N1
\regfile1|regx10|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(22));

-- Location: LCFF_X27_Y28_N19
\regfile1|regx8|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux41~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx8|Q\(22));

-- Location: LCCOMB_X27_Y28_N0
\regfile1|muxes_rs1|mux10|S[22]~825\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~825_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx10|Q\(22))) # (!\RI1|riOUT\(16) & ((\regfile1|regx8|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx10|Q\(22),
	datad => \regfile1|regx8|Q\(22),
	combout => \regfile1|muxes_rs1|mux10|S[22]~825_combout\);

-- Location: LCCOMB_X27_Y27_N18
\regfile1|muxes_rs1|mux10|S[22]~826\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~826_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[22]~825_combout\ & ((\regfile1|regx11|Q\(22)))) # (!\regfile1|muxes_rs1|mux10|S[22]~825_combout\ & (\regfile1|regx9|Q\(22))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[22]~825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(22),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx11|Q\(22),
	datad => \regfile1|muxes_rs1|mux10|S[22]~825_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[22]~826_combout\);

-- Location: LCCOMB_X20_Y20_N10
\regfile1|muxes_rs1|mux10|S[22]~844\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[22]~844_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[22]~833_combout\ & (\regfile1|muxes_rs1|mux10|S[22]~843_combout\)) # (!\regfile1|muxes_rs1|mux10|S[22]~833_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[22]~826_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[22]~833_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[22]~833_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[22]~843_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[22]~826_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[22]~844_combout\);

-- Location: LCCOMB_X23_Y25_N6
\regfile1|regx27|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx27|Q[21]~feeder_combout\);

-- Location: LCFF_X23_Y25_N7
\regfile1|regx27|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(21));

-- Location: LCCOMB_X20_Y26_N4
\regfile1|regx25|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[21]~feeder_combout\ = \mux0_1|Mux42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux42~0_combout\,
	combout => \regfile1|regx25|Q[21]~feeder_combout\);

-- Location: LCFF_X20_Y26_N5
\regfile1|regx25|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[21]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(21));

-- Location: LCFF_X20_Y22_N19
\regfile1|regx24|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(21));

-- Location: LCFF_X20_Y22_N21
\regfile1|regx26|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(21));

-- Location: LCCOMB_X20_Y22_N20
\regfile1|muxes_rs1|mux10|S[21]~854\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~854_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(21)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(21),
	datac => \regfile1|regx26|Q\(21),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[21]~854_combout\);

-- Location: LCCOMB_X21_Y26_N22
\regfile1|muxes_rs1|mux10|S[21]~855\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~855_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[21]~854_combout\ & (\regfile1|regx27|Q\(21))) # (!\regfile1|muxes_rs1|mux10|S[21]~854_combout\ & ((\regfile1|regx25|Q\(21)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[21]~854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx27|Q\(21),
	datac => \regfile1|regx25|Q\(21),
	datad => \regfile1|muxes_rs1|mux10|S[21]~854_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[21]~855_combout\);

-- Location: LCFF_X24_Y24_N3
\regfile1|regx29|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(21));

-- Location: LCFF_X24_Y24_N5
\regfile1|regx31|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux42~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(21));

-- Location: LCCOMB_X23_Y25_N10
\regfile1|muxes_rs1|mux10|S[21]~862\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~862_combout\ = (\regfile1|muxes_rs1|mux10|S[21]~861_combout\ & (((\regfile1|regx31|Q\(21)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[21]~861_combout\ & (\regfile1|regx29|Q\(21) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[21]~861_combout\,
	datab => \regfile1|regx29|Q\(21),
	datac => \regfile1|regx31|Q\(21),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[21]~862_combout\);

-- Location: LCFF_X23_Y23_N31
\regfile1|regx23|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(21));

-- Location: LCFF_X23_Y23_N13
\regfile1|regx22|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(21));

-- Location: LCCOMB_X23_Y23_N12
\regfile1|muxes_rs1|mux10|S[21]~857\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~857_combout\ = (\regfile1|muxes_rs1|mux10|S[21]~856_combout\ & ((\regfile1|regx23|Q\(21)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[21]~856_combout\ & (((\regfile1|regx22|Q\(21) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[21]~856_combout\,
	datab => \regfile1|regx23|Q\(21),
	datac => \regfile1|regx22|Q\(21),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[21]~857_combout\);

-- Location: LCCOMB_X29_Y25_N20
\regfile1|muxes_rs1|mux10|S[21]~860\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~860_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[21]~857_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[21]~859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[21]~859_combout\,
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[21]~857_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[21]~860_combout\);

-- Location: LCCOMB_X21_Y26_N4
\regfile1|muxes_rs1|mux10|S[21]~863\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~863_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[21]~860_combout\ & ((\regfile1|muxes_rs1|mux10|S[21]~862_combout\))) # (!\regfile1|muxes_rs1|mux10|S[21]~860_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[21]~855_combout\)))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[21]~860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[21]~855_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[21]~862_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[21]~860_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[21]~863_combout\);

-- Location: LCFF_X24_Y21_N9
\regfile1|regx14|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx14|Q\(21));

-- Location: LCFF_X24_Y21_N11
\regfile1|regx12|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux42~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(21));

-- Location: LCCOMB_X24_Y21_N8
\regfile1|muxes_rs1|mux10|S[21]~845\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~845_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx14|Q\(21))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx12|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx14|Q\(21),
	datad => \regfile1|regx12|Q\(21),
	combout => \regfile1|muxes_rs1|mux10|S[21]~845_combout\);

-- Location: LCCOMB_X24_Y23_N26
\regfile1|muxes_rs1|mux10|S[21]~846\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~846_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[21]~845_combout\ & (\regfile1|regx15|Q\(21))) # (!\regfile1|muxes_rs1|mux10|S[21]~845_combout\ & ((\regfile1|regx13|Q\(21)))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[21]~845_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[21]~845_combout\,
	datac => \regfile1|regx15|Q\(21),
	datad => \regfile1|regx13|Q\(21),
	combout => \regfile1|muxes_rs1|mux10|S[21]~846_combout\);

-- Location: LCCOMB_X21_Y26_N10
\regfile1|muxes_rs1|mux10|S[21]~864\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[21]~864_combout\ = (\regfile1|muxes_rs1|mux10|S[21]~853_combout\ & ((\regfile1|muxes_rs1|mux10|S[21]~863_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[21]~853_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[21]~846_combout\ & \regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[21]~853_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[21]~863_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[21]~846_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[21]~864_combout\);

-- Location: LCCOMB_X24_Y20_N24
\regfile1|muxes_rs1|mux10|S[20]~867\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~867_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(20)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx12|Q\(20) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx13|Q\(20),
	datab => \regfile1|regx12|Q\(20),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[20]~867_combout\);

-- Location: LCCOMB_X23_Y17_N14
\regfile1|muxes_rs1|mux10|S[20]~868\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~868_combout\ = (\regfile1|muxes_rs1|mux10|S[20]~867_combout\ & ((\regfile1|regx15|Q\(20)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[20]~867_combout\ & (((\regfile1|regx14|Q\(20) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(20),
	datab => \regfile1|muxes_rs1|mux10|S[20]~867_combout\,
	datac => \regfile1|regx14|Q\(20),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[20]~868_combout\);

-- Location: LCCOMB_X29_Y25_N6
\regfile1|muxes_rs1|mux10|S[20]~869\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~869_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(20)))) # (!\RI1|riOUT\(15) & (\regfile1|regx4|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx4|Q\(20),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx5|Q\(20),
	combout => \regfile1|muxes_rs1|mux10|S[20]~869_combout\);

-- Location: LCCOMB_X29_Y25_N30
\regfile1|muxes_rs1|mux10|S[20]~870\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~870_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[20]~869_combout\ & ((\regfile1|regx7|Q\(20)))) # (!\regfile1|muxes_rs1|mux10|S[20]~869_combout\ & (\regfile1|regx6|Q\(20))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[20]~869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx6|Q\(20),
	datac => \regfile1|regx7|Q\(20),
	datad => \regfile1|muxes_rs1|mux10|S[20]~869_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[20]~870_combout\);

-- Location: LCCOMB_X25_Y25_N16
\regfile1|muxes_rs1|mux10|S[20]~871\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~871_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[20]~870_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(20))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(20),
	datac => \regfile1|muxes_rs1|mux10|S[20]~870_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[20]~871_combout\);

-- Location: LCFF_X25_Y21_N7
\regfile1|regx2|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(20));

-- Location: LCCOMB_X25_Y21_N6
\regfile1|muxes_rs1|mux10|S[20]~872\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~872_combout\ = (\regfile1|muxes_rs1|mux10|S[20]~871_combout\ & (((\regfile1|regx2|Q\(20)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[20]~871_combout\ & (\regfile1|regx1|Q\(20) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(20),
	datab => \regfile1|muxes_rs1|mux10|S[20]~871_combout\,
	datac => \regfile1|regx2|Q\(20),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[20]~872_combout\);

-- Location: LCCOMB_X23_Y17_N0
\regfile1|muxes_rs1|mux10|S[20]~873\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~873_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~2_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[20]~868_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[20]~872_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[20]~868_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[20]~872_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[20]~873_combout\);

-- Location: LCFF_X27_Y27_N31
\regfile1|regx11|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(20));

-- Location: LCFF_X27_Y27_N13
\regfile1|regx9|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux43~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(20));

-- Location: LCCOMB_X27_Y27_N30
\regfile1|muxes_rs1|mux10|S[20]~866\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~866_combout\ = (\regfile1|muxes_rs1|mux10|S[20]~865_combout\ & (((\regfile1|regx11|Q\(20))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[20]~865_combout\ & (\RI1|riOUT\(15) & ((\regfile1|regx9|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[20]~865_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx11|Q\(20),
	datad => \regfile1|regx9|Q\(20),
	combout => \regfile1|muxes_rs1|mux10|S[20]~866_combout\);

-- Location: LCCOMB_X23_Y17_N2
\regfile1|muxes_rs1|mux10|S[20]~884\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[20]~884_combout\ = (\regfile1|muxes_rs1|mux10|S[20]~873_combout\ & ((\regfile1|muxes_rs1|mux10|S[20]~883_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[20]~873_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[20]~866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[20]~883_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[20]~873_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[20]~866_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[20]~884_combout\);

-- Location: LCCOMB_X28_Y23_N4
\regfile1|muxes_rs1|mux10|S[17]~936\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~936_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(17)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx20|Q\(17) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(17),
	datac => \regfile1|regx20|Q\(17),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[17]~936_combout\);

-- Location: LCFF_X21_Y19_N17
\regfile1|regx23|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(17));

-- Location: LCCOMB_X21_Y19_N30
\regfile1|muxes_rs1|mux10|S[17]~937\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~937_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[17]~936_combout\ & (\regfile1|regx23|Q\(17))) # (!\regfile1|muxes_rs1|mux10|S[17]~936_combout\ & ((\regfile1|regx22|Q\(17)))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[17]~936_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[17]~936_combout\,
	datac => \regfile1|regx23|Q\(17),
	datad => \regfile1|regx22|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~937_combout\);

-- Location: LCCOMB_X24_Y27_N8
\regfile1|muxes_rs1|mux10|S[17]~938\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~938_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(17))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(17),
	datad => \regfile1|regx16|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~938_combout\);

-- Location: LCFF_X23_Y27_N7
\regfile1|regx18|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(17));

-- Location: LCCOMB_X23_Y27_N6
\regfile1|muxes_rs1|mux10|S[17]~939\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~939_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[17]~938_combout\ & ((\regfile1|regx19|Q\(17)))) # (!\regfile1|muxes_rs1|mux10|S[17]~938_combout\ & (\regfile1|regx18|Q\(17))))) # (!\RI1|riOUT\(16) & 
-- (\regfile1|muxes_rs1|mux10|S[17]~938_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|muxes_rs1|mux10|S[17]~938_combout\,
	datac => \regfile1|regx18|Q\(17),
	datad => \regfile1|regx19|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~939_combout\);

-- Location: LCCOMB_X21_Y25_N22
\regfile1|muxes_rs1|mux10|S[17]~940\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~940_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[17]~937_combout\) # ((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & (((!\RI1|riOUT\(18) & \regfile1|muxes_rs1|mux10|S[17]~939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[17]~937_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[17]~939_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[17]~940_combout\);

-- Location: LCFF_X30_Y19_N7
\regfile1|regx30|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(17));

-- Location: LCFF_X30_Y19_N25
\regfile1|regx28|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(17));

-- Location: LCCOMB_X19_Y19_N24
\regfile1|muxes_rs1|mux10|S[17]~941\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~941_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx30|Q\(17))) # (!\RI1|riOUT\(16) & ((\regfile1|regx28|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx30|Q\(17),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx28|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~941_combout\);

-- Location: LCFF_X27_Y23_N29
\regfile1|regx29|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux46~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(17));

-- Location: LCCOMB_X27_Y23_N22
\regfile1|muxes_rs1|mux10|S[17]~942\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~942_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[17]~941_combout\ & (\regfile1|regx31|Q\(17))) # (!\regfile1|muxes_rs1|mux10|S[17]~941_combout\ & ((\regfile1|regx29|Q\(17)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[17]~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(17),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[17]~941_combout\,
	datad => \regfile1|regx29|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~942_combout\);

-- Location: LCCOMB_X21_Y25_N4
\regfile1|muxes_rs1|mux10|S[17]~943\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~943_combout\ = (\regfile1|muxes_rs1|mux10|S[17]~940_combout\ & (((\regfile1|muxes_rs1|mux10|S[17]~942_combout\) # (!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[17]~940_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[17]~935_combout\ & (\RI1|riOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[17]~935_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[17]~940_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[17]~942_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[17]~943_combout\);

-- Location: LCCOMB_X22_Y20_N2
\regfile1|muxes_rs1|mux10|S[17]~927\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~927_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx10|Q\(17))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx8|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(17),
	datad => \regfile1|regx8|Q\(17),
	combout => \regfile1|muxes_rs1|mux10|S[17]~927_combout\);

-- Location: LCCOMB_X27_Y24_N22
\regfile1|muxes_rs1|mux10|S[17]~928\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~928_combout\ = (\regfile1|muxes_rs1|mux10|S[17]~927_combout\ & ((\regfile1|regx11|Q\(17)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[17]~927_combout\ & (((\regfile1|regx9|Q\(17) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(17),
	datab => \regfile1|regx9|Q\(17),
	datac => \regfile1|muxes_rs1|mux10|S[17]~927_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[17]~928_combout\);

-- Location: LCCOMB_X27_Y24_N6
\regfile1|muxes_rs1|mux10|S[17]~933\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~933_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[17]~928_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[17]~932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[17]~932_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[17]~928_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[17]~933_combout\);

-- Location: LCCOMB_X27_Y24_N16
\regfile1|muxes_rs1|mux10|S[17]~944\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[17]~944_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[17]~933_combout\ & ((\regfile1|muxes_rs1|mux10|S[17]~943_combout\))) # (!\regfile1|muxes_rs1|mux10|S[17]~933_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[17]~926_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[17]~933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[17]~926_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[17]~943_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[17]~933_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[17]~944_combout\);

-- Location: LCCOMB_X28_Y22_N18
\regfile1|regx10|Q[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx10|Q[16]~feeder_combout\ = \mux0_1|Mux47~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux47~0_combout\,
	combout => \regfile1|regx10|Q[16]~feeder_combout\);

-- Location: LCFF_X28_Y22_N19
\regfile1|regx10|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx10|Q[16]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(16));

-- Location: LCCOMB_X30_Y23_N20
\regfile1|muxes_rs1|mux10|S[16]~945\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~945_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(16)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((!\RI1|riOUT\(15) & \regfile1|regx8|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx10|Q\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx8|Q\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~945_combout\);

-- Location: LCCOMB_X27_Y24_N30
\regfile1|muxes_rs1|mux10|S[16]~946\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~946_combout\ = (\regfile1|muxes_rs1|mux10|S[16]~945_combout\ & ((\regfile1|regx11|Q\(16)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[16]~945_combout\ & (((\regfile1|regx9|Q\(16) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx11|Q\(16),
	datab => \regfile1|regx9|Q\(16),
	datac => \regfile1|muxes_rs1|mux10|S[16]~945_combout\,
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[16]~946_combout\);

-- Location: LCCOMB_X25_Y27_N14
\regfile1|muxes_rs1|mux10|S[16]~959\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~959_combout\ = (\regfile1|muxes_rs1|mux10|S[16]~958_combout\ & (((\regfile1|regx19|Q\(16))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[16]~958_combout\ & (\RI1|riOUT\(16) & ((\regfile1|regx18|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[16]~958_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(16),
	datad => \regfile1|regx18|Q\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~959_combout\);

-- Location: LCCOMB_X23_Y25_N28
\regfile1|muxes_rs1|mux10|S[16]~957\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~957_combout\ = (\regfile1|muxes_rs1|mux10|S[16]~956_combout\ & ((\regfile1|regx27|Q\(16)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[16]~956_combout\ & (((\regfile1|regx25|Q\(16) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[16]~956_combout\,
	datab => \regfile1|regx27|Q\(16),
	datac => \regfile1|regx25|Q\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[16]~957_combout\);

-- Location: LCCOMB_X22_Y24_N20
\regfile1|muxes_rs1|mux10|S[16]~960\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~960_combout\ = (\RI1|riOUT\(17) & (((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[16]~957_combout\))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[16]~959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[16]~959_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[16]~957_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[16]~960_combout\);

-- Location: LCCOMB_X32_Y26_N14
\regfile1|muxes_rs1|mux10|S[16]~954\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~954_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx22|Q\(16))) # (!\RI1|riOUT\(16) & ((\regfile1|regx20|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx22|Q\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx20|Q\(16),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[16]~954_combout\);

-- Location: LCCOMB_X25_Y28_N28
\regfile1|muxes_rs1|mux10|S[16]~955\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~955_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[16]~954_combout\ & ((\regfile1|regx23|Q\(16)))) # (!\regfile1|muxes_rs1|mux10|S[16]~954_combout\ & (\regfile1|regx21|Q\(16))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[16]~954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(16),
	datac => \regfile1|regx23|Q\(16),
	datad => \regfile1|muxes_rs1|mux10|S[16]~954_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[16]~955_combout\);

-- Location: LCCOMB_X24_Y24_N10
\regfile1|muxes_rs1|mux10|S[16]~963\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~963_combout\ = (\regfile1|muxes_rs1|mux10|S[16]~960_combout\ & ((\regfile1|muxes_rs1|mux10|S[16]~962_combout\) # ((!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[16]~960_combout\ & (((\RI1|riOUT\(17) & 
-- \regfile1|muxes_rs1|mux10|S[16]~955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[16]~962_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[16]~960_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[16]~955_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[16]~963_combout\);

-- Location: LCCOMB_X23_Y24_N20
\regfile1|muxes_rs1|mux10|S[16]~964\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[16]~964_combout\ = (\regfile1|muxes_rs1|mux10|S[16]~953_combout\ & (((\regfile1|muxes_rs1|mux10|S[16]~963_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[16]~953_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[16]~946_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[16]~953_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[16]~946_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[16]~963_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[16]~964_combout\);

-- Location: LCFF_X22_Y23_N31
\regfile1|regx19|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(15));

-- Location: LCFF_X22_Y23_N5
\regfile1|regx18|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(15));

-- Location: LCCOMB_X22_Y23_N0
\regfile1|muxes_rs1|mux10|S[15]~979\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~979_combout\ = (\regfile1|muxes_rs1|mux10|S[15]~978_combout\ & ((\regfile1|regx19|Q\(15)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[15]~978_combout\ & (((\regfile1|regx18|Q\(15) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~978_combout\,
	datab => \regfile1|regx19|Q\(15),
	datac => \regfile1|regx18|Q\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[15]~979_combout\);

-- Location: LCFF_X21_Y19_N7
\regfile1|regx23|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(15));

-- Location: LCCOMB_X20_Y19_N4
\regfile1|muxes_rs1|mux10|S[15]~977\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~977_combout\ = (\regfile1|muxes_rs1|mux10|S[15]~976_combout\ & (((\regfile1|regx23|Q\(15))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[15]~976_combout\ & (\RI1|riOUT\(16) & (\regfile1|regx22|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~976_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx22|Q\(15),
	datad => \regfile1|regx23|Q\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~977_combout\);

-- Location: LCCOMB_X24_Y15_N28
\regfile1|muxes_rs1|mux10|S[15]~980\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~980_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[15]~977_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[15]~979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[15]~979_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[15]~977_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[15]~980_combout\);

-- Location: LCFF_X24_Y15_N21
\regfile1|regx28|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(15));

-- Location: LCCOMB_X24_Y15_N20
\regfile1|muxes_rs1|mux10|S[15]~981\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~981_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx30|Q\(15))) # (!\RI1|riOUT\(16) & ((\regfile1|regx28|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx30|Q\(15),
	datac => \regfile1|regx28|Q\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[15]~981_combout\);

-- Location: LCFF_X27_Y20_N27
\regfile1|regx31|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux48~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(15));

-- Location: LCCOMB_X24_Y22_N20
\regfile1|muxes_rs1|mux10|S[15]~982\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~982_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[15]~981_combout\ & ((\regfile1|regx31|Q\(15)))) # (!\regfile1|muxes_rs1|mux10|S[15]~981_combout\ & (\regfile1|regx29|Q\(15))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[15]~981_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[15]~981_combout\,
	datac => \regfile1|regx29|Q\(15),
	datad => \regfile1|regx31|Q\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~982_combout\);

-- Location: LCCOMB_X24_Y15_N14
\regfile1|muxes_rs1|mux10|S[15]~983\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~983_combout\ = (\regfile1|muxes_rs1|mux10|S[15]~980_combout\ & (((\regfile1|muxes_rs1|mux10|S[15]~982_combout\) # (!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[15]~980_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[15]~975_combout\ & (\RI1|riOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~975_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[15]~980_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[15]~982_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[15]~983_combout\);

-- Location: LCFF_X21_Y16_N27
\regfile1|regx13|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(15));

-- Location: LCFF_X30_Y21_N19
\regfile1|regx15|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux48~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(15));

-- Location: LCCOMB_X25_Y27_N18
\regfile1|muxes_rs1|mux10|S[15]~966\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~966_combout\ = (\regfile1|muxes_rs1|mux10|S[15]~965_combout\ & (((\regfile1|regx15|Q\(15))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[15]~965_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx13|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~965_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(15),
	datad => \regfile1|regx15|Q\(15),
	combout => \regfile1|muxes_rs1|mux10|S[15]~966_combout\);

-- Location: LCCOMB_X24_Y18_N14
\regfile1|muxes_rs1|mux10|S[15]~984\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[15]~984_combout\ = (\regfile1|muxes_rs1|mux10|S[15]~973_combout\ & ((\regfile1|muxes_rs1|mux10|S[15]~983_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[15]~973_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & \regfile1|muxes_rs1|mux10|S[15]~966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[15]~973_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[15]~983_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[15]~966_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[15]~984_combout\);

-- Location: LCCOMB_X21_Y20_N2
\regfile1|muxes_rs1|mux10|S[11]~1046\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1046_combout\ = (\regfile1|muxes_rs1|mux10|S[11]~1045_combout\ & (((\regfile1|regx15|Q\(11))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[11]~1045_combout\ & (\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[11]~1045_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx15|Q\(11),
	datad => \regfile1|regx13|Q\(11),
	combout => \regfile1|muxes_rs1|mux10|S[11]~1046_combout\);

-- Location: LCFF_X29_Y21_N1
\regfile1|regx2|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux52~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(11));

-- Location: LCCOMB_X31_Y25_N26
\regfile1|muxes_rs1|mux10|S[11]~1052\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1052_combout\ = (\regfile1|muxes_rs1|mux10|S[11]~1051_combout\ & ((\regfile1|regx2|Q\(11)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[11]~1051_combout\ & (((\regfile1|regx1|Q\(11) & 
-- \regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[11]~1051_combout\,
	datab => \regfile1|regx2|Q\(11),
	datac => \regfile1|regx1|Q\(11),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[11]~1052_combout\);

-- Location: LCCOMB_X19_Y18_N18
\regfile1|muxes_rs1|mux10|S[11]~1053\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1053_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[11]~1048_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[11]~1052_combout\ & !\regfile1|muxes_rs1|mux10|S[63]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[11]~1048_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[11]~1052_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[11]~1053_combout\);

-- Location: LCCOMB_X19_Y18_N8
\regfile1|muxes_rs1|mux10|S[11]~1064\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[11]~1064_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[11]~1053_combout\ & (\regfile1|muxes_rs1|mux10|S[11]~1063_combout\)) # (!\regfile1|muxes_rs1|mux10|S[11]~1053_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[11]~1046_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[11]~1053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[11]~1063_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[11]~1046_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[11]~1053_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[11]~1064_combout\);

-- Location: LCCOMB_X30_Y27_N24
\regfile1|muxes_rs1|mux10|S[10]~1068\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1068_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx7|Q\(10)) # ((!\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx6|Q\(10) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(10),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx6|Q\(10),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1068_combout\);

-- Location: LCCOMB_X36_Y24_N30
\regfile1|muxes_rs1|mux10|S[10]~1069\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1069_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(10)) # (\regfile1|muxes_rs1|mux10|S[10]~1068_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|regx4|Q\(10),
	datac => \regfile1|muxes_rs1|mux10|S[10]~1068_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1069_combout\);

-- Location: LCCOMB_X36_Y24_N8
\regfile1|muxes_rs1|mux10|S[10]~1070\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1070_combout\ = (\regfile1|muxes_rs1|mux10|S[10]~1069_combout\ & ((\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[10]~1068_combout\))) # (!\RI1|riOUT\(16) & ((\regfile1|regx5|Q\(10)) # 
-- (!\regfile1|muxes_rs1|mux10|S[10]~1068_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(10),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[10]~1068_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[10]~1069_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1070_combout\);

-- Location: LCCOMB_X36_Y24_N14
\regfile1|muxes_rs1|mux10|S[10]~1071\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1071_combout\ = (\regfile1|muxes_rs1|mux10|S[10]~1070_combout\ & ((\regfile1|regx2|Q\(10)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[10]~1070_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & \regfile1|regx1|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(10),
	datab => \regfile1|muxes_rs1|mux10|S[10]~1070_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx1|Q\(10),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1071_combout\);

-- Location: LCCOMB_X20_Y25_N22
\regfile1|regx15|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[10]~feeder_combout\ = \mux0_1|Mux53~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux53~0_combout\,
	combout => \regfile1|regx15|Q[10]~feeder_combout\);

-- Location: LCFF_X20_Y25_N23
\regfile1|regx15|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[10]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(10));

-- Location: LCCOMB_X23_Y25_N22
\regfile1|muxes_rs1|mux10|S[10]~1073\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1073_combout\ = (\regfile1|muxes_rs1|mux10|S[10]~1072_combout\ & (((\regfile1|regx15|Q\(10)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[10]~1072_combout\ & (\regfile1|regx14|Q\(10) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[10]~1072_combout\,
	datab => \regfile1|regx14|Q\(10),
	datac => \regfile1|regx15|Q\(10),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1073_combout\);

-- Location: LCCOMB_X27_Y24_N26
\regfile1|muxes_rs1|mux10|S[10]~1074\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1074_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[10]~1073_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs1|mux10|S[10]~1073_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1074_combout\);

-- Location: LCCOMB_X29_Y22_N12
\regfile1|muxes_rs1|mux10|S[10]~1067\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1067_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & \regfile1|regx3|Q\(10))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[63]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|regx3|Q\(10),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1067_combout\);

-- Location: LCCOMB_X36_Y24_N2
\regfile1|muxes_rs1|mux10|S[10]~1076\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1076_combout\ = (\regfile1|muxes_rs1|mux10|S[10]~1074_combout\ & ((\regfile1|muxes_rs1|mux10|S[10]~1075_combout\) # ((\regfile1|muxes_rs1|mux10|S[10]~1071_combout\ & !\regfile1|muxes_rs1|mux10|S[10]~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[10]~1075_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[10]~1071_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[10]~1074_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[10]~1067_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1076_combout\);

-- Location: LCCOMB_X22_Y19_N0
\regfile1|muxes_rs1|mux10|S[10]~1065\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1065_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(10)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx8|Q\(10) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx10|Q\(10),
	datab => \regfile1|regx8|Q\(10),
	datac => \RI1|riOUT\(16),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[10]~1065_combout\);

-- Location: LCCOMB_X23_Y25_N8
\regfile1|muxes_rs1|mux10|S[10]~1066\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1066_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[10]~1065_combout\ & ((\regfile1|regx11|Q\(10)))) # (!\regfile1|muxes_rs1|mux10|S[10]~1065_combout\ & (\regfile1|regx9|Q\(10))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[10]~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx9|Q\(10),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx11|Q\(10),
	datad => \regfile1|muxes_rs1|mux10|S[10]~1065_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1066_combout\);

-- Location: LCCOMB_X19_Y18_N26
\regfile1|muxes_rs1|mux10|S[10]~1087\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[10]~1087_combout\ = (\regfile1|muxes_rs1|mux10|S[10]~1076_combout\ & ((\regfile1|muxes_rs1|mux10|S[10]~1086_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[10]~1076_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[10]~1066_combout\ & \regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[10]~1086_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[10]~1076_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[10]~1066_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[10]~1087_combout\);

-- Location: LCFF_X34_Y26_N23
\regfile1|regx11|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx11|Q\(6));

-- Location: LCFF_X28_Y14_N29
\regfile1|regx10|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(6));

-- Location: LCCOMB_X28_Y14_N28
\regfile1|muxes_rs1|mux10|S[6]~1157\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1157_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx10|Q\(6)))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(6),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx10|Q\(6),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1157_combout\);

-- Location: LCFF_X34_Y26_N1
\regfile1|regx9|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(6));

-- Location: LCCOMB_X34_Y26_N18
\regfile1|muxes_rs1|mux10|S[6]~1158\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1158_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[6]~1157_combout\ & (\regfile1|regx11|Q\(6))) # (!\regfile1|muxes_rs1|mux10|S[6]~1157_combout\ & ((\regfile1|regx9|Q\(6)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[6]~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(6),
	datac => \regfile1|muxes_rs1|mux10|S[6]~1157_combout\,
	datad => \regfile1|regx9|Q\(6),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1158_combout\);

-- Location: LCCOMB_X28_Y26_N18
\regfile1|regx3|Q[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx3|Q[6]~feeder_combout\ = \mux0_1|Mux57~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux57~0_combout\,
	combout => \regfile1|regx3|Q[6]~feeder_combout\);

-- Location: LCFF_X28_Y26_N19
\regfile1|regx3|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx3|Q[6]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(6));

-- Location: LCCOMB_X28_Y27_N4
\regfile1|muxes_rs1|mux10|S[6]~1159\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1159_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(6) & 
-- \regfile1|muxes_rs1|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(6),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1159_combout\);

-- Location: LCCOMB_X30_Y14_N0
\regfile1|muxes_rs1|mux10|S[6]~1164\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1164_combout\ = (\RI1|riOUT\(15) & ((\RI1|riOUT\(16)) # ((\regfile1|regx13|Q\(6))))) # (!\RI1|riOUT\(15) & (!\RI1|riOUT\(16) & ((\regfile1|regx12|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx13|Q\(6),
	datad => \regfile1|regx12|Q\(6),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1164_combout\);

-- Location: LCCOMB_X30_Y14_N6
\regfile1|muxes_rs1|mux10|S[6]~1165\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1165_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[6]~1164_combout\ & ((\regfile1|regx15|Q\(6)))) # (!\regfile1|muxes_rs1|mux10|S[6]~1164_combout\ & (\regfile1|regx14|Q\(6))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[6]~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(6),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx15|Q\(6),
	datad => \regfile1|muxes_rs1|mux10|S[6]~1164_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1165_combout\);

-- Location: LCCOMB_X30_Y14_N16
\regfile1|muxes_rs1|mux10|S[6]~1166\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1166_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # (\regfile1|muxes_rs1|mux10|S[6]~1165_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[6]~1165_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1166_combout\);

-- Location: LCFF_X28_Y27_N17
\regfile1|regx1|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux57~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(6));

-- Location: LCCOMB_X29_Y27_N28
\regfile1|muxes_rs1|mux10|S[6]~1161\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1161_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[6]~1160_combout\) # (\regfile1|regx4|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[6]~1160_combout\,
	datab => \regfile1|regx4|Q\(6),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1161_combout\);

-- Location: LCCOMB_X29_Y27_N30
\regfile1|muxes_rs1|mux10|S[6]~1162\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1162_combout\ = (\regfile1|muxes_rs1|mux10|S[6]~1161_combout\ & ((\regfile1|muxes_rs1|mux10|S[6]~1160_combout\ & ((\regfile1|regx5|Q\(6)) # (\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[6]~1160_combout\ & 
-- ((!\RI1|riOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[6]~1160_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[6]~1161_combout\,
	datac => \regfile1|regx5|Q\(6),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[6]~1162_combout\);

-- Location: LCCOMB_X28_Y27_N30
\regfile1|muxes_rs1|mux10|S[6]~1163\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1163_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[6]~1162_combout\ & (\regfile1|regx2|Q\(6))) # (!\regfile1|muxes_rs1|mux10|S[6]~1162_combout\ & ((\regfile1|regx1|Q\(6)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[6]~1162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(6),
	datac => \regfile1|regx1|Q\(6),
	datad => \regfile1|muxes_rs1|mux10|S[6]~1162_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1163_combout\);

-- Location: LCCOMB_X28_Y27_N26
\regfile1|muxes_rs1|mux10|S[6]~1168\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1168_combout\ = (\regfile1|muxes_rs1|mux10|S[6]~1166_combout\ & ((\regfile1|muxes_rs1|mux10|S[6]~1167_combout\) # ((!\regfile1|muxes_rs1|mux10|S[6]~1159_combout\ & \regfile1|muxes_rs1|mux10|S[6]~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[6]~1167_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[6]~1159_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[6]~1166_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[6]~1163_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1168_combout\);

-- Location: LCCOMB_X27_Y26_N4
\regfile1|muxes_rs1|mux10|S[6]~1179\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[6]~1179_combout\ = (\regfile1|muxes_rs1|mux10|S[6]~1168_combout\ & ((\regfile1|muxes_rs1|mux10|S[6]~1178_combout\) # ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[6]~1168_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[6]~1158_combout\ & \regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[6]~1178_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[6]~1158_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[6]~1168_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[6]~1179_combout\);

-- Location: LCFF_X21_Y22_N21
\regfile1|regx26|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(5));

-- Location: LCCOMB_X21_Y22_N20
\regfile1|muxes_rs1|mux10|S[5]~1192\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1192_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(5)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(5),
	datac => \regfile1|regx26|Q\(5),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1192_combout\);

-- Location: LCCOMB_X21_Y20_N18
\regfile1|regx27|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[5]~feeder_combout\ = \mux0_1|Mux58~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux58~0_combout\,
	combout => \regfile1|regx27|Q[5]~feeder_combout\);

-- Location: LCFF_X21_Y20_N19
\regfile1|regx27|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[5]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(5));

-- Location: LCCOMB_X21_Y18_N30
\regfile1|muxes_rs1|mux10|S[5]~1193\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1193_combout\ = (\regfile1|muxes_rs1|mux10|S[5]~1192_combout\ & (((\regfile1|regx27|Q\(5)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[5]~1192_combout\ & (\regfile1|regx25|Q\(5) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx25|Q\(5),
	datab => \regfile1|muxes_rs1|mux10|S[5]~1192_combout\,
	datac => \regfile1|regx27|Q\(5),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1193_combout\);

-- Location: LCFF_X25_Y23_N27
\regfile1|regx30|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(5));

-- Location: LCCOMB_X25_Y23_N26
\regfile1|muxes_rs1|mux10|S[5]~1199\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1199_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx30|Q\(5)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(5) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(5),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx30|Q\(5),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1199_combout\);

-- Location: LCFF_X22_Y22_N7
\regfile1|regx31|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(5));

-- Location: LCCOMB_X22_Y22_N16
\regfile1|muxes_rs1|mux10|S[5]~1200\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1200_combout\ = (\regfile1|muxes_rs1|mux10|S[5]~1199_combout\ & (((\regfile1|regx31|Q\(5)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[5]~1199_combout\ & (\regfile1|regx29|Q\(5) & (\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(5),
	datab => \regfile1|muxes_rs1|mux10|S[5]~1199_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx31|Q\(5),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1200_combout\);

-- Location: LCCOMB_X21_Y18_N24
\regfile1|muxes_rs1|mux10|S[5]~1201\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1201_combout\ = (\regfile1|muxes_rs1|mux10|S[5]~1198_combout\ & (((\regfile1|muxes_rs1|mux10|S[5]~1200_combout\) # (!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[5]~1198_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[5]~1193_combout\ & ((\RI1|riOUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[5]~1198_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[5]~1193_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[5]~1200_combout\,
	datad => \RI1|riOUT\(18),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1201_combout\);

-- Location: LCCOMB_X29_Y24_N10
\regfile1|muxes_rs1|mux10|S[5]~1182\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1182_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(5) & !\regfile1|muxes_rs1|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(5),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[5]~1182_combout\);

-- Location: LCCOMB_X25_Y21_N4
\regfile1|muxes_rs1|mux10|S[5]~1190\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1190_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # ((\regfile1|muxes_rs1|mux10|S[5]~1182_combout\ & ((\regfile1|regx2|Q\(5)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(5),
	datab => \regfile1|muxes_rs1|mux10|S[5]~1182_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[5]~1190_combout\);

-- Location: LCFF_X22_Y21_N23
\regfile1|regx10|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux58~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(5));

-- Location: LCCOMB_X22_Y21_N22
\regfile1|muxes_rs1|mux10|S[5]~1187\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1187_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx10|Q\(5)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(5) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx8|Q\(5),
	datac => \regfile1|regx10|Q\(5),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[5]~1187_combout\);

-- Location: LCCOMB_X21_Y18_N16
\regfile1|muxes_rs1|mux10|S[5]~1188\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1188_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[5]~1187_combout\ & (\regfile1|regx11|Q\(5))) # (!\regfile1|muxes_rs1|mux10|S[5]~1187_combout\ & ((\regfile1|regx9|Q\(5)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[5]~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(5),
	datac => \regfile1|regx9|Q\(5),
	datad => \regfile1|muxes_rs1|mux10|S[5]~1187_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[5]~1188_combout\);

-- Location: LCCOMB_X25_Y21_N0
\regfile1|muxes_rs1|mux10|S[5]~1189\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1189_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[5]~1188_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~2_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[5]~1188_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[5]~1189_combout\);

-- Location: LCCOMB_X25_Y21_N10
\regfile1|muxes_rs1|mux10|S[5]~1191\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1191_combout\ = (\regfile1|muxes_rs1|mux10|S[5]~1189_combout\ & ((\regfile1|muxes_rs1|mux10|S[5]~1190_combout\) # ((\regfile1|muxes_rs1|mux10|S[5]~1186_combout\ & !\regfile1|muxes_rs1|mux10|S[5]~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[5]~1186_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[5]~1190_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[5]~1182_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[5]~1189_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[5]~1191_combout\);

-- Location: LCCOMB_X21_Y18_N18
\regfile1|muxes_rs1|mux10|S[5]~1202\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[5]~1202_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[5]~1191_combout\ & ((\regfile1|muxes_rs1|mux10|S[5]~1201_combout\))) # (!\regfile1|muxes_rs1|mux10|S[5]~1191_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[5]~1181_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[5]~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[5]~1181_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[5]~1201_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[5]~1191_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[5]~1202_combout\);

-- Location: LCCOMB_X31_Y13_N6
\regfile1|regx27|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[4]~feeder_combout\ = \mux0_1|Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux59~0_combout\,
	combout => \regfile1|regx27|Q[4]~feeder_combout\);

-- Location: LCFF_X31_Y13_N7
\regfile1|regx27|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[4]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(4));

-- Location: LCFF_X20_Y22_N23
\regfile1|regx24|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(4));

-- Location: LCFF_X20_Y22_N17
\regfile1|regx26|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux59~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(4));

-- Location: LCCOMB_X20_Y22_N16
\regfile1|muxes_rs1|mux10|S[4]~1217\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1217_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(4)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(4),
	datac => \regfile1|regx26|Q\(4),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1217_combout\);

-- Location: LCCOMB_X24_Y14_N2
\regfile1|regx25|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[4]~feeder_combout\ = \mux0_1|Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux59~0_combout\,
	combout => \regfile1|regx25|Q[4]~feeder_combout\);

-- Location: LCFF_X24_Y14_N3
\regfile1|regx25|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[4]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(4));

-- Location: LCCOMB_X31_Y16_N14
\regfile1|muxes_rs1|mux10|S[4]~1218\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1218_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[4]~1217_combout\ & (\regfile1|regx27|Q\(4))) # (!\regfile1|muxes_rs1|mux10|S[4]~1217_combout\ & ((\regfile1|regx25|Q\(4)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[4]~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx27|Q\(4),
	datac => \regfile1|muxes_rs1|mux10|S[4]~1217_combout\,
	datad => \regfile1|regx25|Q\(4),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1218_combout\);

-- Location: LCCOMB_X34_Y25_N8
\regfile1|muxes_rs1|mux10|S[4]~1221\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1221_combout\ = (\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[4]~1218_combout\) # (\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[4]~1220_combout\ & ((!\RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[4]~1220_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[4]~1218_combout\,
	datac => \RI1|riOUT\(18),
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1221_combout\);

-- Location: LCFF_X24_Y25_N25
\regfile1|regx31|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux59~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(4));

-- Location: LCCOMB_X28_Y25_N10
\regfile1|muxes_rs1|mux10|S[4]~1223\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1223_combout\ = (\regfile1|muxes_rs1|mux10|S[4]~1222_combout\ & (((\regfile1|regx31|Q\(4)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[4]~1222_combout\ & (\regfile1|regx30|Q\(4) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[4]~1222_combout\,
	datab => \regfile1|regx30|Q\(4),
	datac => \regfile1|regx31|Q\(4),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1223_combout\);

-- Location: LCCOMB_X32_Y18_N2
\regfile1|regx21|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[4]~feeder_combout\ = \mux0_1|Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux59~0_combout\,
	combout => \regfile1|regx21|Q[4]~feeder_combout\);

-- Location: LCFF_X32_Y18_N3
\regfile1|regx21|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[4]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(4));

-- Location: LCCOMB_X32_Y26_N18
\regfile1|muxes_rs1|mux10|S[4]~1216\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1216_combout\ = (\regfile1|muxes_rs1|mux10|S[4]~1215_combout\ & ((\regfile1|regx23|Q\(4)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[4]~1215_combout\ & (((\regfile1|regx21|Q\(4) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[4]~1215_combout\,
	datab => \regfile1|regx23|Q\(4),
	datac => \regfile1|regx21|Q\(4),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1216_combout\);

-- Location: LCCOMB_X34_Y25_N22
\regfile1|muxes_rs1|mux10|S[4]~1224\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1224_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[4]~1221_combout\ & (\regfile1|muxes_rs1|mux10|S[4]~1223_combout\)) # (!\regfile1|muxes_rs1|mux10|S[4]~1221_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[4]~1216_combout\))))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[4]~1221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \regfile1|muxes_rs1|mux10|S[4]~1221_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[4]~1223_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[4]~1216_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[4]~1224_combout\);

-- Location: LCCOMB_X23_Y18_N12
\regfile1|muxes_rs1|mux10|S[4]~1210\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1210_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(4)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(4),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx13|Q\(4),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1210_combout\);

-- Location: LCCOMB_X23_Y18_N6
\regfile1|muxes_rs1|mux10|S[4]~1211\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1211_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[4]~1210_combout\ & ((\regfile1|regx15|Q\(4)))) # (!\regfile1|muxes_rs1|mux10|S[4]~1210_combout\ & (\regfile1|regx14|Q\(4))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[4]~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(4),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx15|Q\(4),
	datad => \regfile1|muxes_rs1|mux10|S[4]~1210_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[4]~1211_combout\);

-- Location: LCCOMB_X34_Y25_N18
\regfile1|muxes_rs1|mux10|S[4]~1212\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1212_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # (\regfile1|muxes_rs1|mux10|S[4]~1211_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[4]~1211_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[4]~1212_combout\);

-- Location: LCCOMB_X34_Y25_N4
\regfile1|muxes_rs1|mux10|S[4]~1213\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1213_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs1|mux10|S[4]~1205_combout\ & ((\regfile1|regx2|Q\(4)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[4]~1205_combout\,
	datab => \regfile1|regx2|Q\(4),
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[4]~1213_combout\);

-- Location: LCCOMB_X30_Y27_N8
\regfile1|muxes_rs1|mux10|S[4]~1206\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1206_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx7|Q\(4)) # (!\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx6|Q\(4) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx6|Q\(4),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx7|Q\(4),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1206_combout\);

-- Location: LCCOMB_X34_Y25_N6
\regfile1|muxes_rs1|mux10|S[4]~1207\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1207_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(4)) # (\regfile1|muxes_rs1|mux10|S[4]~1206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datac => \regfile1|regx4|Q\(4),
	datad => \regfile1|muxes_rs1|mux10|S[4]~1206_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[4]~1207_combout\);

-- Location: LCCOMB_X34_Y25_N14
\regfile1|muxes_rs1|mux10|S[4]~1208\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1208_combout\ = (\regfile1|muxes_rs1|mux10|S[4]~1207_combout\ & ((\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[4]~1206_combout\))) # (!\RI1|riOUT\(16) & ((\regfile1|regx5|Q\(4)) # 
-- (!\regfile1|muxes_rs1|mux10|S[4]~1206_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(4),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|muxes_rs1|mux10|S[4]~1207_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[4]~1206_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[4]~1208_combout\);

-- Location: LCCOMB_X32_Y21_N10
\regfile1|regx1|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx1|Q[4]~feeder_combout\ = \mux0_1|Mux59~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux59~0_combout\,
	combout => \regfile1|regx1|Q[4]~feeder_combout\);

-- Location: LCFF_X32_Y21_N11
\regfile1|regx1|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx1|Q[4]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx1|Q\(4));

-- Location: LCCOMB_X34_Y25_N0
\regfile1|muxes_rs1|mux10|S[4]~1209\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1209_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[4]~1208_combout\ & (\regfile1|regx2|Q\(4))) # (!\regfile1|muxes_rs1|mux10|S[4]~1208_combout\ & ((\regfile1|regx1|Q\(4)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[4]~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|regx2|Q\(4),
	datac => \regfile1|muxes_rs1|mux10|S[4]~1208_combout\,
	datad => \regfile1|regx1|Q\(4),
	combout => \regfile1|muxes_rs1|mux10|S[4]~1209_combout\);

-- Location: LCCOMB_X34_Y25_N10
\regfile1|muxes_rs1|mux10|S[4]~1214\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1214_combout\ = (\regfile1|muxes_rs1|mux10|S[4]~1212_combout\ & ((\regfile1|muxes_rs1|mux10|S[4]~1213_combout\) # ((!\regfile1|muxes_rs1|mux10|S[4]~1205_combout\ & \regfile1|muxes_rs1|mux10|S[4]~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[4]~1205_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[4]~1212_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[4]~1213_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[4]~1209_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[4]~1214_combout\);

-- Location: LCCOMB_X34_Y25_N20
\regfile1|muxes_rs1|mux10|S[4]~1225\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[4]~1225_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[4]~1214_combout\ & ((\regfile1|muxes_rs1|mux10|S[4]~1224_combout\))) # (!\regfile1|muxes_rs1|mux10|S[4]~1214_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[4]~1204_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[4]~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[4]~1204_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[4]~1224_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[4]~1214_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[4]~1225_combout\);

-- Location: LCCOMB_X21_Y26_N18
\regfile1|muxes_rs1|mux10|S[3]~1245\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1245_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx30|Q\(3))) # (!\RI1|riOUT\(16) & ((\regfile1|regx28|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx30|Q\(3),
	datad => \regfile1|regx28|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1245_combout\);

-- Location: LCCOMB_X21_Y26_N12
\regfile1|muxes_rs1|mux10|S[3]~1246\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1246_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[3]~1245_combout\ & ((\regfile1|regx31|Q\(3)))) # (!\regfile1|muxes_rs1|mux10|S[3]~1245_combout\ & (\regfile1|regx29|Q\(3))))) # (!\RI1|riOUT\(15) & 
-- (\regfile1|muxes_rs1|mux10|S[3]~1245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|muxes_rs1|mux10|S[3]~1245_combout\,
	datac => \regfile1|regx29|Q\(3),
	datad => \regfile1|regx31|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1246_combout\);

-- Location: LCFF_X21_Y22_N25
\regfile1|regx26|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(3));

-- Location: LCCOMB_X21_Y22_N24
\regfile1|muxes_rs1|mux10|S[3]~1238\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1238_combout\ = (\RI1|riOUT\(15) & (\RI1|riOUT\(16))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & (\regfile1|regx26|Q\(3))) # (!\RI1|riOUT\(16) & ((\regfile1|regx24|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx26|Q\(3),
	datad => \regfile1|regx24|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1238_combout\);

-- Location: LCCOMB_X24_Y18_N8
\regfile1|muxes_rs1|mux10|S[3]~1239\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1239_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[3]~1238_combout\ & (\regfile1|regx27|Q\(3))) # (!\regfile1|muxes_rs1|mux10|S[3]~1238_combout\ & ((\regfile1|regx25|Q\(3)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[3]~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx27|Q\(3),
	datac => \regfile1|regx25|Q\(3),
	datad => \regfile1|muxes_rs1|mux10|S[3]~1238_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1239_combout\);

-- Location: LCCOMB_X21_Y19_N14
\regfile1|muxes_rs1|mux10|S[3]~1247\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1247_combout\ = (\regfile1|muxes_rs1|mux10|S[3]~1244_combout\ & ((\regfile1|muxes_rs1|mux10|S[3]~1246_combout\) # ((!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[3]~1244_combout\ & (((\RI1|riOUT\(18) & 
-- \regfile1|muxes_rs1|mux10|S[3]~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[3]~1244_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[3]~1246_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[3]~1239_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1247_combout\);

-- Location: LCCOMB_X29_Y25_N26
\regfile1|muxes_rs1|mux10|S[3]~1229\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1229_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx7|Q\(3)))) # (!\RI1|riOUT\(15) & (\regfile1|regx6|Q\(3))))) # (!\RI1|riOUT\(16) & (\RI1|riOUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx6|Q\(3),
	datad => \regfile1|regx7|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1229_combout\);

-- Location: LCCOMB_X29_Y27_N18
\regfile1|muxes_rs1|mux10|S[3]~1230\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1230_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(3)) # (\regfile1|muxes_rs1|mux10|S[3]~1229_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regfile1|regx4|Q\(3),
	datac => \regfile1|muxes_rs1|mux10|S[3]~1229_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1230_combout\);

-- Location: LCCOMB_X29_Y27_N20
\regfile1|muxes_rs1|mux10|S[3]~1231\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1231_combout\ = (\regfile1|muxes_rs1|mux10|S[3]~1230_combout\ & ((\regfile1|muxes_rs1|mux10|S[3]~1229_combout\ & ((\regfile1|regx5|Q\(3)) # (\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[3]~1229_combout\ & 
-- ((!\RI1|riOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(3),
	datab => \regfile1|muxes_rs1|mux10|S[3]~1230_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[3]~1229_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1231_combout\);

-- Location: LCCOMB_X28_Y27_N18
\regfile1|muxes_rs1|mux10|S[3]~1232\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1232_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[3]~1231_combout\ & ((\regfile1|regx2|Q\(3)))) # (!\regfile1|muxes_rs1|mux10|S[3]~1231_combout\ & (\regfile1|regx1|Q\(3))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (\regfile1|muxes_rs1|mux10|S[3]~1231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[3]~1231_combout\,
	datac => \regfile1|regx1|Q\(3),
	datad => \regfile1|regx2|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1232_combout\);

-- Location: LCCOMB_X20_Y24_N4
\regfile1|muxes_rs1|mux10|S[3]~1234\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1234_combout\ = (\regfile1|muxes_rs1|mux10|S[3]~1233_combout\ & (((\regfile1|regx11|Q\(3))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[3]~1233_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx9|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[3]~1233_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx9|Q\(3),
	datad => \regfile1|regx11|Q\(3),
	combout => \regfile1|muxes_rs1|mux10|S[3]~1234_combout\);

-- Location: LCCOMB_X21_Y24_N4
\regfile1|muxes_rs1|mux10|S[3]~1235\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1235_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[3]~1234_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~2_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- ((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[3]~1234_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1235_combout\);

-- Location: LCFF_X25_Y24_N23
\regfile1|regx3|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux60~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(3));

-- Location: LCCOMB_X28_Y27_N24
\regfile1|muxes_rs1|mux10|S[3]~1228\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1228_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~9_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (\regfile1|regx3|Q\(3) & 
-- \regfile1|muxes_rs1|mux10|S[63]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(3),
	datad => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1228_combout\);

-- Location: LCCOMB_X28_Y27_N2
\regfile1|muxes_rs1|mux10|S[3]~1237\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1237_combout\ = (\regfile1|muxes_rs1|mux10|S[3]~1235_combout\ & ((\regfile1|muxes_rs1|mux10|S[3]~1236_combout\) # ((\regfile1|muxes_rs1|mux10|S[3]~1232_combout\ & !\regfile1|muxes_rs1|mux10|S[3]~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[3]~1236_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[3]~1232_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[3]~1235_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[3]~1228_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1237_combout\);

-- Location: LCCOMB_X22_Y18_N14
\regfile1|muxes_rs1|mux10|S[3]~1248\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[3]~1248_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[3]~1237_combout\ & ((\regfile1|muxes_rs1|mux10|S[3]~1247_combout\))) # (!\regfile1|muxes_rs1|mux10|S[3]~1237_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[3]~1227_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[3]~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[3]~1227_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[3]~1247_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[3]~1237_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[3]~1248_combout\);

-- Location: LCCOMB_X23_Y16_N0
\branch1|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~1_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[0]~1317_combout\ & !\regfile1|muxes_rs2|mux10|S[0]~1317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[0]~1317_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[0]~1317_combout\,
	datad => VCC,
	cout => \branch1|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y16_N2
\branch1|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~3_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[1]~1294_combout\ & (\regfile1|muxes_rs2|mux10|S[1]~1294_combout\ & !\branch1|LessThan1~1_cout\)) # (!\regfile1|muxes_rs1|mux10|S[1]~1294_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[1]~1294_combout\) # (!\branch1|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[1]~1294_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[1]~1294_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~1_cout\,
	cout => \branch1|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y16_N4
\branch1|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~5_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[2]~1271_combout\ & ((!\branch1|LessThan1~3_cout\) # (!\regfile1|muxes_rs2|mux10|S[2]~1271_combout\))) # (!\regfile1|muxes_rs1|mux10|S[2]~1271_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[2]~1271_combout\ & !\branch1|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[2]~1271_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[2]~1271_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~3_cout\,
	cout => \branch1|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y16_N6
\branch1|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~7_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[3]~1248_combout\ & ((!\branch1|LessThan1~5_cout\) # (!\regfile1|muxes_rs1|mux10|S[3]~1248_combout\))) # (!\regfile1|muxes_rs2|mux10|S[3]~1248_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[3]~1248_combout\ & !\branch1|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[3]~1248_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[3]~1248_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~5_cout\,
	cout => \branch1|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y16_N8
\branch1|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~9_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[4]~1225_combout\ & (\regfile1|muxes_rs1|mux10|S[4]~1225_combout\ & !\branch1|LessThan1~7_cout\)) # (!\regfile1|muxes_rs2|mux10|S[4]~1225_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[4]~1225_combout\) # (!\branch1|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[4]~1225_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[4]~1225_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~7_cout\,
	cout => \branch1|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y16_N10
\branch1|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~11_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[5]~1202_combout\ & ((!\branch1|LessThan1~9_cout\) # (!\regfile1|muxes_rs1|mux10|S[5]~1202_combout\))) # (!\regfile1|muxes_rs2|mux10|S[5]~1202_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[5]~1202_combout\ & !\branch1|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[5]~1202_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[5]~1202_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~9_cout\,
	cout => \branch1|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y16_N12
\branch1|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~13_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[6]~1179_combout\ & (\regfile1|muxes_rs1|mux10|S[6]~1179_combout\ & !\branch1|LessThan1~11_cout\)) # (!\regfile1|muxes_rs2|mux10|S[6]~1179_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[6]~1179_combout\) # (!\branch1|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[6]~1179_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[6]~1179_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~11_cout\,
	cout => \branch1|LessThan1~13_cout\);

-- Location: LCCOMB_X23_Y16_N14
\branch1|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~15_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[7]~1156_combout\ & (\regfile1|muxes_rs2|mux10|S[7]~1156_combout\ & !\branch1|LessThan1~13_cout\)) # (!\regfile1|muxes_rs1|mux10|S[7]~1156_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[7]~1156_combout\) # (!\branch1|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[7]~1156_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[7]~1156_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~13_cout\,
	cout => \branch1|LessThan1~15_cout\);

-- Location: LCCOMB_X23_Y16_N16
\branch1|LessThan1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~17_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[8]~1133_combout\ & ((!\branch1|LessThan1~15_cout\) # (!\regfile1|muxes_rs2|mux10|S[8]~1133_combout\))) # (!\regfile1|muxes_rs1|mux10|S[8]~1133_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[8]~1133_combout\ & !\branch1|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1133_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[8]~1133_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~15_cout\,
	cout => \branch1|LessThan1~17_cout\);

-- Location: LCCOMB_X23_Y16_N18
\branch1|LessThan1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~19_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[9]~1110_combout\ & (\regfile1|muxes_rs2|mux10|S[9]~1110_combout\ & !\branch1|LessThan1~17_cout\)) # (!\regfile1|muxes_rs1|mux10|S[9]~1110_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[9]~1110_combout\) # (!\branch1|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1110_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[9]~1110_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~17_cout\,
	cout => \branch1|LessThan1~19_cout\);

-- Location: LCCOMB_X23_Y16_N20
\branch1|LessThan1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~21_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[10]~1087_combout\ & (\regfile1|muxes_rs1|mux10|S[10]~1087_combout\ & !\branch1|LessThan1~19_cout\)) # (!\regfile1|muxes_rs2|mux10|S[10]~1087_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[10]~1087_combout\) # (!\branch1|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[10]~1087_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[10]~1087_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~19_cout\,
	cout => \branch1|LessThan1~21_cout\);

-- Location: LCCOMB_X23_Y16_N22
\branch1|LessThan1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~23_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[11]~1064_combout\ & ((!\branch1|LessThan1~21_cout\) # (!\regfile1|muxes_rs1|mux10|S[11]~1064_combout\))) # (!\regfile1|muxes_rs2|mux10|S[11]~1064_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[11]~1064_combout\ & !\branch1|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[11]~1064_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[11]~1064_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~21_cout\,
	cout => \branch1|LessThan1~23_cout\);

-- Location: LCCOMB_X23_Y16_N24
\branch1|LessThan1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~25_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[12]~1044_combout\ & ((!\branch1|LessThan1~23_cout\) # (!\regfile1|muxes_rs2|mux10|S[12]~1044_combout\))) # (!\regfile1|muxes_rs1|mux10|S[12]~1044_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[12]~1044_combout\ & !\branch1|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[12]~1044_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[12]~1044_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~23_cout\,
	cout => \branch1|LessThan1~25_cout\);

-- Location: LCCOMB_X23_Y16_N26
\branch1|LessThan1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~27_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[13]~1024_combout\ & (\regfile1|muxes_rs2|mux10|S[13]~1024_combout\ & !\branch1|LessThan1~25_cout\)) # (!\regfile1|muxes_rs1|mux10|S[13]~1024_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[13]~1024_combout\) # (!\branch1|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1024_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[13]~1024_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~25_cout\,
	cout => \branch1|LessThan1~27_cout\);

-- Location: LCCOMB_X23_Y16_N28
\branch1|LessThan1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~29_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[14]~1004_combout\ & ((!\branch1|LessThan1~27_cout\) # (!\regfile1|muxes_rs2|mux10|S[14]~1004_combout\))) # (!\regfile1|muxes_rs1|mux10|S[14]~1004_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[14]~1004_combout\ & !\branch1|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[14]~1004_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[14]~1004_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~27_cout\,
	cout => \branch1|LessThan1~29_cout\);

-- Location: LCCOMB_X23_Y16_N30
\branch1|LessThan1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~31_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[15]~984_combout\ & ((!\branch1|LessThan1~29_cout\) # (!\regfile1|muxes_rs1|mux10|S[15]~984_combout\))) # (!\regfile1|muxes_rs2|mux10|S[15]~984_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[15]~984_combout\ & !\branch1|LessThan1~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[15]~984_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[15]~984_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~29_cout\,
	cout => \branch1|LessThan1~31_cout\);

-- Location: LCCOMB_X23_Y15_N0
\branch1|LessThan1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~33_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[16]~964_combout\ & (\regfile1|muxes_rs1|mux10|S[16]~964_combout\ & !\branch1|LessThan1~31_cout\)) # (!\regfile1|muxes_rs2|mux10|S[16]~964_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[16]~964_combout\) # (!\branch1|LessThan1~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[16]~964_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[16]~964_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~31_cout\,
	cout => \branch1|LessThan1~33_cout\);

-- Location: LCCOMB_X23_Y15_N2
\branch1|LessThan1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~35_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[17]~944_combout\ & ((!\branch1|LessThan1~33_cout\) # (!\regfile1|muxes_rs1|mux10|S[17]~944_combout\))) # (!\regfile1|muxes_rs2|mux10|S[17]~944_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[17]~944_combout\ & !\branch1|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[17]~944_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[17]~944_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~33_cout\,
	cout => \branch1|LessThan1~35_cout\);

-- Location: LCCOMB_X23_Y15_N4
\branch1|LessThan1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~37_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[18]~924_combout\ & ((!\branch1|LessThan1~35_cout\) # (!\regfile1|muxes_rs2|mux10|S[18]~924_combout\))) # (!\regfile1|muxes_rs1|mux10|S[18]~924_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[18]~924_combout\ & !\branch1|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[18]~924_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[18]~924_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~35_cout\,
	cout => \branch1|LessThan1~37_cout\);

-- Location: LCCOMB_X23_Y15_N6
\branch1|LessThan1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~39_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[19]~904_combout\ & (\regfile1|muxes_rs2|mux10|S[19]~904_combout\ & !\branch1|LessThan1~37_cout\)) # (!\regfile1|muxes_rs1|mux10|S[19]~904_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[19]~904_combout\) # (!\branch1|LessThan1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[19]~904_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[19]~904_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~37_cout\,
	cout => \branch1|LessThan1~39_cout\);

-- Location: LCCOMB_X23_Y15_N8
\branch1|LessThan1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~41_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[20]~884_combout\ & (\regfile1|muxes_rs1|mux10|S[20]~884_combout\ & !\branch1|LessThan1~39_cout\)) # (!\regfile1|muxes_rs2|mux10|S[20]~884_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[20]~884_combout\) # (!\branch1|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[20]~884_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[20]~884_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~39_cout\,
	cout => \branch1|LessThan1~41_cout\);

-- Location: LCCOMB_X23_Y15_N10
\branch1|LessThan1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~43_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[21]~864_combout\ & ((!\branch1|LessThan1~41_cout\) # (!\regfile1|muxes_rs1|mux10|S[21]~864_combout\))) # (!\regfile1|muxes_rs2|mux10|S[21]~864_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[21]~864_combout\ & !\branch1|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[21]~864_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[21]~864_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~41_cout\,
	cout => \branch1|LessThan1~43_cout\);

-- Location: LCCOMB_X23_Y15_N12
\branch1|LessThan1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~45_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[22]~844_combout\ & (\regfile1|muxes_rs1|mux10|S[22]~844_combout\ & !\branch1|LessThan1~43_cout\)) # (!\regfile1|muxes_rs2|mux10|S[22]~844_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[22]~844_combout\) # (!\branch1|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[22]~844_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[22]~844_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~43_cout\,
	cout => \branch1|LessThan1~45_cout\);

-- Location: LCCOMB_X23_Y15_N14
\branch1|LessThan1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~47_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[23]~824_combout\ & (\regfile1|muxes_rs2|mux10|S[23]~824_combout\ & !\branch1|LessThan1~45_cout\)) # (!\regfile1|muxes_rs1|mux10|S[23]~824_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[23]~824_combout\) # (!\branch1|LessThan1~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[23]~824_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[23]~824_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~45_cout\,
	cout => \branch1|LessThan1~47_cout\);

-- Location: LCCOMB_X23_Y15_N16
\branch1|LessThan1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~49_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[24]~804_combout\ & (\regfile1|muxes_rs1|mux10|S[24]~804_combout\ & !\branch1|LessThan1~47_cout\)) # (!\regfile1|muxes_rs2|mux10|S[24]~804_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[24]~804_combout\) # (!\branch1|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[24]~804_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[24]~804_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~47_cout\,
	cout => \branch1|LessThan1~49_cout\);

-- Location: LCCOMB_X23_Y15_N18
\branch1|LessThan1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~51_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[25]~784_combout\ & ((!\branch1|LessThan1~49_cout\) # (!\regfile1|muxes_rs1|mux10|S[25]~784_combout\))) # (!\regfile1|muxes_rs2|mux10|S[25]~784_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[25]~784_combout\ & !\branch1|LessThan1~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[25]~784_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[25]~784_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~49_cout\,
	cout => \branch1|LessThan1~51_cout\);

-- Location: LCCOMB_X23_Y15_N20
\branch1|LessThan1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~53_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[26]~764_combout\ & ((!\branch1|LessThan1~51_cout\) # (!\regfile1|muxes_rs2|mux10|S[26]~764_combout\))) # (!\regfile1|muxes_rs1|mux10|S[26]~764_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[26]~764_combout\ & !\branch1|LessThan1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[26]~764_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[26]~764_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~51_cout\,
	cout => \branch1|LessThan1~53_cout\);

-- Location: LCCOMB_X23_Y15_N22
\branch1|LessThan1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~55_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[27]~744_combout\ & (\regfile1|muxes_rs2|mux10|S[27]~744_combout\ & !\branch1|LessThan1~53_cout\)) # (!\regfile1|muxes_rs1|mux10|S[27]~744_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[27]~744_combout\) # (!\branch1|LessThan1~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[27]~744_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[27]~744_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~53_cout\,
	cout => \branch1|LessThan1~55_cout\);

-- Location: LCCOMB_X23_Y15_N24
\branch1|LessThan1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~57_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[28]~724_combout\ & ((!\branch1|LessThan1~55_cout\) # (!\regfile1|muxes_rs2|mux10|S[28]~724_combout\))) # (!\regfile1|muxes_rs1|mux10|S[28]~724_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[28]~724_combout\ & !\branch1|LessThan1~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[28]~724_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[28]~724_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~55_cout\,
	cout => \branch1|LessThan1~57_cout\);

-- Location: LCCOMB_X23_Y15_N26
\branch1|LessThan1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~59_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[29]~704_combout\ & (\regfile1|muxes_rs2|mux10|S[29]~704_combout\ & !\branch1|LessThan1~57_cout\)) # (!\regfile1|muxes_rs1|mux10|S[29]~704_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[29]~704_combout\) # (!\branch1|LessThan1~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[29]~704_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[29]~704_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~57_cout\,
	cout => \branch1|LessThan1~59_cout\);

-- Location: LCCOMB_X23_Y15_N28
\branch1|LessThan1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~61_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[30]~684_combout\ & (\regfile1|muxes_rs1|mux10|S[30]~684_combout\ & !\branch1|LessThan1~59_cout\)) # (!\regfile1|muxes_rs2|mux10|S[30]~684_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[30]~684_combout\) # (!\branch1|LessThan1~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[30]~684_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[30]~684_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~59_cout\,
	cout => \branch1|LessThan1~61_cout\);

-- Location: LCCOMB_X23_Y15_N30
\branch1|LessThan1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~63_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[31]~664_combout\ & (\regfile1|muxes_rs2|mux10|S[31]~664_combout\ & !\branch1|LessThan1~61_cout\)) # (!\regfile1|muxes_rs1|mux10|S[31]~664_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[31]~664_combout\) # (!\branch1|LessThan1~61_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[31]~664_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[31]~664_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~61_cout\,
	cout => \branch1|LessThan1~63_cout\);

-- Location: LCCOMB_X23_Y14_N0
\branch1|LessThan1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~65_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[32]~644_combout\ & ((!\branch1|LessThan1~63_cout\) # (!\regfile1|muxes_rs2|mux10|S[32]~644_combout\))) # (!\regfile1|muxes_rs1|mux10|S[32]~644_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[32]~644_combout\ & !\branch1|LessThan1~63_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[32]~644_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[32]~644_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~63_cout\,
	cout => \branch1|LessThan1~65_cout\);

-- Location: LCCOMB_X23_Y14_N2
\branch1|LessThan1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~67_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[33]~624_combout\ & (\regfile1|muxes_rs2|mux10|S[33]~624_combout\ & !\branch1|LessThan1~65_cout\)) # (!\regfile1|muxes_rs1|mux10|S[33]~624_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[33]~624_combout\) # (!\branch1|LessThan1~65_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[33]~624_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[33]~624_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~65_cout\,
	cout => \branch1|LessThan1~67_cout\);

-- Location: LCCOMB_X23_Y14_N4
\branch1|LessThan1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~69_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[34]~604_combout\ & ((!\branch1|LessThan1~67_cout\) # (!\regfile1|muxes_rs2|mux10|S[34]~604_combout\))) # (!\regfile1|muxes_rs1|mux10|S[34]~604_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[34]~604_combout\ & !\branch1|LessThan1~67_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[34]~604_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[34]~604_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~67_cout\,
	cout => \branch1|LessThan1~69_cout\);

-- Location: LCCOMB_X23_Y14_N6
\branch1|LessThan1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~71_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[35]~584_combout\ & (\regfile1|muxes_rs2|mux10|S[35]~584_combout\ & !\branch1|LessThan1~69_cout\)) # (!\regfile1|muxes_rs1|mux10|S[35]~584_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[35]~584_combout\) # (!\branch1|LessThan1~69_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[35]~584_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[35]~584_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~69_cout\,
	cout => \branch1|LessThan1~71_cout\);

-- Location: LCCOMB_X23_Y14_N8
\branch1|LessThan1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~73_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[36]~564_combout\ & (\regfile1|muxes_rs1|mux10|S[36]~564_combout\ & !\branch1|LessThan1~71_cout\)) # (!\regfile1|muxes_rs2|mux10|S[36]~564_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[36]~564_combout\) # (!\branch1|LessThan1~71_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[36]~564_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[36]~564_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~71_cout\,
	cout => \branch1|LessThan1~73_cout\);

-- Location: LCCOMB_X23_Y14_N10
\branch1|LessThan1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~75_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[37]~544_combout\ & (\regfile1|muxes_rs2|mux10|S[37]~544_combout\ & !\branch1|LessThan1~73_cout\)) # (!\regfile1|muxes_rs1|mux10|S[37]~544_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[37]~544_combout\) # (!\branch1|LessThan1~73_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[37]~544_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[37]~544_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~73_cout\,
	cout => \branch1|LessThan1~75_cout\);

-- Location: LCCOMB_X23_Y14_N12
\branch1|LessThan1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~77_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[38]~524_combout\ & (\regfile1|muxes_rs1|mux10|S[38]~524_combout\ & !\branch1|LessThan1~75_cout\)) # (!\regfile1|muxes_rs2|mux10|S[38]~524_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[38]~524_combout\) # (!\branch1|LessThan1~75_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[38]~524_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[38]~524_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~75_cout\,
	cout => \branch1|LessThan1~77_cout\);

-- Location: LCCOMB_X23_Y14_N14
\branch1|LessThan1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~79_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[39]~504_combout\ & ((!\branch1|LessThan1~77_cout\) # (!\regfile1|muxes_rs1|mux10|S[39]~504_combout\))) # (!\regfile1|muxes_rs2|mux10|S[39]~504_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[39]~504_combout\ & !\branch1|LessThan1~77_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[39]~504_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[39]~504_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~77_cout\,
	cout => \branch1|LessThan1~79_cout\);

-- Location: LCCOMB_X23_Y14_N16
\branch1|LessThan1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~81_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[40]~484_combout\ & (\regfile1|muxes_rs1|mux10|S[40]~484_combout\ & !\branch1|LessThan1~79_cout\)) # (!\regfile1|muxes_rs2|mux10|S[40]~484_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[40]~484_combout\) # (!\branch1|LessThan1~79_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[40]~484_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[40]~484_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~79_cout\,
	cout => \branch1|LessThan1~81_cout\);

-- Location: LCCOMB_X23_Y14_N18
\branch1|LessThan1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~83_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[41]~464_combout\ & ((!\branch1|LessThan1~81_cout\) # (!\regfile1|muxes_rs1|mux10|S[41]~464_combout\))) # (!\regfile1|muxes_rs2|mux10|S[41]~464_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[41]~464_combout\ & !\branch1|LessThan1~81_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[41]~464_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[41]~464_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~81_cout\,
	cout => \branch1|LessThan1~83_cout\);

-- Location: LCCOMB_X23_Y14_N20
\branch1|LessThan1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~85_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[42]~444_combout\ & ((!\branch1|LessThan1~83_cout\) # (!\regfile1|muxes_rs2|mux10|S[42]~444_combout\))) # (!\regfile1|muxes_rs1|mux10|S[42]~444_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[42]~444_combout\ & !\branch1|LessThan1~83_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[42]~444_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[42]~444_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~83_cout\,
	cout => \branch1|LessThan1~85_cout\);

-- Location: LCCOMB_X23_Y14_N22
\branch1|LessThan1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~87_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[43]~424_combout\ & (\regfile1|muxes_rs2|mux10|S[43]~424_combout\ & !\branch1|LessThan1~85_cout\)) # (!\regfile1|muxes_rs1|mux10|S[43]~424_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[43]~424_combout\) # (!\branch1|LessThan1~85_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[43]~424_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[43]~424_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~85_cout\,
	cout => \branch1|LessThan1~87_cout\);

-- Location: LCCOMB_X23_Y14_N24
\branch1|LessThan1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~89_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[44]~404_combout\ & ((!\branch1|LessThan1~87_cout\) # (!\regfile1|muxes_rs2|mux10|S[44]~404_combout\))) # (!\regfile1|muxes_rs1|mux10|S[44]~404_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[44]~404_combout\ & !\branch1|LessThan1~87_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[44]~404_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[44]~404_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~87_cout\,
	cout => \branch1|LessThan1~89_cout\);

-- Location: LCCOMB_X23_Y14_N26
\branch1|LessThan1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~91_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[45]~384_combout\ & (\regfile1|muxes_rs2|mux10|S[45]~384_combout\ & !\branch1|LessThan1~89_cout\)) # (!\regfile1|muxes_rs1|mux10|S[45]~384_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[45]~384_combout\) # (!\branch1|LessThan1~89_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[45]~384_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[45]~384_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~89_cout\,
	cout => \branch1|LessThan1~91_cout\);

-- Location: LCCOMB_X23_Y14_N28
\branch1|LessThan1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~93_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[46]~364_combout\ & (\regfile1|muxes_rs1|mux10|S[46]~364_combout\ & !\branch1|LessThan1~91_cout\)) # (!\regfile1|muxes_rs2|mux10|S[46]~364_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[46]~364_combout\) # (!\branch1|LessThan1~91_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[46]~364_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[46]~364_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~91_cout\,
	cout => \branch1|LessThan1~93_cout\);

-- Location: LCCOMB_X23_Y14_N30
\branch1|LessThan1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~95_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[47]~344_combout\ & (\regfile1|muxes_rs2|mux10|S[47]~344_combout\ & !\branch1|LessThan1~93_cout\)) # (!\regfile1|muxes_rs1|mux10|S[47]~344_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[47]~344_combout\) # (!\branch1|LessThan1~93_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[47]~344_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[47]~344_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~93_cout\,
	cout => \branch1|LessThan1~95_cout\);

-- Location: LCCOMB_X23_Y13_N0
\branch1|LessThan1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~97_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[48]~324_combout\ & ((!\branch1|LessThan1~95_cout\) # (!\regfile1|muxes_rs2|mux10|S[48]~324_combout\))) # (!\regfile1|muxes_rs1|mux10|S[48]~324_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[48]~324_combout\ & !\branch1|LessThan1~95_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[48]~324_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[48]~324_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~95_cout\,
	cout => \branch1|LessThan1~97_cout\);

-- Location: LCCOMB_X23_Y13_N2
\branch1|LessThan1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~99_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[49]~304_combout\ & ((!\branch1|LessThan1~97_cout\) # (!\regfile1|muxes_rs1|mux10|S[49]~304_combout\))) # (!\regfile1|muxes_rs2|mux10|S[49]~304_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[49]~304_combout\ & !\branch1|LessThan1~97_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[49]~304_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[49]~304_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~97_cout\,
	cout => \branch1|LessThan1~99_cout\);

-- Location: LCCOMB_X23_Y13_N4
\branch1|LessThan1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~101_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[50]~284_combout\ & (\regfile1|muxes_rs1|mux10|S[50]~284_combout\ & !\branch1|LessThan1~99_cout\)) # (!\regfile1|muxes_rs2|mux10|S[50]~284_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[50]~284_combout\) # (!\branch1|LessThan1~99_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[50]~284_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[50]~284_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~99_cout\,
	cout => \branch1|LessThan1~101_cout\);

-- Location: LCCOMB_X23_Y13_N6
\branch1|LessThan1~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~103_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[51]~264_combout\ & ((!\branch1|LessThan1~101_cout\) # (!\regfile1|muxes_rs1|mux10|S[51]~264_combout\))) # (!\regfile1|muxes_rs2|mux10|S[51]~264_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[51]~264_combout\ & !\branch1|LessThan1~101_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[51]~264_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[51]~264_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~101_cout\,
	cout => \branch1|LessThan1~103_cout\);

-- Location: LCCOMB_X23_Y13_N8
\branch1|LessThan1~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~105_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[52]~244_combout\ & ((!\branch1|LessThan1~103_cout\) # (!\regfile1|muxes_rs2|mux10|S[52]~244_combout\))) # (!\regfile1|muxes_rs1|mux10|S[52]~244_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[52]~244_combout\ & !\branch1|LessThan1~103_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[52]~244_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[52]~244_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~103_cout\,
	cout => \branch1|LessThan1~105_cout\);

-- Location: LCCOMB_X23_Y13_N10
\branch1|LessThan1~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~107_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[53]~224_combout\ & ((!\branch1|LessThan1~105_cout\) # (!\regfile1|muxes_rs1|mux10|S[53]~224_combout\))) # (!\regfile1|muxes_rs2|mux10|S[53]~224_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[53]~224_combout\ & !\branch1|LessThan1~105_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[53]~224_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[53]~224_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~105_cout\,
	cout => \branch1|LessThan1~107_cout\);

-- Location: LCCOMB_X23_Y13_N12
\branch1|LessThan1~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~109_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[54]~204_combout\ & (\regfile1|muxes_rs1|mux10|S[54]~204_combout\ & !\branch1|LessThan1~107_cout\)) # (!\regfile1|muxes_rs2|mux10|S[54]~204_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[54]~204_combout\) # (!\branch1|LessThan1~107_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[54]~204_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[54]~204_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~107_cout\,
	cout => \branch1|LessThan1~109_cout\);

-- Location: LCCOMB_X23_Y13_N14
\branch1|LessThan1~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~111_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[55]~184_combout\ & ((!\branch1|LessThan1~109_cout\) # (!\regfile1|muxes_rs1|mux10|S[55]~184_combout\))) # (!\regfile1|muxes_rs2|mux10|S[55]~184_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[55]~184_combout\ & !\branch1|LessThan1~109_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[55]~184_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[55]~184_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~109_cout\,
	cout => \branch1|LessThan1~111_cout\);

-- Location: LCCOMB_X23_Y13_N16
\branch1|LessThan1~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~113_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[56]~164_combout\ & ((!\branch1|LessThan1~111_cout\) # (!\regfile1|muxes_rs2|mux10|S[56]~164_combout\))) # (!\regfile1|muxes_rs1|mux10|S[56]~164_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[56]~164_combout\ & !\branch1|LessThan1~111_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[56]~164_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[56]~164_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~111_cout\,
	cout => \branch1|LessThan1~113_cout\);

-- Location: LCCOMB_X23_Y13_N18
\branch1|LessThan1~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~115_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[57]~144_combout\ & ((!\branch1|LessThan1~113_cout\) # (!\regfile1|muxes_rs1|mux10|S[57]~144_combout\))) # (!\regfile1|muxes_rs2|mux10|S[57]~144_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[57]~144_combout\ & !\branch1|LessThan1~113_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[57]~144_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[57]~144_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~113_cout\,
	cout => \branch1|LessThan1~115_cout\);

-- Location: LCCOMB_X23_Y13_N20
\branch1|LessThan1~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~117_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[58]~124_combout\ & ((!\branch1|LessThan1~115_cout\) # (!\regfile1|muxes_rs2|mux10|S[58]~124_combout\))) # (!\regfile1|muxes_rs1|mux10|S[58]~124_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[58]~124_combout\ & !\branch1|LessThan1~115_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[58]~124_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[58]~124_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~115_cout\,
	cout => \branch1|LessThan1~117_cout\);

-- Location: LCCOMB_X23_Y13_N22
\branch1|LessThan1~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~119_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[59]~104_combout\ & (\regfile1|muxes_rs2|mux10|S[59]~104_combout\ & !\branch1|LessThan1~117_cout\)) # (!\regfile1|muxes_rs1|mux10|S[59]~104_combout\ & 
-- ((\regfile1|muxes_rs2|mux10|S[59]~104_combout\) # (!\branch1|LessThan1~117_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[59]~104_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[59]~104_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~117_cout\,
	cout => \branch1|LessThan1~119_cout\);

-- Location: LCCOMB_X23_Y13_N24
\branch1|LessThan1~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~121_cout\ = CARRY((\regfile1|muxes_rs1|mux10|S[60]~84_combout\ & ((!\branch1|LessThan1~119_cout\) # (!\regfile1|muxes_rs2|mux10|S[60]~84_combout\))) # (!\regfile1|muxes_rs1|mux10|S[60]~84_combout\ & 
-- (!\regfile1|muxes_rs2|mux10|S[60]~84_combout\ & !\branch1|LessThan1~119_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[60]~84_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[60]~84_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~119_cout\,
	cout => \branch1|LessThan1~121_cout\);

-- Location: LCCOMB_X23_Y13_N26
\branch1|LessThan1~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~123_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[61]~64_combout\ & ((!\branch1|LessThan1~121_cout\) # (!\regfile1|muxes_rs1|mux10|S[61]~64_combout\))) # (!\regfile1|muxes_rs2|mux10|S[61]~64_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[61]~64_combout\ & !\branch1|LessThan1~121_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[61]~64_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[61]~64_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~121_cout\,
	cout => \branch1|LessThan1~123_cout\);

-- Location: LCCOMB_X23_Y13_N28
\branch1|LessThan1~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~125_cout\ = CARRY((\regfile1|muxes_rs2|mux10|S[62]~44_combout\ & (\regfile1|muxes_rs1|mux10|S[62]~44_combout\ & !\branch1|LessThan1~123_cout\)) # (!\regfile1|muxes_rs2|mux10|S[62]~44_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[62]~44_combout\) # (!\branch1|LessThan1~123_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[62]~44_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[62]~44_combout\,
	datad => VCC,
	cin => \branch1|LessThan1~123_cout\,
	cout => \branch1|LessThan1~125_cout\);

-- Location: LCCOMB_X23_Y13_N30
\branch1|LessThan1~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|LessThan1~126_combout\ = (\regfile1|muxes_rs2|mux10|S[63]~24_combout\ & (\branch1|LessThan1~125_cout\ & \regfile1|muxes_rs1|mux10|S[63]~24_combout\)) # (!\regfile1|muxes_rs2|mux10|S[63]~24_combout\ & ((\branch1|LessThan1~125_cout\) # 
-- (\regfile1|muxes_rs1|mux10|S[63]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[63]~24_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~24_combout\,
	cin => \branch1|LessThan1~125_cout\,
	combout => \branch1|LessThan1~126_combout\);

-- Location: LCCOMB_X33_Y25_N16
\regfile1|regx3|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx3|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx3|Q[47]~feeder_combout\);

-- Location: LCFF_X33_Y25_N17
\regfile1|regx3|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx3|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(47));

-- Location: LCFF_X32_Y25_N17
\regfile1|regx4|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx4|Q\(47));

-- Location: LCCOMB_X32_Y25_N16
\regfile1|muxes_rs1|mux10|S[47]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~329_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx5|Q\(47)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx4|Q\(47) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx5|Q\(47),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx4|Q\(47),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[47]~329_combout\);

-- Location: LCCOMB_X33_Y24_N4
\regfile1|muxes_rs1|mux10|S[47]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~330_combout\ = (\regfile1|muxes_rs1|mux10|S[47]~329_combout\ & ((\regfile1|regx7|Q\(47)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[47]~329_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx6|Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(47),
	datab => \regfile1|muxes_rs1|mux10|S[47]~329_combout\,
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx6|Q\(47),
	combout => \regfile1|muxes_rs1|mux10|S[47]~330_combout\);

-- Location: LCCOMB_X33_Y25_N20
\regfile1|muxes_rs1|mux10|S[47]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~331_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[47]~330_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(47))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(47),
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[47]~330_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~331_combout\);

-- Location: LCCOMB_X33_Y25_N2
\regfile1|muxes_rs1|mux10|S[47]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~332_combout\ = (\regfile1|muxes_rs1|mux10|S[47]~331_combout\ & (((\regfile1|regx2|Q\(47)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[47]~331_combout\ & (\regfile1|regx1|Q\(47) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(47),
	datab => \regfile1|regx2|Q\(47),
	datac => \regfile1|muxes_rs1|mux10|S[47]~331_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~332_combout\);

-- Location: LCCOMB_X27_Y13_N28
\regfile1|muxes_rs1|mux10|S[47]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~333_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[47]~328_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[47]~332_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[47]~328_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[47]~332_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~333_combout\);

-- Location: LCFF_X29_Y15_N17
\regfile1|regx26|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(47));

-- Location: LCFF_X29_Y15_N31
\regfile1|regx24|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[24]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx24|Q\(47));

-- Location: LCCOMB_X29_Y15_N16
\regfile1|muxes_rs1|mux10|S[47]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~334_combout\ = (\RI1|riOUT\(16) & ((\RI1|riOUT\(15)) # ((\regfile1|regx26|Q\(47))))) # (!\RI1|riOUT\(16) & (!\RI1|riOUT\(15) & ((\regfile1|regx24|Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx26|Q\(47),
	datad => \regfile1|regx24|Q\(47),
	combout => \regfile1|muxes_rs1|mux10|S[47]~334_combout\);

-- Location: LCCOMB_X31_Y13_N10
\regfile1|regx25|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx25|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx25|Q[47]~feeder_combout\);

-- Location: LCFF_X31_Y13_N11
\regfile1|regx25|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx25|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(47));

-- Location: LCCOMB_X31_Y13_N26
\regfile1|muxes_rs1|mux10|S[47]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~335_combout\ = (\regfile1|muxes_rs1|mux10|S[47]~334_combout\ & ((\regfile1|regx27|Q\(47)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[47]~334_combout\ & (((\RI1|riOUT\(15) & \regfile1|regx25|Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx27|Q\(47),
	datab => \regfile1|muxes_rs1|mux10|S[47]~334_combout\,
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx25|Q\(47),
	combout => \regfile1|muxes_rs1|mux10|S[47]~335_combout\);

-- Location: LCFF_X33_Y21_N15
\regfile1|regx30|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(47));

-- Location: LCCOMB_X33_Y21_N14
\regfile1|muxes_rs1|mux10|S[47]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~341_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(47)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx28|Q\(47),
	datac => \regfile1|regx30|Q\(47),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[47]~341_combout\);

-- Location: LCCOMB_X30_Y18_N26
\regfile1|muxes_rs1|mux10|S[47]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~342_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[47]~341_combout\ & ((\regfile1|regx31|Q\(47)))) # (!\regfile1|muxes_rs1|mux10|S[47]~341_combout\ & (\regfile1|regx29|Q\(47))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[47]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(47),
	datab => \regfile1|regx31|Q\(47),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|muxes_rs1|mux10|S[47]~341_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~342_combout\);

-- Location: LCFF_X32_Y13_N3
\regfile1|regx19|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(47));

-- Location: LCFF_X32_Y16_N27
\regfile1|regx18|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(47));

-- Location: LCCOMB_X32_Y13_N28
\regfile1|muxes_rs1|mux10|S[47]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~339_combout\ = (\regfile1|muxes_rs1|mux10|S[47]~338_combout\ & ((\regfile1|regx19|Q\(47)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[47]~338_combout\ & (((\RI1|riOUT\(16) & \regfile1|regx18|Q\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[47]~338_combout\,
	datab => \regfile1|regx19|Q\(47),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|regx18|Q\(47),
	combout => \regfile1|muxes_rs1|mux10|S[47]~339_combout\);

-- Location: LCCOMB_X32_Y26_N22
\regfile1|regx22|Q[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[47]~feeder_combout\ = \mux0_1|Mux16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux16~0_combout\,
	combout => \regfile1|regx22|Q[47]~feeder_combout\);

-- Location: LCFF_X32_Y26_N23
\regfile1|regx22|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[47]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(47));

-- Location: LCFF_X31_Y15_N7
\regfile1|regx20|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx20|Q\(47));

-- Location: LCCOMB_X31_Y15_N6
\regfile1|muxes_rs1|mux10|S[47]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~336_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx21|Q\(47)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx20|Q\(47) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx21|Q\(47),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx20|Q\(47),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[47]~336_combout\);

-- Location: LCCOMB_X32_Y13_N24
\regfile1|muxes_rs1|mux10|S[47]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~337_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[47]~336_combout\ & (\regfile1|regx23|Q\(47))) # (!\regfile1|muxes_rs1|mux10|S[47]~336_combout\ & ((\regfile1|regx22|Q\(47)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[47]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx23|Q\(47),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx22|Q\(47),
	datad => \regfile1|muxes_rs1|mux10|S[47]~336_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~337_combout\);

-- Location: LCCOMB_X31_Y13_N28
\regfile1|muxes_rs1|mux10|S[47]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~340_combout\ = (\RI1|riOUT\(18) & (((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[47]~337_combout\))) # (!\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[47]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[47]~339_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[47]~337_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~340_combout\);

-- Location: LCCOMB_X31_Y13_N14
\regfile1|muxes_rs1|mux10|S[47]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~343_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[47]~340_combout\ & ((\regfile1|muxes_rs1|mux10|S[47]~342_combout\))) # (!\regfile1|muxes_rs1|mux10|S[47]~340_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[47]~335_combout\)))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[47]~340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[47]~335_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[47]~342_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[47]~340_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~343_combout\);

-- Location: LCFF_X31_Y21_N1
\regfile1|regx12|Q[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux16~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx12|Q\(47));

-- Location: LCCOMB_X31_Y21_N0
\regfile1|muxes_rs1|mux10|S[47]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~325_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx14|Q\(47)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx12|Q\(47) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx14|Q\(47),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx12|Q\(47),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[47]~325_combout\);

-- Location: LCCOMB_X24_Y17_N28
\regfile1|muxes_rs1|mux10|S[47]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~326_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[47]~325_combout\ & ((\regfile1|regx15|Q\(47)))) # (!\regfile1|muxes_rs1|mux10|S[47]~325_combout\ & (\regfile1|regx13|Q\(47))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[47]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx13|Q\(47),
	datac => \regfile1|regx15|Q\(47),
	datad => \regfile1|muxes_rs1|mux10|S[47]~325_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~326_combout\);

-- Location: LCCOMB_X24_Y17_N26
\regfile1|muxes_rs1|mux10|S[47]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[47]~344_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[47]~333_combout\ & (\regfile1|muxes_rs1|mux10|S[47]~343_combout\)) # (!\regfile1|muxes_rs1|mux10|S[47]~333_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[47]~326_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[47]~333_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[47]~333_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[47]~343_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[47]~326_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[47]~344_combout\);

-- Location: LCCOMB_X24_Y17_N24
\branch1|Equal0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~30_combout\ = (\regfile1|muxes_rs1|mux10|S[46]~364_combout\ & (\regfile1|muxes_rs2|mux10|S[46]~364_combout\ & (\regfile1|muxes_rs2|mux10|S[47]~344_combout\ $ (!\regfile1|muxes_rs1|mux10|S[47]~344_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[46]~364_combout\ & (!\regfile1|muxes_rs2|mux10|S[46]~364_combout\ & (\regfile1|muxes_rs2|mux10|S[47]~344_combout\ $ (!\regfile1|muxes_rs1|mux10|S[47]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[46]~364_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[47]~344_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[46]~364_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[47]~344_combout\,
	combout => \branch1|Equal0~30_combout\);

-- Location: LCCOMB_X24_Y14_N26
\branch1|Equal0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~27_combout\ = \regfile1|muxes_rs1|mux10|S[40]~484_combout\ $ (\regfile1|muxes_rs2|mux10|S[40]~484_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[40]~484_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[40]~484_combout\,
	combout => \branch1|Equal0~27_combout\);

-- Location: LCCOMB_X24_Y14_N16
\branch1|Equal0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~28_combout\ = (\branch1|Equal0~26_combout\ & (!\branch1|Equal0~27_combout\ & (\regfile1|muxes_rs1|mux10|S[41]~464_combout\ $ (!\regfile1|muxes_rs2|mux10|S[41]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~26_combout\,
	datab => \branch1|Equal0~27_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[41]~464_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[41]~464_combout\,
	combout => \branch1|Equal0~28_combout\);

-- Location: LCCOMB_X30_Y15_N14
\regfile1|muxes_rs1|mux10|S[44]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~387_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(44)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx12|Q\(44) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx13|Q\(44),
	datac => \regfile1|regx12|Q\(44),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[44]~387_combout\);

-- Location: LCCOMB_X30_Y15_N4
\regfile1|muxes_rs1|mux10|S[44]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~388_combout\ = (\regfile1|muxes_rs1|mux10|S[44]~387_combout\ & ((\regfile1|regx15|Q\(44)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[44]~387_combout\ & (((\regfile1|regx14|Q\(44) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(44),
	datab => \regfile1|regx14|Q\(44),
	datac => \regfile1|muxes_rs1|mux10|S[44]~387_combout\,
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[44]~388_combout\);

-- Location: LCCOMB_X30_Y15_N22
\regfile1|muxes_rs1|mux10|S[44]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~393_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[44]~388_combout\) # (\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[44]~392_combout\ & ((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[44]~392_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[44]~388_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[44]~393_combout\);

-- Location: LCCOMB_X29_Y15_N14
\regfile1|muxes_rs1|mux10|S[44]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~396_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(44)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx24|Q\(44),
	datac => \regfile1|regx26|Q\(44),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[44]~396_combout\);

-- Location: LCCOMB_X36_Y18_N20
\regfile1|muxes_rs1|mux10|S[44]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~397_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[44]~396_combout\ & (\regfile1|regx27|Q\(44))) # (!\regfile1|muxes_rs1|mux10|S[44]~396_combout\ & ((\regfile1|regx25|Q\(44)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[44]~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx27|Q\(44),
	datac => \regfile1|regx25|Q\(44),
	datad => \regfile1|muxes_rs1|mux10|S[44]~396_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[44]~397_combout\);

-- Location: LCFF_X28_Y15_N21
\regfile1|regx19|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(44));

-- Location: LCCOMB_X28_Y15_N20
\regfile1|muxes_rs1|mux10|S[44]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~399_combout\ = (\regfile1|muxes_rs1|mux10|S[44]~398_combout\ & (((\regfile1|regx19|Q\(44)) # (!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[44]~398_combout\ & (\regfile1|regx18|Q\(44) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[44]~398_combout\,
	datab => \regfile1|regx18|Q\(44),
	datac => \regfile1|regx19|Q\(44),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[44]~399_combout\);

-- Location: LCCOMB_X29_Y17_N28
\regfile1|muxes_rs1|mux10|S[44]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~400_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[44]~397_combout\) # ((\RI1|riOUT\(17))))) # (!\RI1|riOUT\(18) & (((!\RI1|riOUT\(17) & \regfile1|muxes_rs1|mux10|S[44]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \regfile1|muxes_rs1|mux10|S[44]~397_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[44]~399_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[44]~400_combout\);

-- Location: LCFF_X31_Y18_N17
\regfile1|regx31|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux19~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(44));

-- Location: LCFF_X33_Y18_N23
\regfile1|regx28|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx28|Q\(44));

-- Location: LCCOMB_X30_Y18_N8
\regfile1|regx29|Q[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx29|Q[44]~feeder_combout\ = \mux0_1|Mux19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux19~0_combout\,
	combout => \regfile1|regx29|Q[44]~feeder_combout\);

-- Location: LCFF_X30_Y18_N9
\regfile1|regx29|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx29|Q[44]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx29|Q\(44));

-- Location: LCCOMB_X36_Y16_N26
\regfile1|muxes_rs1|mux10|S[44]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~401_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(44)))) # (!\RI1|riOUT\(15) & (\regfile1|regx28|Q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx28|Q\(44),
	datac => \regfile1|regx29|Q\(44),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[44]~401_combout\);

-- Location: LCFF_X33_Y18_N13
\regfile1|regx30|Q[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux19~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx30|Q\(44));

-- Location: LCCOMB_X30_Y16_N6
\regfile1|muxes_rs1|mux10|S[44]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~402_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[44]~401_combout\ & (\regfile1|regx31|Q\(44))) # (!\regfile1|muxes_rs1|mux10|S[44]~401_combout\ & ((\regfile1|regx30|Q\(44)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[44]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx31|Q\(44),
	datac => \regfile1|muxes_rs1|mux10|S[44]~401_combout\,
	datad => \regfile1|regx30|Q\(44),
	combout => \regfile1|muxes_rs1|mux10|S[44]~402_combout\);

-- Location: LCCOMB_X30_Y15_N0
\regfile1|muxes_rs1|mux10|S[44]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~403_combout\ = (\regfile1|muxes_rs1|mux10|S[44]~400_combout\ & (((\regfile1|muxes_rs1|mux10|S[44]~402_combout\) # (!\RI1|riOUT\(17))))) # (!\regfile1|muxes_rs1|mux10|S[44]~400_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[44]~395_combout\ & ((\RI1|riOUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[44]~395_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[44]~400_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[44]~402_combout\,
	datad => \RI1|riOUT\(17),
	combout => \regfile1|muxes_rs1|mux10|S[44]~403_combout\);

-- Location: LCCOMB_X30_Y15_N10
\regfile1|muxes_rs1|mux10|S[44]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[44]~404_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[44]~393_combout\ & ((\regfile1|muxes_rs1|mux10|S[44]~403_combout\))) # (!\regfile1|muxes_rs1|mux10|S[44]~393_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[44]~386_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[44]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[44]~386_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[44]~393_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[44]~403_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[44]~404_combout\);

-- Location: LCFF_X32_Y17_N21
\regfile1|regx9|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx9|Q\(45));

-- Location: LCCOMB_X32_Y17_N20
\regfile1|muxes_rs1|mux10|S[45]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~368_combout\ = (\regfile1|muxes_rs1|mux10|S[45]~367_combout\ & ((\regfile1|regx11|Q\(45)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[45]~367_combout\ & (((\regfile1|regx9|Q\(45) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[45]~367_combout\,
	datab => \regfile1|regx11|Q\(45),
	datac => \regfile1|regx9|Q\(45),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[45]~368_combout\);

-- Location: LCCOMB_X35_Y14_N16
\regfile1|muxes_rs1|mux10|S[45]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~373_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[45]~368_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (\regfile1|muxes_rs1|mux10|S[45]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[45]~372_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[45]~368_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~373_combout\);

-- Location: LCFF_X28_Y15_N1
\regfile1|regx17|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux18~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(45));

-- Location: LCCOMB_X28_Y15_N0
\regfile1|muxes_rs1|mux10|S[45]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~378_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx17|Q\(45)) # (\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(45) & ((!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx16|Q\(45),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx17|Q\(45),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[45]~378_combout\);

-- Location: LCCOMB_X28_Y15_N26
\regfile1|muxes_rs1|mux10|S[45]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~379_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[45]~378_combout\ & ((\regfile1|regx19|Q\(45)))) # (!\regfile1|muxes_rs1|mux10|S[45]~378_combout\ & (\regfile1|regx18|Q\(45))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[45]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(45),
	datac => \regfile1|regx19|Q\(45),
	datad => \regfile1|muxes_rs1|mux10|S[45]~378_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~379_combout\);

-- Location: LCCOMB_X29_Y15_N8
\regfile1|muxes_rs1|mux10|S[45]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~380_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[45]~377_combout\) # ((\RI1|riOUT\(18))))) # (!\RI1|riOUT\(17) & (((!\RI1|riOUT\(18) & \regfile1|muxes_rs1|mux10|S[45]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[45]~377_combout\,
	datab => \RI1|riOUT\(17),
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[45]~379_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~380_combout\);

-- Location: LCFF_X31_Y18_N7
\regfile1|regx31|Q[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux0_1|Mux18~0_combout\,
	ena => \regfile1|controlador_loads|load[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx31|Q\(45));

-- Location: LCCOMB_X24_Y15_N8
\regfile1|muxes_rs1|mux10|S[45]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~381_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx30|Q\(45)))) # (!\RI1|riOUT\(16) & (\regfile1|regx28|Q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx28|Q\(45),
	datab => \regfile1|regx30|Q\(45),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[45]~381_combout\);

-- Location: LCCOMB_X28_Y13_N14
\regfile1|muxes_rs1|mux10|S[45]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~382_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[45]~381_combout\ & ((\regfile1|regx31|Q\(45)))) # (!\regfile1|muxes_rs1|mux10|S[45]~381_combout\ & (\regfile1|regx29|Q\(45))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[45]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(45),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx31|Q\(45),
	datad => \regfile1|muxes_rs1|mux10|S[45]~381_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~382_combout\);

-- Location: LCCOMB_X28_Y16_N8
\regfile1|muxes_rs1|mux10|S[45]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~383_combout\ = (\regfile1|muxes_rs1|mux10|S[45]~380_combout\ & (((\regfile1|muxes_rs1|mux10|S[45]~382_combout\) # (!\RI1|riOUT\(18))))) # (!\regfile1|muxes_rs1|mux10|S[45]~380_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[45]~375_combout\ & (\RI1|riOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[45]~375_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[45]~380_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[45]~382_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~383_combout\);

-- Location: LCCOMB_X31_Y21_N26
\regfile1|muxes_rs1|mux10|S[45]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~365_combout\ = (\RI1|riOUT\(16) & (((\regfile1|regx14|Q\(45)) # (\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (\regfile1|regx12|Q\(45) & ((!\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx12|Q\(45),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx14|Q\(45),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[45]~365_combout\);

-- Location: LCCOMB_X30_Y21_N22
\regfile1|muxes_rs1|mux10|S[45]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~366_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[45]~365_combout\ & (\regfile1|regx15|Q\(45))) # (!\regfile1|muxes_rs1|mux10|S[45]~365_combout\ & ((\regfile1|regx13|Q\(45)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[45]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx15|Q\(45),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|muxes_rs1|mux10|S[45]~365_combout\,
	datad => \regfile1|regx13|Q\(45),
	combout => \regfile1|muxes_rs1|mux10|S[45]~366_combout\);

-- Location: LCCOMB_X32_Y14_N14
\regfile1|muxes_rs1|mux10|S[45]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[45]~384_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[45]~373_combout\ & (\regfile1|muxes_rs1|mux10|S[45]~383_combout\)) # (!\regfile1|muxes_rs1|mux10|S[45]~373_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[45]~366_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[45]~373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[45]~373_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[45]~383_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[45]~366_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[45]~384_combout\);

-- Location: LCCOMB_X32_Y14_N22
\branch1|Equal0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~29_combout\ = (\regfile1|muxes_rs2|mux10|S[44]~404_combout\ & (\regfile1|muxes_rs1|mux10|S[44]~404_combout\ & (\regfile1|muxes_rs1|mux10|S[45]~384_combout\ $ (!\regfile1|muxes_rs2|mux10|S[45]~384_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[44]~404_combout\ & (!\regfile1|muxes_rs1|mux10|S[44]~404_combout\ & (\regfile1|muxes_rs1|mux10|S[45]~384_combout\ $ (!\regfile1|muxes_rs2|mux10|S[45]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[44]~404_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[44]~404_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[45]~384_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[45]~384_combout\,
	combout => \branch1|Equal0~29_combout\);

-- Location: LCCOMB_X35_Y17_N22
\branch1|Equal0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~31_combout\ = (\branch1|Equal0~25_combout\ & (\branch1|Equal0~30_combout\ & (\branch1|Equal0~28_combout\ & \branch1|Equal0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~25_combout\,
	datab => \branch1|Equal0~30_combout\,
	datac => \branch1|Equal0~28_combout\,
	datad => \branch1|Equal0~29_combout\,
	combout => \branch1|Equal0~31_combout\);

-- Location: LCCOMB_X21_Y15_N2
\branch1|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~12_combout\ = (\regfile1|muxes_rs2|mux10|S[20]~884_combout\ & (\regfile1|muxes_rs1|mux10|S[20]~884_combout\ & (\regfile1|muxes_rs2|mux10|S[21]~864_combout\ $ (!\regfile1|muxes_rs1|mux10|S[21]~864_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[20]~884_combout\ & (!\regfile1|muxes_rs1|mux10|S[20]~884_combout\ & (\regfile1|muxes_rs2|mux10|S[21]~864_combout\ $ (!\regfile1|muxes_rs1|mux10|S[21]~864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[20]~884_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[21]~864_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[21]~864_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[20]~884_combout\,
	combout => \branch1|Equal0~12_combout\);

-- Location: LCCOMB_X27_Y25_N6
\regfile1|muxes_rs1|mux10|S[19]~890\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~890_combout\ = (\regfile1|muxes_rs1|mux10|S[19]~889_combout\ & ((\regfile1|regx7|Q\(19)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[19]~889_combout\ & (((\regfile1|regx6|Q\(19) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[19]~889_combout\,
	datab => \regfile1|regx7|Q\(19),
	datac => \regfile1|regx6|Q\(19),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[19]~890_combout\);

-- Location: LCCOMB_X27_Y25_N2
\regfile1|muxes_rs1|mux10|S[19]~891\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~891_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & (((\regfile1|muxes_rs1|mux10|S[19]~890_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(19) & (\regfile1|muxes_rs1|mux10|S[63]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|regx3|Q\(19),
	datac => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[19]~890_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[19]~891_combout\);

-- Location: LCCOMB_X24_Y26_N16
\regfile1|regx2|Q[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx2|Q[19]~feeder_combout\ = \mux0_1|Mux44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux44~0_combout\,
	combout => \regfile1|regx2|Q[19]~feeder_combout\);

-- Location: LCFF_X24_Y26_N17
\regfile1|regx2|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx2|Q[19]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx2|Q\(19));

-- Location: LCCOMB_X22_Y26_N20
\regfile1|muxes_rs1|mux10|S[19]~892\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~892_combout\ = (\regfile1|muxes_rs1|mux10|S[19]~891_combout\ & (((\regfile1|regx2|Q\(19)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[19]~891_combout\ & (\regfile1|regx1|Q\(19) & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(19),
	datab => \regfile1|muxes_rs1|mux10|S[19]~891_combout\,
	datac => \regfile1|regx2|Q\(19),
	datad => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[19]~892_combout\);

-- Location: LCCOMB_X20_Y26_N0
\regfile1|muxes_rs1|mux10|S[19]~893\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~893_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[19]~888_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~2_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & 
-- (((!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & \regfile1|muxes_rs1|mux10|S[19]~892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[19]~888_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[19]~892_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[19]~893_combout\);

-- Location: LCCOMB_X22_Y25_N12
\regfile1|muxes_rs1|mux10|S[19]~902\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~902_combout\ = (\regfile1|muxes_rs1|mux10|S[19]~901_combout\ & ((\regfile1|regx31|Q\(19)) # ((!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[19]~901_combout\ & (((\regfile1|regx29|Q\(19) & \RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[19]~901_combout\,
	datab => \regfile1|regx31|Q\(19),
	datac => \regfile1|regx29|Q\(19),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[19]~902_combout\);

-- Location: LCCOMB_X22_Y26_N14
\regfile1|regx22|Q[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx22|Q[19]~feeder_combout\ = \mux0_1|Mux44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux44~0_combout\,
	combout => \regfile1|regx22|Q[19]~feeder_combout\);

-- Location: LCFF_X22_Y26_N15
\regfile1|regx22|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx22|Q[19]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx22|Q\(19));

-- Location: LCCOMB_X28_Y20_N24
\regfile1|regx23|Q[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx23|Q[19]~feeder_combout\ = \mux0_1|Mux44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux44~0_combout\,
	combout => \regfile1|regx23|Q[19]~feeder_combout\);

-- Location: LCFF_X28_Y20_N25
\regfile1|regx23|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx23|Q[19]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(19));

-- Location: LCCOMB_X22_Y26_N26
\regfile1|muxes_rs1|mux10|S[19]~897\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~897_combout\ = (\regfile1|muxes_rs1|mux10|S[19]~896_combout\ & (((\regfile1|regx23|Q\(19))) # (!\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[19]~896_combout\ & (\RI1|riOUT\(16) & (\regfile1|regx22|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[19]~896_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx22|Q\(19),
	datad => \regfile1|regx23|Q\(19),
	combout => \regfile1|muxes_rs1|mux10|S[19]~897_combout\);

-- Location: LCFF_X23_Y27_N23
\regfile1|regx18|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx18|Q\(19));

-- Location: LCFF_X24_Y27_N3
\regfile1|regx16|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(19));

-- Location: LCFF_X24_Y27_N17
\regfile1|regx17|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx17|Q\(19));

-- Location: LCCOMB_X24_Y27_N16
\regfile1|muxes_rs1|mux10|S[19]~898\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~898_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx17|Q\(19)))) # (!\RI1|riOUT\(15) & (\regfile1|regx16|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx16|Q\(19),
	datac => \regfile1|regx17|Q\(19),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[19]~898_combout\);

-- Location: LCFF_X23_Y27_N29
\regfile1|regx19|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(19));

-- Location: LCCOMB_X23_Y27_N26
\regfile1|muxes_rs1|mux10|S[19]~899\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~899_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[19]~898_combout\ & ((\regfile1|regx19|Q\(19)))) # (!\regfile1|muxes_rs1|mux10|S[19]~898_combout\ & (\regfile1|regx18|Q\(19))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[19]~898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx18|Q\(19),
	datac => \regfile1|muxes_rs1|mux10|S[19]~898_combout\,
	datad => \regfile1|regx19|Q\(19),
	combout => \regfile1|muxes_rs1|mux10|S[19]~899_combout\);

-- Location: LCCOMB_X22_Y27_N20
\regfile1|muxes_rs1|mux10|S[19]~900\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~900_combout\ = (\RI1|riOUT\(18) & (\RI1|riOUT\(17))) # (!\RI1|riOUT\(18) & ((\RI1|riOUT\(17) & (\regfile1|muxes_rs1|mux10|S[19]~897_combout\)) # (!\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[19]~899_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(18),
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[19]~897_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[19]~899_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[19]~900_combout\);

-- Location: LCCOMB_X21_Y26_N8
\regfile1|muxes_rs1|mux10|S[19]~903\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~903_combout\ = (\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[19]~900_combout\ & ((\regfile1|muxes_rs1|mux10|S[19]~902_combout\))) # (!\regfile1|muxes_rs1|mux10|S[19]~900_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[19]~895_combout\)))) # (!\RI1|riOUT\(18) & (((\regfile1|muxes_rs1|mux10|S[19]~900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[19]~895_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[19]~902_combout\,
	datac => \RI1|riOUT\(18),
	datad => \regfile1|muxes_rs1|mux10|S[19]~900_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[19]~903_combout\);

-- Location: LCFF_X24_Y23_N9
\regfile1|regx13|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(19));

-- Location: LCFF_X24_Y23_N31
\regfile1|regx15|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux44~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(19));

-- Location: LCCOMB_X24_Y23_N8
\regfile1|muxes_rs1|mux10|S[19]~886\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~886_combout\ = (\regfile1|muxes_rs1|mux10|S[19]~885_combout\ & (((\regfile1|regx15|Q\(19))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[19]~885_combout\ & (\RI1|riOUT\(15) & (\regfile1|regx13|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[19]~885_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx13|Q\(19),
	datad => \regfile1|regx15|Q\(19),
	combout => \regfile1|muxes_rs1|mux10|S[19]~886_combout\);

-- Location: LCCOMB_X20_Y26_N26
\regfile1|muxes_rs1|mux10|S[19]~904\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[19]~904_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[19]~893_combout\ & (\regfile1|muxes_rs1|mux10|S[19]~903_combout\)) # (!\regfile1|muxes_rs1|mux10|S[19]~893_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[19]~886_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (\regfile1|muxes_rs1|mux10|S[19]~893_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[19]~893_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[19]~903_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[19]~886_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[19]~904_combout\);

-- Location: LCCOMB_X20_Y15_N0
\branch1|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~11_combout\ = (\regfile1|muxes_rs2|mux10|S[19]~904_combout\ & (\regfile1|muxes_rs1|mux10|S[19]~904_combout\ & (\regfile1|muxes_rs2|mux10|S[18]~924_combout\ $ (!\regfile1|muxes_rs1|mux10|S[18]~924_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[19]~904_combout\ & (!\regfile1|muxes_rs1|mux10|S[19]~904_combout\ & (\regfile1|muxes_rs2|mux10|S[18]~924_combout\ $ (!\regfile1|muxes_rs1|mux10|S[18]~924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[19]~904_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[18]~924_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[18]~924_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[19]~904_combout\,
	combout => \branch1|Equal0~11_combout\);

-- Location: LCCOMB_X21_Y15_N12
\branch1|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~10_combout\ = (\regfile1|muxes_rs2|mux10|S[17]~944_combout\ & (\regfile1|muxes_rs1|mux10|S[17]~944_combout\ & (\regfile1|muxes_rs2|mux10|S[16]~964_combout\ $ (!\regfile1|muxes_rs1|mux10|S[16]~964_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[17]~944_combout\ & (!\regfile1|muxes_rs1|mux10|S[17]~944_combout\ & (\regfile1|muxes_rs2|mux10|S[16]~964_combout\ $ (!\regfile1|muxes_rs1|mux10|S[16]~964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[17]~944_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[16]~964_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[16]~964_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[17]~944_combout\,
	combout => \branch1|Equal0~10_combout\);

-- Location: LCCOMB_X21_Y15_N28
\branch1|Equal0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~14_combout\ = (\branch1|Equal0~13_combout\ & (\branch1|Equal0~12_combout\ & (\branch1|Equal0~11_combout\ & \branch1|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~13_combout\,
	datab => \branch1|Equal0~12_combout\,
	datac => \branch1|Equal0~11_combout\,
	datad => \branch1|Equal0~10_combout\,
	combout => \branch1|Equal0~14_combout\);

-- Location: LCCOMB_X22_Y17_N30
\branch1|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~8_combout\ = (\regfile1|muxes_rs1|mux10|S[14]~1004_combout\ & (\regfile1|muxes_rs2|mux10|S[14]~1004_combout\ & (\regfile1|muxes_rs1|mux10|S[15]~984_combout\ $ (!\regfile1|muxes_rs2|mux10|S[15]~984_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[14]~1004_combout\ & (!\regfile1|muxes_rs2|mux10|S[14]~1004_combout\ & (\regfile1|muxes_rs1|mux10|S[15]~984_combout\ $ (!\regfile1|muxes_rs2|mux10|S[15]~984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[14]~1004_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[15]~984_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[14]~1004_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[15]~984_combout\,
	combout => \branch1|Equal0~8_combout\);

-- Location: LCCOMB_X25_Y18_N16
\branch1|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~7_combout\ = (\regfile1|muxes_rs1|mux10|S[13]~1024_combout\ & (\regfile1|muxes_rs2|mux10|S[13]~1024_combout\ & (\regfile1|muxes_rs2|mux10|S[12]~1044_combout\ $ (!\regfile1|muxes_rs1|mux10|S[12]~1044_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[13]~1024_combout\ & (!\regfile1|muxes_rs2|mux10|S[13]~1024_combout\ & (\regfile1|muxes_rs2|mux10|S[12]~1044_combout\ $ (!\regfile1|muxes_rs1|mux10|S[12]~1044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[13]~1024_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[13]~1024_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[12]~1044_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[12]~1044_combout\,
	combout => \branch1|Equal0~7_combout\);

-- Location: LCCOMB_X30_Y17_N30
\regfile1|regx15|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx15|Q[8]~feeder_combout\ = \mux0_1|Mux55~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux55~0_combout\,
	combout => \regfile1|regx15|Q[8]~feeder_combout\);

-- Location: LCFF_X30_Y17_N31
\regfile1|regx15|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx15|Q[8]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(8));

-- Location: LCCOMB_X30_Y17_N12
\regfile1|muxes_rs1|mux10|S[8]~1118\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1118_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(8)))) # (!\RI1|riOUT\(15) & (\regfile1|regx12|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx12|Q\(8),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx13|Q\(8),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1118_combout\);

-- Location: LCCOMB_X30_Y17_N26
\regfile1|muxes_rs1|mux10|S[8]~1119\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1119_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[8]~1118_combout\ & (\regfile1|regx15|Q\(8))) # (!\regfile1|muxes_rs1|mux10|S[8]~1118_combout\ & ((\regfile1|regx14|Q\(8)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[8]~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx15|Q\(8),
	datac => \regfile1|regx14|Q\(8),
	datad => \regfile1|muxes_rs1|mux10|S[8]~1118_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1119_combout\);

-- Location: LCCOMB_X30_Y17_N16
\regfile1|muxes_rs1|mux10|S[8]~1120\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1120_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\) # (\regfile1|muxes_rs1|mux10|S[8]~1119_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[8]~1119_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1120_combout\);

-- Location: LCCOMB_X30_Y27_N28
\regfile1|muxes_rs1|mux10|S[8]~1114\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1114_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx7|Q\(8)) # ((!\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx6|Q\(8) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(8),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx6|Q\(8),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1114_combout\);

-- Location: LCCOMB_X30_Y27_N22
\regfile1|muxes_rs1|mux10|S[8]~1116\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1116_combout\ = (\regfile1|muxes_rs1|mux10|S[8]~1115_combout\ & ((\regfile1|muxes_rs1|mux10|S[8]~1114_combout\ & ((\regfile1|regx5|Q\(8)) # (\RI1|riOUT\(16)))) # (!\regfile1|muxes_rs1|mux10|S[8]~1114_combout\ & 
-- ((!\RI1|riOUT\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1115_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[8]~1114_combout\,
	datac => \regfile1|regx5|Q\(8),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1116_combout\);

-- Location: LCCOMB_X30_Y27_N20
\regfile1|muxes_rs1|mux10|S[8]~1117\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1117_combout\ = (\regfile1|muxes_rs1|mux10|S[8]~1116_combout\ & (((\regfile1|regx2|Q\(8)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[8]~1116_combout\ & (\regfile1|regx1|Q\(8) & 
-- (\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx1|Q\(8),
	datab => \regfile1|muxes_rs1|mux10|S[8]~1116_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx2|Q\(8),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1117_combout\);

-- Location: LCCOMB_X30_Y27_N30
\regfile1|muxes_rs1|mux10|S[8]~1121\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1121_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\) # ((\regfile1|muxes_rs1|mux10|S[8]~1113_combout\ & ((\regfile1|regx2|Q\(8)) # (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1113_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx2|Q\(8),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1121_combout\);

-- Location: LCCOMB_X30_Y27_N4
\regfile1|muxes_rs1|mux10|S[8]~1122\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1122_combout\ = (\regfile1|muxes_rs1|mux10|S[8]~1120_combout\ & ((\regfile1|muxes_rs1|mux10|S[8]~1121_combout\) # ((!\regfile1|muxes_rs1|mux10|S[8]~1113_combout\ & \regfile1|muxes_rs1|mux10|S[8]~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1113_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[8]~1120_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[8]~1117_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[8]~1121_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1122_combout\);

-- Location: LCCOMB_X38_Y22_N30
\regfile1|muxes_rs1|mux10|S[8]~1130\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1130_combout\ = (\RI1|riOUT\(15) & ((\regfile1|regx29|Q\(8)) # ((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (((\regfile1|regx28|Q\(8) & !\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx29|Q\(8),
	datab => \regfile1|regx28|Q\(8),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1130_combout\);

-- Location: LCCOMB_X38_Y22_N24
\regfile1|muxes_rs1|mux10|S[8]~1131\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1131_combout\ = (\regfile1|muxes_rs1|mux10|S[8]~1130_combout\ & ((\regfile1|regx31|Q\(8)) # ((!\RI1|riOUT\(16))))) # (!\regfile1|muxes_rs1|mux10|S[8]~1130_combout\ & (((\regfile1|regx30|Q\(8) & \RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx31|Q\(8),
	datab => \regfile1|muxes_rs1|mux10|S[8]~1130_combout\,
	datac => \regfile1|regx30|Q\(8),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1131_combout\);

-- Location: LCFF_X33_Y19_N27
\regfile1|regx23|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux55~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(8));

-- Location: LCCOMB_X33_Y19_N2
\regfile1|muxes_rs1|mux10|S[8]~1123\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1123_combout\ = (\RI1|riOUT\(16) & ((\regfile1|regx22|Q\(8)) # ((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & (((\regfile1|regx20|Q\(8) & !\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \regfile1|regx22|Q\(8),
	datac => \regfile1|regx20|Q\(8),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[8]~1123_combout\);

-- Location: LCCOMB_X33_Y19_N26
\regfile1|muxes_rs1|mux10|S[8]~1124\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1124_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[8]~1123_combout\ & ((\regfile1|regx23|Q\(8)))) # (!\regfile1|muxes_rs1|mux10|S[8]~1123_combout\ & (\regfile1|regx21|Q\(8))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[8]~1123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx21|Q\(8),
	datac => \regfile1|regx23|Q\(8),
	datad => \regfile1|muxes_rs1|mux10|S[8]~1123_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1124_combout\);

-- Location: LCCOMB_X37_Y21_N30
\regfile1|muxes_rs1|mux10|S[8]~1132\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1132_combout\ = (\regfile1|muxes_rs1|mux10|S[8]~1129_combout\ & (((\regfile1|muxes_rs1|mux10|S[8]~1131_combout\)) # (!\RI1|riOUT\(17)))) # (!\regfile1|muxes_rs1|mux10|S[8]~1129_combout\ & (\RI1|riOUT\(17) & 
-- ((\regfile1|muxes_rs1|mux10|S[8]~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1129_combout\,
	datab => \RI1|riOUT\(17),
	datac => \regfile1|muxes_rs1|mux10|S[8]~1131_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[8]~1124_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1132_combout\);

-- Location: LCCOMB_X37_Y21_N16
\regfile1|muxes_rs1|mux10|S[8]~1133\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[8]~1133_combout\ = (\regfile1|muxes_rs1|mux10|S[8]~1122_combout\ & (((\regfile1|muxes_rs1|mux10|S[8]~1132_combout\) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[8]~1122_combout\ & 
-- (\regfile1|muxes_rs1|mux10|S[8]~1112_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[8]~1112_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[8]~1122_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[8]~1132_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[8]~1133_combout\);

-- Location: LCFF_X30_Y21_N5
\regfile1|regx15|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx15|Q\(9));

-- Location: LCFF_X30_Y21_N27
\regfile1|regx13|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx13|Q\(9));

-- Location: LCCOMB_X30_Y21_N6
\regfile1|muxes_rs1|mux10|S[9]~1089\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1089_combout\ = (\regfile1|muxes_rs1|mux10|S[9]~1088_combout\ & (((\regfile1|regx15|Q\(9))) # (!\RI1|riOUT\(15)))) # (!\regfile1|muxes_rs1|mux10|S[9]~1088_combout\ & (\RI1|riOUT\(15) & ((\regfile1|regx13|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1088_combout\,
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx15|Q\(9),
	datad => \regfile1|regx13|Q\(9),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1089_combout\);

-- Location: LCCOMB_X36_Y24_N26
\regfile1|muxes_rs1|mux10|S[9]~1097\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1097_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[9]~1096_combout\) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1096_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1097_combout\);

-- Location: LCCOMB_X28_Y26_N16
\regfile1|regx3|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx3|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx3|Q[9]~feeder_combout\);

-- Location: LCFF_X28_Y26_N17
\regfile1|regx3|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx3|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx3|Q\(9));

-- Location: LCCOMB_X28_Y24_N10
\regfile1|muxes_rs1|mux10|S[9]~1090\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1090_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (\regfile1|regx3|Q\(9) & !\regfile1|muxes_rs1|mux10|S[63]~10_combout\)) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(9),
	datad => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1090_combout\);

-- Location: LCCOMB_X30_Y27_N2
\regfile1|regx6|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx6|Q[9]~feeder_combout\ = \mux0_1|Mux54~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux54~0_combout\,
	combout => \regfile1|regx6|Q[9]~feeder_combout\);

-- Location: LCFF_X30_Y27_N3
\regfile1|regx6|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx6|Q[9]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx6|Q\(9));

-- Location: LCFF_X30_Y27_N13
\regfile1|regx7|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux54~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx7|Q\(9));

-- Location: LCCOMB_X30_Y27_N12
\regfile1|muxes_rs1|mux10|S[9]~1091\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1091_combout\ = (\RI1|riOUT\(15) & (((\regfile1|regx7|Q\(9)) # (!\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & (\regfile1|regx6|Q\(9) & ((\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx6|Q\(9),
	datac => \regfile1|regx7|Q\(9),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1091_combout\);

-- Location: LCCOMB_X36_Y24_N18
\regfile1|muxes_rs1|mux10|S[9]~1092\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1092_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|regx4|Q\(9)) # (\regfile1|muxes_rs1|mux10|S[9]~1091_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datab => \regfile1|regx4|Q\(9),
	datad => \regfile1|muxes_rs1|mux10|S[9]~1091_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1092_combout\);

-- Location: LCCOMB_X36_Y24_N0
\regfile1|muxes_rs1|mux10|S[9]~1093\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1093_combout\ = (\regfile1|muxes_rs1|mux10|S[9]~1092_combout\ & ((\regfile1|muxes_rs1|mux10|S[9]~1091_combout\ & ((\RI1|riOUT\(16)) # (\regfile1|regx5|Q\(9)))) # (!\regfile1|muxes_rs1|mux10|S[9]~1091_combout\ & 
-- (!\RI1|riOUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1091_combout\,
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx5|Q\(9),
	datad => \regfile1|muxes_rs1|mux10|S[9]~1092_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1093_combout\);

-- Location: LCCOMB_X34_Y22_N12
\regfile1|muxes_rs1|mux10|S[9]~1094\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1094_combout\ = (\regfile1|muxes_rs1|mux10|S[9]~1093_combout\ & ((\regfile1|regx2|Q\(9)) # ((!\regfile1|muxes_rs1|mux10|S[63]~6_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[9]~1093_combout\ & 
-- (((\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & \regfile1|regx1|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(9),
	datab => \regfile1|muxes_rs1|mux10|S[9]~1093_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datad => \regfile1|regx1|Q\(9),
	combout => \regfile1|muxes_rs1|mux10|S[9]~1094_combout\);

-- Location: LCCOMB_X36_Y24_N22
\regfile1|muxes_rs1|mux10|S[9]~1099\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1099_combout\ = (\regfile1|muxes_rs1|mux10|S[9]~1097_combout\ & ((\regfile1|muxes_rs1|mux10|S[9]~1098_combout\) # ((!\regfile1|muxes_rs1|mux10|S[9]~1090_combout\ & \regfile1|muxes_rs1|mux10|S[9]~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1098_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[9]~1097_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[9]~1090_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[9]~1094_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1099_combout\);

-- Location: LCCOMB_X20_Y17_N26
\regfile1|muxes_rs1|mux10|S[9]~1110\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[9]~1110_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[9]~1099_combout\ & (\regfile1|muxes_rs1|mux10|S[9]~1109_combout\)) # (!\regfile1|muxes_rs1|mux10|S[9]~1099_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[9]~1089_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & (((\regfile1|muxes_rs1|mux10|S[9]~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[9]~1109_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[9]~1089_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[9]~1099_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[9]~1110_combout\);

-- Location: LCCOMB_X25_Y18_N18
\branch1|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~5_combout\ = (\regfile1|muxes_rs2|mux10|S[8]~1133_combout\ & (\regfile1|muxes_rs1|mux10|S[8]~1133_combout\ & (\regfile1|muxes_rs1|mux10|S[9]~1110_combout\ $ (!\regfile1|muxes_rs2|mux10|S[9]~1110_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[8]~1133_combout\ & (!\regfile1|muxes_rs1|mux10|S[8]~1133_combout\ & (\regfile1|muxes_rs1|mux10|S[9]~1110_combout\ $ (!\regfile1|muxes_rs2|mux10|S[9]~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[8]~1133_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[8]~1133_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[9]~1110_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[9]~1110_combout\,
	combout => \branch1|Equal0~5_combout\);

-- Location: LCCOMB_X25_Y18_N10
\branch1|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~9_combout\ = (\branch1|Equal0~6_combout\ & (\branch1|Equal0~8_combout\ & (\branch1|Equal0~7_combout\ & \branch1|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~6_combout\,
	datab => \branch1|Equal0~8_combout\,
	datac => \branch1|Equal0~7_combout\,
	datad => \branch1|Equal0~5_combout\,
	combout => \branch1|Equal0~9_combout\);

-- Location: LCCOMB_X22_Y25_N18
\branch1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~1_combout\ = (\regfile1|muxes_rs1|mux10|S[3]~1248_combout\ & (\regfile1|muxes_rs2|mux10|S[3]~1248_combout\ & (\regfile1|muxes_rs1|mux10|S[2]~1271_combout\ $ (!\regfile1|muxes_rs2|mux10|S[2]~1271_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[3]~1248_combout\ & (!\regfile1|muxes_rs2|mux10|S[3]~1248_combout\ & (\regfile1|muxes_rs1|mux10|S[2]~1271_combout\ $ (!\regfile1|muxes_rs2|mux10|S[2]~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[3]~1248_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[2]~1271_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[3]~1248_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[2]~1271_combout\,
	combout => \branch1|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y25_N4
\branch1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~0_combout\ = (\regfile1|muxes_rs2|mux10|S[1]~1294_combout\ & (\regfile1|muxes_rs1|mux10|S[1]~1294_combout\ & (\regfile1|muxes_rs2|mux10|S[0]~1317_combout\ $ (!\regfile1|muxes_rs1|mux10|S[0]~1317_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[1]~1294_combout\ & (!\regfile1|muxes_rs1|mux10|S[1]~1294_combout\ & (\regfile1|muxes_rs2|mux10|S[0]~1317_combout\ $ (!\regfile1|muxes_rs1|mux10|S[0]~1317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[1]~1294_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[0]~1317_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[1]~1294_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[0]~1317_combout\,
	combout => \branch1|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y22_N30
\branch1|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~3_combout\ = (\regfile1|muxes_rs2|mux10|S[7]~1156_combout\ & (\regfile1|muxes_rs1|mux10|S[7]~1156_combout\ & (\regfile1|muxes_rs2|mux10|S[6]~1179_combout\ $ (!\regfile1|muxes_rs1|mux10|S[6]~1179_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[7]~1156_combout\ & (!\regfile1|muxes_rs1|mux10|S[7]~1156_combout\ & (\regfile1|muxes_rs2|mux10|S[6]~1179_combout\ $ (!\regfile1|muxes_rs1|mux10|S[6]~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[7]~1156_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[6]~1179_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[7]~1156_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[6]~1179_combout\,
	combout => \branch1|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y25_N22
\branch1|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~4_combout\ = (\branch1|Equal0~2_combout\ & (\branch1|Equal0~1_combout\ & (\branch1|Equal0~0_combout\ & \branch1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~2_combout\,
	datab => \branch1|Equal0~1_combout\,
	datac => \branch1|Equal0~0_combout\,
	datad => \branch1|Equal0~3_combout\,
	combout => \branch1|Equal0~4_combout\);

-- Location: LCCOMB_X21_Y15_N16
\branch1|Equal0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~20_combout\ = (\branch1|Equal0~19_combout\ & (\branch1|Equal0~14_combout\ & (\branch1|Equal0~9_combout\ & \branch1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~19_combout\,
	datab => \branch1|Equal0~14_combout\,
	datac => \branch1|Equal0~9_combout\,
	datad => \branch1|Equal0~4_combout\,
	combout => \branch1|Equal0~20_combout\);

-- Location: LCCOMB_X35_Y14_N4
\branch1|Equal0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~39_combout\ = (\regfile1|muxes_rs2|mux10|S[60]~84_combout\ & (\regfile1|muxes_rs1|mux10|S[60]~84_combout\ & (\regfile1|muxes_rs2|mux10|S[61]~64_combout\ $ (!\regfile1|muxes_rs1|mux10|S[61]~64_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[60]~84_combout\ & (!\regfile1|muxes_rs1|mux10|S[60]~84_combout\ & (\regfile1|muxes_rs2|mux10|S[61]~64_combout\ $ (!\regfile1|muxes_rs1|mux10|S[61]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[60]~84_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[61]~64_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[61]~64_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[60]~84_combout\,
	combout => \branch1|Equal0~39_combout\);

-- Location: LCCOMB_X36_Y22_N8
\branch1|Equal0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~40_combout\ = (\regfile1|muxes_rs1|mux10|S[62]~44_combout\ & (\regfile1|muxes_rs2|mux10|S[62]~44_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~24_combout\ $ (!\regfile1|muxes_rs2|mux10|S[63]~24_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[62]~44_combout\ & (!\regfile1|muxes_rs2|mux10|S[62]~44_combout\ & (\regfile1|muxes_rs1|mux10|S[63]~24_combout\ $ (!\regfile1|muxes_rs2|mux10|S[63]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[62]~44_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~24_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[62]~44_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[63]~24_combout\,
	combout => \branch1|Equal0~40_combout\);

-- Location: LCCOMB_X35_Y14_N26
\branch1|Equal0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~37_combout\ = (\regfile1|muxes_rs2|mux10|S[57]~144_combout\ & (\regfile1|muxes_rs1|mux10|S[57]~144_combout\ & (\regfile1|muxes_rs1|mux10|S[56]~164_combout\ $ (!\regfile1|muxes_rs2|mux10|S[56]~164_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[57]~144_combout\ & (!\regfile1|muxes_rs1|mux10|S[57]~144_combout\ & (\regfile1|muxes_rs1|mux10|S[56]~164_combout\ $ (!\regfile1|muxes_rs2|mux10|S[56]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[57]~144_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[57]~144_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[56]~164_combout\,
	datad => \regfile1|muxes_rs2|mux10|S[56]~164_combout\,
	combout => \branch1|Equal0~37_combout\);

-- Location: LCCOMB_X35_Y14_N6
\branch1|Equal0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~41_combout\ = (\branch1|Equal0~38_combout\ & (\branch1|Equal0~39_combout\ & (\branch1|Equal0~40_combout\ & \branch1|Equal0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~38_combout\,
	datab => \branch1|Equal0~39_combout\,
	datac => \branch1|Equal0~40_combout\,
	datad => \branch1|Equal0~37_combout\,
	combout => \branch1|Equal0~41_combout\);

-- Location: LCCOMB_X31_Y14_N4
\branch1|Equal0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~33_combout\ = (\regfile1|muxes_rs2|mux10|S[50]~284_combout\ & (\regfile1|muxes_rs1|mux10|S[50]~284_combout\ & (\regfile1|muxes_rs2|mux10|S[51]~264_combout\ $ (!\regfile1|muxes_rs1|mux10|S[51]~264_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[50]~284_combout\ & (!\regfile1|muxes_rs1|mux10|S[50]~284_combout\ & (\regfile1|muxes_rs2|mux10|S[51]~264_combout\ $ (!\regfile1|muxes_rs1|mux10|S[51]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[50]~284_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[51]~264_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[51]~264_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[50]~284_combout\,
	combout => \branch1|Equal0~33_combout\);

-- Location: LCCOMB_X33_Y14_N14
\branch1|Equal0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~35_combout\ = (\regfile1|muxes_rs1|mux10|S[55]~184_combout\ & (\regfile1|muxes_rs2|mux10|S[55]~184_combout\ & (\regfile1|muxes_rs2|mux10|S[54]~204_combout\ $ (!\regfile1|muxes_rs1|mux10|S[54]~204_combout\)))) # 
-- (!\regfile1|muxes_rs1|mux10|S[55]~184_combout\ & (!\regfile1|muxes_rs2|mux10|S[55]~184_combout\ & (\regfile1|muxes_rs2|mux10|S[54]~204_combout\ $ (!\regfile1|muxes_rs1|mux10|S[54]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[55]~184_combout\,
	datab => \regfile1|muxes_rs2|mux10|S[54]~204_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[55]~184_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[54]~204_combout\,
	combout => \branch1|Equal0~35_combout\);

-- Location: LCCOMB_X30_Y25_N24
\regfile1|regx21|Q[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx21|Q[52]~feeder_combout\ = \mux0_1|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux11~0_combout\,
	combout => \regfile1|regx21|Q[52]~feeder_combout\);

-- Location: LCFF_X30_Y25_N25
\regfile1|regx21|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx21|Q[52]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx21|Q\(52));

-- Location: LCFF_X33_Y19_N25
\regfile1|regx23|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx23|Q\(52));

-- Location: LCCOMB_X33_Y19_N0
\regfile1|muxes_rs1|mux10|S[52]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~235_combout\ = (\regfile1|muxes_rs1|mux10|S[52]~234_combout\ & (((\regfile1|regx23|Q\(52)) # (!\RI1|riOUT\(15))))) # (!\regfile1|muxes_rs1|mux10|S[52]~234_combout\ & (\regfile1|regx21|Q\(52) & ((\RI1|riOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[52]~234_combout\,
	datab => \regfile1|regx21|Q\(52),
	datac => \regfile1|regx23|Q\(52),
	datad => \RI1|riOUT\(15),
	combout => \regfile1|muxes_rs1|mux10|S[52]~235_combout\);

-- Location: LCCOMB_X38_Y21_N26
\regfile1|regx27|Q[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx27|Q[52]~feeder_combout\ = \mux0_1|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux11~0_combout\,
	combout => \regfile1|regx27|Q[52]~feeder_combout\);

-- Location: LCFF_X38_Y21_N27
\regfile1|regx27|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx27|Q[52]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[27]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx27|Q\(52));

-- Location: LCCOMB_X38_Y21_N8
\regfile1|regx26|Q[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx26|Q[52]~feeder_combout\ = \mux0_1|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux11~0_combout\,
	combout => \regfile1|regx26|Q[52]~feeder_combout\);

-- Location: LCFF_X38_Y21_N9
\regfile1|regx26|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx26|Q[52]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx26|Q\(52));

-- Location: LCCOMB_X38_Y21_N20
\regfile1|muxes_rs1|mux10|S[52]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~236_combout\ = (\RI1|riOUT\(15) & (((\RI1|riOUT\(16))))) # (!\RI1|riOUT\(15) & ((\RI1|riOUT\(16) & ((\regfile1|regx26|Q\(52)))) # (!\RI1|riOUT\(16) & (\regfile1|regx24|Q\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx24|Q\(52),
	datab => \regfile1|regx26|Q\(52),
	datac => \RI1|riOUT\(15),
	datad => \RI1|riOUT\(16),
	combout => \regfile1|muxes_rs1|mux10|S[52]~236_combout\);

-- Location: LCFF_X37_Y19_N21
\regfile1|regx25|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx25|Q\(52));

-- Location: LCCOMB_X38_Y21_N22
\regfile1|muxes_rs1|mux10|S[52]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~237_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[52]~236_combout\ & (\regfile1|regx27|Q\(52))) # (!\regfile1|muxes_rs1|mux10|S[52]~236_combout\ & ((\regfile1|regx25|Q\(52)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[52]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx27|Q\(52),
	datac => \regfile1|muxes_rs1|mux10|S[52]~236_combout\,
	datad => \regfile1|regx25|Q\(52),
	combout => \regfile1|muxes_rs1|mux10|S[52]~237_combout\);

-- Location: LCCOMB_X33_Y13_N0
\regfile1|regx19|Q[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|regx19|Q[52]~feeder_combout\ = \mux0_1|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux0_1|Mux11~0_combout\,
	combout => \regfile1|regx19|Q[52]~feeder_combout\);

-- Location: LCFF_X33_Y13_N1
\regfile1|regx19|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regfile1|regx19|Q[52]~feeder_combout\,
	ena => \regfile1|controlador_loads|load[19]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx19|Q\(52));

-- Location: LCFF_X32_Y19_N21
\regfile1|regx16|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx16|Q\(52));

-- Location: LCCOMB_X33_Y15_N12
\regfile1|muxes_rs1|mux10|S[52]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~238_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15))))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx17|Q\(52))) # (!\RI1|riOUT\(15) & ((\regfile1|regx16|Q\(52))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx17|Q\(52),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx16|Q\(52),
	combout => \regfile1|muxes_rs1|mux10|S[52]~238_combout\);

-- Location: LCCOMB_X33_Y15_N2
\regfile1|muxes_rs1|mux10|S[52]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~239_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[52]~238_combout\ & ((\regfile1|regx19|Q\(52)))) # (!\regfile1|muxes_rs1|mux10|S[52]~238_combout\ & (\regfile1|regx18|Q\(52))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[52]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx18|Q\(52),
	datab => \RI1|riOUT\(16),
	datac => \regfile1|regx19|Q\(52),
	datad => \regfile1|muxes_rs1|mux10|S[52]~238_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[52]~239_combout\);

-- Location: LCCOMB_X33_Y15_N0
\regfile1|muxes_rs1|mux10|S[52]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~240_combout\ = (\RI1|riOUT\(17) & (\RI1|riOUT\(18))) # (!\RI1|riOUT\(17) & ((\RI1|riOUT\(18) & (\regfile1|muxes_rs1|mux10|S[52]~237_combout\)) # (!\RI1|riOUT\(18) & ((\regfile1|muxes_rs1|mux10|S[52]~239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(17),
	datab => \RI1|riOUT\(18),
	datac => \regfile1|muxes_rs1|mux10|S[52]~237_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[52]~239_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[52]~240_combout\);

-- Location: LCCOMB_X33_Y15_N26
\regfile1|muxes_rs1|mux10|S[52]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~243_combout\ = (\RI1|riOUT\(17) & ((\regfile1|muxes_rs1|mux10|S[52]~240_combout\ & (\regfile1|muxes_rs1|mux10|S[52]~242_combout\)) # (!\regfile1|muxes_rs1|mux10|S[52]~240_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[52]~235_combout\))))) # (!\RI1|riOUT\(17) & (((\regfile1|muxes_rs1|mux10|S[52]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[52]~242_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[52]~235_combout\,
	datac => \RI1|riOUT\(17),
	datad => \regfile1|muxes_rs1|mux10|S[52]~240_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[52]~243_combout\);

-- Location: LCCOMB_X32_Y23_N2
\regfile1|muxes_rs1|mux10|S[52]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~229_combout\ = (\RI1|riOUT\(16) & (\RI1|riOUT\(15))) # (!\RI1|riOUT\(16) & ((\RI1|riOUT\(15) & (\regfile1|regx5|Q\(52))) # (!\RI1|riOUT\(15) & ((\regfile1|regx4|Q\(52))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(16),
	datab => \RI1|riOUT\(15),
	datac => \regfile1|regx5|Q\(52),
	datad => \regfile1|regx4|Q\(52),
	combout => \regfile1|muxes_rs1|mux10|S[52]~229_combout\);

-- Location: LCCOMB_X35_Y25_N28
\regfile1|muxes_rs1|mux10|S[52]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~230_combout\ = (\RI1|riOUT\(16) & ((\regfile1|muxes_rs1|mux10|S[52]~229_combout\ & (\regfile1|regx7|Q\(52))) # (!\regfile1|muxes_rs1|mux10|S[52]~229_combout\ & ((\regfile1|regx6|Q\(52)))))) # (!\RI1|riOUT\(16) & 
-- (((\regfile1|muxes_rs1|mux10|S[52]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx7|Q\(52),
	datab => \regfile1|regx6|Q\(52),
	datac => \RI1|riOUT\(16),
	datad => \regfile1|muxes_rs1|mux10|S[52]~229_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[52]~230_combout\);

-- Location: LCCOMB_X35_Y25_N10
\regfile1|muxes_rs1|mux10|S[52]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~231_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & ((\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & ((\regfile1|muxes_rs1|mux10|S[52]~230_combout\))) # (!\regfile1|muxes_rs1|mux10|S[63]~10_combout\ & 
-- (\regfile1|regx3|Q\(52))))) # (!\regfile1|muxes_rs1|mux10|S[63]~9_combout\ & (((\regfile1|muxes_rs1|mux10|S[63]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~9_combout\,
	datab => \regfile1|regx3|Q\(52),
	datac => \regfile1|muxes_rs1|mux10|S[63]~10_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[52]~230_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[52]~231_combout\);

-- Location: LCCOMB_X36_Y25_N28
\regfile1|muxes_rs1|mux10|S[52]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~232_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & ((\regfile1|muxes_rs1|mux10|S[52]~231_combout\ & (\regfile1|regx2|Q\(52))) # (!\regfile1|muxes_rs1|mux10|S[52]~231_combout\ & ((\regfile1|regx1|Q\(52)))))) # 
-- (!\regfile1|muxes_rs1|mux10|S[63]~6_combout\ & (((\regfile1|muxes_rs1|mux10|S[52]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx2|Q\(52),
	datab => \regfile1|muxes_rs1|mux10|S[63]~6_combout\,
	datac => \regfile1|regx1|Q\(52),
	datad => \regfile1|muxes_rs1|mux10|S[52]~231_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[52]~232_combout\);

-- Location: LCCOMB_X36_Y22_N26
\regfile1|muxes_rs1|mux10|S[52]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~233_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & ((\regfile1|muxes_rs1|mux10|S[52]~228_combout\) # ((\regfile1|muxes_rs1|mux10|S[63]~5_combout\)))) # (!\regfile1|muxes_rs1|mux10|S[63]~2_combout\ & 
-- (((!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & \regfile1|muxes_rs1|mux10|S[52]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[52]~228_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[63]~2_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[52]~232_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[52]~233_combout\);

-- Location: LCFF_X37_Y22_N11
\regfile1|regx10|Q[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux0_1|Mux11~0_combout\,
	sload => VCC,
	ena => \regfile1|controlador_loads|load[10]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regfile1|regx10|Q\(52));

-- Location: LCCOMB_X37_Y22_N6
\regfile1|muxes_rs1|mux10|S[52]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~225_combout\ = (\RI1|riOUT\(16) & (((\RI1|riOUT\(15)) # (\regfile1|regx10|Q\(52))))) # (!\RI1|riOUT\(16) & (\regfile1|regx8|Q\(52) & (!\RI1|riOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|regx8|Q\(52),
	datab => \RI1|riOUT\(16),
	datac => \RI1|riOUT\(15),
	datad => \regfile1|regx10|Q\(52),
	combout => \regfile1|muxes_rs1|mux10|S[52]~225_combout\);

-- Location: LCCOMB_X36_Y17_N6
\regfile1|muxes_rs1|mux10|S[52]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~226_combout\ = (\RI1|riOUT\(15) & ((\regfile1|muxes_rs1|mux10|S[52]~225_combout\ & (\regfile1|regx11|Q\(52))) # (!\regfile1|muxes_rs1|mux10|S[52]~225_combout\ & ((\regfile1|regx9|Q\(52)))))) # (!\RI1|riOUT\(15) & 
-- (((\regfile1|muxes_rs1|mux10|S[52]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI1|riOUT\(15),
	datab => \regfile1|regx11|Q\(52),
	datac => \regfile1|muxes_rs1|mux10|S[52]~225_combout\,
	datad => \regfile1|regx9|Q\(52),
	combout => \regfile1|muxes_rs1|mux10|S[52]~226_combout\);

-- Location: LCCOMB_X36_Y17_N8
\regfile1|muxes_rs1|mux10|S[52]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \regfile1|muxes_rs1|mux10|S[52]~244_combout\ = (\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & ((\regfile1|muxes_rs1|mux10|S[52]~233_combout\ & (\regfile1|muxes_rs1|mux10|S[52]~243_combout\)) # (!\regfile1|muxes_rs1|mux10|S[52]~233_combout\ & 
-- ((\regfile1|muxes_rs1|mux10|S[52]~226_combout\))))) # (!\regfile1|muxes_rs1|mux10|S[63]~5_combout\ & (((\regfile1|muxes_rs1|mux10|S[52]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs1|mux10|S[63]~5_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[52]~243_combout\,
	datac => \regfile1|muxes_rs1|mux10|S[52]~233_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[52]~226_combout\,
	combout => \regfile1|muxes_rs1|mux10|S[52]~244_combout\);

-- Location: LCCOMB_X31_Y14_N26
\branch1|Equal0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~34_combout\ = (\regfile1|muxes_rs2|mux10|S[53]~224_combout\ & (\regfile1|muxes_rs1|mux10|S[53]~224_combout\ & (\regfile1|muxes_rs2|mux10|S[52]~244_combout\ $ (!\regfile1|muxes_rs1|mux10|S[52]~244_combout\)))) # 
-- (!\regfile1|muxes_rs2|mux10|S[53]~224_combout\ & (!\regfile1|muxes_rs1|mux10|S[53]~224_combout\ & (\regfile1|muxes_rs2|mux10|S[52]~244_combout\ $ (!\regfile1|muxes_rs1|mux10|S[52]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regfile1|muxes_rs2|mux10|S[53]~224_combout\,
	datab => \regfile1|muxes_rs1|mux10|S[53]~224_combout\,
	datac => \regfile1|muxes_rs2|mux10|S[52]~244_combout\,
	datad => \regfile1|muxes_rs1|mux10|S[52]~244_combout\,
	combout => \branch1|Equal0~34_combout\);

-- Location: LCCOMB_X31_Y14_N12
\branch1|Equal0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~36_combout\ = (\branch1|Equal0~32_combout\ & (\branch1|Equal0~33_combout\ & (\branch1|Equal0~35_combout\ & \branch1|Equal0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~32_combout\,
	datab => \branch1|Equal0~33_combout\,
	datac => \branch1|Equal0~35_combout\,
	datad => \branch1|Equal0~34_combout\,
	combout => \branch1|Equal0~36_combout\);

-- Location: LCCOMB_X31_Y14_N18
\branch1|Equal0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \branch1|Equal0~42_combout\ = (\branch1|Equal0~31_combout\ & (\branch1|Equal0~20_combout\ & (\branch1|Equal0~41_combout\ & \branch1|Equal0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branch1|Equal0~31_combout\,
	datab => \branch1|Equal0~20_combout\,
	datac => \branch1|Equal0~41_combout\,
	datad => \branch1|Equal0~36_combout\,
	combout => \branch1|Equal0~42_combout\);

-- Location: LCCOMB_X32_Y27_N16
\PC1|pcOUT~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~14_combout\ = (\selPC~combout\(1) & (\mux3_1|S\(1))) # (!\selPC~combout\(1) & ((\outPC_mais4[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux3_1|S\(1),
	datab => \selPC~combout\(1),
	datad => \outPC_mais4[1]~2_combout\,
	combout => \PC1|pcOUT~14_combout\);

-- Location: LCFF_X31_Y27_N9
\PC1|pcOUT[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[1]~12_combout\,
	sdata => \PC1|pcOUT~14_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(1));

-- Location: LCCOMB_X31_Y28_N6
\PC1|pcOUT~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC1|pcOUT~36_combout\ = (\selPC~combout\(1) & ((\mux3_1|S\(8)))) # (!\selPC~combout\(1) & (\outPC_mais4[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selPC~combout\(1),
	datac => \outPC_mais4[8]~16_combout\,
	datad => \mux3_1|S\(8),
	combout => \PC1|pcOUT~36_combout\);

-- Location: LCFF_X31_Y27_N23
\PC1|pcOUT[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC1|pcOUT[8]~34_combout\,
	sdata => \PC1|pcOUT~36_combout\,
	sload => \selPC~combout\(0),
	ena => \PC1|pcOUT[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC1|pcOUT\(8));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selMUX1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selMUX1);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selMUX2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selMUX2);

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selAlu[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selAlu(0));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selAlu[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selAlu(1));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selAlu[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selAlu(2));

-- Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selAlu[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selAlu(3));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\selAlu[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_selAlu(4));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(0));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(1));

-- Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(2));

-- Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(3));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(4));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(5));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(6));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(7));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(8));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(9));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(10));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(11));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(12));

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(13));

-- Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(14));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(15));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(16));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(17));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(18));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(19));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(20));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(21));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(22));

-- Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(23));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(24));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(25));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(26));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(27));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(28));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(29));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(30));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(31));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(32));

-- Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(33));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(34));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(35));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[36]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(36));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[37]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(37));

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[38]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(38));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[39]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(39));

-- Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[40]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(40));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[41]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(41));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[42]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(42));

-- Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[43]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(43));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[44]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(44));

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[45]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(45));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[46]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(46));

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[47]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(47));

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[48]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(48));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[49]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(49));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[50]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(50));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[51]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(51));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[52]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(52));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[53]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(53));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[54]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(54));

-- Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[55]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(55));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[56]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(56));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[57]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(57));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[58]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(58));

-- Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[59]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(59));

-- Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[60]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(60));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[61]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(61));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[62]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(62));

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\dataOUT[63]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_dataOUT(63));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\branchOUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \branch1|LessThan0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_branchOUT(0));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\branchOUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \branch1|LessThan1~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_branchOUT(1));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\branchOUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \branch1|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_branchOUT(2));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(0));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(1));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(2));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(3));

-- Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(4));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(5));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(6));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(7));

-- Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(8));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(9));

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(10));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(11));

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(12));

-- Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outAddress[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outAddress(13));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(0));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(1));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(3));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(4));

-- Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(5));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(6));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\outMemProg[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_outMemProg(31));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(0));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(1));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(2));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(3));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(4));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(5));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(6));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(7));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(8));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(9));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(10));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\addressMemProg[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC1|pcOUT\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_addressMemProg(11));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\enableOUTcheck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_enableOUTcheck);

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[63]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(63));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\enableINcheck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_enableINcheck);

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[62]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(62));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[61]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(61));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[60]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(60));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[59]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(59));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[58]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(58));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[57]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(57));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[56]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(56));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[55]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(55));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[54]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(54));

-- Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[53]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(53));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[52]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(52));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[51]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(51));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[50]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(50));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[49]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(49));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[48]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(48));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[47]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(47));

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[46]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(46));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[45]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(45));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[44]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(44));

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[43]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(43));

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[42]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(42));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[41]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(41));

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[40]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(40));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[39]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(39));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[38]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(38));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[37]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(37));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[36]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(36));

-- Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(35));

-- Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(34));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(33));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(32));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(31));

-- Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(30));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(29));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(28));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(27));

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(26));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(25));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(24));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(23));

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(22));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(21));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(20));

-- Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(19));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(18));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(17));

-- Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(16));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(15));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(14));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(13));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(12));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(11));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(10));

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(9));

-- Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(8));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(7));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(6));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(4));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(3));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(2));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(1));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dataIN[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_dataIN(0));
END structure;


