//Verilog generated by VPR  from post-place-and-route implementation
module fabric_clk_buf_primitive_inst (
    input \wire1 ,
    output \wire_out_clk ,
    output \$auto$rs_design_edit.cc:880:execute$414 
);

    //Wires
    wire \wire1_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$414_output_0_0 ;
    wire \dffre_wire_out_clk_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_wire_out_clk_input_0_0 ;
    wire \dffre_wire_out_clk_clock_0_0 ;
    wire \$auto$rs_design_edit.cc:880:execute$414_input_0_0 ;
    wire \wire_out_clk_input_0_0 ;
    wire \dffre_wire_out_clk_input_1_0 ;
    wire \dffre_wire_out_clk_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:880:execute$414_input_0_1 ;

    //IO assignments
    assign \wire_out_clk  = \wire_out_clk_input_0_0 ;
    assign \$auto$rs_design_edit.cc:880:execute$414  = \$auto$rs_design_edit.cc:880:execute$414_input_0_0 ;
    assign \wire1_output_0_0  = \wire1 ;

    //Interconnect
    fpga_interconnect \routing_segment_wire1_output_0_0_to_dffre_wire_out_clk_input_0_0  (
        .datain(\wire1_output_0_0 ),
        .dataout(\dffre_wire_out_clk_input_0_0 )
    );

    fpga_interconnect \routing_segment_wire1_output_0_0_to_dffre_wire_out_clk_clock_0_0  (
        .datain(\wire1_output_0_0 ),
        .dataout(\dffre_wire_out_clk_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:880:execute$414_output_0_0_to_$auto$rs_design_edit.cc:880:execute$414_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:880:execute$414_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:880:execute$414_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wire_out_clk_output_0_0_to_wire_out_clk_input_0_0  (
        .datain(\dffre_wire_out_clk_output_0_0 ),
        .dataout(\wire_out_clk_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_wire_out_clk_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_wire_out_clk_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_wire_out_clk_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_wire_out_clk_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:880:execute$414_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:880:execute$414_input_0_1 )
    );


    //Cell instances
    DFFRE #(
    ) \dffre_wire_out_clk  (
        .C(\dffre_wire_out_clk_clock_0_0 ),
        .D(\dffre_wire_out_clk_input_0_0 ),
        .E(\dffre_wire_out_clk_input_2_0 ),
        .R(\dffre_wire_out_clk_input_1_0 ),
        .Q(\dffre_wire_out_clk_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:880:execute$414  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:880:execute$414_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:880:execute$414_output_0_0 )
    );


endmodule
