{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@88:98@HdlIdDef", "\nlocalparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);\nlocalparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);\n\nlocalparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\nlocalparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@87:97", "localparam RAM_LATENCY = 2;\n\nlocalparam SRC_ADDR_ALIGN = $clog2(SRC_DATA_WIDTH/8);\nlocalparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);\n\nlocalparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\nlocalparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\n"], ["hdl/library/util_do_ram/util_do_ram.v@90:100", "localparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);\n\nlocalparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\nlocalparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\n"]], "Diff Content": {"Delete": [[93, "localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n"]], "Add": []}}