// Seed: 2711000416
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    output wor id_3,
    input tri id_4,
    input uwire id_5
);
  tri0 id_7;
  id_8 :
  assert property (@(posedge !1) 1 - id_7 !=? 1) id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output tri0 id_7
);
  id_9(
      id_3, 1, id_5
  ); module_0(
      id_0, id_3, id_7, id_3, id_5, id_5
  );
endmodule
