#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 21 09:26:20 2019
# Process ID: 29796
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15944
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/hdl_projects/mb_linux/mb_linux.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/design_1.bd}
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {ddr3_sdram} -objects [get_bd_cells mig_7series_0]
generate_target all [get_files  C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.xci]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property -dict [list CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.ENABLE_TEMP_BUS {true} CONFIG.VCCAUX_ALARM {false}] [get_bd_cells xadc_wiz_0]
set_property location {4 1516 386} [get_bd_cells xadc_wiz_0]
connect_bd_net [get_bd_pins xadc_wiz_0/s_axi_aclk] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins xadc_wiz_0/s_axi_aresetn] [get_bd_pins rst_mig_7series_0_83M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/s_axi_lite] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M06_AXI]
connect_bd_net [get_bd_pins xadc_wiz_0/temp_out] [get_bd_pins mig_7series_0/device_temp_i]
save_bd_design
validate_bd_design
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M06_ARESETN] [get_bd_pins rst_mig_7series_0_83M/peripheral_aresetn]
validate_bd_design
assign_bd_address [get_bd_addr_segs {xadc_wiz_0/s_axi_lite/Reg }]
validate_bd_design
regenerate_bd_layout -routing
save_bd_design
reset_run synth_1
reset_run design_1_mig_7series_0_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force C:/hdl_projects/mb_linux/mb_linux.runs/impl_1/design_1_wrapper.sysdef C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/hdl_projects/mb_linux/mb_linux.sdk -hwspec C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/hdl_projects/mb_linux/mb_linux.sdk -hwspec C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.NUM_PORTS {5}] [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins xadc_wiz_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In4]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_microblaze_0_axi_intc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force C:/hdl_projects/mb_linux/mb_linux.runs/impl_1/design_1_wrapper.sysdef C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf

archive_project C:/hdl_projects/mb_linux.xpr.zip -temp_dir C:/temp -force -exclude_run_results -include_local_ip_cache -include_config_settings
