Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/SiS_Generic_ConvertCRData/SiS_Generic_ConvertCRData.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/SiS_Generic_ConvertCRData/SiS_Generic_ConvertCRData --family="Arria 10" --part=10AX115U1F45I1SG
Info: SiS_Generic_ConvertCRData: "Transforming system: SiS_Generic_ConvertCRData"
Info: SiS_Generic_ConvertCRData: "Naming system components in system: SiS_Generic_ConvertCRData"
Info: SiS_Generic_ConvertCRData: "Processing generation queue"
Info: SiS_Generic_ConvertCRData: "Generating: SiS_Generic_ConvertCRData"
Info: SiS_Generic_ConvertCRData: "Generating: SiS_Generic_ConvertCRData_internal"
Info: SiS_Generic_ConvertCRData: Done "SiS_Generic_ConvertCRData" with 2 modules, 230 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/SiS_Generic_ConvertCRData/SiS_Generic_ConvertCRData.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/SiS_Generic_ConvertCRData/SiS_Generic_ConvertCRData --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
