[IEP]
@ = 0x0FDBB0000, 0x00010000

FRM_START = 0x0000 ; Frame start and frame state register
IEP_CONFIG0 = 0x0004 ; IEP configuration register0
GATING_CTRL = 0x0010 ; IEP auto gating register
STATUS = 0x0014 ; IEP status
INT_EN = 0x0020 ; IEP interrupt enable
INT_CLR = 0x0024 ; IEP interrupt clear
INT_STS = 0x0028 ; IEP interrupt status
INT_RAW_STS = 0x002C ; IEP interrupt raw status
VIR_SRC_IMG_WIDTH = 0x0030 ; Source image virtual width
VIR_DST_IMG_WIDTH = 0x0034 ; Destination image virtual width
SRC_IMG_SIZE = 0x0038 ; Source image size
DIL_CONFIG0 = 0x0040 ; Deinterlace configuration register0
IEP_TIMEOUT_CFG = 0x0050 ; Timeout configuration
IEP_VERSION_INFO = 0x0054 ; IEP version information
DBG_FRM_CNT = 0x0058 ; Frame counter
DBG_TIMEOUT_CNT = 0x005C ; Timeout counter
SRC_ADDR_CURY = 0x0060 ; Start address of source current image(Y), frame address
SRC_ADDR_NXTY = 0x0064 ; Start address of source next image(Y), frame address
SRC_ADDR_PREY = 0x0068 ; Start address of source previous image(Y), frame address
SRC_ADDR_CURUV = 0x006C ; Start address of source current image(UV), SP mode UV frame or U P mode frame address
SRC_ADDR_CURV = 0x0070 ; Start address of source current image(V), P mode V frame address
SRC_ADDR_NXTUV = 0x0074 ; Start address of source next image(UV), SP mode UV frame or U P mode frame address
SRC_ADDR_NXTV = 0x0078 ; Start address of source next image(V), P mode V frame address
SRC_ADDR_PREUV = 0x007C ; Start address of source previous image(UV), SP mode UV frame address or U P mode frame address
SRC_ADDR_PREV = 0x0080 ; Start address of source previous image(V), P mode V frame address
SRC_ADDR_MD = 0x0084 ; MD load address base register0
SRC_ADDR_MV = 0x0088 ; MV load address base register0
ROI_ADDR = 0x008C ; ROI address register
DST_ADDR_TOPY = 0x00B0 ; DST top frame luma address register
DST_ADDR_BOTY = 0x00B4 ; DST bottom frame luma address register
DST_ADDR_TOPC = 0x00B8 ; DST top frame chroma address register
DST_ADDR_BOTC = 0x00BC ; DST bottom frame chroma address register
DST_ADDR_MD = 0x00C0 ; MD output base address register
DST_ADDR_MV = 0x00C4 ; MV output base address register
MD_CONFIG0 = 0x00E0 ; Motion Detection configuration
DECT_CONFIG0 = 0x00E4 ; Frame field detection, pulldown detection, OSD detection, combine detection
OSD_LIMIT_CONFIG = 0x00F0 ; OSD limit area detection configuration
OSD_LIMIT_AREA0 = 0x00F4 ; OSD limit area 0
OSD_LIMIT_AREA1 = 0x00F8 ; OSD limit area 1
OSD_CONFIG0 = 0x00FC ; OSD detection configuration
OSD_AREA_CONF0 = 0x0100 ; OSD area 0
OSD_AREA_CONF1 = 0x0104 ; OSD area 1
OSD_AREA_CONF2 = 0x0108 ; OSD area 2
OSD_AREA_CONF3 = 0x010C ; OSD area 3
OSD_AREA_CONF4 = 0x0110 ; OSD area 4
OSD_AREA_CONF5 = 0x0114 ; OSD area 5
OSD_AREA_CONF6 = 0x0118 ; OSD area 6
OSD_AREA_CONF7 = 0x011C ; OSD area 7
ME_CONFIG0 = 0x0120 ; ME search configuration
ME_LIMIT_CONFIG = 0x0124 ; ME search limit
MV_TRU_LIST0 = 0x0128 ; MV trust list0~3
MV_TRU_LIST1 = 0x012C ; MV trust list4~7
EEDI_CONFIG0 = 0x0130 ; EEDI configuration register0
BLE_CONFIG0 = 0x0134 ; BLE configuration register0
COMB_CONFIG0 = 0x0138 ; COMB DECT configuration register0
DIL_MTN_TAB0 = 0x0140 ; DIL_MTN_TAB0 table value
DIL_MTN_TAB1 = 0x0144 ; DIL_MTN_TAB1 table value
DIL_MTN_TAB2 = 0x0148 ; DIL_MTN_TAB2 table value
DIL_MTN_TAB3 = 0x014C ; DIL_MTN_TAB3 table value
DIL_MTN_TAB4 = 0x0150 ; DIL_MTN_TAB4 table value
DIL_MTN_TAB5 = 0x0154 ; DIL_MTN_TAB5 table value
DIL_MTN_TAB6 = 0x0158 ; DIL_MTN_TAB6 table value
DIL_MTN_TAB7 = 0x015C ; DIL_MTN_TAB7 table value
DIL_MTN_TAB8 = 0x0160 ; DIL_MTN_TAB8 table value
DIL_MTN_TAB9 = 0x0164 ; DIL_MTN_TAB9 table value
DIL_MTN_TAB10 = 0x0168 ; DIL_MTN_TAB10 table value
DIL_MTN_TAB11 = 0x016C ; DIL_MTN_TAB11 table value
DIL_MTN_TAB12 = 0x0170 ; DIL_MTN_TAB12 table value
DIL_MTN_TAB13 = 0x0174 ; DIL_MTN_TAB13 table value
DIL_MTN_TAB14 = 0x0178 ; DIL_MTN_TAB14 table value
DIL_MTN_TAB15 = 0x017C ; DIL_MTN_TAB15 table value
RO_PD_TCNT = 0x0400 ; Pulldown detection top field counter
RO_PD_BCNT = 0x0404 ; Pulldown detection bottom field counter
RO_FF_CUR_TCNT = 0x0408 ; Frame field detection current frame top field counter
RO_FF_CUR_BCNT = 0x040C ; Frame field detection current frame bottom field counter
RO_FF_NXT_TCNT = 0x0410 ; Frame field detection next frame top field counter
RO_FF_NXT_BCNT = 0x0414 ; Frame field detection next frame bottom field counter
RO_FF_BLE_TCNT = 0x0418 ; Frame field detection current and next frame blend top field counter
RO_FF_BLE_BCNT = 0x041C ; Frame field detection current and next frame blend bottom field counter
RO_FF_COMB_NZ = 0x0420 ; Frame field detection current frame combine detection none zero number
RO_FF_COMB_F = 0x0424 ; Frame field detection current frame combine detection number
RO_OSD_NUM = 0x0428 ; OSD area detection number
RO_OUT_COMB_CNT = 0x042C ; Deinterlace output combine detection
RO_FF_GRADT_TCNT = 0x0430 ; Frame field detection, gradient top field counter
RO_FF_GRADT_BCNT = 0x0434 ; Frame field detection, gradt bottom field counter
RO_MC_VLD_CNT = 0x0438 ; MC valid counter
RO_OSD_AREA0_X = 0x0440 ; OSD area detection area0 x
RO_OSD_AREA0_Y = 0x0444 ; OSD area detection area0 y
RO_OSD_AREA1_X = 0x0448 ; OSD area detection area1 x
RO_OSD_AREA1_Y = 0x044C ; OSD area detection area1 y
RO_OSD_AREA2_X = 0x0450 ; OSD area detection area2 x
RO_OSD_AREA2_Y = 0x0454 ; OSD area detection area2 y
RO_OSD_AREA3_X = 0x0458 ; OSD area detection area3 x
RO_OSD_AREA3_Y = 0x045C ; OSD area detection area3 y
RO_OSD_AREA4_X = 0x0460 ; OSD area detection area4 x
RO_OSD_AREA4_Y = 0x0464 ; OSD area detection area4 y
RO_OSD_AREA5_X = 0x0468 ; OSD area detection area5 x
RO_OSD_AREA5_Y = 0x046C ; OSD area detection area5 y
RO_OSD_AREA6_X = 0x0470 ; OSD area detection area6 x
RO_OSD_AREA6_Y = 0x0474 ; OSD area detection area6 y
RO_OSD_AREA7_X = 0x0478 ; OSD area detection area7 x
RO_OSD_AREA7_Y = 0x047C ; OSD area detection area7 y
RO_MV_HIST_BIN0 = 0x0480 ; MV histogram
RO_MV_HIST_BIN1 = 0x0484 ; MV histogram
RO_MV_HIST_BIN2 = 0x0488 ; MV histogram
RO_MV_HIST_BIN3 = 0x048C ; MV histogram
RO_MV_HIST_BIN4 = 0x0490 ; MV histogram
RO_MV_HIST_BIN5 = 0x0494 ; MV histogram
RO_MV_HIST_BIN6 = 0x0498 ; MV histogram
RO_MV_HIST_BIN7 = 0x049C ; MV histogram
RO_MV_HIST_BIN8 = 0x04A0 ; MV histogram
RO_MV_HIST_BIN9 = 0x04A4 ; MV histogram
RO_MV_HIST_BIN10 = 0x04A8 ; MV histogram
RO_MV_HIST_BIN11 = 0x04AC ; MV histogram
RO_MV_HIST_BIN12 = 0x04B0 ; MV histogram
RO_MV_HIST_BIN13 = 0x04B4 ; MV histogram
RO_MV_HIST_BIN14 = 0x04B8 ; MV histogram
RO_MV_HIST_BIN15 = 0x04BC ; MV histogram
RO_MV_HIST_BIN16 = 0x04C0 ; MV histogram
RO_MV_HIST_BIN17 = 0x04C4 ; MV histogram
RO_MV_HIST_BIN18 = 0x04C8 ; MV histogram
RO_MV_HIST_BIN19 = 0x04CC ; MV histogram
RO_MV_HIST_BIN20 = 0x04D0 ; MV histogram
RO_MV_HIST_BIN21 = 0x04D4 ; MV histogram
RO_MV_HIST_BIN22 = 0x04D8 ; MV histogram
RO_MV_HIST_BIN23 = 0x04DC ; MV histogram
RO_MV_HIST_BIN24 = 0x04E0 ; MV histogram
RO_MV_HIST_BIN25 = 0x04E4 ; MV histogram
RO_MV_HIST_BIN26 = 0x04E8 ; MV histogram
RO_MV_HIST_BIN27 = 0x04EC ; MV histogram
PERF_LATENCY_CTRL0 = 0x0600 ; Only exist when this IP has axi_performance monitor feature
PERF_LATENCY_CTRL1 = 0x0604 ; Only exist when this IP has axi_performance monitor feature
PERF_RD_MAX_LATENCY_NUM = 0x0608 ; Only exist when this IP has axi_performance monitor feature
PERF_RD_LATENCY_SAMP_NUM = 0x060C ; Only exist when this IP has axi_performance monitor feature
PERF_RD_LATENCY_ACC_SUM = 0x0610 ; Only exist when this IP has axi_performance monitor feature
PERF_RD_AXI_TOTAL_BYTE = 0x0614 ; Only exist when this IP has axi_performance monitor feature
PERF_WR_AXI_TOTAL_BYTE = 0x0618 ; Only exist when this IP has axi_performance monitor feature
PERF_WORKING_CNT = 0x061C ; Only exist when this IP has axi_performance monitor feature
MMU_DTE_ADDR = 0x0800 ; MMU DTE address
MMU_STATUS = 0x0804 ; MMU status
MMU_CMD = 0x0808 ; MMU command
MMU_PAGE_FAULT_ADDR = 0x080C ; Page fault address
MMU_ZAP_ONE_LINE = 0x0810 ; MMU zap one line
MMU_INT_RAWSTAT = 0x0814 ; MMU interruption raw status
MMU_INT_CLEAR = 0x0818 ; MMU interruption clear
MMU_INT_MASK = 0x081C ; MMU interruption mask
MMU_INT_STATUS = 0x0820 ; MMU interruption status
MMU_AUTO_GATING = 0x0824 ; MMU auto gating configure
MMU_ID = 0x0828 ; MMU ID

