$comment
	File created using the following command:
		vcd file eitbit_par_register.msim.vcd -direction
$end
$date
	Sun May 05 16:51:49 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module eitbit_par_register_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " data [7:0] $end
$var reg 1 # en $end
$var reg 1 $ rset $end
$var wire 1 % q [7] $end
$var wire 1 & q [6] $end
$var wire 1 ' q [5] $end
$var wire 1 ( q [4] $end
$var wire 1 ) q [3] $end
$var wire 1 * q [2] $end
$var wire 1 + q [1] $end
$var wire 1 , q [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 clk~combout $end
$var wire 1 5 clk~clkctrl_outclk $end
$var wire 1 6 rset~combout $end
$var wire 1 7 rset~clkctrl_outclk $end
$var wire 1 8 en~combout $end
$var wire 1 9 q[0]~reg0_regout $end
$var wire 1 : q[1]~reg0_regout $end
$var wire 1 ; q[2]~reg0_regout $end
$var wire 1 < q[3]~reg0feeder_combout $end
$var wire 1 = q[3]~reg0_regout $end
$var wire 1 > q[4]~reg0feeder_combout $end
$var wire 1 ? q[4]~reg0_regout $end
$var wire 1 @ q[5]~reg0feeder_combout $end
$var wire 1 A q[5]~reg0_regout $end
$var wire 1 B q[6]~reg0_regout $end
$var wire 1 C q[7]~reg0feeder_combout $end
$var wire 1 D q[7]~reg0_regout $end
$var wire 1 E data~combout [7] $end
$var wire 1 F data~combout [6] $end
$var wire 1 G data~combout [5] $end
$var wire 1 H data~combout [4] $end
$var wire 1 I data~combout [3] $end
$var wire 1 J data~combout [2] $end
$var wire 1 K data~combout [1] $end
$var wire 1 L data~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1111101 "
0#
1$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
16
17
08
09
0:
0;
1<
0=
1>
0?
1@
0A
0B
0C
0D
1L
0K
1J
1I
1H
1G
1F
0E
$end
#20000
1!
14
15
0-
#30000
0$
06
07
1-
#40000
0!
04
05
0-
#60000
1!
14
15
1-
#80000
b11111101 "
b10111101 "
b10110101 "
0!
0I
0F
1E
04
05
0-
0<
1C
#100000
1#
1!
18
14
15
1-
1D
1A
1?
1;
19
1%
1'
1(
1*
1,
#120000
0!
04
05
0-
#140000
1!
14
15
1-
#160000
b10010101 "
b10000101 "
b10000111 "
b111 "
0!
1K
0H
0G
0E
04
05
0-
0>
0@
0C
#180000
1!
14
15
1-
0D
0A
0?
1:
0%
0'
0(
1+
#200000
0!
04
05
0-
#220000
1!
14
15
1-
#240000
b11 "
b10 "
b100010 "
b110010 "
b10110010 "
0!
0L
0J
1H
1G
1E
04
05
0-
1>
1@
1C
#260000
1!
14
15
1-
1D
1A
1?
0;
09
1%
1'
1(
0*
0,
#280000
0!
04
05
0-
#300000
1!
14
15
1-
#320000
0#
b10110000 "
b10110100 "
b10110101 "
b10010101 "
b10000101 "
0!
08
1L
0K
1J
0H
0G
04
05
0-
0>
0@
#340000
1!
14
15
1-
#360000
0!
04
05
0-
#380000
1!
14
15
1-
#400000
b101 "
b1 "
b0 "
0!
0L
0J
0E
04
05
0-
0C
#420000
1#
1!
18
14
15
1-
0D
0A
0?
0:
0%
0'
0(
0+
#440000
0!
04
05
0-
#460000
1!
14
15
1-
#480000
b1000000 "
b11000000 "
b11000100 "
0!
1J
1F
1E
04
05
0-
1C
#500000
1!
14
15
1-
1D
1B
1;
1%
1&
1*
#510000
0#
08
0-
#520000
0!
04
05
1-
#540000
1!
14
15
0-
#560000
b11100100 "
0!
1G
04
05
1-
1@
#580000
1$
1!
16
14
15
17
0-
0D
0B
0;
0%
0&
0*
#590000
1#
18
1-
#600000
0!
04
05
0-
#610000
0$
06
07
1-
#620000
1!
14
15
0-
1D
1B
1A
1;
1%
1&
1'
1*
#640000
b11101100 "
b11111100 "
b11111101 "
b10111101 "
b10111001 "
0!
1L
0J
1I
1H
0F
04
05
1-
1<
1>
#660000
1!
14
15
0-
0B
1?
1=
0;
19
0&
1(
1)
0*
1,
#680000
0!
04
05
1-
#700000
1!
14
15
0-
#720000
b10011001 "
b10010001 "
b10010101 "
0!
1J
0I
0G
04
05
1-
0<
0@
#740000
1!
14
15
0-
0A
0=
1;
0'
0)
1*
#760000
0#
0!
08
04
05
1-
#780000
1!
14
15
0-
#800000
b10010111 "
b10000111 "
b10000110 "
b11000110 "
b11100110 "
b11101110 "
0!
0L
1K
1I
0H
1G
1F
04
05
1-
1<
0>
1@
#820000
1!
14
15
0-
#840000
0!
04
05
1-
#860000
1!
14
15
0-
#880000
b11101010 "
b11111010 "
b11111011 "
b10111011 "
b10110011 "
0!
1L
0J
0I
1H
0F
04
05
1-
0<
1>
#900000
1!
14
15
0-
#920000
0!
04
05
1-
#940000
1!
14
15
0-
#960000
b110011 "
b110001 "
b110101 "
b100101 "
b100100 "
b1100100 "
b1101100 "
0!
0L
0K
1J
1I
0H
1F
0E
04
05
1-
1<
0>
0C
#980000
1!
14
15
0-
