
---------- Begin Simulation Statistics ----------
final_tick                               861270157000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90232                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                    90522                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11287.66                       # Real time elapsed on the host
host_tick_rate                               76301947                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018503624                       # Number of instructions simulated
sim_ops                                    1021785258                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.861270                       # Number of seconds simulated
sim_ticks                                861270157000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.157632                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              120953160                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           138775180                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16605548                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188206842                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16301251                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16414742                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          113491                       # Number of indirect misses.
system.cpu0.branchPred.lookups              239089332                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662499                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819904                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9838614                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221017315                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28199161                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466263                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58453067                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415608                       # Number of instructions committed
system.cpu0.commit.committedOps             893237724                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1550168770                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576220                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.381142                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1132579221     73.06%     73.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    244965465     15.80%     88.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61265234      3.95%     92.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54911504      3.54%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     16169037      1.04%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5891908      0.38%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2032377      0.13%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4154863      0.27%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28199161      1.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1550168770                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341604                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525379                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414635                       # Number of loads committed
system.cpu0.commit.membars                    1641871                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641880      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491124815     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234527     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762680     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237724                       # Class of committed instruction
system.cpu0.commit.refs                     390997242                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415608                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237724                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.901935                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.901935                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            180962228                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6771073                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119662425                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             976907043                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               667943493                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                703337071                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9847669                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12929584                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3145144                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  239089332                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                179814769                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    894194851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4230121                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          173                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1003762337                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          169                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33229260                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140863                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         654425733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137254411                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.591382                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1565235605                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.643410                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               837586875     53.51%     53.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               547971052     35.01%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               110851295      7.08%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                52025942      3.32%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7468442      0.48%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6229386      0.40%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1431123      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643289      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28201      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1565235605                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      132080727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9876896                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228544415                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548839                       # Inst execution rate
system.cpu0.iew.exec_refs                   413484552                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113462049                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160393539                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            304770991                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1968274                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5301257                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117152188                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          951677404                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300022503                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3523687                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            931553223                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1032055                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2331718                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9847669                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4189263                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        37920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17696003                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11807                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9363                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3619637                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24356356                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6569581                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9363                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       873058                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9003838                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                383410323                       # num instructions consuming a value
system.cpu0.iew.wb_count                    925274789                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858227                       # average fanout of values written-back
system.cpu0.iew.wb_producers                329053228                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.545140                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     925305227                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1135398361                       # number of integer regfile reads
system.cpu0.int_regfile_writes              590876368                       # number of integer regfile writes
system.cpu0.ipc                              0.525780                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.525780                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643405      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508420258     54.37%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838645      0.84%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.18%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           301904995     32.29%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113630385     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             935076911                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     937411                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001002                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 141365     15.08%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                699117     74.58%     89.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                96926     10.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             934370847                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3436374893                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    925274722                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1010125416                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 945794630                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                935076911                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5882774                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58439676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            48193                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3416511                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27626974                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1565235605                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.597403                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.791915                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          870861888     55.64%     55.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          499286221     31.90%     87.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160869196     10.28%     97.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26817566      1.71%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4035085      0.26%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2920862      0.19%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             301741      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              99864      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              43182      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1565235605                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.550915                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14529336                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2448270                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           304770991                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117152188                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1541                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1697316332                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    25223990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168259654                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569167298                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3098327                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               680746588                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4655990                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6717                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1178077297                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             967483401                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          621795313                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                692878337                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4943784                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9847669                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13220280                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52628010                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1178077241                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        283077                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4653                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8188109                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4652                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2473641147                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1918453434                       # The number of ROB writes
system.cpu0.timesIdled                       20466118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1497                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.966559                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11668947                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13733576                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3128949                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17921016                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            241436                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         343774                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          102338                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20530153                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23746                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819643                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2216401                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299006                       # Number of branches committed
system.cpu1.commit.bw_lim_events               748576                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29651600                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41841940                       # Number of instructions committed
system.cpu1.commit.committedOps              42661786                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    225654008                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189058                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.791501                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    206061754     91.32%     91.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9803167      4.34%     95.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3723310      1.65%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3388073      1.50%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1101852      0.49%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       188508      0.08%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       562152      0.25%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76616      0.03%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       748576      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    225654008                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317193                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40176600                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551665                       # Number of loads committed
system.cpu1.commit.membars                    1639370                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639370      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24985792     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371308     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665175      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42661786                       # Class of committed instruction
system.cpu1.commit.refs                      16036495                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41841940                       # Number of Instructions Simulated
system.cpu1.committedOps                     42661786                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.536563                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.536563                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            169786173                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               917921                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10354416                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82332447                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16132433                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40400703                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2217408                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2182158                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2194135                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20530153                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12229626                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    212870266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               566700                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      93716199                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6259912                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.088622                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14730629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11910383                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.404541                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         230730852                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.420346                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.917983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173210985     75.07%     75.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34483033     14.95%     90.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14228549      6.17%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5257114      2.28%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  914735      0.40%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1260250      0.55%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1345510      0.58%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3445      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27231      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           230730852                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         929669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2257329                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13272441                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.225040                       # Inst execution rate
system.cpu1.iew.exec_refs                    18097540                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5271759                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              154966407                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19790803                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2038465                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1891366                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8189726                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72304571                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12825781                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1826169                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52132864                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                975307                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               704841                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2217408                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2301970                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        26461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          222753                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10609                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2110                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1901                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8239138                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3704896                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2110                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       633321                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1624008                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26384874                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51359719                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.790166                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20848433                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.221703                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51384601                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67329307                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32212564                       # number of integer regfile writes
system.cpu1.ipc                              0.180617                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.180617                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639579      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33728676     62.51%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            13994412     25.94%     91.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4596214      8.52%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53959033                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     890262                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016499                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 128682     14.45%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677825     76.14%     90.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83752      9.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53209701                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         339589429                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51359707                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101948393                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66208204                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53959033                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6096367                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29642784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            50276                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3636733                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20788849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    230730852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.233861                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657769                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          195098775     84.56%     84.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24232116     10.50%     95.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7034566      3.05%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2692140      1.17%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1172858      0.51%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             238178      0.10%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             162857      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              72995      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26367      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      230730852                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.232923                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12849206                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2330153                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19790803                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8189726                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       231660521                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1490873256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161686521                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27212830                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3385148                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18790530                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                755468                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8097                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98411175                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77928854                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49881952                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39153737                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4033615                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2217408                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8860993                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22669122                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98411163                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21663                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               801                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9021582                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           797                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   297217752                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149708408                       # The number of ROB writes
system.cpu1.timesIdled                          36084                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.819965                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9564609                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10768535                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2050714                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14378481                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            253170                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         321287                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           68117                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16735758                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24933                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819651                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1590005                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10229669                       # Number of branches committed
system.cpu2.commit.bw_lim_events               610065                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17201140                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41652270                       # Number of instructions committed
system.cpu2.commit.committedOps              42472104                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    226024436                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.187909                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.787005                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    206657911     91.43%     91.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9592970      4.24%     95.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3636773      1.61%     97.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3383314      1.50%     98.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1080779      0.48%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       201346      0.09%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       783666      0.35%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        77612      0.03%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       610065      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    226024436                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318250                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39995386                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489449                       # Number of loads committed
system.cpu2.commit.membars                    1639356                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639356      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24870956     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309100     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652551      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42472104                       # Class of committed instruction
system.cpu2.commit.refs                      15961663                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41652270                       # Number of Instructions Simulated
system.cpu2.committedOps                     42472104                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.526057                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.526057                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            181998514                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               465059                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8736364                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66166724                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11996707                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31315517                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1591041                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               948168                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2206457                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16735758                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9304733                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    215940950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               425535                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      72532760                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4103500                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.072710                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11115515                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9817779                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.315123                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         229108236                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.324266                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.794104                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               183475143     80.08%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28032442     12.24%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11100107      4.84%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4079973      1.78%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  925508      0.40%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  909313      0.40%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  555909      0.24%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3334      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26507      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           229108236                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1064566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1630668                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12014591                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.216727                       # Inst execution rate
system.cpu2.iew.exec_refs                    18020889                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5243147                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              164162773                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             15941990                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1269405                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1548946                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6714494                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59665901                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12777742                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1585252                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49884669                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1018677                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               705022                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1591041                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2593049                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        26739                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          218261                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10555                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2077                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1662                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4452541                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2242280                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2077                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       525863                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1104805                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25269842                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49109311                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.796960                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20139062                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.213358                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49134104                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63937418                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31251600                       # number of integer regfile writes
system.cpu2.ipc                              0.180961                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.180961                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639578      3.19%      3.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31314712     60.84%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13945921     27.10%     91.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4569561      8.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51469921                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     881642                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017129                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 120423     13.66%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                676786     76.76%     90.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                84430      9.58%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50711970                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         332978548                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49109299                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         76860734                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  55860803                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51469921                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3805098                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17193796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            48855                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1345472                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10892643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    229108236                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.224653                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.651544                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          195602694     85.38%     85.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22342112      9.75%     95.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6882033      3.00%     98.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2620238      1.14%     99.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1182948      0.52%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             223974      0.10%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             154651      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              73227      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26359      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      229108236                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.223614                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9017938                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1641103                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            15941990                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6714494                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu2.numCycles                       230172802                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1492360949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              172319999                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27105750                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4987770                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14125964                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                592556                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7192                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81033432                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63364629                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40381823                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30787228                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4257802                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1591041                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10260319                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13276073                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81033420                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23685                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               828                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10498141                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           827                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   285086484                       # The number of ROB reads
system.cpu2.rob.rob_writes                  122435738                       # The number of ROB writes
system.cpu2.timesIdled                          35397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.478650                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11042188                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11565086                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2422025                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16576512                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            216430                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         250420                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           33990                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19132762                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21591                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1836202                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10572503                       # Number of branches committed
system.cpu3.commit.bw_lim_events               595387                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459654                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24165015                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42593806                       # Number of instructions committed
system.cpu3.commit.committedOps              43413644                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    227153114                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.191121                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.788661                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    207222822     91.23%     91.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9901675      4.36%     95.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3745007      1.65%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3500330      1.54%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1118767      0.49%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       210201      0.09%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       780679      0.34%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        78246      0.03%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       595387      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    227153114                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292061                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40876509                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834999                       # Number of loads committed
system.cpu3.commit.membars                    1639351                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639351      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25382971     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654639     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736542      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43413644                       # Class of committed instruction
system.cpu3.commit.refs                      16391193                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42593806                       # Number of Instructions Simulated
system.cpu3.committedOps                     43413644                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.446819                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.446819                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            177399362                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               588836                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9871848                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75982349                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13444146                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 36140630                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1837224                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1941409                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2450857                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19132762                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10639356                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    216374084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               571123                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      85176195                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4846094                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.082469                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12475087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11258618                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.367138                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         231272219                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.379904                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.859926                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               178350642     77.12%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31667727     13.69%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13392347      5.79%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4900927      2.12%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  968966      0.42%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1175602      0.51%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  786347      0.34%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3169      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26492      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           231272219                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         728539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1877298                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13105382                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.225908                       # Inst execution rate
system.cpu3.iew.exec_refs                    18649769                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5395148                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159037966                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18566643                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1652249                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1409583                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7643460                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67571215                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13254621                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1618591                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52410885                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                901699                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               836986                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1837224                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2471219                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        29082                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          238290                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13384                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2034                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1719                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6731644                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3087266                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2034                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       566571                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1310727                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26405406                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51566771                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.787003                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20781123                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.222270                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51596999                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67442203                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32453130                       # number of integer regfile writes
system.cpu3.ipc                              0.183593                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.183593                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639582      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33205179     61.46%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14454771     26.75%     91.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4729798      8.75%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54029476                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     887949                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016435                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 123618     13.92%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                679992     76.58%     90.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                84336      9.50%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53277828                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         340270256                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51566759                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91729789                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62617031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54029476                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4954184                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24157570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            51163                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2494530                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16317250                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    231272219                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.233619                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658396                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          195693286     84.62%     84.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24141179     10.44%     95.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6975423      3.02%     98.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2782370      1.20%     99.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1194916      0.52%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             226407      0.10%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             158188      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              74086      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26364      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      231272219                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.232885                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11208684                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2084321                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18566643                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7643460                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    231                       # number of misc regfile reads
system.cpu3.numCycles                       232000758                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1490533473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              167504497                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27607948                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4787222                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15838083                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                792918                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7950                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             91417841                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              72108440                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45901920                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 35413249                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4446455                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1837224                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10653101                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18293972                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        91417829                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26065                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               845                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10640307                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           841                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   294135021                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139280402                       # The number of ROB writes
system.cpu3.timesIdled                          26140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1076921                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                25507                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1272762                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12413938                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4638312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9201216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       701087                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        98000                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58174937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4974928                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116771999                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5072928                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1892079                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3053580                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1509205                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              888                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            538                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2744182                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2744141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1892079                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           741                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13837433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13837433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    492147200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               492147200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1334                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4638428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4638428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4638428                       # Request fanout histogram
system.membus.respLayer1.occupancy        24754751485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22748775086                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5524316344.444445                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32223646416.473087                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265133574000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   115487450500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 745782706500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9237402                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9237402                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9237402                       # number of overall hits
system.cpu2.icache.overall_hits::total        9237402                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        67331                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         67331                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        67331                       # number of overall misses
system.cpu2.icache.overall_misses::total        67331                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1776336000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1776336000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1776336000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1776336000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9304733                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9304733                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9304733                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9304733                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007236                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007236                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007236                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007236                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 26382.141955                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 26382.141955                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 26382.141955                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 26382.141955                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          101                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        52854                       # number of writebacks
system.cpu2.icache.writebacks::total            52854                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        14445                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        14445                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        14445                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        14445                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        52886                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        52886                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        52886                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        52886                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1283030000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1283030000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1283030000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1283030000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005684                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005684                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005684                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005684                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 24260.295730                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 24260.295730                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 24260.295730                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 24260.295730                       # average overall mshr miss latency
system.cpu2.icache.replacements                 52854                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9237402                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9237402                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        67331                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        67331                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1776336000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1776336000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9304733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9304733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007236                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007236                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 26382.141955                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 26382.141955                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        14445                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        14445                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        52886                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        52886                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1283030000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1283030000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005684                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005684                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 24260.295730                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 24260.295730                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.133252                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9123085                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            52854                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           172.609169                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        401132000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.133252                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972914                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972914                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18662352                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18662352                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13716964                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13716964                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13716964                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13716964                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2375958                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2375958                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2375958                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2375958                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 214218581442                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 214218581442                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 214218581442                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 214218581442                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16092922                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16092922                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16092922                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16092922                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.147640                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.147640                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.147640                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.147640                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90160.929378                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90160.929378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90160.929378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90160.929378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1547374                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       191004                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            27935                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2409                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    55.391946                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.287671                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1013515                       # number of writebacks
system.cpu2.dcache.writebacks::total          1013515                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1769463                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1769463                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1769463                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1769463                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       606495                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       606495                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       606495                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       606495                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  58303744954                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  58303744954                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  58303744954                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  58303744954                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037687                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037687                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037687                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037687                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 96132.276365                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96132.276365                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 96132.276365                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96132.276365                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1013515                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11068642                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11068642                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1372114                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1372114                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 115614953000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 115614953000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12440756                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12440756                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.110292                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.110292                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84260.457221                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84260.457221                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1075347                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1075347                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296767                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296767                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  24358173500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  24358173500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023854                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023854                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 82078.443695                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82078.443695                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2648322                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2648322                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1003844                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1003844                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  98603628442                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  98603628442                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.274863                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.274863                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 98226.047515                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98226.047515                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       694116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       694116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309728                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309728                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33945571454                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33945571454                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084807                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084807                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109598.006812                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109598.006812                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          183                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4134500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4134500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.349904                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.349904                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22592.896175                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22592.896175                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           67                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           67                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3130500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3130500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.221797                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.221797                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26987.068966                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26987.068966                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1058000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1058000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.455041                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.455041                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6335.329341                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6335.329341                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       919000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       919000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.444142                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.444142                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5638.036810                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5638.036810                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       225500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       225500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       201500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400853                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400853                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418798                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418798                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44890162500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44890162500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819651                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819651                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510947                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510947                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107188.101424                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107188.101424                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418798                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418798                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44471364500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44471364500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510947                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510947                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106188.101424                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106188.101424                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.028948                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15143644                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1025171                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.771822                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        401143500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.028948                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.875905                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.875905                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34852124                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34852124                       # Number of data accesses
system.cpu3.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5911599071.428572                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33335071570.939980                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265133355000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   116408674000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 744861483000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10593260                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10593260                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10593260                       # number of overall hits
system.cpu3.icache.overall_hits::total       10593260                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        46096                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         46096                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        46096                       # number of overall misses
system.cpu3.icache.overall_misses::total        46096                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1135953000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1135953000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1135953000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1135953000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10639356                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10639356                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10639356                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10639356                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004333                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004333                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24643.201145                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24643.201145                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24643.201145                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24643.201145                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        37701                       # number of writebacks
system.cpu3.icache.writebacks::total            37701                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8363                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8363                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8363                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8363                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        37733                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        37733                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        37733                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        37733                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    879119500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    879119500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    879119500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    879119500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003547                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003547                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003547                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003547                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23298.425781                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23298.425781                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23298.425781                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23298.425781                       # average overall mshr miss latency
system.cpu3.icache.replacements                 37701                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10593260                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10593260                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        46096                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        46096                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1135953000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1135953000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10639356                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10639356                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24643.201145                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24643.201145                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8363                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8363                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        37733                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        37733                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    879119500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    879119500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003547                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003547                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23298.425781                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23298.425781                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.133031                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10461790                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            37701                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           277.493700                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408373000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.133031                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972907                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972907                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21316445                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21316445                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14213883                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14213883                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14213883                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14213883                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2407879                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2407879                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2407879                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2407879                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 216357421032                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 216357421032                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 216357421032                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 216357421032                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16621762                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16621762                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16621762                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16621762                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.144863                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.144863                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.144863                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.144863                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89853.942425                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89853.942425                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89853.942425                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89853.942425                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1562482                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       248642                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            29626                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3077                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.740228                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.806630                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1025401                       # number of writebacks
system.cpu3.dcache.writebacks::total          1025401                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1793945                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1793945                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1793945                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1793945                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613934                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613934                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613934                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613934                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  58495214896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  58495214896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  58495214896                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58495214896                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036936                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 95279.321386                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95279.321386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 95279.321386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95279.321386                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1025401                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11487133                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11487133                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1398507                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1398507                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 115844550500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 115844550500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12885640                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12885640                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.108532                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.108532                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82834.444518                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82834.444518                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1098505                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1098505                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       300002                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       300002                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  24195361500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  24195361500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023282                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023282                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 80650.667329                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80650.667329                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2726750                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2726750                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1009372                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1009372                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 100512870532                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 100512870532                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736122                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736122                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.270166                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.270166                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99579.610423                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99579.610423                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       695440                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       695440                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34299853396                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34299853396                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.084026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 109258.863053                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 109258.863053                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          210                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          210                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4145500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4145500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.387454                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.387454                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19740.476190                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19740.476190                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2998000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2998000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.197417                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.197417                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 28018.691589                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28018.691589                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1129000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1129000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          394                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          394                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.461929                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.461929                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6203.296703                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6203.296703                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       976000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       976000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.436548                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.436548                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5674.418605                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5674.418605                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       227000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       227000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396425                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396425                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423215                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423215                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45100296500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45100296500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516343                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516343                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106565.921577                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106565.921577                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423214                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423214                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44677081500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44677081500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516341                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516341                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105566.171015                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105566.171015                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.849627                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15647990                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036967                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.090152                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408384500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.849627                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.932801                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.932801                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35921673                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35921673                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    741882558.823529                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2656052381.983116                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11002245500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   848658153500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12612003500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    152740438                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       152740438                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    152740438                       # number of overall hits
system.cpu0.icache.overall_hits::total      152740438                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27074331                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27074331                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27074331                       # number of overall misses
system.cpu0.icache.overall_misses::total     27074331                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 354830527496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 354830527496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 354830527496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 354830527496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    179814769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    179814769                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    179814769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    179814769                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150568                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150568                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150568                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150568                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13105.791146                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13105.791146                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13105.791146                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13105.791146                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3220                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.137255                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23854619                       # number of writebacks
system.cpu0.icache.writebacks::total         23854619                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3219678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3219678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3219678                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3219678                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23854653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23854653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23854653                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23854653                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 304068204999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 304068204999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 304068204999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 304068204999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132662                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132662                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132662                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132662                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12746.704175                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12746.704175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12746.704175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12746.704175                       # average overall mshr miss latency
system.cpu0.icache.replacements              23854619                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    152740438                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      152740438                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27074331                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27074331                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 354830527496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 354830527496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    179814769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    179814769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150568                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150568                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13105.791146                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13105.791146                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3219678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3219678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23854653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23854653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 304068204999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 304068204999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132662                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132662                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12746.704175                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12746.704175                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          176594812                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23854619                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.402961                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        383484189                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       383484189                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    348763403                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       348763403                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    348763403                       # number of overall hits
system.cpu0.dcache.overall_hits::total      348763403                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39573131                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39573131                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39573131                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39573131                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 810520079562                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 810520079562                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 810520079562                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 810520079562                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388336534                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388336534                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388336534                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388336534                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101904                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101904                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101904                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101904                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20481.575733                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20481.575733                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20481.575733                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20481.575733                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2008701                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       101200                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            51802                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1288                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.776514                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31305918                       # number of writebacks
system.cpu0.dcache.writebacks::total         31305918                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8674493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8674493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8674493                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8674493                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30898638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30898638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30898638                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30898638                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 479125183039                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 479125183039                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 479125183039                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 479125183039                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079567                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079567                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079567                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079567                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15506.352838                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15506.352838                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15506.352838                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15506.352838                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31305918                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247906439                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247906439                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30670374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30670374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 539565010500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 539565010500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278576813                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278576813                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17592.384446                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17592.384446                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4658886                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4658886                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26011488                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26011488                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 356747967500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 356747967500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13715.015746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13715.015746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100856964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100856964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8902757                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8902757                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 270955069062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 270955069062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759721                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759721                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081111                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081111                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30434.961783                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30434.961783                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4015607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4015607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4887150                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4887150                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 122377215539                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 122377215539                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044526                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044526                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25040.609668                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25040.609668                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1821                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1821                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1255                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1255                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     90442000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     90442000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.407997                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.407997                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72065.338645                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72065.338645                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1226                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1226                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009428                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009428                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48017.241379                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48017.241379                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2818                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2818                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       913000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       913000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2982                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2982                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054997                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054997                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5567.073171                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5567.073171                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       751000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       751000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054997                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054997                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4579.268293                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4579.268293                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45284567000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45284567000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819904                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819904                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508390                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508390                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108640.113139                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108640.113139                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416831                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416831                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44867736000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44867736000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508390                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508390                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107640.113139                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107640.113139                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971303                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          380486277                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31315245                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.150193                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971303                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999103                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999103                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        809640267                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       809640267                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23793273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30061402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               45758                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              151460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               45832                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              149009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               33177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              158087                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54437998                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23793273                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30061402                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              45758                       # number of overall hits
system.l2.overall_hits::.cpu1.data             151460                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              45832                       # number of overall hits
system.l2.overall_hits::.cpu2.data             149009                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              33177                       # number of overall hits
system.l2.overall_hits::.cpu3.data             158087                       # number of overall hits
system.l2.overall_hits::total                54437998                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1243900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5696                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            866472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            864275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            866941                       # number of demand (read+write) misses
system.l2.demand_misses::total                3920273                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61379                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1243900                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5696                       # number of overall misses
system.l2.overall_misses::.cpu1.data           866472                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7054                       # number of overall misses
system.l2.overall_misses::.cpu2.data           864275                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4556                       # number of overall misses
system.l2.overall_misses::.cpu3.data           866941                       # number of overall misses
system.l2.overall_misses::total               3920273                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5231003486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 128743678310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    545371493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  98916802208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    673579995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  99051736736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    442098991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  99352418237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     432956689456                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5231003486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 128743678310                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    545371493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  98916802208                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    673579995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  99051736736                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    442098991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  99352418237                       # number of overall miss cycles
system.l2.overall_miss_latency::total    432956689456                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23854652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31305302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1017932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           52886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1013284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           37733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1025028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58358271                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23854652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31305302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1017932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          52886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1013284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          37733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1025028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58358271                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.039734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.110701                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.133381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.852944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.120743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.845773                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067176                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.039734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.110701                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.133381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.852944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.120743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.845773                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067176                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85224.645009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103500.022759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95746.399754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114160.413964                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95489.083499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114606.735976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97036.652985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114601.129993                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110440.443677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85224.645009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103500.022759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95746.399754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114160.413964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95489.083499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114606.735976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97036.652985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114601.129993                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110440.443677                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             728857                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15051                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.425819                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    343283                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3053580                       # number of writebacks
system.l2.writebacks::total                   3053580                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            389                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          17931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            837                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14036                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            656                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          13901                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               62788                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           389                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         17931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           837                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14036                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           656                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         13901                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              62788                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        60990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1225969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       852203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       850239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       853040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3857485                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1225969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       852203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       850239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       853040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       786435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4643920                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4591771490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 114903086976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    441285994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  89107821416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    551488497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  89248560939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    354975995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  89506003405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 388704994712                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4591771490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 114903086976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    441285994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  89107821416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    551488497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  89248560939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    354975995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  89506003405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  80748668460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 469453663172                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.039162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.095755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.837190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.117555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.839092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.103358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.832211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066100                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.039162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.095755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.837190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.117555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.839092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.103358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.832211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079576                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75287.284637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93724.300513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89564.845545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104561.731672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88706.529998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104968.792233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91019.485897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104925.916024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100766.430644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75287.284637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93724.300513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89564.845545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104561.731672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88706.529998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104968.792233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91019.485897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104925.916024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102676.849911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101089.954860                       # average overall mshr miss latency
system.l2.replacements                        9619274                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8420432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8420432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8420432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8420432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49633931                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49633931                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49633931                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49633931                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       786435                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         786435                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  80748668460                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  80748668460                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102676.849911                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102676.849911                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  129                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       421500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       421500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.869565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.254902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.283333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.322581                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.410959                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10537.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4683.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       807500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       266999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       342500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       401000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1817999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.869565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.254902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.283333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.322581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.410959                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20538.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20147.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20199.988889                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.413793                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.413793                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.443299                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       180500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       251000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       202000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       237000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       870500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.413793                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.413793                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.443299                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20244.186047                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4508398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            56005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            55846                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            59595                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4679844                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         790789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         661615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         661087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         665956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2779447                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  85366946691                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76285503163                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  76378027191                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  76889223162                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  314919700207                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5299187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7459291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.149228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.921957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.922104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.917862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.372615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107951.611228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115301.955311                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115534.002621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115456.911811                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113303.006032                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        11830                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8077                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         8142                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         8184                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            36233                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       778959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       653538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       652945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       657772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2743214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  76431773780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68946710242                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  68999727274                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  69438862240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 283817073536                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.146996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.910702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.910748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.906583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.367758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98120.406568                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105497.630194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105674.639172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105566.765141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103461.513953                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23793273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         45758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         45832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         33177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23918040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5696                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            78685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5231003486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    545371493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    673579995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    442098991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6892053965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23854652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        52886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        37733                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23996725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.110701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.133381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.120743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85224.645009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95746.399754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95489.083499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97036.652985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87590.442460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          389                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          769                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          837                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          656                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2651                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4927                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        76034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4591771490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    441285994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    551488497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    354975995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5939521976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.095755                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.117555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.103358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75287.284637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89564.845545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88706.529998                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91019.485897                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78116.658021                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25553004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        95455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        93163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        98492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25840114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       453111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       204857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       203188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       200985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1062141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43376731619                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22631299045                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  22673709545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  22463195075                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111144935284                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26006115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       300312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       296351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       299477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26902255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.682147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.685633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.671120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95730.917190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110473.642809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111589.806214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 111765.530139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104642.354719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6101                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6192                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5894                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5717                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23904                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       447010                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       198665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       197294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       195268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1038237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38471313196                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20161111174                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  20248833665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  20067141165                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  98948399200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.661529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.665744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.652030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86063.652258                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101482.954592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102632.789973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102767.177238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95304.250571                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          130                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          125                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          133                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          114                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               502                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          222                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          261                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          229                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          210                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             922                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2793486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3339476                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      3808973                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      3314482                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13256417                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          352                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          386                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          362                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          324                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1424                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.630682                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.676166                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.632597                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.648148                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.647472                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12583.270270                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12794.927203                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 16633.069869                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 15783.247619                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14377.892625                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           41                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          181                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          212                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          178                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          741                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3729473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4346460                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3675472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3440482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     15191887                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.517045                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.549223                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.491713                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.521605                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.520365                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20491.609890                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20502.169811                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20648.719101                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20357.881657                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20501.871795                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999878                       # Cycle average of tags in use
system.l2.tags.total_refs                   117129122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9619957                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.175639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.196864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.128915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.723858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.055555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.040270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.052688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.028366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.116635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.621478                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.214435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.228461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 940935013                       # Number of tag accesses
system.l2.tags.data_accesses                940935013                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3903296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      78478272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        315328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54556160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        397888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      54430272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        249600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      54611520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     49775744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          296718080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3903296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       315328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       397888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       249600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4866112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195429120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195429120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1226223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         852440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         850473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         853305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       777746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4636220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3053580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3053580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4532023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         91119228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           366120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63343841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           461978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         63197676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           289805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         63408118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     57793415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             344512204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4532023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       366120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       461978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       289805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5649925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226908036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226908036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226908036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4532023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        91119228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          366120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63343841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          461978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        63197676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          289805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        63408118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     57793415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            571420240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2988479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1152319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    847943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    845844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    847309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    776294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002708204750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184831                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184831                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9388865                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2815279                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4636220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3053580                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4636220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3053580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90478                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65101                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            231122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            234492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            277136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            461682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            391042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            274411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            304439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            297386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            304211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            255542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           258991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           275851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           283158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           236376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           225380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           234523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            192655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167824                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 198659631102                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22728710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            283892293602                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43702.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62452.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1982403                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597682                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4636220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3053580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1142224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1174826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  941534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  546251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  191013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   51606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   38298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  49426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  67533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  34512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  30669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  26485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  21652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 209645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 206299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3954100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.946132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.290992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   162.037656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2932548     74.16%     74.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       622834     15.75%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       170516      4.31%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        84890      2.15%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32140      0.81%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16928      0.43%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11884      0.30%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9768      0.25%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        72592      1.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3954100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.593580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.858442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.806044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184830    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184831                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.660181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171829     92.97%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              832      0.45%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8245      4.46%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2603      1.41%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              859      0.46%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              280      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              113      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               54      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184831                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              290927488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5790592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191260928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               296718080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195429120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       337.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       222.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    344.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  861270053500                       # Total gap between requests
system.mem_ctrls.avgGap                     112001.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3903296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     73748416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       315328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54268352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       397888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54134016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       249600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     54227776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     49682816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191260928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4532022.813371437602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 85627506.538578465581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 366119.733090902853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63009674.210736647248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 461978.157220650115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62853699.922172039747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 289804.538066677749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 62962562.396086834371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 57685518.993316285312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 222068449.075497239828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1226223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       852440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       850473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       853305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       777746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3053580                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2065874037                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64317696525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    232960523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  53387050623                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    288574012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  53608033026                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    190249522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  53767928466                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  56033926868                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20646093434152                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33872.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52451.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47282.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62628.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46416.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63033.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48781.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63011.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72046.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6761274.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14035676340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7460119920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14808588480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7671322440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     67987788960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     131221981710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     220225019040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       463410496890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.054748                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 571130899052                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28759640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 261379617948                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14196661920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7545689580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17648009400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7928397000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     67987788960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     243192206580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     125934303360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       484433056800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.463535                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 324958837927                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28759640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 507551679073                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5866505622.047244                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33200116228.904068                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265133529500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   116223943000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 745046214000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12167000                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12167000                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12167000                       # number of overall hits
system.cpu1.icache.overall_hits::total       12167000                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        62626                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         62626                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        62626                       # number of overall misses
system.cpu1.icache.overall_misses::total        62626                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1490233000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1490233000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1490233000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1490233000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12229626                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12229626                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12229626                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12229626                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005121                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005121                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005121                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005121                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23795.755756                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23795.755756                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23795.755756                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23795.755756                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51422                       # number of writebacks
system.cpu1.icache.writebacks::total            51422                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11172                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11172                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51454                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51454                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51454                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51454                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1153308500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1153308500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1153308500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1153308500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004207                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004207                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004207                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004207                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22414.360400                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22414.360400                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22414.360400                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22414.360400                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51422                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12167000                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12167000                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        62626                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        62626                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1490233000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1490233000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12229626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12229626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005121                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005121                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23795.755756                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23795.755756                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51454                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51454                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1153308500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1153308500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22414.360400                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22414.360400                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.273505                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12071370                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51422                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           234.751079                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393760000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.273505                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24510706                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24510706                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13767446                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13767446                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13767446                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13767446                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2382146                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2382146                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2382146                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2382146                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 208763834543                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 208763834543                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 208763834543                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 208763834543                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16149592                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16149592                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16149592                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16149592                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.147505                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.147505                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.147505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.147505                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87636.876389                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87636.876389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87636.876389                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87636.876389                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1565501                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       144887                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            28189                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1796                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.535883                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.672049                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1018004                       # number of writebacks
system.cpu1.dcache.writebacks::total          1018004                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1771109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1771109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1771109                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1771109                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       611037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       611037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       611037                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       611037                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  58044104592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  58044104592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  58044104592                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  58044104592                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037836                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037836                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037836                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037836                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94992.782093                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94992.782093                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94992.782093                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94992.782093                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1018004                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11110945                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11110945                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1373872                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1373872                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 112748022500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 112748022500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12484817                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12484817                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.110043                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.110043                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82065.885687                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82065.885687                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1073103                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1073103                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       300769                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       300769                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  24354117500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  24354117500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.024091                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024091                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80972.831309                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80972.831309                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2656501                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2656501                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1008274                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1008274                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96015812043                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96015812043                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.275126                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.275126                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95227.896428                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95227.896428                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       698006                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       698006                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310268                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310268                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33689987092                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33689987092                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084662                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084662                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108583.505524                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108583.505524                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          360                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          360                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4274500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4274500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.337017                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.337017                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23357.923497                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23357.923497                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          120                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.220994                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.220994                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        26400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1085000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1085000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442049                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442049                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6615.853659                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6615.853659                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       947000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       947000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.417790                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.417790                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6109.677419                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6109.677419                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       166000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       166000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401762                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401762                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417881                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417881                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45056479000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45056479000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509833                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509833                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107821.315159                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107821.315159                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417881                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417881                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44638598000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44638598000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509833                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509833                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106821.315159                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106821.315159                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.210428                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15198716                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1028777                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.773577                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393771500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.210428                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.912826                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912826                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34969102                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34969102                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 861270157000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50901271                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11474012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49938979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6565694                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1309902                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1017                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           592                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7500238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7500238                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23996725                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26904550                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1424                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1424                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71563922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93927284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       154330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3065596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       158626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3052833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       113167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3088273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175124031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053393280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4007117696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6584064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130299456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6767360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129714944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4827776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131227136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7469931712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10973775                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198200704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69337128                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.089060                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327113                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               63752356     91.95%     91.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5253780      7.58%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 118724      0.17%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 165105      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  47163      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69337128                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116749262736                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1539460697                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          79849772                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1557062544                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          56988081                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46974956018                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35811019249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1544828231                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77662355                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2538195082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57705                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741124                       # Number of bytes of host memory used
host_op_rate                                    57781                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45766.23                       # Real time elapsed on the host
host_tick_rate                               36641098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640938922                       # Number of instructions simulated
sim_ops                                    2644423312                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.676925                       # Number of seconds simulated
sim_ticks                                1676924925500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.732885                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               74018964                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74217209                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3307647                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77441667                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             93497                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         104710                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11213                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78413501                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8334                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49601                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3293781                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55587013                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6303025                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         156329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57308968                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406816686                       # Number of instructions committed
system.cpu0.commit.committedOps             406866308                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3319396993                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.122572                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.809183                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3205329861     96.56%     96.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     50753387      1.53%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6838050      0.21%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2970540      0.09%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2038409      0.06%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2523089      0.08%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     36152504      1.09%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6488128      0.20%     99.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6303025      0.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3319396993                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128472106                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210840                       # Number of function calls committed.
system.cpu0.commit.int_insts                341050962                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112155082                       # Number of loads committed
system.cpu0.commit.membars                      96784                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97507      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217296402     53.41%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10395      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54396290     13.37%     66.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8480955      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2505836      0.62%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2825364      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60627924     14.90%     85.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360650      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51576759     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5857251      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406866308                       # Class of committed instruction
system.cpu0.commit.refs                     118422584                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406816686                       # Number of Instructions Simulated
system.cpu0.committedOps                    406866308                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.212435                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.212435                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3192268001                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13972                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62641330                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493660193                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26701814                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 68110639                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3410086                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24477                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             38148928                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78413501                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9862257                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3312273498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83865                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     573695936                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6847904                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.023470                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12941893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          74112461                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.171716                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3328639468                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.172373                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.590277                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2943868213     88.44%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               297219060      8.93%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12792390      0.38%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64327391      1.93%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2593745      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   81449      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7112457      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  632905      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   11858      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3328639468                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134828778                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               124132702                       # number of floating regfile writes
system.cpu0.idleCycles                       12316167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3388956                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59786699                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.271020                       # Inst execution rate
system.cpu0.iew.exec_refs                   603984530                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6367447                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1647961448                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128229662                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67823                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1508624                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6875279                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          463200561                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            597617083                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2817202                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            905466942                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8578742                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            939458001                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3410086                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            959245838                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46475868                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94868                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       122975                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16074580                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       607777                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        122975                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       663276                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2725680                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369508529                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421786207                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824509                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304663125                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.126247                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     422261184                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               947345225                       # number of integer regfile reads
system.cpu0.int_regfile_writes              232084190                       # number of integer regfile writes
system.cpu0.ipc                              0.121767                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.121767                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100718      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230445454     25.37%     25.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10599      0.00%     25.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1325      0.00%     25.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54769621      6.03%     31.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                712      0.00%     31.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9425205      1.04%     32.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2510179      0.28%     32.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     33.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2893275      0.32%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           365827307     40.28%     73.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             368147      0.04%     73.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      233148452     25.67%     99.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5954204      0.66%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             908284143                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              356832056                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          668652920                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    130079094                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163450698                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  140765621                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.154980                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3854474      2.74%      2.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1565      0.00%      2.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                19054      0.01%      2.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  21      0.00%      2.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13805828      9.81%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                5315      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              91598347     65.07%     77.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11337      0.01%     77.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31469089     22.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             591      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             692116990                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4619887700                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291707113                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        356207088                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 463021040                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                908284143                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             179521                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56334256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2567244                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         23192                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56934210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3328639468                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.272869                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.011046                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3026527337     90.92%     90.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           91276454      2.74%     93.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44722975      1.34%     95.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27748019      0.83%     95.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           77685638      2.33%     98.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           44596260      1.34%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7188701      0.22%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3691048      0.11%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5203036      0.16%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3328639468                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.271864                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3051347                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1958108                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128229662                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6875279                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135279599                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              71038096                       # number of misc regfile writes
system.cpu0.numCycles                      3340955635                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12894324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2713801970                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            345099266                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             135071522                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41703827                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             415023047                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              3076596                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            675242253                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475736127                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404604937                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 81614329                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1528727                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3410086                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            487717822                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59505676                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156315047                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       518927206                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        391434                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11612                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                256774648                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11415                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3777234807                       # The number of ROB reads
system.cpu0.rob.rob_writes                  937601000                       # The number of ROB writes
system.cpu0.timesIdled                         119760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3187                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.802288                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73809200                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73955419                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3275406                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77135985                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             68853                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72502                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3649                       # Number of indirect misses.
system.cpu1.branchPred.lookups               78033188                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1785                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48730                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3267459                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55314925                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6259310                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         154580                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57033270                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405270469                       # Number of instructions committed
system.cpu1.commit.committedOps             405321712                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3315661326                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.122245                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.808443                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3202240985     96.58%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50384296      1.52%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6749946      0.20%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2899490      0.09%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2033465      0.06%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2514655      0.08%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36096814      1.09%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6482365      0.20%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6259310      0.19%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3315661326                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128383799                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              159719                       # Number of function calls committed.
system.cpu1.commit.int_insts                339550185                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111805664                       # Number of loads committed
system.cpu1.commit.membars                      98642                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98642      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216372686     53.38%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            368      0.00%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54351208     13.41%     66.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8486148      2.09%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2504906      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2828283      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60329951     14.88%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        135786      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51524443     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5859915      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405321712                       # Class of committed instruction
system.cpu1.commit.refs                     117850095                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405270469                       # Number of Instructions Simulated
system.cpu1.committedOps                    405321712                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.209336                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.209336                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3192198356                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7977                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62445454                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             491704061                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24576798                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66506132                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3379975                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19833                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38183963                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   78033188                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9663528                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3310784318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70411                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     571542600                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                6775844                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.023455                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10672984                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73878053                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.171789                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3324845224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.171924                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.589387                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2941403277     88.47%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               296271022      8.91%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12653436      0.38%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64174925      1.93%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2553287      0.08%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   64026      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7094429      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  628935      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1887      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3324845224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134764267                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124047998                       # number of floating regfile writes
system.cpu1.idleCycles                        2156348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3363055                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59489078                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.271446                       # Inst execution rate
system.cpu1.iew.exec_refs                   602667208                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6145715                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1648193845                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            127810400                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64467                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1497743                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6639965                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          461375822                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            596521493                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2796902                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            903101933                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8605402                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            938652720                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3379975                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            958483073                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46411478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           87967                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       119547                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16004736                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       595534                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        119547                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       652507                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2710548                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                368910931                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420148036                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824393                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304127424                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.126284                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420624873                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               944517875                       # number of integer regfile reads
system.cpu1.int_regfile_writes              231021773                       # number of integer regfile writes
system.cpu1.ipc                              0.121813                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121813                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100938      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229429767     25.33%     25.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 377      0.00%     25.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54727404      6.04%     31.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9427247      1.04%     32.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2509292      0.28%     32.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     33.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2899135      0.32%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           364970362     40.29%     73.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             139815      0.02%     73.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      232905353     25.71%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5959769      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             905898835                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              356548090                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          668095249                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    129998548                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163222025                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  140613744                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155220                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3867637      2.75%      2.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1718      0.00%      2.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 8746      0.01%      2.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  20      0.00%      2.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13852952      9.85%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5847      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              91455010     65.04%     77.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  103      0.00%     77.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31421190     22.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             521      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             689863551                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4611714991                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290149488                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        354327449                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 461198334                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                905898835                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             177488                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       56054110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2553602                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         22908                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56677546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3324845224                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.272463                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.010683                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3023943427     90.95%     90.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           90577539      2.72%     93.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44515222      1.34%     95.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27666071      0.83%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           77535779      2.33%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           44544382      1.34%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7186195      0.22%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3702429      0.11%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5174180      0.16%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3324845224                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.272287                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3046566                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1952801                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           127810400                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6639965                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135200305                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              70999441                       # number of misc regfile writes
system.cpu1.numCycles                      3327001572                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    26714893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2712901156                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            344019711                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             135117428                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39556930                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             416309567                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3073415                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            672744948                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             473857145                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          403263087                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 80082632                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1155971                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3379975                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            488615338                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59243376                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156145397                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       516599551                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        309193                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              8961                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                257002336                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8941                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3771742906                       # The number of ROB reads
system.cpu1.rob.rob_writes                  933901658                       # The number of ROB writes
system.cpu1.timesIdled                          23599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.814437                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73878927                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            74016274                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3287049                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77224314                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             69885                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          75374                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5489                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78131648                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2304                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48526                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3278605                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55307922                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6283617                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154384                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57309755                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405219404                       # Number of instructions committed
system.cpu2.commit.committedOps             405270108                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3318672466                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.122118                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.808219                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3205328511     96.58%     96.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50336579      1.52%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6740640      0.20%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2885498      0.09%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2016745      0.06%     98.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2518477      0.08%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     36069339      1.09%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      6493060      0.20%     99.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6283617      0.19%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3318672466                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128394009                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              161279                       # Number of function calls committed.
system.cpu2.commit.int_insts                339482292                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111780775                       # Number of loads committed
system.cpu2.commit.membars                      97805                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97805      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216313089     53.38%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            422      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54345296     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8501684      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2511404      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2836051      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60326306     14.89%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        137997      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51502995     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5867683      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405270108                       # Class of committed instruction
system.cpu2.commit.refs                     117834981                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405219404                       # Number of Instructions Simulated
system.cpu2.committedOps                    405270108                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.217204                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.217204                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3194901188                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8668                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62471014                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             492053443                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24586425                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 66879216                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3393044                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                21260                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38138387                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78131648                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9711563                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3313744976                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                71122                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     572166515                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6802976                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.023465                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10751796                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73948812                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.171834                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3327898260                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.171954                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.589584                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2944123977     88.47%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296497977      8.91%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12667195      0.38%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64229821      1.93%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2560743      0.08%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   66947      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7118184      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  631068      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2348      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3327898260                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134813283                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124067307                       # number of floating regfile writes
system.cpu2.idleCycles                        1872181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3374887                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59504501                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.271083                       # Inst execution rate
system.cpu2.iew.exec_refs                   602167637                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6157125                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1651103328                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            127860948                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65581                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1505476                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6655841                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          461600469                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            596010512                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2807834                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            902643505                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8604381                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            937222616                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3393044                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            957023927                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46333096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88251                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       121032                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16080173                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       601635                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        121032                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       655103                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2719784                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                369099221                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420187982                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824106                       # average fanout of values written-back
system.cpu2.iew.wb_producers                304176941                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.126191                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420668421                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               944019215                       # number of integer regfile reads
system.cpu2.int_regfile_writes              231021778                       # number of integer regfile writes
system.cpu2.ipc                              0.121696                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.121696                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100590      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229437799     25.34%     25.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 432      0.00%     25.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54727211      6.04%     31.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9451067      1.04%     32.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2515621      0.28%     32.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     33.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2908425      0.32%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           364707578     40.28%     73.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             141525      0.02%     73.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      232662442     25.70%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5969273      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             905451339                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              356331709                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          667686940                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    130027289                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163426879                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  140505335                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155177                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3868762      2.75%      2.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1736      0.00%      2.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                15739      0.01%      2.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  21      0.00%      2.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13851624      9.86%     12.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5913      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              91367748     65.03%     77.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   51      0.00%     77.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31393235     22.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             506      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             689524375                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4614187452                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290160693                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        354624977                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461422613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                905451339                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177856                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56330361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2568119                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23472                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     56934461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3327898260                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.272079                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.009947                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3027064989     90.96%     90.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           90620712      2.72%     93.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44471137      1.34%     95.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           27707208      0.83%     95.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           77498334      2.33%     98.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           44504578      1.34%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7163269      0.22%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3673375      0.11%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5194658      0.16%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3327898260                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.271926                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3058557                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1961764                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           127860948                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6655841                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135244832                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71023331                       # number of misc regfile writes
system.cpu2.numCycles                      3329770441                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23946470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2714495541                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            343967269                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             134995401                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39553407                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             417577927                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              3096213                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            673129526                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             474136225                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          403488283                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 80418476                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                951458                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3393044                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            489629176                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                59521014                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156303684                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       516825842                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        408616                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10423                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                256829124                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10390                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3774945949                       # The number of ROB reads
system.cpu2.rob.rob_writes                  934393301                       # The number of ROB writes
system.cpu2.timesIdled                          21748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.822587                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73793036                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73924187                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3276700                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77130090                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             69132                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          72409                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3277                       # Number of indirect misses.
system.cpu3.branchPred.lookups               78021184                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2142                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48650                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3268372                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55292826                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6257797                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154347                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57078268                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405128739                       # Number of instructions committed
system.cpu3.commit.committedOps             405179926                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3318065039                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.122113                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.808116                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3204728092     96.58%     96.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50338912      1.52%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6732436      0.20%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2884820      0.09%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2031205      0.06%     98.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2511658      0.08%     98.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     36084637      1.09%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      6495482      0.20%     99.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6257797      0.19%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3318065039                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128336434                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              159506                       # Number of function calls committed.
system.cpu3.commit.int_insts                339436916                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111769443                       # Number of loads committed
system.cpu3.commit.membars                      98540                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98540      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216298723     53.38%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            350      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54330381     13.41%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8481266      2.09%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2504766      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2825953      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60310042     14.88%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        135357      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51508051     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5857345      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405179926                       # Class of committed instruction
system.cpu3.commit.refs                     117810795                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405128739                       # Number of Instructions Simulated
system.cpu3.committedOps                    405179926                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.217464                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.217464                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3194813055                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8368                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62425496                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             491632539                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24521547                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 66379518                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3380646                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                22558                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38158872                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   78021184                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9641663                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3313250769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                70119                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     571460744                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6777948                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.023436                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10613885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73862168                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.171655                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3327253638                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.171775                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.589143                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2943844696     88.48%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296261825      8.90%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12652269      0.38%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64152860      1.93%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2553256      0.08%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   64949      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7091081      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  630745      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1957      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3327253638                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134697534                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               123991639                       # number of floating regfile writes
system.cpu3.idleCycles                        1877216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3363520                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59468262                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.271154                       # Inst execution rate
system.cpu3.iew.exec_refs                   602382256                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6141563                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1649463727                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            127792195                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64622                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1495345                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6635945                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          461284731                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            596240693                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2797344                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            902706284                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8610949                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            938535685                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3380646                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            958353950                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46339122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           87986                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       119248                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16022752                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       594593                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        119248                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       654269                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2709251                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                368991265                       # num instructions consuming a value
system.cpu3.iew.wb_count                    419994217                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824327                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304169565                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.126157                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420472030                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               944129585                       # number of integer regfile reads
system.cpu3.int_regfile_writes              230950272                       # number of integer regfile writes
system.cpu3.ipc                              0.121692                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.121692                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100803      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229358089     25.33%     25.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 353      0.00%     25.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54701803      6.04%     31.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9418882      1.04%     32.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2509079      0.28%     32.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     33.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2895536      0.32%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           364864781     40.29%     73.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             139587      0.02%     73.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      232729793     25.70%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5955770      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             905503628                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              356354569                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          667684104                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    129938345                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163194200                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  140625108                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155300                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3882093      2.76%      2.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1717      0.00%      2.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 9661      0.01%      2.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  21      0.00%      2.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13898624      9.88%     12.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5830      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              91427874     65.02%     77.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  107      0.00%     77.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31398693     22.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             488      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             689673364                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4613759317                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290055872                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        354314574                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 461106938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                905503628                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             177793                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       56104805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2557419                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         23446                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     56766620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3327253638                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.272147                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.010192                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3026538963     90.96%     90.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           90496681      2.72%     93.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44443175      1.34%     95.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           27664625      0.83%     95.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           77523258      2.33%     98.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           44541472      1.34%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7171311      0.22%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3694760      0.11%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5179393      0.16%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3327253638                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.271994                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3045398                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1951728                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           127792195                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6635945                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135135609                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              70971038                       # number of misc regfile writes
system.cpu3.numCycles                      3329130854                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    24585277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2714084457                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            343902967                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             134853715                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39495753                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             417939853                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              3076578                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            672620151                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             473763497                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          403191180                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 79940578                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1012510                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3380646                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            490037607                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                59288213                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156106716                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       516513435                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        314597                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              9077                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                257048653                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9059                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3774052059                       # The number of ROB reads
system.cpu3.rob.rob_writes                  933712889                       # The number of ROB writes
system.cpu3.timesIdled                          21337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         84145909                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8727149                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           115722865                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           15988191                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             657862935                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    272377627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     536311046                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14266679                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8685126                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    223601050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    189394629                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    441679639                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      198079755                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          271159959                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3203173                       # Transaction distribution
system.membus.trans_dist::CleanEvict        260731720                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30199                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6771                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1179200                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1178011                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     271159960                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    808649003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              808649003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  17634633152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             17634633152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            28517                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         272376140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               272376140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           272376140                       # Request fanout histogram
system.membus.respLayer1.occupancy       1389815183688                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             82.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        664563340773                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              39.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2270                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10598831.426056                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12803274.389710                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1136    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69752500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1664884653000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  12040272500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9684770                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9684770                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9684770                       # number of overall hits
system.cpu2.icache.overall_hits::total        9684770                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26793                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26793                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26793                       # number of overall misses
system.cpu2.icache.overall_misses::total        26793                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1653281000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1653281000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1653281000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1653281000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9711563                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9711563                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9711563                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9711563                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002759                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002759                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002759                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002759                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61705.706714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61705.706714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61705.706714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61705.706714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          412                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   137.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25253                       # number of writebacks
system.cpu2.icache.writebacks::total            25253                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1540                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1540                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1540                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1540                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25253                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25253                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25253                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25253                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1546197000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1546197000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1546197000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1546197000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002600                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002600                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61228.250109                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61228.250109                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61228.250109                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61228.250109                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25253                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9684770                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9684770                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26793                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26793                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1653281000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1653281000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9711563                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9711563                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002759                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002759                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61705.706714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61705.706714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1540                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1540                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25253                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25253                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1546197000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1546197000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61228.250109                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61228.250109                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9877226                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25285                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           390.635792                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19448379                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19448379                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47067219                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47067219                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47067219                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47067219                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     74728247                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      74728247                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     74728247                       # number of overall misses
system.cpu2.dcache.overall_misses::total     74728247                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 8092675200348                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 8092675200348                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 8092675200348                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 8092675200348                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121795466                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121795466                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121795466                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121795466                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.613555                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.613555                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.613555                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.613555                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 108294.728235                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108294.728235                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 108294.728235                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108294.728235                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2874386435                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       282264                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         46821810                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3288                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.389904                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.846715                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51425983                       # number of writebacks
system.cpu2.dcache.writebacks::total         51425983                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     23319470                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     23319470                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     23319470                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     23319470                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51408777                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51408777                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51408777                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51408777                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 6273733237012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 6273733237012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 6273733237012                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6273733237012                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422091                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422091                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422091                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422091                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122036.228114                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122036.228114                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122036.228114                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122036.228114                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51425981                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     42914879                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42914879                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72880175                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72880175                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7957129172000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7957129172000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115795054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115795054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.629389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.629389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 109180.983333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109180.983333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21881544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21881544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     50998631                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     50998631                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 6242595511000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 6242595511000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440421                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440421                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 122407.119340                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 122407.119340                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4152340                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4152340                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1848072                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1848072                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 135546028348                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 135546028348                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      6000412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6000412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.307991                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.307991                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 73344.560357                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73344.560357                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1437926                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1437926                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       410146                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       410146                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  31137726012                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31137726012                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.068353                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.068353                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 75918.638758                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75918.638758                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5208                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5208                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1382                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1382                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     27294500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     27294500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.209712                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.209712                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        19750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        19750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          359                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          359                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1023                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1023                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15535000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15535000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.155235                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.155235                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15185.728250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15185.728250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2596                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2596                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2307                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2307                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     17886000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17886000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4903                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4903                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.470528                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.470528                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7752.925878                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7752.925878                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2243                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2243                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     15793000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     15793000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.457475                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.457475                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7041.016496                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7041.016496                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1515500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1515500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1365500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1365500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1816                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1816                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46710                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46710                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2151000500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2151000500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48526                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48526                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.962577                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.962577                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 46050.107043                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 46050.107043                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46708                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46708                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2104286500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2104286500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.962536                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.962536                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 45051.950415                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 45051.950415                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.962685                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98538690                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51449057                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.915267                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.962685                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998834                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998834                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295160000                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295160000                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2624                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1313                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9413676.313785                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   12337523.667053                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69905000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1313                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1664564768500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12360157000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9616579                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9616579                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9616579                       # number of overall hits
system.cpu3.icache.overall_hits::total        9616579                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25084                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25084                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25084                       # number of overall misses
system.cpu3.icache.overall_misses::total        25084                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1630940000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1630940000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1630940000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1630940000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9641663                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9641663                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9641663                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9641663                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002602                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002602                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002602                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002602                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65019.135704                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65019.135704                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65019.135704                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65019.135704                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1195                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   108.636364                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23910                       # number of writebacks
system.cpu3.icache.writebacks::total            23910                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1174                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1174                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1174                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1174                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23910                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23910                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23910                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23910                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1543957500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1543957500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1543957500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1543957500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002480                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002480                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002480                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002480                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64573.713927                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64573.713927                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64573.713927                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64573.713927                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23910                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9616579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9616579                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25084                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25084                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1630940000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1630940000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9641663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9641663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002602                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002602                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65019.135704                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65019.135704                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1174                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1174                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23910                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23910                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1543957500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1543957500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002480                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002480                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64573.713927                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64573.713927                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9809692                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23942                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           409.727341                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19307236                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19307236                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     46861377                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46861377                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     46861377                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46861377                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74887950                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74887950                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74887950                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74887950                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 8097011148685                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 8097011148685                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 8097011148685                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 8097011148685                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121749327                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121749327                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121749327                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121749327                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.615099                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.615099                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.615099                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.615099                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 108121.682443                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108121.682443                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 108121.682443                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108121.682443                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2873302361                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       285323                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         46823837                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3319                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.364095                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.966556                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51424404                       # number of writebacks
system.cpu3.dcache.writebacks::total         51424404                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     23480751                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     23480751                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     23480751                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     23480751                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51407199                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51407199                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51407199                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51407199                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6273672992533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6273672992533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6273672992533                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6273672992533                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422238                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422238                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422238                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422238                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 122038.802241                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 122038.802241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 122038.802241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 122038.802241                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51424402                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     42809572                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       42809572                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72951947                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72951947                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7952174504500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7952174504500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115761519                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115761519                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.630192                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.630192                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 109005.651412                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109005.651412                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21953368                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21953368                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     50998579                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     50998579                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 6241452352500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 6241452352500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440549                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440549                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 122384.828654                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 122384.828654                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4051805                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4051805                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1936003                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1936003                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 144836644185                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 144836644185                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5987808                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5987808                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.323324                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.323324                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 74812.200283                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74812.200283                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1527383                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1527383                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       408620                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       408620                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  32220640033                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  32220640033                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.068242                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.068242                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 78852.332321                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 78852.332321                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4845                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4845                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1323                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1323                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43547500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43547500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.214494                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.214494                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32915.721844                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32915.721844                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1181                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1181                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     35049500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     35049500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.191472                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.191472                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29677.815411                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29677.815411                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     15326000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15326000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4404                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4404                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.496140                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.496140                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7014.187643                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7014.187643                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2104                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2104                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     13490000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13490000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.477748                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.477748                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6411.596958                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6411.596958                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2953000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2953000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2685000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2685000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1845                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1845                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46805                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46805                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2139659499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2139659499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48650                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48650                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.962076                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.962076                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45714.336054                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45714.336054                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46805                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46805                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2092854499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2092854499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.962076                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.962076                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44714.336054                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44714.336054                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.961023                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98330632                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51447049                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.911298                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.961023                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998782                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998782                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295064117                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295064117                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1260                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          630                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10234090.476190                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12645100.758952                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          630    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     38753500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            630                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1670477448500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6447477000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9743010                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9743010                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9743010                       # number of overall hits
system.cpu0.icache.overall_hits::total        9743010                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       119247                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        119247                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       119247                       # number of overall misses
system.cpu0.icache.overall_misses::total       119247                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9040634998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9040634998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9040634998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9040634998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9862257                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9862257                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9862257                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9862257                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012091                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012091                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012091                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012091                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75814.360093                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75814.360093                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75814.360093                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75814.360093                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2551                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.057692                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110773                       # number of writebacks
system.cpu0.icache.writebacks::total           110773                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8472                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8472                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8472                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8472                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110775                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110775                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110775                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110775                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8409171998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8409171998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8409171998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8409171998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011232                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75912.182334                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75912.182334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75912.182334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75912.182334                       # average overall mshr miss latency
system.cpu0.icache.replacements                110773                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9743010                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9743010                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       119247                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       119247                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9040634998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9040634998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9862257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9862257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012091                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012091                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75814.360093                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75814.360093                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8472                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8472                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110775                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110775                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8409171998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8409171998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75912.182334                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75912.182334                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9854062                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110807                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.929959                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19835289                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19835289                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47187566                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47187566                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47187566                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47187566                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     75190784                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      75190784                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     75190784                       # number of overall misses
system.cpu0.dcache.overall_misses::total     75190784                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8099942404374                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8099942404374                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8099942404374                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8099942404374                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122378350                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122378350                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122378350                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122378350                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.614412                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.614412                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.614412                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.614412                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 107725.202125                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107725.202125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 107725.202125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107725.202125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2879734121                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       286843                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         46947739                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3419                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.339144                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.896753                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51531194                       # number of writebacks
system.cpu0.dcache.writebacks::total         51531194                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     23676122                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     23676122                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     23676122                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     23676122                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51514662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51514662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51514662                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51514662                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6283376008893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6283376008893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6283376008893                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6283376008893                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.420946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.420946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.420946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.420946                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 121972.575670                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 121972.575670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 121972.575670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 121972.575670                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51531193                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     43333663                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       43333663                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     72832820                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     72832820                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7924886791000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7924886791000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    116166483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    116166483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.626969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.626969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 108809.281187                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108809.281187                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21749161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21749161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51083659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51083659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6247499040500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6247499040500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.439745                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.439745                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 122299.364666                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122299.364666                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3853903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3853903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2357964                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2357964                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 175055613374                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 175055613374                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6211867                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6211867                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.379590                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.379590                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74240.155225                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74240.155225                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1926961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1926961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       431003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       431003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  35876968393                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  35876968393                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069384                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069384                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83240.646569                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83240.646569                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5913                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5913                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          968                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          968                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     44707000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     44707000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.140677                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.140677                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46184.917355                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46184.917355                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          233                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          233                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1452500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1452500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.033861                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.033861                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6233.905579                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6233.905579                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4102                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4102                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1827                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1827                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11019000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11019000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5929                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5929                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.308146                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.308146                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6031.198686                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6031.198686                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1800                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1800                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9279000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9279000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.303593                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.303593                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         5155                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5155                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       362500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       362500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       302500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       302500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3759                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3759                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45842                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45842                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2172497000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2172497000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49601                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49601                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.924215                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.924215                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 47390.973343                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 47390.973343                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45842                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45842                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2126655000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2126655000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.924215                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.924215                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 46390.973343                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 46390.973343                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.984428                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           98767085                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51553248                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.915827                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.984428                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        296434740                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       296434740                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2390182                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8388                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2381497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               10006                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2392444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8552                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2381567                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9586831                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14195                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2390182                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8388                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2381497                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              10006                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2392444                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8552                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2381567                       # number of overall hits
system.l2.overall_hits::total                 9586831                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49139009                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          49060352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15247                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          49033454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          49041885                       # number of demand (read+write) misses
system.l2.demand_misses::total              196418464                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96577                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49139009                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16582                       # number of overall misses
system.l2.overall_misses::.cpu1.data         49060352                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15247                       # number of overall misses
system.l2.overall_misses::.cpu2.data         49033454                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15358                       # number of overall misses
system.l2.overall_misses::.cpu3.data         49041885                       # number of overall misses
system.l2.overall_misses::total             196418464                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8068145386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6105382916001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1565077333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6097569242004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1384517399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 6095784439453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1400651894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 6095862023922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     24407017013392                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8068145386                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6105382916001                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1565077333                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6097569242004                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1384517399                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 6095784439453                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1400651894                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 6095862023922                       # number of overall miss cycles
system.l2.overall_miss_latency::total    24407017013392                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51529191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51441849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51425898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51423452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206005295                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51529191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51441849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51425898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51423452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206005295                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.871854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.953615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.664077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.953705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.603770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.953478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.642325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.953687                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953463                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.871854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.953615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.664077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.953705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.603770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.953478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.642325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.953687                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953463                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83541.064498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 124247.172262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94384.111265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 124287.107479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90805.889618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 124318.887253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91200.149368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124299.097066                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124260.298733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83541.064498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 124247.172262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94384.111265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 124287.107479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90805.889618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 124318.887253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91200.149368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124299.097066                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124260.298733                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          493679944                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  52888765                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.334307                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  76585045                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3203173                       # number of writebacks
system.l2.writebacks::total                   3203173                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            619                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         509978                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3258                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         511412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         510114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         510616                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2052276                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           619                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        509978                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3258                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        511412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        510114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        510616                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2052276                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48629031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48548940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48523340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48531269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         194366188                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48629031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48548940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48523340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48531269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     81378392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        275744580                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7070710894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5584055317815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1209544841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5576882544991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1035659403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5575417640983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1060904899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5575424540917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 22322156864743                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7070710894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5584055317815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1209544841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5576882544991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1035659403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5575417640983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1060904899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5575424540917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8056444467919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 30378601332662                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.866266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.943718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.533600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.943764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.478161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.943558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.512380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.943758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.943501                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.866266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.943718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.533600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.943764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.478161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.943558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.512380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.943758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.338532                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73685.475875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114829.664564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90779.408661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114871.355482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85768.894658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114901.769767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86597.412375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114883.139382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114845.884948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73685.475875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114829.664564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90779.408661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114871.355482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85768.894658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114901.769767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86597.412375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114883.139382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98999.799209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110169.350682                       # average overall mshr miss latency
system.l2.replacements                      458548262                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4123506                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4123506                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4123506                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4123506                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    189801962                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189801962                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    189801962                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189801962                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     81378392                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       81378392                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8056444467919                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8056444467919                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98999.799209                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98999.799209                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             494                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             965                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             679                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             902                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3040                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2063                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2063                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8361                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     17596473                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     17818475                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     18071973                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     17937978                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     71424899                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2598                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         3028                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.809854                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.681308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.752371                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.702605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.733357                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8363.342681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8637.166747                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8760.045080                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8417.633975                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8542.626360                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           38                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             155                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2065                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2024                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2024                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2093                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8206                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     43566476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     43200977                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     43390983                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     43808472                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    173966908                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.794842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.668428                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.738147                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.690076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.719761                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21097.567070                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21344.356225                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21438.232708                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20930.946966                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21199.964416                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           227                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           194                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                568                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          205                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          273                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          192                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              790                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       487000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1311998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       994498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       694999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3488495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          432                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          386                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          386                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1358                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.779221                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.474537                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.707254                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.497409                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.581738                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4058.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6399.990244                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3642.849817                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3619.786458                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4415.816456                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          194                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          266                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          188                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          764                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2508999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4496998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5730497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4114998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16851492                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.753247                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.449074                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.689119                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.487047                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.562592                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21629.301724                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23180.402062                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21543.221805                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21888.287234                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22056.926702                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           146377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           144161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           149789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           146163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                586490                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         313223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         294115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         289999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         291477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1188814                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  34364256664                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  32410863501                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  29653394585                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  30756857627                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127185372377                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       459600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       438276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       439788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       437640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1775304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.681512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.671073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.659406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.666020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.669640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109711.792123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110197.927685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102253.437374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105520.701898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106985.089658                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2521                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2456                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2847                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2606                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10430                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       310702                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       291659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       287152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       288871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1178384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  31040836185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  29283465015                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  26559964599                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  27654915638                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 114539181437                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.676027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.665469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.652933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.660065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.663765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99905.492031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100403.090647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92494.444054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95734.482305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97200.217787                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         10006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              41141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8068145386                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1565077333                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1384517399                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1400651894                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12418392012                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         184905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.871854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.664077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.603770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.642325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83541.064498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94384.111265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90805.889618                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91200.149368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86380.401297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          619                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3258                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3172                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         10156                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       133608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7070710894                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1209544841                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1035659403                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1060904899                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10376820037                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.866266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.533600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.478161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.512380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.722576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73685.475875                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90779.408661                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85768.894658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86597.412375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77666.157992                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2243805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2237336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2242655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2235404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8959200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48825786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48766237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48743455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48750408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       195085886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6071018659337                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6065158378503                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 6066131044868                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 6065105166295                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 24267413249003                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51069591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51003573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     50986110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     50985812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204045086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.956064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.956134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.956014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.956156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124340.418387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124372.081006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124450.165563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124411.372440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124393.485078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       507457                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       508956                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       507267                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       508010                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2031690                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48318329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     48257281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     48236188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     48242398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    193054196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5553014481630                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5547599079976                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5548857676384                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5547769625279                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 22197240863269                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.946127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.946155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.946065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.946193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.946135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114925.631671                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114958.799274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115035.161493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114997.799763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114979.323543                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        47999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        85999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        61500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       215998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 23999.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21499.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21599.800000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   475856696                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 458548328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.037746                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.907534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.106289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.475631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.427216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.008245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.421959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.421760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.216885                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.420430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.101182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.100425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.100343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.100340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.175264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3658116416                       # Number of tag accesses
system.l2.tags.data_accesses               3658116416                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6141312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3112282432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        852736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3107156160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        772800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3105516544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        784064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3106027520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4990096512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        17429630080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6141312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       852736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       772800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       784064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8550912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    205003072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       205003072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48629413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48549315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48523696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48531680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     77970258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           272337970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3203173                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3203173                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3662246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1855946193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           508512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1852889246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           460844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1851911494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           467561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1852216204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2975742346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           10393804645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3662246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       508512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       460844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       467561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5099162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      122249404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122249404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      122249404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3662246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1855946193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          508512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1852889246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          460844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1851911494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          467561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1852216204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2975742346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10516054049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1634595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48231319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  48150389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  48115456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  48133632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  76366114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001159579750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       102109                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       102109                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           277233193                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1545804                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   272337971                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3203173                       # Number of write requests accepted
system.mem_ctrls.readBursts                 272337971                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3203173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3207452                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1568578                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          21040966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          21417743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          19725292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          17051186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          16072976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12708951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          12827210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          11734078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          14190244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          10694170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          9212491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9187395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         21653332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         25514814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         23783405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         22316266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            130282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            123770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            123554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           101246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14672527670409                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1345652595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            19718724901659                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54518.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73268.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                209973617                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1458950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             272337971                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3203173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  189636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  231346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  326761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  484985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  763768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1295573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2226024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3451376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5117526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                10297636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               56486086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              103364158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               52436787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               12773394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8792054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5727077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3175066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1309116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 456595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 225555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  88920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  93845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 100085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 104414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 104430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 105009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  57874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  39488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     59332550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    292.065114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.715290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.548623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21955179     37.00%     37.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     15218586     25.65%     62.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6662472     11.23%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3475745      5.86%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2245877      3.79%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1563559      2.64%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1174590      1.98%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       922176      1.55%     89.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      6114366     10.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     59332550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       102109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2635.718076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    503.531263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3282.154837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        52915     51.82%     51.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         6044      5.92%     57.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         5580      5.46%     63.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         6796      6.66%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         6545      6.41%     76.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         6398      6.27%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         5676      5.56%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         4329      4.24%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         3131      3.07%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1981      1.94%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263         1194      1.17%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          677      0.66%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          384      0.38%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          188      0.18%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          111      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383           65      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407           51      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431           29      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102109                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       102109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.008324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.150310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           101720     99.62%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      0.09%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              206      0.20%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102109                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            17224353216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               205276928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104614016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             17429630144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            205003072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                     10271.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                  10393.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        80.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    80.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1676925005500                       # Total gap between requests
system.mem_ctrls.avgGap                       6085.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6141376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3086804416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       852736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3081624896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       772800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3079389184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       784064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3080552448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4887431296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104614016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3662284.403202401940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1840752897.795721769333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 508511.733013774676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1837664196.613433837891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 460843.528680676129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1836330975.330833196640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 467560.585496228887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1837024664.107421159744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2914520037.050996780396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62384436.183872558177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48629413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48549315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48523696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48531680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     77970258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3203173                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3095526189                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3538948387294                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    649186423                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3535173752155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    528896638                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3534904498359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    545861925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3534473129428                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5570405663248                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45114238970500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32258.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72773.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48723.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72816.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43800.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72849.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44556.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72828.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71442.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14084234.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         218649319560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         116214880815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        974982115380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4102116120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     132375016800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     760999241160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3097704960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2210420394795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1318.139149                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2109695565                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  55996200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1618819029935                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         204985051740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         108952146435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        946609783140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4430464560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     132375016800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     761036062590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3066697440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2161455222705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1288.939767                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2010100365                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  55996200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1618918625135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2650                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10124285.067873                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11754550.106773                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1326    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69961500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1663500123500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13424802000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9637324                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9637324                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9637324                       # number of overall hits
system.cpu1.icache.overall_hits::total        9637324                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26204                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26204                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26204                       # number of overall misses
system.cpu1.icache.overall_misses::total        26204                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1806460000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1806460000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1806460000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1806460000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9663528                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9663528                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9663528                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9663528                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002712                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002712                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002712                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002712                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68938.330026                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68938.330026                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68938.330026                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68938.330026                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.285714                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24970                       # number of writebacks
system.cpu1.icache.writebacks::total            24970                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1234                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1234                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1234                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1234                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24970                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24970                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1709081500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1709081500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1709081500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1709081500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002584                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002584                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002584                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002584                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68445.394473                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68445.394473                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68445.394473                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68445.394473                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24970                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9637324                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9637324                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26204                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26204                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1806460000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1806460000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9663528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9663528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68938.330026                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68938.330026                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1234                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1234                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1709081500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1709081500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002584                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002584                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68445.394473                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68445.394473                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9809378                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25002                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           392.343733                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19352026                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19352026                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     46734597                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        46734597                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     46734597                       # number of overall hits
system.cpu1.dcache.overall_hits::total       46734597                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     75056387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      75056387                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     75056387                       # number of overall misses
system.cpu1.dcache.overall_misses::total     75056387                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 8083263744002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 8083263744002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 8083263744002                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 8083263744002                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121790984                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121790984                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121790984                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121790984                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.616272                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.616272                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.616272                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.616272                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 107695.881285                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107695.881285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 107695.881285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107695.881285                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2876626160                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       285148                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         46881804                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3355                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.359118                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.991952                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51441399                       # number of writebacks
system.cpu1.dcache.writebacks::total         51441399                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     23633141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     23633141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     23633141                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     23633141                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51423246                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51423246                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51423246                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51423246                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6275254861376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6275254861376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6275254861376                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6275254861376                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422225                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422225                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422225                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422225                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 122031.480887                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122031.480887                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 122031.480887                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122031.480887                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51441399                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     42976754                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       42976754                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     72823441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     72823441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7920676400000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7920676400000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115800195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115800195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.628871                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.628871                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 108765.478412                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108765.478412                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     21808373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     21808373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51015068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51015068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6241421637500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6241421637500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 122344.669569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122344.669569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3757843                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3757843                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2232946                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2232946                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 162587344002                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 162587344002                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5990789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5990789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.372730                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.372730                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72812.931438                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72812.931438                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1824768                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1824768                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       408178                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       408178                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33833223876                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33833223876                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.068134                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.068134                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82888.406225                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82888.406225                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1490                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1490                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     54542000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     54542000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         6169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.241530                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.241530                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36605.369128                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36605.369128                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          284                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          284                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1206                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1206                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     36076000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     36076000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.195494                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.195494                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 29913.764511                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29913.764511                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2384                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2384                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2018                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2018                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15661000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15661000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.458428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.458428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7760.654113                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7760.654113                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1956                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1956                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13988000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13988000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.444343                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.444343                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7151.329243                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7151.329243                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2914000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2914000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2631000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2631000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1840                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1840                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46890                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46890                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2147328000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2147328000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48730                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48730                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.962241                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.962241                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 45795.009597                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 45795.009597                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46890                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46890                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2100438000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2100438000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.962241                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.962241                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 44795.009597                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 44795.009597                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.961857                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98219869                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51464115                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.908512                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.961857                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295164658                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295164658                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1676924925500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204280092                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           25                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7326679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201884324                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       455345089                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        118551917                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           32745                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7342                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40087                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          761                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          761                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1817378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1817378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        184909                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204095209                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           12                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           12                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       332320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154626031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154360413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154314180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        71730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154309007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618164350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14178816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6595865152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3196160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6584528768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3232384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6582520960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3060480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6582263552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26368846272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       577220568                       # Total snoops (count)
system.tol2bus.snoopTraffic                 210958976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        793837072                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.282010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.490889                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              582836709     73.42%     73.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1              200233051     25.22%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8971467      1.13%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1489545      0.19%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 306300      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          793837072                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       441310853320                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77368826246                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39508754                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77365860783                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37479951                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77523827889                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         166591534                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77391179651                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          39135547                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           148617                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
