# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_exercise_1.srcs/sources_1/new/tally.vhd" \
"../../../../project_exercise_1.srcs/sim_1/new/tb_tally.vhd" \

# Do not sort compile order
nosort
