$date
	Fri Feb 02 14:54:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var reg 1 ! clk $end
$scope module inst1_1 $end
$var wire 1 ! clk $end
$var parameter 32 " pa $end
$var reg 4 # arr1 [3:0] $end
$upscope $end
$scope module inst1_2 $end
$var wire 1 ! clk $end
$var parameter 32 $ pa $end
$var reg 4 % arr1 [3:0] $end
$upscope $end
$scope module inst1_3 $end
$var wire 1 ! clk $end
$var parameter 32 & pa $end
$var reg 6 ' arr1 [5:0] $end
$upscope $end
$scope module inst1_4 $end
$var wire 1 ! clk $end
$var parameter 32 ( pa $end
$var reg 4 ) arr1 [3:0] $end
$upscope $end
$scope module inst1_5 $end
$var wire 1 ! clk $end
$var parameter 32 * pa $end
$var reg 7 + arr1 [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 *
b11 (
b101 &
b11 $
b11 "
$end
#0
$dumpvars
b0 +
b0 )
b0 '
b0 %
b0 #
0!
$end
#5
1!
#10
0!
b100000 +
b100 )
b10000 '
b100 %
b100 #
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
