vendor_name = ModelSim
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_test.v
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_module.v
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.qip
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/db/lcd_test.cbx.xml
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus_ii/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_e771.tdf
source_file = 1, D:/Computer_Science/Projects/quartus_projects/lcd_test/db/lcd_test.rom0_rom_module_80245e0.hdl.mif
design_name = top
instance = comp, \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 , inst3|Ram0_rtl_0|auto_generated|ram_block1a16, top, 1
instance = comp, \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 , inst3|Ram0_rtl_0|auto_generated|ram_block1a0, top, 1
instance = comp, \inst1|Add0~4 , inst1|Add0~4, top, 1
instance = comp, \inst1|Add1~0 , inst1|Add1~0, top, 1
instance = comp, \inst1|Add1~8 , inst1|Add1~8, top, 1
instance = comp, \inst1|Add1~14 , inst1|Add1~14, top, 1
instance = comp, \inst1|Add1~18 , inst1|Add1~18, top, 1
instance = comp, \inst1|Add2~10 , inst1|Add2~10, top, 1
instance = comp, \inst1|Add2~12 , inst1|Add2~12, top, 1
instance = comp, \inst1|Add3~8 , inst1|Add3~8, top, 1
instance = comp, \inst1|count_h[2] , inst1|count_h[2], top, 1
instance = comp, \inst2|Mux0~0 , inst2|Mux0~0, top, 1
instance = comp, \inst2|Mux0~1 , inst2|Mux0~1, top, 1
instance = comp, \inst2|Mux0~4 , inst2|Mux0~4, top, 1
instance = comp, \inst2|n[5] , inst2|n[5], top, 1
instance = comp, \inst2|Mux0~6 , inst2|Mux0~6, top, 1
instance = comp, \inst2|Mux0~7 , inst2|Mux0~7, top, 1
instance = comp, \inst2|Mux0~8 , inst2|Mux0~8, top, 1
instance = comp, \inst2|Mux0~10 , inst2|Mux0~10, top, 1
instance = comp, \inst2|Mux0~13 , inst2|Mux0~13, top, 1
instance = comp, \inst2|Mux0~14 , inst2|Mux0~14, top, 1
instance = comp, \inst2|Mux0~15 , inst2|Mux0~15, top, 1
instance = comp, \inst2|Mux0~19 , inst2|Mux0~19, top, 1
instance = comp, \inst2|Mux0~21 , inst2|Mux0~21, top, 1
instance = comp, \inst2|Mux0~23 , inst2|Mux0~23, top, 1
instance = comp, \inst1|LessThan0~0 , inst1|LessThan0~0, top, 1
instance = comp, \inst1|always2~4 , inst1|always2~4, top, 1
instance = comp, \inst1|Equal0~1 , inst1|Equal0~1, top, 1
instance = comp, \inst1|count_h~2 , inst1|count_h~2, top, 1
instance = comp, \inst1|Equal1~2 , inst1|Equal1~2, top, 1
instance = comp, \inst2|Mux0~28 , inst2|Mux0~28, top, 1
instance = comp, \inst2|Mux0~29 , inst2|Mux0~29, top, 1
instance = comp, \inst2|Mux0~32 , inst2|Mux0~32, top, 1
instance = comp, \inst2|Mux0~33 , inst2|Mux0~33, top, 1
instance = comp, \inst2|Mux0~36 , inst2|Mux0~36, top, 1
instance = comp, \inst2|Mux0~37 , inst2|Mux0~37, top, 1
instance = comp, \inst2|Mux0~38 , inst2|Mux0~38, top, 1
instance = comp, \inst2|Mux0~39 , inst2|Mux0~39, top, 1
instance = comp, \inst2|Mux0~46 , inst2|Mux0~46, top, 1
instance = comp, \inst2|Mux0~47 , inst2|Mux0~47, top, 1
instance = comp, \inst2|Mux0~48 , inst2|Mux0~48, top, 1
instance = comp, \inst2|Mux0~49 , inst2|Mux0~49, top, 1
instance = comp, \inst2|Mux0~50 , inst2|Mux0~50, top, 1
instance = comp, \inst2|Mux0~51 , inst2|Mux0~51, top, 1
instance = comp, \inst2|Mux0~54 , inst2|Mux0~54, top, 1
instance = comp, \inst2|Mux0~55 , inst2|Mux0~55, top, 1
instance = comp, \lcd_de~output , lcd_de~output, top, 1
instance = comp, \lcd_dclk~output , lcd_dclk~output, top, 1
instance = comp, \lcd_hsync~output , lcd_hsync~output, top, 1
instance = comp, \lcd_vsync~output , lcd_vsync~output, top, 1
instance = comp, \lcd_b[7]~output , lcd_b[7]~output, top, 1
instance = comp, \lcd_b[6]~output , lcd_b[6]~output, top, 1
instance = comp, \lcd_b[5]~output , lcd_b[5]~output, top, 1
instance = comp, \lcd_b[4]~output , lcd_b[4]~output, top, 1
instance = comp, \lcd_b[3]~output , lcd_b[3]~output, top, 1
instance = comp, \lcd_b[2]~output , lcd_b[2]~output, top, 1
instance = comp, \lcd_b[1]~output , lcd_b[1]~output, top, 1
instance = comp, \lcd_b[0]~output , lcd_b[0]~output, top, 1
instance = comp, \lcd_g[7]~output , lcd_g[7]~output, top, 1
instance = comp, \lcd_g[6]~output , lcd_g[6]~output, top, 1
instance = comp, \lcd_g[5]~output , lcd_g[5]~output, top, 1
instance = comp, \lcd_g[4]~output , lcd_g[4]~output, top, 1
instance = comp, \lcd_g[3]~output , lcd_g[3]~output, top, 1
instance = comp, \lcd_g[2]~output , lcd_g[2]~output, top, 1
instance = comp, \lcd_g[1]~output , lcd_g[1]~output, top, 1
instance = comp, \lcd_g[0]~output , lcd_g[0]~output, top, 1
instance = comp, \lcd_r[7]~output , lcd_r[7]~output, top, 1
instance = comp, \lcd_r[6]~output , lcd_r[6]~output, top, 1
instance = comp, \lcd_r[5]~output , lcd_r[5]~output, top, 1
instance = comp, \lcd_r[4]~output , lcd_r[4]~output, top, 1
instance = comp, \lcd_r[3]~output , lcd_r[3]~output, top, 1
instance = comp, \lcd_r[2]~output , lcd_r[2]~output, top, 1
instance = comp, \lcd_r[1]~output , lcd_r[1]~output, top, 1
instance = comp, \lcd_r[0]~output , lcd_r[0]~output, top, 1
instance = comp, \clk~input , clk~input, top, 1
instance = comp, \inst|altpll_component|auto_generated|pll1 , inst|altpll_component|auto_generated|pll1, top, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, top, 1
instance = comp, \inst1|Add0~0 , inst1|Add0~0, top, 1
instance = comp, \rstn~input , rstn~input, top, 1
instance = comp, \inst1|count_h[0] , inst1|count_h[0], top, 1
instance = comp, \inst1|Add0~2 , inst1|Add0~2, top, 1
instance = comp, \inst1|count_h~3 , inst1|count_h~3, top, 1
instance = comp, \inst1|count_h[1] , inst1|count_h[1], top, 1
instance = comp, \inst1|Add0~6 , inst1|Add0~6, top, 1
instance = comp, \inst1|Add0~8 , inst1|Add0~8, top, 1
instance = comp, \inst1|count_h[4] , inst1|count_h[4], top, 1
instance = comp, \inst1|Add0~10 , inst1|Add0~10, top, 1
instance = comp, \inst1|count_h[5] , inst1|count_h[5], top, 1
instance = comp, \inst1|Add0~12 , inst1|Add0~12, top, 1
instance = comp, \inst1|count_h[6] , inst1|count_h[6], top, 1
instance = comp, \inst1|Add0~14 , inst1|Add0~14, top, 1
instance = comp, \inst1|count_h[7] , inst1|count_h[7], top, 1
instance = comp, \inst1|Add0~16 , inst1|Add0~16, top, 1
instance = comp, \inst1|count_h[8] , inst1|count_h[8], top, 1
instance = comp, \inst1|always2~0 , inst1|always2~0, top, 1
instance = comp, \inst1|Add0~18 , inst1|Add0~18, top, 1
instance = comp, \inst1|Add0~20 , inst1|Add0~20, top, 1
instance = comp, \inst1|count_h[10] , inst1|count_h[10], top, 1
instance = comp, \inst1|Equal0~0 , inst1|Equal0~0, top, 1
instance = comp, \inst1|count_v[10]~1 , inst1|count_v[10]~1, top, 1
instance = comp, \inst1|count_v[0]~12 , inst1|count_v[0]~12, top, 1
instance = comp, \inst1|count_v[0] , inst1|count_v[0], top, 1
instance = comp, \inst1|count_v[9]~4 , inst1|count_v[9]~4, top, 1
instance = comp, \inst1|count_v[9] , inst1|count_v[9], top, 1
instance = comp, \inst1|count_v[7]~5 , inst1|count_v[7]~5, top, 1
instance = comp, \inst1|count_v[7] , inst1|count_v[7], top, 1
instance = comp, \inst1|count_v[4]~8 , inst1|count_v[4]~8, top, 1
instance = comp, \inst1|count_v[4] , inst1|count_v[4], top, 1
instance = comp, \inst1|Add1~2 , inst1|Add1~2, top, 1
instance = comp, \inst1|Add1~4 , inst1|Add1~4, top, 1
instance = comp, \inst1|Add1~6 , inst1|Add1~6, top, 1
instance = comp, \inst1|Add1~10 , inst1|Add1~10, top, 1
instance = comp, \inst1|Add1~12 , inst1|Add1~12, top, 1
instance = comp, \inst1|count_v[6]~6 , inst1|count_v[6]~6, top, 1
instance = comp, \inst1|count_v[6] , inst1|count_v[6], top, 1
instance = comp, \inst1|Add1~16 , inst1|Add1~16, top, 1
instance = comp, \inst1|Add1~20 , inst1|Add1~20, top, 1
instance = comp, \inst1|count_v[10]~3 , inst1|count_v[10]~3, top, 1
instance = comp, \inst1|count_v[10] , inst1|count_v[10], top, 1
instance = comp, \inst1|Equal1~3 , inst1|Equal1~3, top, 1
instance = comp, \inst1|count_v[5]~7 , inst1|count_v[5]~7, top, 1
instance = comp, \inst1|count_v[5] , inst1|count_v[5], top, 1
instance = comp, \inst1|Equal1~0 , inst1|Equal1~0, top, 1
instance = comp, \inst1|count_v[8]~2 , inst1|count_v[8]~2, top, 1
instance = comp, \inst1|count_v[8] , inst1|count_v[8], top, 1
instance = comp, \inst1|Equal1~4 , inst1|Equal1~4, top, 1
instance = comp, \inst1|count_v[1]~0 , inst1|count_v[1]~0, top, 1
instance = comp, \inst1|count_v[2]~10 , inst1|count_v[2]~10, top, 1
instance = comp, \inst1|count_v[2] , inst1|count_v[2], top, 1
instance = comp, \inst1|count_v[1]~11 , inst1|count_v[1]~11, top, 1
instance = comp, \inst1|count_v[1] , inst1|count_v[1], top, 1
instance = comp, \inst1|LessThan2~0 , inst1|LessThan2~0, top, 1
instance = comp, \inst1|LessThan2~1 , inst1|LessThan2~1, top, 1
instance = comp, \inst1|LessThan0~1 , inst1|LessThan0~1, top, 1
instance = comp, \inst1|always2~3 , inst1|always2~3, top, 1
instance = comp, \inst1|count_h~0 , inst1|count_h~0, top, 1
instance = comp, \inst1|count_h[9] , inst1|count_h[9], top, 1
instance = comp, \inst1|Equal1~1 , inst1|Equal1~1, top, 1
instance = comp, \inst1|always2~1 , inst1|always2~1, top, 1
instance = comp, \inst1|always2~2 , inst1|always2~2, top, 1
instance = comp, \inst1|always2~5 , inst1|always2~5, top, 1
instance = comp, \inst1|isReady , inst1|isReady, top, 1
instance = comp, \inst1|count_h~1 , inst1|count_h~1, top, 1
instance = comp, \inst1|count_h[3] , inst1|count_h[3], top, 1
instance = comp, \inst1|LessThan5~0 , inst1|LessThan5~0, top, 1
instance = comp, \inst1|LessThan5~1 , inst1|LessThan5~1, top, 1
instance = comp, \inst1|LessThan4~0 , inst1|LessThan4~0, top, 1
instance = comp, \inst1|LessThan4~1 , inst1|LessThan4~1, top, 1
instance = comp, \inst1|LessThan4~2 , inst1|LessThan4~2, top, 1
instance = comp, \inst1|Add2~0 , inst1|Add2~0, top, 1
instance = comp, \inst1|Add2~2 , inst1|Add2~2, top, 1
instance = comp, \inst1|Add2~4 , inst1|Add2~4, top, 1
instance = comp, \inst1|Add2~6 , inst1|Add2~6, top, 1
instance = comp, \inst1|Add2~8 , inst1|Add2~8, top, 1
instance = comp, \inst1|Add2~14 , inst1|Add2~14, top, 1
instance = comp, \inst1|Add2~16 , inst1|Add2~16, top, 1
instance = comp, \inst1|Add2~18 , inst1|Add2~18, top, 1
instance = comp, \inst2|always1~0 , inst2|always1~0, top, 1
instance = comp, \inst1|Add2~20 , inst1|Add2~20, top, 1
instance = comp, \inst2|always1~1 , inst2|always1~1, top, 1
instance = comp, \inst2|n[2] , inst2|n[2], top, 1
instance = comp, \inst2|n[3] , inst2|n[3], top, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, top, 1
instance = comp, \inst2|m[0]~feeder , inst2|m[0]~feeder, top, 1
instance = comp, \inst1|count_v[3]~9 , inst1|count_v[3]~9, top, 1
instance = comp, \inst1|count_v[3] , inst1|count_v[3], top, 1
instance = comp, \inst1|Add3~0 , inst1|Add3~0, top, 1
instance = comp, \inst1|Add3~2 , inst1|Add3~2, top, 1
instance = comp, \inst1|Add3~4 , inst1|Add3~4, top, 1
instance = comp, \inst1|Add3~6 , inst1|Add3~6, top, 1
instance = comp, \inst1|Add3~10 , inst1|Add3~10, top, 1
instance = comp, \inst1|Add3~12 , inst1|Add3~12, top, 1
instance = comp, \inst1|Add3~14 , inst1|Add3~14, top, 1
instance = comp, \inst1|Add3~16 , inst1|Add3~16, top, 1
instance = comp, \inst2|always0~0 , inst2|always0~0, top, 1
instance = comp, \inst2|always0~1 , inst2|always0~1, top, 1
instance = comp, \inst2|m[0] , inst2|m[0], top, 1
instance = comp, \inst2|m[1]~feeder , inst2|m[1]~feeder, top, 1
instance = comp, \inst2|m[1] , inst2|m[1], top, 1
instance = comp, \inst2|m[2] , inst2|m[2], top, 1
instance = comp, \inst2|m[3] , inst2|m[3], top, 1
instance = comp, \inst2|m[4] , inst2|m[4], top, 1
instance = comp, \inst2|m[5] , inst2|m[5], top, 1
instance = comp, \inst2|n[1] , inst2|n[1], top, 1
instance = comp, \inst2|Mux0~2 , inst2|Mux0~2, top, 1
instance = comp, \inst2|Mux0~52 , inst2|Mux0~52, top, 1
instance = comp, \inst3|Ram0~0feeder , inst3|Ram0~0feeder, top, 1
instance = comp, \inst3|Ram0~0 , inst3|Ram0~0, top, 1
instance = comp, \inst2|Mux0~53 , inst2|Mux0~53, top, 1
instance = comp, \inst2|Mux0~3 , inst2|Mux0~3, top, 1
instance = comp, \inst2|Mux0~56 , inst2|Mux0~56, top, 1
instance = comp, \inst2|Mux0~57 , inst2|Mux0~57, top, 1
instance = comp, \inst2|Mux0~5 , inst2|Mux0~5, top, 1
instance = comp, \inst2|n[0] , inst2|n[0], top, 1
instance = comp, \inst2|Mux0~44 , inst2|Mux0~44, top, 1
instance = comp, \inst2|Mux0~45 , inst2|Mux0~45, top, 1
instance = comp, \inst2|Mux0~9 , inst2|Mux0~9, top, 1
instance = comp, \inst2|Mux0~42 , inst2|Mux0~42, top, 1
instance = comp, \inst2|Mux0~43 , inst2|Mux0~43, top, 1
instance = comp, \inst2|Mux0~11 , inst2|Mux0~11, top, 1
instance = comp, \inst2|n[4] , inst2|n[4], top, 1
instance = comp, \inst2|Mux0~40 , inst2|Mux0~40, top, 1
instance = comp, \inst2|Mux0~12 , inst2|Mux0~12, top, 1
instance = comp, \inst2|Mux0~41 , inst2|Mux0~41, top, 1
instance = comp, \inst2|Mux0~16 , inst2|Mux0~16, top, 1
instance = comp, \inst2|Mux0~34 , inst2|Mux0~34, top, 1
instance = comp, \inst2|Mux0~35 , inst2|Mux0~35, top, 1
instance = comp, \inst2|Mux0~17 , inst2|Mux0~17, top, 1
instance = comp, \inst2|Mux0~18 , inst2|Mux0~18, top, 1
instance = comp, \inst2|Mux0~20 , inst2|Mux0~20, top, 1
instance = comp, \inst2|Mux0~30 , inst2|Mux0~30, top, 1
instance = comp, \inst2|Mux0~31 , inst2|Mux0~31, top, 1
instance = comp, \inst2|Mux0~22 , inst2|Mux0~22, top, 1
instance = comp, \inst2|Mux0~26 , inst2|Mux0~26, top, 1
instance = comp, \inst2|Mux0~27 , inst2|Mux0~27, top, 1
instance = comp, \inst2|Mux0~24 , inst2|Mux0~24, top, 1
instance = comp, \inst2|Mux0~25 , inst2|Mux0~25, top, 1
instance = comp, \inst2|blue_sig[2] , inst2|blue_sig[2], top, 1
