{
  "questions": [
    {
      "question": "Which of the following is considered a fundamental combinational logic gate?",
      "options": [
        "NAND gate",
        "Flip-flop",
        "Register",
        "Counter",
        "Latch"
      ],
      "correct": 0
    },
    {
      "question": "Which power optimization technique involves selectively disabling the clock signal to idle functional blocks or registers, thereby reducing dynamic power consumption?",
      "options": [
        "Voltage scaling",
        "Frequency scaling",
        "Clock gating",
        "Body biasing",
        "Power gating"
      ],
      "correct": 2
    },
    {
      "question": "In modern CPU architectures, what is the primary architectural technique that allows a single processor to execute multiple instructions *concurrently* by dispatching them to multiple execution units in a single clock cycle, even if they are from a single instruction stream?",
      "options": [
        "Multithreading",
        "Superscalar execution",
        "Vector processing",
        "SIMD (Single Instruction, Multiple Data)",
        "Hyper-threading"
      ],
      "correct": 1
    },
    {
      "question": "To ensure a manufactured integrated circuit is free from manufacturing defects and operates correctly before shipment, which specialized design technique is primarily incorporated during the design phase to facilitate efficient post-silicon testing?",
      "options": [
        "Static Timing Analysis (STA)",
        "Design for Testability (DFT)",
        "Electronic Design Automation (EDA)",
        "Process Design Kit (PDK)",
        "Register Transfer Level (RTL) design"
      ],
      "correct": 1
    },
    {
      "question": "Which type of semiconductor memory is typically used for the main system memory (RAM) in personal computers and servers, characterized by its high density and requirement for periodic refresh cycles?",
      "options": [
        "SRAM (Static Random-Access Memory)",
        "ROM (Read-Only Memory)",
        "Flash Memory",
        "DRAM (Dynamic Random-Access Memory)",
        "EEPROM (Electrically Erasable Programmable Read-Only Memory)"
      ],
      "correct": 3
    }
  ]
}