#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 21 14:11:30 2019
# Process ID: 10724
# Current directory: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7448 C:\Users\user\Desktop\Everyhting\College\4th Year\FYP\RISCV_Top\RISC-V.xpr
# Log file: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/vivado.log
# Journal file: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 718.621 ; gain = 55.227
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Package.vhd}}
update_compile_order -fileset sources_1
set_property library work [get_files  {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd}}]
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd}}]
update_compile_order -fileset sources_1
set_property source_mgmt_mode All [current_project]
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd' with file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd' to 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: RISCV_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 887.391 ; gain = 111.348
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:44]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:46]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:47]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:48]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:49]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:50]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:51]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:52]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:53]
ERROR: [Synth 8-1031] result is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:54]
ERROR: [Synth 8-1031] operation is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:45]
ERROR: [Synth 8-1031] operation is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:42]
ERROR: [Synth 8-1031] zero is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:62]
ERROR: [Synth 8-1031] zero is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:65]
ERROR: [Synth 8-1031] zero is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:68]
ERROR: [Synth 8-1031] zero is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:71]
ERROR: [Synth 8-1031] zero is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:74]
ERROR: [Synth 8-1031] zero is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:77]
ERROR: [Synth 8-1031] zero is not declared [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 940.516 ; gain = 164.473
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd' with file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd' to 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd'.
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd' with file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd' to 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd'.
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd' with file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd' to 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd'.
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_MEM/RISCV_MEM.srcs/sources_1/imports/new/RISCV_MEM.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_MEM/RISCV_MEM.srcs/sources_1/imports/new/RISCV_MEM.vhd' with file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd'.
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd' with file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd' to 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd'.
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd' with file 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd' to 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd'.
import_files -norecurse {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_MEM/RISCV_MEM.srcs/sources_1/imports/new/RISCV_MEM.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: RISCV_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 940.516 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "=" match here [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:51]
INFO: [Synth 8-2810] unit rtl ignored due to previous errors [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 940.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: RISCV_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 940.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_Top' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:38]
INFO: [Synth 8-3491] module 'RISCV_IF' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:18' bound to instance 'RISCV_IF_i' of component 'RISCV_IF' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RISCV_IF' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'RISCV_IF' (1#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:27]
INFO: [Synth 8-3491] module 'RISCV_ID' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:18' bound to instance 'RISCV_ID_i' of component 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_ID' (2#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:30]
INFO: [Synth 8-3491] module 'RISCV_EX' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:19' bound to instance 'RISCV_EX_i' of component 'RISCV_EX' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'RISCV_EX' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'RISCV_EX' (3#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:33]
INFO: [Synth 8-3491] module 'RISCV_MEM' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:17' bound to instance 'RISCV_MEM_i' of component 'RISCV_MEM' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'RISCV_MEM' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:29]
WARNING: [Synth 8-614] signal 'rs2_data' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'RISCV_MEM' (4#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:29]
INFO: [Synth 8-3491] module 'RISCV_WB' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:18' bound to instance 'RISCV_WB_i' of component 'RISCV_WB' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RISCV_WB' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'RISCV_WB' (5#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:28]
INFO: [Synth 8-3491] module 'RISCV_RegBank' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:17' bound to instance 'RISCV_RegBank_i' of component 'RISCV_RegBank' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'RISCV_RegBank' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:47]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:56]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'RISCV_RegBank' (6#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_Top' (7#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:38]
WARNING: [Synth 8-3331] design RISCV_WB has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_WB has unconnected port opcode[0]
WARNING: [Synth 8-3331] design RISCV_MEM has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_MEM has unconnected port opcode[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[6]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 946.000 ; gain = 5.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 946.000 ; gain = 5.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 946.000 ; gain = 5.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1311.719 ; gain = 371.203
24 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1311.719 ; gain = 371.203
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new}
close [ open {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/instr_mem.coe' provided. It will be converted relative to IP Instance files '../../../../RISC-V.srcs/sources_1/instr_mem.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/instr_mem.coe' provided. It will be converted relative to IP Instance files '../../../../RISC-V.srcs/sources_1/instr_mem.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/instr_mem.coe' provided. It will be converted relative to IP Instance files '../../../../RISC-V.srcs/sources_1/instr_mem.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/instr_mem.coe' provided. It will be converted relative to IP Instance files '../../../../RISC-V.srcs/sources_1/instr_mem.coe'
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name instruction_memory -dir {c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {instruction_memory} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/instr_mem.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {00000033} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Disable_Out_of_Range_Warnings {true} CONFIG.EN_SAFETY_CKT {false}] [get_ips instruction_memory]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'instruction_memory' to 'instruction_memory' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/instr_mem.coe' provided. It will be converted relative to IP Instance files '../../instr_mem.coe'
generate_target {instantiation_template} [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_memory'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instruction_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction_memory'...
catch { config_ip_cache -export [get_ips -all instruction_memory] }
export_ip_user_files -of_objects [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}]
launch_runs -jobs 2 instruction_memory_synth_1
[Mon Jan 21 15:36:34 2019] Launched instruction_memory_synth_1...
Run output will be captured here: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/instruction_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'instruction_memory'... please wait for 'instruction_memory_synth_1' run to finish...
wait_on_run instruction_memory_synth_1
[Mon Jan 21 15:36:35 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:36:40 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:36:45 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:36:50 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:37:00 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:37:10 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:37:20 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:37:30 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:37:50 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:38:10 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:38:30 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:38:51 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:39:31 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:40:11 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:40:51 2019] Waiting for instruction_memory_synth_1 to finish...
[Mon Jan 21 15:41:31 2019] Waiting for instruction_memory_synth_1 to finish...

*** Running vivado
    with args -log instruction_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source instruction_memory.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source instruction_memory.tcl -notrace
Command: synth_design -top instruction_memory -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 387.781 ; gain = 99.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/synth/instruction_memory.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: instruction_memory.mif - type: string 
	Parameter C_INIT_FILE bound to: instruction_memory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 00000033 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.622 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/synth/instruction_memory.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (9#1) [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/synth/instruction_memory.vhd:67]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:53 ; elapsed = 00:03:02 . Memory (MB): peak = 655.023 ; gain = 367.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:54 ; elapsed = 00:03:03 . Memory (MB): peak = 655.023 ; gain = 367.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:54 ; elapsed = 00:03:03 . Memory (MB): peak = 655.023 ; gain = 367.230
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/instruction_memory_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/instruction_memory_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 725.891 ; gain = 1.316
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:23 ; elapsed = 00:03:39 . Memory (MB): peak = 725.891 ; gain = 438.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:23 ; elapsed = 00:03:39 . Memory (MB): peak = 725.891 ; gain = 438.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/instruction_memory_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:03:39 . Memory (MB): peak = 725.891 ; gain = 438.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:24 ; elapsed = 00:03:40 . Memory (MB): peak = 725.891 ; gain = 438.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:41 . Memory (MB): peak = 725.891 ; gain = 438.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:55 ; elapsed = 00:04:13 . Memory (MB): peak = 785.914 ; gain = 498.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:13 . Memory (MB): peak = 785.988 ; gain = 498.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:55 ; elapsed = 00:04:13 . Memory (MB): peak = 785.988 ; gain = 498.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 787.113 ; gain = 499.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 787.113 ; gain = 499.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 787.113 ; gain = 499.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 787.113 ; gain = 499.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 787.113 ; gain = 499.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 787.113 ; gain = 499.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------+------+
|      |Instance                                     |Module                        |Cells |
+------+---------------------------------------------+------------------------------+------+
|1     |top                                          |                              |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1            |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth      |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|7     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
+------+---------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 787.113 ; gain = 499.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 230 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:03:50 . Memory (MB): peak = 787.113 ; gain = 428.453
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 787.113 ; gain = 499.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:04 ; elapsed = 00:04:23 . Memory (MB): peak = 803.676 ; gain = 521.488
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/instruction_memory_synth_1/instruction_memory.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/instruction_memory_synth_1/instruction_memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file instruction_memory_utilization_synth.rpt -pb instruction_memory_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 806.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 15:41:23 2019...
[Mon Jan 21 15:41:32 2019] instruction_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:22 ; elapsed = 00:04:57 . Memory (MB): peak = 1373.172 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}] -directory {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files} -ipstatic_source_dir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.949 ; gain = 7.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_Top' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:38]
INFO: [Synth 8-3491] module 'RISCV_IF' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:18' bound to instance 'RISCV_IF_i' of component 'RISCV_IF' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RISCV_IF' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'RISCV_IF' (1#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:27]
INFO: [Synth 8-3491] module 'RISCV_ID' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:18' bound to instance 'RISCV_ID_i' of component 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_ID' (2#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:30]
INFO: [Synth 8-3491] module 'RISCV_EX' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:19' bound to instance 'RISCV_EX_i' of component 'RISCV_EX' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'RISCV_EX' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'RISCV_EX' (3#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:33]
INFO: [Synth 8-3491] module 'RISCV_MEM' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:17' bound to instance 'RISCV_MEM_i' of component 'RISCV_MEM' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'RISCV_MEM' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:29]
WARNING: [Synth 8-614] signal 'rs2_data' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'RISCV_MEM' (4#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:29]
INFO: [Synth 8-3491] module 'RISCV_WB' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:18' bound to instance 'RISCV_WB_i' of component 'RISCV_WB' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RISCV_WB' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'RISCV_WB' (5#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:28]
INFO: [Synth 8-3491] module 'RISCV_RegBank' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:17' bound to instance 'RISCV_RegBank_i' of component 'RISCV_RegBank' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'RISCV_RegBank' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:47]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:56]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'RISCV_RegBank' (6#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_Top' (7#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:38]
WARNING: [Synth 8-3331] design RISCV_WB has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_WB has unconnected port opcode[0]
WARNING: [Synth 8-3331] design RISCV_MEM has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_MEM has unconnected port opcode[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[6]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1529.273 ; gain = 45.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1529.273 ; gain = 45.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1529.273 ; gain = 45.555
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1586.965 ; gain = 103.246
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_memory -dir {c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {data_memory} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Use_RSTA_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_ips data_memory]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'data_memory' to 'data_memory' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_memory'...
catch { config_ip_cache -export [get_ips -all data_memory] }
export_ip_user_files -of_objects [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}]
launch_runs -jobs 2 data_memory_synth_1
[Mon Jan 21 16:13:44 2019] Launched data_memory_synth_1...
Run output will be captured here: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/data_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'data_memory'... please wait for 'data_memory_synth_1' run to finish...
wait_on_run data_memory_synth_1
[Mon Jan 21 16:13:45 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:13:50 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:13:55 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:14:00 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:14:10 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:14:20 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:14:30 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:14:40 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:15:00 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:15:20 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:15:41 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:16:01 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:16:41 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:17:21 2019] Waiting for data_memory_synth_1 to finish...
[Mon Jan 21 16:18:02 2019] Waiting for data_memory_synth_1 to finish...

*** Running vivado
    with args -log data_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_memory.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source data_memory.tcl -notrace
Command: synth_design -top data_memory -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 388.238 ; gain = 98.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_memory' [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/synth/data_memory.vhd:72]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_memory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.95215 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/synth/data_memory.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (9#1) [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/synth/data_memory.vhd:72]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:38 ; elapsed = 00:02:46 . Memory (MB): peak = 651.770 ; gain = 362.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:47 . Memory (MB): peak = 651.770 ; gain = 362.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:38 ; elapsed = 00:02:47 . Memory (MB): peak = 651.770 ; gain = 362.145
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/data_memory_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/data_memory_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 731.566 ; gain = 1.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:06 ; elapsed = 00:03:23 . Memory (MB): peak = 731.566 ; gain = 441.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:06 ; elapsed = 00:03:23 . Memory (MB): peak = 731.566 ; gain = 441.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/data_memory_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:06 ; elapsed = 00:03:23 . Memory (MB): peak = 731.566 ; gain = 441.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:07 ; elapsed = 00:03:24 . Memory (MB): peak = 731.566 ; gain = 441.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:03:26 . Memory (MB): peak = 731.566 ; gain = 441.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:35 ; elapsed = 00:03:56 . Memory (MB): peak = 799.633 ; gain = 510.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:03:56 . Memory (MB): peak = 809.574 ; gain = 519.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:35 ; elapsed = 00:03:56 . Memory (MB): peak = 810.078 ; gain = 520.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:03:59 . Memory (MB): peak = 810.078 ; gain = 520.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:03:59 . Memory (MB): peak = 810.078 ; gain = 520.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 810.078 ; gain = 520.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 810.078 ; gain = 520.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 810.078 ; gain = 520.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 810.078 ; gain = 520.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     3|
|2     |LUT4     |     1|
|3     |RAMB36E1 |     1|
|4     |SRL16E   |     1|
|5     |FDRE     |     6|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------+------+
|      |Instance                                     |Module                   |Cells |
+------+---------------------------------------------+-------------------------+------+
|1     |top                                          |                         |    12|
|2     |  U0                                         |blk_mem_gen_v8_4_1       |    12|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth |    12|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top          |    12|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr |    12|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width   |    12|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper |     3|
+------+---------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 810.078 ; gain = 520.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 195 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:03:32 . Memory (MB): peak = 810.078 ; gain = 440.656
Synthesis Optimization Complete : Time (s): cpu = 00:03:39 ; elapsed = 00:04:00 . Memory (MB): peak = 810.078 ; gain = 520.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:43 ; elapsed = 00:04:05 . Memory (MB): peak = 821.949 ; gain = 539.469
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/data_memory_synth_1/data_memory.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/data_memory_synth_1/data_memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_memory_utilization_synth.rpt -pb data_memory_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 821.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 16:18:22 2019...
[Mon Jan 21 16:18:27 2019] data_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:04:42 . Memory (MB): peak = 1586.965 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}] -directory {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files} -ipstatic_source_dir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_Top' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:38]
INFO: [Synth 8-3491] module 'RISCV_IF' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:18' bound to instance 'RISCV_IF_i' of component 'RISCV_IF' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RISCV_IF' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'RISCV_IF' (1#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:27]
INFO: [Synth 8-3491] module 'RISCV_ID' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:18' bound to instance 'RISCV_ID_i' of component 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_ID' (2#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:30]
INFO: [Synth 8-3491] module 'RISCV_EX' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:19' bound to instance 'RISCV_EX_i' of component 'RISCV_EX' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'RISCV_EX' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'RISCV_EX' (3#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:33]
INFO: [Synth 8-3491] module 'RISCV_MEM' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:17' bound to instance 'RISCV_MEM_i' of component 'RISCV_MEM' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'RISCV_MEM' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:29]
WARNING: [Synth 8-614] signal 'rs2_data' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'RISCV_MEM' (4#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:29]
INFO: [Synth 8-3491] module 'RISCV_WB' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:18' bound to instance 'RISCV_WB_i' of component 'RISCV_WB' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RISCV_WB' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'RISCV_WB' (5#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:28]
INFO: [Synth 8-3491] module 'RISCV_RegBank' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:17' bound to instance 'RISCV_RegBank_i' of component 'RISCV_RegBank' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'RISCV_RegBank' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:47]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:56]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'RISCV_RegBank' (6#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_Top' (7#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:38]
WARNING: [Synth 8-3331] design RISCV_WB has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_WB has unconnected port opcode[0]
WARNING: [Synth 8-3331] design RISCV_MEM has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_MEM has unconnected port opcode[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[6]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.965 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1586.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1586.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1608.371 ; gain = 21.406
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Top_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_Top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_memory_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity data_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity data_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity data_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity data_memory_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity data_memory_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity data_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity instruction_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity instruction_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity instruction_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity instruction_memory_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity instruction_memory_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_IF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_RegBank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_WB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_Top_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_Top_TB_behav xil_defaultlib.RISCV_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1608.371 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Top_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_Top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_EX
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_Top_TB_behav xil_defaultlib.RISCV_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:106]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1608.371 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Top_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_Top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_EX
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_Top_TB_behav xil_defaultlib.RISCV_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:172]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_top_tb in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:21 . Memory (MB): peak = 1608.371 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/synth/data_memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/synth/instruction_memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/synth/data_memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/synth/instruction_memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/synth/data_memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/synth/instruction_memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/synth/data_memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/synth/instruction_memory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Top_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_Top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_EX
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_Top_TB_behav xil_defaultlib.RISCV_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:182]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_top_tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1608.371 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Top_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_Top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_EX
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_Top_TB_behav xil_defaultlib.RISCV_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_top_tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1608.371 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Top_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instr_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/instruction_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RISCV_Top_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RISCV_WB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6ec7d854d5d48d285c68e340648a28c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot RISCV_Top_TB_behav xil_defaultlib.RISCV_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 32 elements ; formal addra expects 10 [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_top_tb in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1608.371 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 16:54:51 2019...
