library IEEE;
use IEEE.STD_LOGIC_1164.all; 
use IEEE.NUMERIC_STD.ALL;


-- mux_2
entity mux_2 is 
port(a, b: in STD_LOGIC_VECTOR (4 downto 0);
selector: in STD_LOGIC;
c: out STD_LOGIC_VECTOR (4 downto 0));
end mux_2;

-- Architecture of mux_2
architecture mux_2_arch of mux_2 is
begin
c <= a when (selector = '0') else b;
end mux_2_arch;
