

================================================================
== Vitis HLS Report for 'recip_fixed_32_10_s'
================================================================
* Date:           Wed Jul 31 17:05:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      20|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    4613|    3525|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      32|    -|
|Register         |        -|     -|    1698|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    6311|    3609|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       2|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |sdiv_46ns_32s_32_50_0_U912  |sdiv_46ns_32s_32_50_0  |        0|   0|  4613|  3525|    0|
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |Total                       |                       |        0|   0|  4613|  3525|    0|
    +----------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln1653_fu_31_p2  |      icmp|   0|  0|  20|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_agg_result_0_phi_fu_24_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_agg_result_0_reg_20  |   9|          2|   32|         64|
    |ap_return                                 |  14|          3|   32|         96|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  32|          7|   96|        224|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_ce_reg                                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_agg_result_0_reg_20  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_agg_result_0_reg_20   |  32|   0|   32|          0|
    |ap_return_int_reg                          |  32|   0|   32|          0|
    |icmp_ln1653_reg_52                         |   1|   0|    1|          0|
    |x_int_reg                                  |  32|   0|   32|          0|
    |icmp_ln1653_reg_52                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1698|  32| 1635|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  recip_fixed<32, 10>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  recip_fixed<32, 10>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  recip_fixed<32, 10>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  recip_fixed<32, 10>|  return value|
|x          |   in|   32|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

