\hypertarget{group___generic_buffer}{\section{Generic\+Buffer}
\label{group___generic_buffer}\index{Generic\+Buffer@{Generic\+Buffer}}
}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_generic_buffer}{Generic\+Buffer} entity
\begin{DoxyCompactList}\small\item\em Registro di dimensione generica. \end{DoxyCompactList}\item 
\hyperlink{class_generic_buffer_1_1_behavioral}{Behavioral} architecture
\begin{DoxyCompactList}\small\item\em Implementazione behavioral di \hyperlink{class_generic_buffer}{Generic\+Buffer}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___generic_buffer_ga2ee480e118ca2b3fccf26139a66e84ad}{P\+R\+O\+C\+E\+S\+S\+\_\+0}{\bfseries  ( {\bfseries {\bfseries \hyperlink{group___generic_buffer_gadfc2d5e995e9c6876b2e55bf6a5c4071}{clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{group___generic_buffer_ga446ea52ed8c4a84181a47d9165ce41a5}{reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{group___generic_buffer_gaba761f7740d0b6257a0e283b3734ddbf}{load}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{group___generic_buffer_ga597910698848749da5951285c85fa4f9}{data\+\_\+in}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___generic_buffer_ga0a6af6eef40212dbaf130d57ce711256}{ieee} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___generic_buffer_gacd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___generic_buffer_gae47d961480346c1d82439a66505e6e7d}{width} {\bfseries {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em numero di bit del registro \end{DoxyCompactList}\item 
\hyperlink{group___generic_buffer_ga9079dbf8b7827a9cf522497d56994375}{edge} {\bfseries {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em fronte di attivo del clock\+:
\begin{DoxyItemize}
\item '1'\+: fronte di salita
\item '0'\+: fronte di discesa 
\end{DoxyItemize}\end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___generic_buffer_gadfc2d5e995e9c6876b2e55bf6a5c4071}{clock}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale di clock \end{DoxyCompactList}\item 
\hyperlink{group___generic_buffer_ga446ea52ed8c4a84181a47d9165ce41a5}{reset\+\_\+n}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em reset asincrono, attivo basso \end{DoxyCompactList}\item 
\hyperlink{group___generic_buffer_gaba761f7740d0b6257a0e283b3734ddbf}{load}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale di load, quando '1' l'uscita (data\+\_\+out) segue l'ingresso (data\+\_\+in) \end{DoxyCompactList}\item 
\hyperlink{group___generic_buffer_ga597910698848749da5951285c85fa4f9}{data\+\_\+in}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___generic_buffer_gae47d961480346c1d82439a66505e6e7d}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em ingresso del registro \end{DoxyCompactList}\item 
\hyperlink{group___generic_buffer_ga0bf60a72cb11ffe1945b82ce0bb86a57}{data\+\_\+out}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___generic_buffer_gae47d961480346c1d82439a66505e6e7d}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em uscita del registro \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___generic_buffer_gab94e66105790803865249c33633e359f}{tmp} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___generic_buffer_gae47d961480346c1d82439a66505e6e7d}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Descrizione dettagliata}


\subsection{Documentazione delle funzioni}
\hypertarget{group___generic_buffer_ga2ee480e118ca2b3fccf26139a66e84ad}{\index{Generic\+Buffer@{Generic\+Buffer}!P\+R\+O\+C\+E\+S\+S\+\_\+0@{P\+R\+O\+C\+E\+S\+S\+\_\+0}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+0@{P\+R\+O\+C\+E\+S\+S\+\_\+0}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{P\+R\+O\+C\+E\+S\+S\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+0(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf load}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf data\+\_\+in}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}}\label{group___generic_buffer_ga2ee480e118ca2b3fccf26139a66e84ad}


\subsection{Documentazione delle variabili}
\hypertarget{group___generic_buffer_gadfc2d5e995e9c6876b2e55bf6a5c4071}{\index{Generic\+Buffer@{Generic\+Buffer}!clock@{clock}}
\index{clock@{clock}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{clock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clock} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}}\label{group___generic_buffer_gadfc2d5e995e9c6876b2e55bf6a5c4071}


segnale di clock 

\hypertarget{group___generic_buffer_ga597910698848749da5951285c85fa4f9}{\index{Generic\+Buffer@{Generic\+Buffer}!data\+\_\+in@{data\+\_\+in}}
\index{data\+\_\+in@{data\+\_\+in}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}}\label{group___generic_buffer_ga597910698848749da5951285c85fa4f9}


ingresso del registro 

\hypertarget{group___generic_buffer_ga0bf60a72cb11ffe1945b82ce0bb86a57}{\index{Generic\+Buffer@{Generic\+Buffer}!data\+\_\+out@{data\+\_\+out}}
\index{data\+\_\+out@{data\+\_\+out}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out} {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}}\label{group___generic_buffer_ga0bf60a72cb11ffe1945b82ce0bb86a57}


uscita del registro 

\hypertarget{group___generic_buffer_ga9079dbf8b7827a9cf522497d56994375}{\index{Generic\+Buffer@{Generic\+Buffer}!edge@{edge}}
\index{edge@{edge}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{edge}]{\setlength{\rightskip}{0pt plus 5cm}{\bf edge} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}}\label{group___generic_buffer_ga9079dbf8b7827a9cf522497d56994375}


fronte di attivo del clock\+:
\begin{DoxyItemize}
\item '1'\+: fronte di salita
\item '0'\+: fronte di discesa 
\end{DoxyItemize}

\hypertarget{group___generic_buffer_ga0a6af6eef40212dbaf130d57ce711256}{\index{Generic\+Buffer@{Generic\+Buffer}!ieee@{ieee}}
\index{ieee@{ieee}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}}\label{group___generic_buffer_ga0a6af6eef40212dbaf130d57ce711256}
\hypertarget{group___generic_buffer_gaba761f7740d0b6257a0e283b3734ddbf}{\index{Generic\+Buffer@{Generic\+Buffer}!load@{load}}
\index{load@{load}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{load}]{\setlength{\rightskip}{0pt plus 5cm}{\bf load} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}}\label{group___generic_buffer_gaba761f7740d0b6257a0e283b3734ddbf}


segnale di load, quando '1' l'uscita (data\+\_\+out) segue l'ingresso (data\+\_\+in) 

\hypertarget{group___generic_buffer_ga446ea52ed8c4a84181a47d9165ce41a5}{\index{Generic\+Buffer@{Generic\+Buffer}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}}\label{group___generic_buffer_ga446ea52ed8c4a84181a47d9165ce41a5}


reset asincrono, attivo basso 

\hypertarget{group___generic_buffer_gacd03516902501cd1c7296a98e22c6fcb}{\index{Generic\+Buffer@{Generic\+Buffer}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}}\label{group___generic_buffer_gacd03516902501cd1c7296a98e22c6fcb}
\hypertarget{group___generic_buffer_gab94e66105790803865249c33633e359f}{\index{Generic\+Buffer@{Generic\+Buffer}!tmp@{tmp}}
\index{tmp@{tmp}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{tmp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tmp} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{group___generic_buffer_gab94e66105790803865249c33633e359f}
\hypertarget{group___generic_buffer_gae47d961480346c1d82439a66505e6e7d}{\index{Generic\+Buffer@{Generic\+Buffer}!width@{width}}
\index{width@{width}!Generic\+Buffer@{Generic\+Buffer}}
\subsubsection[{width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}}\label{group___generic_buffer_gae47d961480346c1d82439a66505e6e7d}


numero di bit del registro 

