// Seed: 1499702300
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10
    , id_18,
    input wand id_11,
    input wire id_12,
    input wire id_13,
    input uwire id_14,
    output tri1 id_15,
    input wire id_16
);
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri id_3,
    input tri id_4,
    output supply0 id_5,
    output uwire id_6,
    output tri id_7,
    output tri id_8,
    output supply1 id_9
    , id_14,
    output uwire id_10,
    input tri0 id_11,
    input wand id_12
);
  wire id_15;
  module_0(
      id_0,
      id_11,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4,
      id_10,
      id_12,
      id_1,
      id_4,
      id_12,
      id_12,
      id_4,
      id_7,
      id_4
  );
  generate
    assign id_2 = 1;
  endgenerate
  wire id_16;
endmodule
