<?xml version="1.0" encoding="UTF-8" ?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
    <vendor>Analog Devices</vendor>
    <vendorID>ADI</vendorID>
    <name>ADuCM350</name>
    <version>0.2</version>
    <description>Cortex-M3 Microcontroller Device, CPU clock up to 16MHz, etc. </description>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<series>ARMCM3</series>	
	<!-- Register Default Properties -->
	<!-- the size of the registers is set to a bit width of 32. This can be overruled for individual peripherals and/or registers -->
	<size>32</size>
	<!-- the access to all registers is set to be readable and writeable. This can be overruled for individual peripherals and/or registers -->	
	<access>read-write</access>
	<!-- for demonstration purposes the resetValue for all registers of the device is set to be 0. This can be overruled within the description -->
	<resetValue>0</resetValue>
	<!-- the resetMask = 0 specifies that by default no register of this device has a defined reset value -->
	<resetMask>0</resetMask>
    <cpu>                                                           <!-- details about the cpu embedded in the device -->
        <name>CM3</name>
        <revision>r2p1</revision>
        <endian>little</endian>
        <mpuPresent>false</mpuPresent>
        <fpuPresent>false</fpuPresent>
        <nvicPrioBits>3</nvicPrioBits>
        <vendorSystickConfig>false</vendorSystickConfig>
    </cpu>
	
<!--- This file contains 


This software is MODIFIED for the ADuCM350 processor by Paul Clarke, Soniclean  and subject to the following license agreement:
This software is MODIFIED for the ADuCM350 processor by LabLab UG, haftungsbeschraenkt ("LabLab")  and subject to the following license agreement:


Analog Devices, Inc. ("ADI")

Software License Agreement

20171208-CM36xCPF-CTSLA

BEFORE YOU SELECT THE "I ACCEPT" BUTTON AT THE BOTTOM OF THIS WINDOW, CAREFULLY READ THE TERMS AND CONDITIONS SET FORTH BELOW.  BY SELECTING THE "I ACCEPT" BUTTON BELOW, OR DOWNLOADING, REPRODUCING, DISTRIBUTING OR OTHERWISE USING THE SOFTWARE, YOU AGREE TO BE BOUND BY THE TERMS AND CONDITIONS SET FORTH BELOW.  IF YOU DO NOT AGREE TO ALL OF THE TERMS AND CONDITIONS, SELECT THE 'I DO NOT ACCEPT' BUTTON AND YOU MUST NOT DOWNLOAD, INSTALL OR OTHERWISE USE THE SOFTWARE.



DOWNLOADING, REPRODUCING, DISTRIBUTING OR OTHERWISE USING THE SOFTWARE CONSTITUTES ACCEPTANCE OF THIS LICENSE.  THE SOFTWARE MAY NOT BE USED EXCEPT AS EXPRESSLY AUTHORIZED UNDER THIS LICENSE. 



The software is protected by copyright law and international copyright treaties.  



1. License:  Subject to the terms and conditions of this license, the software may be reproduced, modified and distributed in source code and object code form.



2. Conditions: 

(a) Any distribution of the software must include a complete copy of this license and retain all copyright and other proprietary notices.  The software that is distributed (including modified versions of the software) shall be subject to the terms and conditions of this license.  

(b) The software may not be combined or merged with other software in any manner that would cause the software to become subject to terms and conditions which differ from those of this license.

(c) The software is licensed solely and exclusively for use with processors manufactured by or for ADI.

(d) Licensee shall not use the name or any trademark of ADI (including those of its licensors) or any contributor to endorse or promote products without prior written consent of the owner of the name or trademark.  The term "contributor" means any person or entity that modifies or distributes the software.  

(e) Modified versions of the Software must be conspicuously marked as such.

(f) Use of the software may or may not infringe patent rights of one or more patent holders.  This license does not alleviate the obligation to obtain separate licenses from patent holders to use the software.

(g) All rights not expressly granted hereunder are reserved.  

(h) This license shall be governed by the laws of Massachusetts, without regard to its conflict of laws rules.  The software shall only be used in compliance with all applicable laws and regulations, including without limitation export control laws.  



3. WARRANTY DISCLAIMER: THE SOFTWARE AND ANY RELATED INFORMATION AND/OR ADVICE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT REPRESENTATIONS, GUARANTEES OR WARRANTIES OF ANY KIND, EXPRESS OR IMPLIED, ORAL OR WRITTEN, INCLUDING WITHOUT LIMITATION, WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. There is no obligation to provide software support or updates.  The Software is not fault-tolerant and is not intended for use in high risk applications, including without limitation in the operation of nuclear facilities, aircraft navigation or control systems, air traffic control, life support machines, weapons systems or any other application in which the failure of the software could lead to death, personal injury, or severe physical or environmental damages.  The software is not authorized to be used under such circumstances.



4. LIMITATION OF LIABILITY: TO THE MAXIMUM EXTENT PERMITTED BY LAW ADI (INCLUDING ITS LICENSORS) AND CONTRIBUTORS SHALL NOT BE LIABLE FOR ANY DAMAGES ARISING FROM OR RELATED TO THE SOFTWARE, ITS USE OR ANY RELATED INFORMATION AND/OR SERVICES, INCLUDING BUT NOT LIMITED TO ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, EXEMPLARY, CONSEQUENTIAL OR ANALOGOUS DAMAGES (INCLUDING WITHOUT LIMITATION ANY DAMAGES RESULTING FROM LOSS OF USE, DATA, REVENUE, PROFITS, OR SAVINGS, COMPUTER DAMAGE OR ANY OTHER CAUSE), UNDER ANY LEGAL THEORY (INCLUDING WITHOUT LIMITATION CONTRACT, WARRANTY, TORT, NEGLIGENCE, STRICT OR PRODUCT LIABILITY), EVEN IF IT HAS BEEN INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.  Some jurisdictions do not permit the exclusion or limitation of liability for consequential, incidental or other damages, and, as such, some portion of the above limitation may not apply.  In such jurisdictions, liability is limited to the greatest extent permitted by law.

5.  Third Party Software:  The software may be accompanied by or include software made available by one or more third parties ("Third Party Software").  Each portion of Third Party Software is subject to its own separate software license terms and conditions ("Third Party Licenses").  The Third Party Licenses for Third Party Software delivered with the software are set forth or identified (by url or otherwise) in (i) Appendix A to this license (if any), (ii) the applicable software header or footer text, (iii) a text file located in the directory of the applicable Third Party Software component and/or (iv) such other location customarily used for licensing terms. The use of each portion of Third Party Software is subject to the Third Party Licenses, and you agree that your use of any Third Party Software is bound by the applicable Third Party License.  You agree to review and comply with all applicable Third Party Licenses prior to any use or distribution of any Third Party Software.  Third Party Software is provided on an "as is" basis without any representation, warranty or liability of any kind.  ADI (including its licensors) and contributors shall have no liability or responsibility for the operation or performance of the Third Party Software and shall not be liable for any damages, costs, or expenses, direct or indirect, arising out of the performance or failure to perform of the Third Party Software.  ADI (including its licensors) and contributors shall be entitled to the benefit of any and all limitations of liability and disclaimers of warranties contained in the Third Party Licenses. For the avoidance of doubt, this license does not alter, limit or expand the terms and conditions of, or rights granted to you pursuant to, Third Party Licenses.  



In the event that Third Party Software has only been provided to you in object code form under this Agreement, and the Third Party License requires distribution of the corresponding source code, you may contact software.licensing@analog.com regarding receiving a copy of such source code.  






 -->
 
	<peripherals>
	
	
		<peripheral>
			<name>ADI_GPT0</name>
			<description>General Purpose Timer 0</description>
			<groupName>GP Timers</groupName>
			<baseAddress>0x40000000</baseAddress>
			<addressBlock>
				<offset>0</offset>
				<size>0x28</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<description>Timer interrupt</description>
				<name>TIMER0</name>
				<value>11</value>
			</interrupt>
			<registers>	
				<register>
					<name>LOAD</name>
					<description>16-bit load value</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>						
				</register>
				<register>
					<name>CURCNT</name>
					<description>16-bit timer value. read only.</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>					
				</register>
				<register>
					<name>CTL</name>
					<description>Control Register</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EVENTEN</name>
							<description>Enable/Disable event time capture</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>								
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EVENT</name>
							<description>Event Select, selects 1 of the available events.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>WUT</name>
									<description>- Wakeup Timer</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT0</name>
									<description>- External interrupt 0</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT1</name>
									<description>- External interrupt 1</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT2</name>
									<description>- External interrupt 2</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT3</name>
									<description>- External interrupt 3</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT4</name>
									<description>- External interrupt 4</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT5</name>
									<description>- External interrupt 5</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT6</name>
									<description>- External interrupt 6</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT7</name>
									<description>- External interrupt 7</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT8</name>
									<description>- External interrupt 8</description>
									<value>9</value>
								</enumeratedValue>
<!-- Value 10 is reserved -->
								<enumeratedValue>
									<name>CAPTOUCH</name>
									<description>CapTouch</description>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>WDT</name>
									<description>WatchDog Timer</description>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH</name>
									<description>Flash Controller</description>
									<value>13</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER1</name>
									<description>Timer 1</description>
									<value>14</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER2</name>
									<description>Timer 2</description>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RLD</name>
							<description>Timer reload on write to clear register</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK</name>
							<description>Clock Select</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK0</name>
									<description>Clock Source 0</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK1</name>
									<description>Clock Source 1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK2</name>
									<description>Clock Source 2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK3</name>
									<description>Clock Source 3</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<description>Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD</name>
							<description>Mode</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timer runs free</description>																	<description>Enable</description>	<description>Enable</description>	
									<name>FREERUN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Timer is periodic</description>
									<name>PERIODIC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UP</name>
							<description>Count-up</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>								
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRE</name>
							<description>Prescaler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>If CLK source 0 or 1 Divide by 4 otherwise divide by 1</description>
									<name>DIV1</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 16</description>								
									<name>DIV16</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 256</description>								
									<name>DIV256</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 32768</description>								
									<name>DIV32768</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRINT</name>
					<description>Clear interrupt register</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>CAP</name>
							<description>Captured event interrupt</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Clear Event interrupt</description>								
									<name>CLR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMOUT</name>
							<description>timeout interrupt</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timeout occured</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>No Timeout</description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CAPTURE</name>
					<description>Capture Register</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>			
				</register>
				<register>
					<name>ALOAD</name>
					<description>16-bit load value, asynchronous</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
				</register>
				<register>
					<name>ACURCNT</name>
					<description>16-bit timer value, asynchronous</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
				</register>
				<register>
					<name>STATUS</name>
					<description>Status</description>
					<addressOffset>0x1C</addressOffset>
					<size>16</size>				
					<fields>
						<field>
							<name>PDOK</name>
							<description>GPTI Sync</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Update occuring in Timer clock domain</description>							
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Interrupt cleared </description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>
						<field>
							<name>BUSY</name>
							<description>Timer Busy</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Not Ready</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Ready for Commands</description>
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>	
						</field>	
						<field>
							<name>CAP</name>
							<description>Capture event pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Capture Pending</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>No Capture</description>
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>							
						</field>
						<field>
							<name>TMOUT</name>
							<description>Time out event occurred</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timeout Event occurred</description>								
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Waiting for Timeout</description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>								
					</fields>
				</register>
				<register>
					<name>PWMCTL</name>
					<description>PWM Control Register</description>
					<addressOffset>0x20</addressOffset>
					<size>16</size>  
					<fields>
						<field>
							<name>IDLE_STATE</name>
							<description>Idle Hi/Lo</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Idle High</description>								
									<name>HIGH</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Idle Low</description>								
									<name>LOW</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>							
						</field>
						<field>
							<name>MATCH_EN</name>
							<description>High or Toggle</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>PWM in Match Mode</description>
									<name>MATCH</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>PWM in Toggle Mode</description>								
									<name>TOGGLE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>	
					</fields>
				</register>
				<register>
					<name>PWMMATCH</name>
					<description>PWM Match Value</description>
					<addressOffset>0x24</addressOffset>
					<size>16</size>
				</register>
			</registers>
		</peripheral>
	<!--
		<peripheral derived from ADI_GPT0>
			<name>Test_GPT</name>
			<baseAddress>0x80000000</baseAddress>
		</peripheral>
-->		
		<peripheral>
			<name>ADI_GPT1</name>
			<description>General Purpose Timer1</description>
			<groupName>Timer1</groupName>
			<baseAddress>0x40000400</baseAddress>
			<addressBlock>
				<offset>0</offset>
				<size>0x28</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<description>Timer 1 Interrupt</description>
				<name>TIMER1</name>
				<value>12</value>
			</interrupt>
			<registers>	
				<register>
					<name>LOAD</name>
					<description>16-bit load value</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>						
				</register>
				<register>
					<name>CURCNT</name>
					<description>16-bit timer value. read only.</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>					
				</register>
				<register>
					<name>CTL</name>
					<description>Control Register</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EVENTEN</name>
							<description>Enable/Disable event time capture</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>								
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EVENT</name>
							<description>Event Select, selects 1 of the available events.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART</name>
									<description>Uart</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0</name>
									<description>SPI 0</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1</name>
									<description>SPI 1</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPIH</name>
									<description>SPI H</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2CSLAVE</name>
									<description>I2C Slave</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2CMASTER</name>
									<description>I2C Master</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S</name>
									<description>I2S</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USB</name>
									<description>USB</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USBDMA</name>
									<description>USB DMA</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AFECAPT</name>
									<description>AFE Capture</description>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BEEPER</name>
									<description>Beeper</description>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMAERR</name>
									<description>DMA Error</description>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMADONE</name>
									<description>DMA DONE any channel</description>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPFLASH</name>
									<description>GP Flash Controller</description>
									<value>13</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER0</name>
									<description>Timer 0</description>
									<value>14</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER2</name>
									<description>Timer 2</description>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RLD</name>
							<description>Timer reload on write to clear register</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK</name>
							<description>Clock Select</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK0</name>
									<description>Clock Source 0</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK1</name>
									<description>Clock Source 1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK2</name>
									<description>Clock Source 2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK3</name>
									<description>Clock Source 3</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<description>Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD</name>
							<description>Mode</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timer runs free</description>																	<description>Enable</description>	<description>Enable</description>	
									<name>FREERUN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Timer is periodic</description>
									<name>PERIODIC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UP</name>
							<description>Count-up</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>								
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRE</name>
							<description>Prescaler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>If CLK source 0 or 1 Divide by 4 otherwise divide by 1</description>
									<name>DIV1</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 16</description>								
									<name>DIV16</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 256</description>								
									<name>DIV256</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 32768</description>								
									<name>DIV32768</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRINT</name>
					<description>Clear interrupt register</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>CAP</name>
							<description>Captured event interrupt</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Clear Event interrupt</description>								
									<name>CLR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMOUT</name>
							<description>timeout interrupt</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timeout occured</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>No Timeout</description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CAPTURE</name>
					<description>Capture Register</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>			
				</register>
				<register>
					<name>ALOAD</name>
					<description>16-bit load value, asynchronous</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
				</register>
				<register>
					<name>ACURCNT</name>
					<description>16-bit timer value, asynchronous</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
				</register>
				<register>
					<name>STATUS</name>
					<description>Status</description>
					<addressOffset>0x1C</addressOffset>
					<size>16</size>				
					<fields>
						<field>
							<name>PDOK</name>
							<description>GPTI Sync</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Update occuring in Timer clock domain</description>							
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Interrupt cleared </description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>
						<field>
							<name>BUSY</name>
							<description>Timer Busy</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Not Ready</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Ready for Commands</description>
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>	
						</field>	
						<field>
							<name>CAP</name>
							<description>Capture event pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Capture Pending</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>No Capture</description>
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>							
						</field>
						<field>
							<name>TMOUT</name>
							<description>Time out event occurred</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timeout Event occurred</description>								
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Waiting for Timeout</description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>								
					</fields>
				</register>
				<register>
					<name>PWMCTL</name>
					<description>PWM Control Register</description>
					<addressOffset>0x20</addressOffset>
					<size>16</size>  
					<fields>
						<field>
							<name>IDLE_STATE</name>
							<description>Idle Hi/Lo</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Idle High</description>								
									<name>HIGH</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Idle Low</description>								
									<name>LOW</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>							
						</field>
						<field>
							<name>MATCH_EN</name>
							<description>High or Toggle</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>PWM in Match Mode</description>
									<name>MATCH</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>PWM in Toggle Mode</description>								
									<name>TOGGLE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>	
					</fields>
				</register>
				<register>
					<name>PWMMATCH</name>
					<description>PWM Match Value</description>
					<addressOffset>0x24</addressOffset>
					<size>16</size>
				</register>
			</registers>			
		</peripheral>
		<peripheral>
			<name>ADI_GPT2</name>
			<description>General Purpose Timer2 </description>
			<groupName>T2</groupName>
			<baseAddress>0x40000800</baseAddress>
			<addressBlock>
				<offset>0</offset>
				<size>0x28</size>
				<usage>registers</usage>
			</addressBlock>
		<interrupt>
			<name>TIMER2</name>
			<description>TIMER 2 interrupt</description>
			<value>40</value>
		</interrupt>	
			<registers>	
				<register>
					<name>LOAD</name>
					<description>16-bit load value</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>						
				</register>
				<register>
					<name>CURCNT</name>
					<description>16-bit timer value. read only.</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>					
				</register>
				<register>
					<name>CTL</name>
					<description>Control Register</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EVENTEN</name>
							<description>Enable/Disable event time capture</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>								
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EVENT</name>
							<description>Event Select, selects 1 of the available events.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>EXT0</name>
									<description>- External interrupt 0</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT1</name>
									<description>- External interrupt 1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT2</name>
									<description>- External interrupt 2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT3</name>
									<description>- External interrupt 3</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT4</name>
									<description>- External interrupt 4</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT5</name>
									<description>- External interrupt 5</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT6</name>
									<description>- External interrupt 6</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT7</name>
									<description>- External interrupt 7</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT8</name>
									<description>- External interrupt 8</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AFEGEN</name>
									<description>AFE Generate</description>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAPTOUCH</name>
									<description>CapTouch</description>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC</name>
									<description>Real Time Clock</description>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AFECMDFIFO</name>
									<description>AFE Command Fifo</description>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AFEDATAFIFO</name>
									<description>AFE Data Fifo</description>
									<value>13</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER0</name>
									<description>Timer 0</description>
									<value>14</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER1</name>
									<description>Timer 1</description>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RLD</name>
							<description>Timer reload on write to clear register</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK</name>
							<description>Clock Select</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK0</name>
									<description>Clock Source 0</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK1</name>
									<description>Clock Source 1</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK2</name>
									<description>Clock Source 2</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK3</name>
									<description>Clock Source 3</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<description>Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD</name>
							<description>Mode</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timer runs free</description>																	<description>Enable</description>	<description>Enable</description>	
									<name>FREERUN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Timer is periodic</description>
									<name>PERIODIC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UP</name>
							<description>Count-up</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Disable</description>								
									<name>DIS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enable</description>									
									<name>EN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRE</name>
							<description>Prescaler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>If CLK source 0 or 1 Divide by 4 otherwise divide by 1</description>
									<name>DIV1</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 16</description>								
									<name>DIV16</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 256</description>								
									<name>DIV256</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 32768</description>								
									<name>DIV32768</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRINT</name>
					<description>Clear interrupt register</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>CAP</name>
							<description>Captured event interrupt</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Clear Event interrupt</description>								
									<name>CLR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMOUT</name>
							<description>timeout interrupt</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timeout occured</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>No Timeout</description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CAPTURE</name>
					<description>Capture Register</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>			
				</register>
				<register>
					<name>ALOAD</name>
					<description>16-bit load value, asynchronous</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
				</register>
				<register>
					<name>ACURCNT</name>
					<description>16-bit timer value, asynchronous</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
				</register>
				<register>
					<name>STATUS</name>
					<description>Status</description>
					<addressOffset>0x1C</addressOffset>
					<size>16</size>				
					<fields>
						<field>
							<name>PDOK</name>
							<description>GPTI Sync</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Update occuring in Timer clock domain</description>							
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Interrupt cleared </description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>
						<field>
							<name>BUSY</name>
							<description>Timer Busy</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Not Ready</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Ready for Commands</description>
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>	
						</field>	
						<field>
							<name>CAP</name>
							<description>Capture event pending</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Capture Pending</description>
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>No Capture</description>
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>							
						</field>
						<field>
							<name>TMOUT</name>
							<description>Time out event occurred</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Timeout Event occurred</description>								
									<name>TRUE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Waiting for Timeout</description>								
									<name>FALSE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>								
					</fields>
				</register>
				<register>
					<name>PWMCTL</name>
					<description>PWM Control Register</description>
					<addressOffset>0x20</addressOffset>
					<size>16</size>  
					<fields>
						<field>
							<name>IDLE_STATE</name>
							<description>Idle Hi/Lo</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Idle High</description>								
									<name>HIGH</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Idle Low</description>								
									<name>LOW</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>							
						</field>
						<field>
							<name>MATCH_EN</name>
							<description>High or Toggle</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>PWM in Match Mode</description>
									<name>MATCH</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>PWM in Toggle Mode</description>								
									<name>TOGGLE</name>
									<value>0</value>
								</enumeratedValue>								
							</enumeratedValues>								
						</field>	
					</fields>
				</register>
				<register>
					<name>PWMMATCH</name>
					<description>PWM Match Value</description>
					<addressOffset>0x24</addressOffset>
					<size>16</size>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ADI_ID</name>
			<description>ID </description>
			<groupName>PWRCTL</groupName>
			<baseAddress>0x40002020</baseAddress>
			<addressBlock>
				<offset>0</offset>
				<size>0x8</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>ADIID</name>
					<description>Analog Devices ID Register</description>
					<addressOffset>0</addressOffset>
					<size>16</size>				
				</register>
				<register>
					<name>CHIPID</name>
					<description>Chip ID Register</description>
					<addressOffset>4</addressOffset>
					<size>16</size>				
				</register>				
			</registers>
		</peripheral>			
		<peripheral>
		<name>ADI_PWR</name>
		<description>Power Management Unit</description>
		<groupName>PWRCTL</groupName>
		<baseAddress>0x40002400</baseAddress>
		<addressBlock>
			<offset>0</offset>
			<size>0x14</size>
			<usage>registers</usage>
		</addressBlock>
		<registers>
			<register>
			<name>PWRMOD</name>
			<description>PWR Power modes</description>
			<addressOffset>0x00</addressOffset>
			<size>16</size>
			<fields>
				<field>
			        <name>RAM0_RET</name>
					<description> Retention for RAM 0</description>
					<bitOffset>15</bitOffset>
					<bitWidth>1</bitWidth>
							<enumeratedValues>
						<enumeratedValue>
							<description>Disable</description>					
							<name>DIS</name>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<description>Enable</description>							
							<name>EN</name>
							<value>1</value>
						</enumeratedValue>								
							</enumeratedValues>	
					</field>
				<field>
					<name>WICENACK</name>
					<description>For Deepsleep mode only</description>
					<bitOffset>3</bitOffset>
					<bitWidth>1</bitWidth>
					<enumeratedValues>
						<enumeratedValue>
							<description>Disable</description>					
							<name>DIS</name>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<description>Enable</description>							
							<name>EN</name>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
				<field>
					<name>PWRMOD</name>
					<description> Power modes control bits</description>
					<bitOffset>0</bitOffset>		
					<bitWidth>2</bitWidth>
					<enumeratedValues>
						<enumeratedValue>
							<description>Full Active mode</description>
							<name>FULLACTIVE</name>
							<value>0</value>
						</enumeratedValue>
						<enumeratedValue>
							<description>Core power down</description>
							<name>CORESLEEP</name>
							<value>1</value>
						</enumeratedValue>
						<enumeratedValue>
							<description>Sleep power down</description>
							<name>SYSSLEEP</name>
							<value>2</value>
						</enumeratedValue>
						<enumeratedValue>
							<description>Hibernate power down</description>
							<name>HIBERNATE</name>
							<value>3</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>			
			</fields>
			</register>
			<register>
			<name>PWRKEY</name>
			<description>PWR Key protection for PWRMOD</description>
			<addressOffset>0x04</addressOffset>
			<size>16</size>
			<fields>
				<field>
					<name>KEY</name>
					<description>Lock for PWRMOD</description>
					<bitOffset>0</bitOffset>		
					<bitWidth>16</bitWidth>	
					<writeConstraint>
					<useEnumeratedValues>true</useEnumeratedValues>
					</writeConstraint>
					<enumeratedValues>
							<enumeratedValue>
								<description>Magic Key 1</description>
								<name>KEY1</name>
								<value>0x4859</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Magic Key 2</description>
								<name>KEY2</name>
								<value>0xf27b</value>
							</enumeratedValue>
						</enumeratedValues>
				</field>
			</fields>
			</register>
			<register>
			<name>PSMCON</name>
			<description>PWR PSM Configuration</description>
			<addressOffset>0x08</addressOffset>
			<size>16</size>
			<fields>
				<field>
					<name>VCCMPSMSTAT</name>
					<description> VCCM PSM current status</description>
					<bitOffset>7</bitOffset>
					<bitWidth>1</bitWidth>
					<enumeratedValues>
							<enumeratedValue>
								<description>VCCM Power Level is Good</description>
								<name>GOOD</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>VCCM Power Level is LOW</description>
								<name>LOW</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>					
				</field>
				<field>
					<name>VCCMPSMFLG</name>
					<description> VCCM PSM sticky flag</description>
					<bitOffset>6</bitOffset>
					<bitWidth>1</bitWidth>
					<enumeratedValues>
							<enumeratedValue>
								<description>VCCM Power Level is Good</description>
								<name>GOOD</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>VCCM Power Level is LOW</description>
								<name>LOW</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
				<field>
					<name>VCCMPSMIRQ</name>
					<description>VCCM PSM generate NMI interrupt</description>
					<bitOffset>4</bitOffset>
					<bitWidth>1</bitWidth>
					<enumeratedValues>
							<enumeratedValue>
								<description>VCCM PSM Generate NMI </description>
								<name>ENABLE</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>VCMM PSM no interrrupt</description>
								<name>DISABLE</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>	
				</field>
				<field>
				<name>DVDDPSMSTAT</name>
					<description> DVDD PSM current status</description>
					<bitOffset>3</bitOffset>
					<bitWidth>1</bitWidth>
					<enumeratedValues>
							<enumeratedValue>
								<description>DVDD Power Level is Good</description>
								<name>GOOD</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>DVDD Power Level is LOW</description>
								<name>LOW</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
				<field>
					<name>DVDDPSMFLG</name>
					<description> DVDD PSM sticky flag.</description>
					<bitOffset>2</bitOffset>
					<bitWidth>1</bitWidth>
					<enumeratedValues>
							<enumeratedValue>
								<description>DVDD Power Level is Good</description>
								<name>GOOD</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>DVDD Power Level is LOW</description>
								<name>LOW</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
				<field>
					<name>DVDDPSMIRQ</name>
					<description> disable DVDD PSM to generate NMI interrupt</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
					<enumeratedValues>
							<enumeratedValue>
								<description>DVDD PSM Generate NMI </description>
								<name>ENABLE</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>DVDD PSM no interrrupt</description>
								<name>DISABLE</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
			</fields>
		</register>
		<register>
			<name>OSCKEY</name>
			<description>PWR Key protection for OSCCTRL</description>
			<addressOffset>0x0C</addressOffset>
			<size>16</size>
			<fields>
				<field>
					<name>VALUE</name>
					<description>Key value</description>
					<bitOffset>0</bitOffset>		
					<bitWidth>16</bitWidth>						
					<writeConstraint>
					<useEnumeratedValues>true</useEnumeratedValues>
					</writeConstraint>
					<enumeratedValues>
						<enumeratedValue>
							<description>Magic Key</description>
							<name>KEY</name>
							<value>0xCB14</value>
						</enumeratedValue>
					</enumeratedValues>
				</field>
			</fields>
		</register>

		<register>
			<name>OSCCTRL</name>
			<description>PWR Oscillator control</description>
			<addressOffset>0x10</addressOffset>
			<size>16</size>
		</register>		
		</registers>
	</peripheral>
	<peripheral>
		<name>ADI_EI</name>
		<description>External Interrupts</description>
		<groupName>PWRCTL</groupName>
		<baseAddress>0x40002420</baseAddress>
		<addressBlock>
			<offset>0</offset>
			<size>0x36</size>
			<usage>registers</usage>
		</addressBlock>
			<interrupt>
				<description>External Interrupt 0</description>
				<name>EINT0</name>
				<value>1</value>
			</interrupt>		
			<interrupt>
				<description>External Interrupt 1</description>
				<name>EINT1</name>
				<value>2</value>
			</interrupt>		
			<interrupt>
				<description>External Interrupt 2</description>			
				<name>EINT2</name>
				<value>3</value>
			</interrupt>		
			<interrupt>
				<description>External Interrupt 3</description>			
				<name>EINT3</name>
				<value>4</value>
			</interrupt>	
			<interrupt>
				<description>External Interrupt 4</description>			
				<name>EINT4</name>
				<value>5</value>
			</interrupt>		
			<interrupt>
				<description>External Interrupt 5</description>			
				<name>EINT5</name>
				<value>6</value>
			</interrupt>		
			<interrupt>
				<description>External Interrupt 6</description>
				<name>EINT6</name>
				<value>7</value>
			</interrupt>		
			<interrupt>
				<description>External Interrupt 7</description>			
				<name>EINT7</name>
				<value>8</value>
			</interrupt>
			<interrupt>
				<description>External Interrupt 8</description>
				<name>EINT8</name>
				<value>9</value>
			</interrupt>
			<registers>		
		<register>
			<name>EI0CFG</name>
			<description>PWR External Interrupt configuration 0</description>
			<addressOffset>0x0</addressOffset>
			<size>16</size>
			<fields>
				<field>
					<name>IRQ3EN</name>
					<description> External Interrupt 3 enable bit</description>
					<bitOffset>15</bitOffset>
					<bitWidth>1</bitWidth>
						<writeConstraint>
						<useEnumeratedValues>true</useEnumeratedValues>
						</writeConstraint>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
				<field>
					<name>IRQ3MDE</name>
					<description> External Interrupt 3 Mode registers</description>
					<bitOffset>12</bitOffset>
					<bitWidth>3</bitWidth>
						<writeConstraint>
						<useEnumeratedValues>true</useEnumeratedValues>
						</writeConstraint>
						<enumeratedValues>
							<enumeratedValue>
								<description>Rising Edge</description>
								<name>EDGE mE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
				<field>
					<name>IRQ2EN</name>
					<description> External Interrupt 2 Enable bit</description>
					<bitOffset>11</bitOffset>
					<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
				<field>
					<name>IRQ2MDE</name>
					<description> External Interrupt 2 Mode registers</description>
					<bitOffset>8</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>IRQ1EN</name>
					<description>External Interrupt 1 Enable bit</description>
					<bitOffset>7</bitOffset>
					<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
				<field>
					<name>IRQ1MDE</name>
					<description>External Interrupt 1 Mode registers</description>
					<bitOffset>4</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>IRQOEN</name>
					<description> External Interrupt 0 Enable bit</description>
					<bitOffset>3</bitOffset>
					<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
				</field>
				<field>
					<name>IRQ0MDE</name>
					<description> External Interrupt 0 Mode registers</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
			</fields>
		</register>

		<register>
			<name>EI1CFG</name>
			<description>PWR External Interrupt configuration 1</description>
			<addressOffset>0x4</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>IRQ7EN</name>
                    <description> External Interrupt 7 enable bit</description>
                    <bitOffset>15</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ7MDE</name>
                    <description> External Interrupt 7 Mode registers</description>
                    <bitOffset>12</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>IRQ6EN</name>
                    <description> External Interrupt 6 Enable bit</description>
                    <bitOffset>11</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ6MDE</name>
                    <description> External Interrupt 6 Mode registers</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>IRQ5EN</name>
                    <description> External Interrupt 5 Enable bit</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ5MDE</name>
                    <description> External Interrupt 5 Mode registers</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>IRQ4EN</name>
                    <description> External Interrupt 4 Enable bit</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ4MDE</name>
                    <description> External Interrupt 4 Mode registers</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
		</register>

		<register>
            <name>EI2CFG</name>
			<description>PWR External Interrupt configuration 2</description>
			<addressOffset>0x8</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>USBVBUSEN</name>
                    <description> USB VBUS Detection Enable bit</description>
                    <bitOffset>15</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>USBVBUSMDE</name>
                    <description> USB VBUS Detection Mode registers</description>
                    <bitOffset>12</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>USBDMEN</name>
                    <description> USB DM Detection Enable bit</description>
                    <bitOffset>11</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>USBDMMDE</name>
                    <description> USB DM Detection Mode registers</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>USBDPEN</name>
                    <description> USB DP Detection Enable bit</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>USBDPMDE</name>
                    <description> USB DP Detection Mode registers</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>IRQ8EN</name>
                    <description> External Interrupt 8 Enable bit</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ8MDE</name>
                    <description> External Interrupt 8 Mode registers</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
		</register>

		<register>
			<name>EICLR</name>
			<description>PWR External Interrupt clear</description>
			<addressOffset>0x10</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>USBVBUS</name>
                    <description> USB VBUS detection</description>
                    <bitOffset>11</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>USBDM</name>
                    <description> USB DM detection</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>							
                </field>
                <field>
                    <name>USBDP</name>
                    <description> USB DP detection</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ8</name>
                    <description> External interrupt 8</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>							
                </field>
                <field>
                    <name>IRQ7</name>
                    <description> External interrupt 7</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>							
                </field>
                <field>
                    <name>IRQ6</name>
                    <description> External interrupt 6</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ5</name>
                    <description> External interrupt 5</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ4</name>
                    <description> External interrupt 4</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ3</name>
                    <description> External interrupt 3</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ2</name>
                    <description> External interrupt 2</description>
                    <bitOffset>2</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ1</name>
                    <description> External interrupt 1</description>
                    <bitOffset>1</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
                <field>
                    <name>IRQ0</name>
                    <description> External interrupt 0</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Set to Clear</description>
								<name>CLEAR</name>
								<value>1</value>
							</enumeratedValue>
						</enumeratedValues>						
                </field>
            </fields>
        </register>

		<register>
			<name>NMICLR</name>
			<description>PWR Non-maskable interrupt clear</description>
			<addressOffset>0x14</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>CLEAR</name>
                    <description> NMI clear</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
					<enumeratedValues>
						<enumeratedValue>
							<description>CLEAR</description>
							<name>CLEAR</name>
							<value>1</value>
						</enumeratedValue>
					</enumeratedValues>
                </field>
            </fields>
        </register>

		<register>
			<name>USBWKSTAT</name>
			<description>PWR USB Wakeup Status</description>
			<addressOffset>0x18</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>USBVBUS</name>
                    <description> USB VBUS event status</description>
                    <bitOffset>2</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>USBDM</name>
                    <description> USB DM event status</description>
                    <bitOffset>1</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>USBDP</name>
                    <description> USB DP event status</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>

		<register>
			<name>RSTSTA</name>
			<description>PWR Reset status</description>
			<addressOffset>0x20</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>SWRST</name>
                    <description> Software reset</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WDRST</name>
                    <description> Watchdog timeout</description>
                    <bitOffset>2</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>EXTRST</name>
                    <description> External reset</description>
                    <bitOffset>1</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>POR</name>
                    <description> Power-on reset</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>
		</registers>
	</peripheral>
	<peripheral>
		<name>ADI_PWRVCC</name>
		<description>Power</description>
		<groupName>PWRCTL</groupName>
		<baseAddress>0x40002480</baseAddress>
		<addressBlock>
			<offset>0</offset>
			<size>0x10</size>
			<usage>registers</usage>
		</addressBlock>
		<registers>		

		<register>
			<name>VCCMCON</name>
			<description>PWR VCCM Control and Status</description>
			<addressOffset>0x8</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>VCCMTHR_HYST</name>
                    <description> VCCM Threshold hysteresis</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>2</bitWidth>
                </field>
                <field>
                    <name>VCCMTHR</name>
                    <description> VCCM Threshold adjust</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>4</bitWidth>
                </field>
                <field>
                    <name>VCCMPSMEN</name>
                    <description> VCCM power supply monitoring enable</description>
                    <bitOffset>1</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>LOADENABLE</name>
                    <description> Enabling 820 ohm load</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>

		<register>
			<name>VBACKCON</name>
			<description>PWR VBACK control and status</description>
			<addressOffset>0xC</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>VBACKTRIP</name>
                    <description> Vback trip point adjust</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>VLTRIP</name>
                    <description> Vlo trip hysteresis</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>VLOTRIP</name>
                    <description> Vlo trip level</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>VBACKRESTORE</name>
                    <description> VBACK Restore level</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>
	</registers>
</peripheral>
		<peripheral>
			<name>ADI_WUT</name>
			<description>Wake-up timer</description>
			<groupName>WUT</groupName>
			<baseAddress>0x40002500</baseAddress>
			<size>16</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x44</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>WUT</name>
				<description>Wake Up Timer interrupt</description>
				<value>0</value>
			</interrupt>
			
			<registers>
				<register>
					<name>T2VAL0</name>
					<description>WUT Current count value - LS halfword.</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2VAL1</name>
					<description>WUT Current count value - MS halfword</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2CON</name>
					<description>WUT Control</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>STOP</name>
							<description> Disables updating field A register T2WUFA</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLK</name>
							<description> Clock select</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PCLK</name>
									<description>PCLK (default)</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LFXTAL</name>
									<description>LF Crystal</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LFOSC</name>
									<description>- Internal 32 kHz Oscillator</description>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>							
						</field>
						<field>
							<name>WUEN</name>
							<description> Wakeup enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENABLE</name>
							<description>Timer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MOD</name>
							<description> Timer mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FREEZE</name>
							<description> Freeze enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRE</name>
							<description> Prescaler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>If Core CLK Divide by 4 otherwise divide by 1</description>
									<name>DIV1</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 16</description>								
									<name>DIV16</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 256</description>								
									<name>DIV256</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 32768</description>								
									<name>DIV32768</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>							
						</field>
					</fields>
				</register>

				<register>
					<name>T2INC</name>
					<description>WUT 12-bit interval for wakeup field A</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>INTERVAL</name>
							<description> Interval for wakeup field A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				
				<register>
					<name>T2WUFB0</name>
					<description>WUT Wakeup field B - LS halfword</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2WUFB1</name>
					<description>WUT Wakeup field B - MS halfword</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2WUFC0</name>
					<description>WUT Wakeup field C - LS halfword</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2WUFC1</name>
					<description>WUT Wakeup field C - MS halfword</description>
					<addressOffset>0x1C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2WUFD0</name>
					<description>WUT Wakeup field D - LS halfword</description>
					<addressOffset>0x20</addressOffset>
				</register>

				<register>
					<name>T2WUFD1</name>
					<description>WUT Wakeup field D - MS halfword</description>
					<addressOffset>0x24</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2IEN</name>
					<description>WUT Interrupt enable</description>
					<addressOffset>0x28</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ROLL</name>
							<description> Rollover interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFD</name>
							<description> T2WUFD interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFC</name>
							<description> T2WUFC interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFB</name>
							<description> T2WUFB interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFA</name>
							<description> T2WUFA interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>T2STA</name>
					<description>WUT Status</description>
					<addressOffset>0x2C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>PDOK</name>
							<description> Enable bit synchronized</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FREEZE</name>
							<description> Timer value freeze</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IRQCRY</name>
							<description> Wakeup status to powerdown</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ROLL</name>
							<description> Rollover interrupt flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFD</name>
							<description> T2WUFD interrupt flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFC</name>
							<description> T2WUFC interrupt flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFB</name>
							<description> T2WUFB interrupt flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFA</name>
							<description> T2WUFA interrupt flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>T2CLRI</name>
					<description>WUT Clear interrupt register</description>
					<addressOffset>0x30</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ROLL</name>
							<description> Rollover interrupt clear</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFD</name>
							<description> T2WUFD interrupt clear</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFC</name>
							<description> T2WUFC interrupt clear</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFB</name>
							<description> T2WUFB interrupt clear</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFA</name>
							<description> T2WUFA interrupt clear</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>WUTVAL_LOW</name>
					<description>WUT Unsynchronized lower 16 bits of WU Timer counter value.</description>
					<addressOffset>0x34</addressOffset>
					<size>16</size>
				</register>		

				<register>
					<name>WUTVAL_HIGH</name>
					<description>WUT Unsynchronized upper 16 bits of WU Timer counter value.</description>
					<addressOffset>0x38</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2WUFA0</name>
					<description>WUT Wakeup field A - LS halfword</description>
					<addressOffset>0x3C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T2WUFA1</name>
					<description>WUT Wakeup field A - MS halfword</description>
					<addressOffset>0x40</addressOffset>
					<size>16</size>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ADI_WDT</name>
			<description>WatchDog Timer</description>
			<groupName>WDT</groupName>
			<baseAddress>0x40002580</baseAddress>
			<size>16</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x1c</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>WDT</name>
				<description>WDT Interrupt</description>
				<value>10</value>
			</interrupt>

			<registers>

				<register>
					<name>T3LD</name>
					<description>WDT Load value</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T3VAL</name>
					<description>WDT Current count value</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
				</register>

			<register>
				<name>T3CON</name>
				<description>WDT Control</description>
				<addressOffset>0x08</addressOffset>
				<size>16</size>
					<fields>
						<field>
							<name>MOD</name>
							<description> Timer mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENABLE</name>
							<description> Timer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRE</name>
							<description> Prescaler</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>If Core CLK Divide by 4 otherwise divide by 1</description>
									<name>DIV1</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 16</description>								
									<name>DIV16</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 256</description>								
									<name>DIV256</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Divide clock source by 4096</description>								
									<name>DIV4096</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>								
						</field>
						<field>
							<name>IRQ</name>
							<description> Timer interrupt</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PMD</name>
							<description> Power Mode Disable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>T3CLRI</name>
					<description>WDT Clear interrupt register</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>T3STA</name>
					<description>WDT Status</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>LOCK</name>
							<description> Lock status bit</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CON</name>
							<description> T3CON write sync in progress</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LD</name>
							<description> T3LD write sync in progress</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLRI</name>
							<description> T3CLRI write sync in progress</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IRQ</name>
							<description> WDT Interrupt</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		
		<peripheral>
		<name>ADI_RTC</name>
		<description>RealTimeClock</description>
	<groupName>RTC</groupName>
	<baseAddress>0x40002600</baseAddress>
	<size>32</size>

	<addressBlock>
		<offset>0</offset>
		<size>0x24</size>
		<usage>registers</usage>
	</addressBlock>

	<interrupt>
		<name>RTC</name>
		<description>Real Time Clock interrupt</description>
		<value>43</value>
	</interrupt>
    <registers>

	<register>
		<name>RTCCR</name>
		<description>RTC RTC Control</description>
		<addressOffset>0x00</addressOffset>
		<size>16</size>
            <fields>
                <field>
                    <name>WPENDINTEN</name>
                    <description> Enable WPENDINT-sourced interrupts to the CPU</description>
                    <bitOffset>15</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WSYNCINTEN</name>
                    <description> Enable WSYNCINT-sourced interrupts to the CPU</description>
                    <bitOffset>14</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDERRINTEN</name>
                    <description> Enable WPENDERRINT-sourced interrupts to the CPU when an RTC register-write pending error occurs</description>
                    <bitOffset>13</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>ISOINTEN</name>
                    <description> Enable ISOINT-sourced interrupts to the CPU when isolation of the RTC power domain is activated and subsequently de-activated</description>
                    <bitOffset>12</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>LCDINTEN</name>
                    <description> Enable LCDINT-sourced LCD update interrupts to the CPU</description>
                    <bitOffset>11</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>LCDUPDTIM</name>
                    <description> LCD update time in seconds beyond a one-minute boundary</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>LCDEN</name>
                    <description> Enable RTC determination of when an LCD minute display update should occur</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>TRMEN</name>
                    <description> Enable RTC digital trimming</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>ALMINTEN</name>
                    <description> Enable ALMINT-sourced alarm interrupts to the CPU</description>
                    <bitOffset>2</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>ALMEN</name>
                    <description> Enable the RTC alarm operation</description>
                    <bitOffset>1</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>CNTEN</name>
                    <description> Global enable for the RTC</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>
		
		<register>
			<name>RTCSR0</name>
			<description>RTC RTC Status 0</description>
			<addressOffset>0x04</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>WSYNCTRM</name>
                    <description> Synchronisation status of posted writes to RTCTRM</description>
                    <bitOffset>13</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WSYNCALM1</name>
                    <description> Synchronisation status of posted writes to RTCALM1</description>
                    <bitOffset>12</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WSYNCALM0</name>
                    <description> Synchronisation status of posted writes to RTCALM0</description>
                    <bitOffset>11</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WSYNCCNT1</name>
                    <description> Synchronisation status of posted writes to RTCCNT1</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WSYNCCNT0</name>
                    <description> Synchronisation status of posted writes to RTCCNT0</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WSYNCSR0</name>
                    <description> Synchronisation status of posted clearances to interrupt sources in RTCSR0</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WSYNCCR</name>
                    <description> Synchronisation status of posted writes to RTCCR</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDINT</name>
                    <description> Write pending interrupt</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WSYNCINT</name>
                    <description> Write synchronisation interrupt</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDERRINT</name>
                    <description> Write pending error interrupt source</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>ISOINT</name>
                    <description> RTC power-domain isolation interrupt source</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>LCDINT</name>
                    <description> LCD update interrupt source</description>
                    <bitOffset>2</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>ALMINT</name>
                    <description> Alarm interrupt source</description>
                    <bitOffset>1</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>RTCFAIL</name>
                    <description> RTC failure interrupt source</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>

		<register>
			<name>RTCSR1</name>
			<description>RTC RTC Status 1</description>
			<addressOffset>0x08</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>WPENDTRM</name>
                    <description> Pending status of posted writes to RTCTRM</description>
                    <bitOffset>13</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDALM1</name>
                    <description> Pending status of posted writes to RTCALM1</description>
                    <bitOffset>12</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDALM0</name>
                    <description> Pending status of posted writes to RTCALM0</description>
                    <bitOffset>11</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDCNT1</name>
                    <description> Pending status of posted writes to RTCCNT1</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDCNT0</name>
                    <description> Pending status of posted writes to RTCCNT0</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDSR0</name>
                    <description> Pending status of posted clearances of interrupt sources in RTCSR0</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WPENDCR</name>
                    <description> Pending status of posted writes to RTCCR</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>WERRCODE</name>
                    <description> Identifier for the source of a write synchronisation error</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>

		<register>
			<name>RTCCNT0</name>
			<description>RTC RTC Count 0</description>
			<addressOffset>0x0C</addressOffset>
			<size>16</size>
		</register>

		<register>
			<name>RTCCNT1</name>
			<description>RTC RTC Count 1</description>
			<addressOffset>0x10</addressOffset>
			<size>16</size>
		</register>

		<register>
			<name>RTCALM0</name>
			<description>RTC RTC Alarm 0</description>
			<addressOffset>0x14</addressOffset>
			<size>16</size>
		</register>

		<register>
			<name>RTCALM1</name>
			<description>RTC RTC Alarm 1</description>
			<addressOffset>0x18</addressOffset>
			<size>16</size>
		</register>

		<register>
			<name>RTCTRM</name>
			<description>RTC RTC Trim</description>
			<addressOffset>0x1C</addressOffset>
			<size>16</size>
			<fields>
                <field>
                    <name>TRMIVL</name>
                    <description> Trim interval in units of seconds</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>TRMADD</name>
                    <description> Trim polarity</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>TRMVAL</name>
                    <description> Trim value in whole seconds to be added or subtracted from the RTC count at the end of a periodic interval</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>

		<register>
			<name>RTCGWY</name>
			<description>RTC RTC Gateway</description>
			<addressOffset>0x20</addressOffset>
			<size>16</size>
		</register>
		</registers>
	</peripheral>
		<peripheral>
			<name>ADI_I2C</name>
			
			<description>I2C Master/Slave</description>
			<groupName>I2C</groupName>
			<baseAddress>0x40003000</baseAddress>
			<size>32</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x58</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>I2CS</name>
				<description>I2C 0 slave interrupt</description>
				<value>17</value>
			</interrupt>
			<interrupt>
				<name>I2CM</name>
				<description>I2C 0 master interrupt</description>
				<value>18</value>
			</interrupt>			
			<registers>

				<register>
					<name>I2CMCON</name>
					<description>I2C Master control</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>PRESTOP</name>
							<description> Prestop Bus-Clear</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BUS</name>
							<description> Bus-Clear Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MTXDMA</name>
							<description> Enable master Tx DMA request</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRXDMA</name>
							<description> Enable master Rx DMA request</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MXMITDEC</name>
							<description> Decrement master TX FIFO status when a byte has been transmitted</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENCMP</name>
							<description> Transaction completed (or stop detected) interrupt enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENACK</name>
							<description> ACK not received interrupt enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENALOST</name>
							<description> Arbitration lost interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENMTX</name>
							<description> Transmit request interrupt enable.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENMRX</name>
							<description> Receive request interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STRETCH</name>
							<description> Stretch SCL enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOOPBACK</name>
							<description> Internal loopback enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>COMPLETE</name>
							<description> Start back-off disable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MASEN</name>
							<description> Master enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CMSTA</name>
					<description>I2C Master status</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>SCL</name>
							<description> State of SCL Line</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SDA</name>
							<description> State of SDA Line</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MTXUFLOW</name>
							<description> Master Transmit Underflow</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSTOP</name>
							<description> STOP driven by this I2C Master</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LINEBUSY</name>
							<description> Line is busy</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRXOF</name>
							<description> Master Receive FIFO overflow</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCOMP</name>
							<description> Transaction complete or stop detected</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACKDATA</name>
							<description> ACK not received in response to data write</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MBUSY</name>
							<description> Master busy</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALOST</name>
							<description> Arbitration lost</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACKADDR</name>
							<description> ACK not received in response to an address</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRXREQ</name>
							<description> Master Receive request</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MTXREQ</name>
							<description> Master Transmit request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MTXFSTA</name>
							<description> Master Transmit FIFO status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CMRX</name>
					<description>I2C Master receive data</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>I2CMRX</name>
							<description> Master receive register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CMTX</name>
					<description>I2C Master transmit data</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>I2CMTX</name>
							<description> Master transmit register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CMRXCNT</name>
					<description>I2C Master receive data count</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>EXTEND</name>
							<description> Extended read</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>COUNT</name>
							<description> Receive count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CMCRXCNT</name>
					<description>I2C Master current receive data count</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>COUNT</name>
							<description> Current receive count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CADR1</name>
					<description>I2C 1st master address byte</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ADR1</name>
							<description> Address byte 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CADR2</name>
					<description>I2C 2nd master address byte</description>
					<addressOffset>0x1C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ADR2</name>
							<description> Address byte 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2CBYT</name>
					<description>I2C Start byte</description>
					<addressOffset>0x20</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>SBYTE</name>
							<description> Start byte</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CDIV</name>
					<description>I2C Serial clock period divisor</description>
					<addressOffset>0x24</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>HIGH</name>
							<description> Serial clock high time</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOW</name>
							<description> Serial clock low time</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CSCON</name>
					<description>I2C Slave control</description>
					<addressOffset>0x28</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>STXDMA</name>
							<description> Enable slave Tx DMA request</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRXDMA</name>
							<description> Enable slave Rx DMA request</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENREPST</name>
							<description> Repeated start interrupt enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SXMITDEC</name>
							<description> Decrement Slave Tx FIFO status when a byte has been transmitted</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENSTX</name>
							<description> Slave Transmit request interrupt enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENSRX</name>
							<description> Slave Receive request interrupt enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IENSTOP</name>
							<description> Stop condition detected interrupt enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACK</name>
							<description> NACK next communication</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STRETCHSCL</name>
							<description> Stretch SCL enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EARLYTXR</name>
							<description> Early transmit request mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GCSBCLR</name>
							<description> General call status bit clear</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HGCEN</name>
							<description> Hardware general call enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GCEN</name>
							<description> General call enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADR10EN</name>
							<description> Enabled 10-bit addressing</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SLVEN</name>
							<description> Slave enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CSSTA</name>
					<description>I2C Slave I2C Status/Error/IRQ</description>
					<addressOffset>0x2C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>START</name>
							<description> Start and matching address</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REPSTART</name>
							<description> Repeated start and matching address</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDMAT</name>
							<description> Device ID matched</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOP</name>
							<description> Stop after start and matching address</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GCID</name>
							<description> General ID</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GCINT</name>
							<description> General call interrupt</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBUSY</name>
							<description> Slave busy</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOACK</name>
							<description> Ack not generated by the slave</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRXOF</name>
							<description> Slave Receive FIFO overflow</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRXREQ</name>
							<description> Slave Receive request</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STXREQ</name>
							<description> Slave Transmit request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STXUR</name>
							<description> Slave Transmit FIFO underflow</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STXFSEREQ</name>
							<description> Slave Tx FIFO Status or early request</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CSRX</name>
					<description>I2C Slave receive</description>
					<addressOffset>0x30</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>I2CSRX</name>
							<description> Slave receive register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CSTX</name>
					<description>I2C Slave transmit</description>
					<addressOffset>0x34</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>I2CSTX</name>
							<description> Slave transmit register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CALT</name>
					<description>I2C Hardware general call ID</description>
					<addressOffset>0x38</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ALT</name>
							<description> Slave Alt</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CID0</name>
					<description>I2C 1st slave address device ID</description>
					<addressOffset>0x3C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ID0</name>
							<description> Slave device ID 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CID1</name>
					<description>I2C 2nd slave address device ID</description>
					<addressOffset>0x40</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ID1</name>
							<description> Slave device ID 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CID2</name>
					<description>I2C 3rd slave address device ID</description>
					<addressOffset>0x44</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ID2</name>
							<description> Slave device ID 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CID3</name>
					<description>I2C 4th slave address device ID</description>
					<addressOffset>0x48</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>ID3</name>
							<description> Slave device ID 3</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
			<name>I2CFSTA</name>
			<description>I2C Master and slave FIFO status</description>
			<addressOffset>0x4C</addressOffset>
			<size>16</size>
            <fields>
                <field>
                    <name>MFLUSH</name>
                    <description> Flush the master transmit FIFO</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>SFLUSH</name>
                    <description> Flush the slave transmit FIFO</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>MRXFSTA</name>
                    <description> Master receive FIFO status</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>MTXFSTA</name>
                    <description> Master transmit FIFO status</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>SRXFSTA</name>
                    <description> Slave receive FIFO status</description>
                    <bitOffset>2</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
                <field>
                    <name>STXFSTA</name>
                    <description> Slave transmit FIFO status</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                </field>
            </fields>
        </register>

				<register>
					<name>I2CSHCON</name>
					<description>I2C Shared control</description>
					<addressOffset>0x50</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>RESET</name>
							<description> Reset START STOP detect circuit</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>I2CTCTL</name>
					<description>I2C Timing Control Register</description>
					<addressOffset>0x54</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>FILTEROFF</name>
							<description> Input Filter Control</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>THDATIN</name>
							<description> Data In Hold Start</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>ADI_SPI0</name>
			
			<description>SPI0 Maste/Slave</description>
			<groupName>SPI0</groupName>
			<baseAddress>0x40004000</baseAddress>
			<size>32</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x1c</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>SPI0</name>
				<description>SPI 0 interrupt</description>
				<value>15</value>
			</interrupt>

			<registers>	
				<register>
					<name>SPISTA</name>
					<description>SPI0 Status</description>
					<addressOffset>0x00</addressOffset>
					<fields>
						<field>
							<name>CSRSG</name>
							<description> Detected a rising edge on CS, in CONT mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSFLG</name>
							<description> Detected a falling edge on CS, in CONT mode</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSERR</name>
							<description> Detected a CS error condition</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXS</name>
							<description> SPI Rx FIFO excess bytes present</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFSTA</name>
							<description> SPI Rx FIFO status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>RX FIFO Empty</description>							
								<name>EMPTY</name>
								<value>0</value>
							</enumeratedValue>								
							<enumeratedValue>
								<description>1 Valid Byte in FIFO</description>
								<name>FIFO1</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>2 Valid Bytes in FIFO</description>							
								<name>FIFO2</name>
								<value>2</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>3 Valid Bytes in FIFO</description>							
								<name>FIFO3</name>
								<value>3</value>
							</enumeratedValue>							
						</enumeratedValues>								
						</field>
						<field>
							<name>RXOF</name>
							<description>SPI Rx FIFO overflow</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX</name>
							<description>SPI Rx IRQ</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TX</name>
							<description>SPI Tx IRQ</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXUR</name>
							<description> SPI Tx FIFO underflow</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFSTA</name>
							<description> SPI Tx FIFO status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>TX FIFO Empty</description>							
								<name>EMPTY</name>
								<value>0</value>
							</enumeratedValue>								
							<enumeratedValue>
								<description>1 Valid Byte in FIFO</description>
								<name>FIFO1</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>2 Valid Bytes in FIFO</description>							
								<name>FIFO2</name>
								<value>2</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>3 Valid Bytes in FIFO</description>							
								<name>FIFO3</name>
								<value>3</value>
							</enumeratedValue>							
						</enumeratedValues>	
						</field>
						<field>
							<name>IRQ</name>
							<description> SPI Interrupt status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIRX</name>
					<description>SPI0 Receive</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA</name>
							<description> 8-bit receive buffer</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DATA</name>
							<description> 8-bit receive buffer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPITX</name>
					<description>SPI0 Transmit</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA</name>
							<description> 8-bit transmit buffer</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DATA</name>
							<description> 8-bit transmit buffer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIDIV</name>
					<description>SPI0 Baud rate selection</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>CSIRQ</name>
							<description> Enable interrupt on every CS edge in CONT mode</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MD</name>
							<description> Reset Mode for CSERR</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HFM</name>
							<description> High Frequency Mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIV</name>
							<description> SPI clock divider</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPICON</name>
					<description>SPI0 SPI configuration</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>MOD</name>
							<description> SPI IRQ mode bits</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>TFLUSH</name>
							<description> SPI Tx FIFO Flush enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFLUSH</name>
							<description> SPI Rx FIFO Flush enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CON</name>
							<description> Continuous transfer enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOOPBACK</name>
							<description> Loopback enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OEN</name>
							<description> Slave MISO output enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOF</name>
							<description> SPIRX overflow overwrite enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ZEN</name>
							<description> Transmit zeros enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM</name>
							<description> SPI transfer and interrupt mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LSB</name>
							<description> LSB first transfer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WOM</name>
							<description> SPI Wired Or mode</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPOL</name>
							<description> Serial Clock Polarity</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPHA</name>
							<description> Serial clock phase mode</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MASEN</name>
							<description> Master mode enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENABLE</name>
							<description> SPI enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIDMA</name>
					<description>SPI0 SPI DMA enable</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>IENRXDMA</name>
							<description> Enable receive DMA request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>IENTXDMA</name>
							<description> Enable transmit DMA request</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>ENABLE</name>
							<description> Enable DMA for data transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
					</fields>
				</register>

				<register>
					<name>SPICNT</name>
					<description>SPI0 Transfer byte count</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>COUNT</name>
							<description> Transfer byte count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		
		<peripheral>
			<name>ADI_SPI1</name>
			
			<description>SPI1 Master/Slave</description>
			<groupName>SPI1</groupName>
			<baseAddress>0x40004400</baseAddress>
			<size>32</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x1c</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>SPI1</name>
				<description>interrupt</description>
				<value>42</value>
			</interrupt>
			<registers>	
				<register>
					<name>SPISTA</name>
					<description>SPI1 Status</description>
					<addressOffset>0x00</addressOffset>
					<fields>
						<field>
							<name>CSRSG</name>
							<description> Detected a rising edge on CS, in CONT mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSFLG</name>
							<description> Detected a falling edge on CS, in CONT mode</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSERR</name>
							<description> Detected a CS error condition</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXS</name>
							<description> SPI Rx FIFO excess bytes present</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFSTA</name>
							<description> SPI Rx FIFO status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>RX FIFO Empty</description>							
								<name>EMPTY</name>
								<value>0</value>
							</enumeratedValue>								
							<enumeratedValue>
								<description>1 Valid Byte in FIFO</description>
								<name>FIFO1</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>2 Valid Bytes in FIFO</description>							
								<name>FIFO2</name>
								<value>2</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>3 Valid Bytes in FIFO</description>							
								<name>FIFO3</name>
								<value>3</value>
							</enumeratedValue>							
						</enumeratedValues>								
						</field>
						<field>
							<name>RXOF</name>
							<description>SPI Rx FIFO overflow</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX</name>
							<description>SPI Rx IRQ</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TX</name>
							<description>SPI Tx IRQ</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXUR</name>
							<description> SPI Tx FIFO underflow</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFSTA</name>
							<description> SPI Tx FIFO status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>TX FIFO Empty</description>							
								<name>EMPTY</name>
								<value>0</value>
							</enumeratedValue>								
							<enumeratedValue>
								<description>1 Valid Byte in FIFO</description>
								<name>FIFO1</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>2 Valid Bytes in FIFO</description>							
								<name>FIFO2</name>
								<value>2</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>3 Valid Bytes in FIFO</description>							
								<name>FIFO3</name>
								<value>3</value>
							</enumeratedValue>							
						</enumeratedValues>	
						</field>
						<field>
							<name>IRQ</name>
							<description> SPI Interrupt status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIRX</name>
					<description>SPI1 Receive</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA</name>
							<description> 8-bit receive buffer</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DATA</name>
							<description> 8-bit receive buffer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPITX</name>
					<description>SPI1 Transmit</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA</name>
							<description> 8-bit transmit buffer</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DATA</name>
							<description> 8-bit transmit buffer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIDIV</name>
					<description>SPI1 Baud rate selection</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>CSIRQ</name>
							<description> Enable interrupt on every CS edge in CONT mode</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MD</name>
							<description> Reset Mode for CSERR</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HFM</name>
							<description> High Frequency Mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIV</name>
							<description> SPI clock divider</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPICON</name>
					<description>SPI1 SPI configuration</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>MOD</name>
							<description> SPI IRQ mode bits</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>TFLUSH</name>
							<description> SPI Tx FIFO Flush enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFLUSH</name>
							<description> SPI Rx FIFO Flush enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CON</name>
							<description> Continuous transfer enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOOPBACK</name>
							<description> Loopback enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OEN</name>
							<description> Slave MISO output enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOF</name>
							<description> SPIRX overflow overwrite enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ZEN</name>
							<description> Transmit zeros enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM</name>
							<description> SPI transfer and interrupt mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LSB</name>
							<description> LSB first transfer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WOM</name>
							<description> SPI Wired Or mode</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPOL</name>
							<description> Serial Clock Polarity</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPHA</name>
							<description> Serial clock phase mode</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MASEN</name>
							<description> Master mode enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENABLE</name>
							<description> SPI enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIDMA</name>
					<description>SPI1 SPI DMA enable</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>IENRXDMA</name>
							<description> Enable receive DMA request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>IENTXDMA</name>
							<description> Enable transmit DMA request</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>ENABLE</name>
							<description> Enable DMA for data transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
					</fields>
				</register>

				<register>
					<name>SPICNT</name>
					<description>SPI1 Transfer byte count</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>COUNT</name>
							<description> Transfer byte count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>

	</peripheral>
		
		<peripheral>
			<name>ADI_UART</name>
			
			<description>Uart</description>
			<groupName>UART</groupName>
			<baseAddress>0x40005000</baseAddress>
			<size>32</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x34</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>UART</name>
				<description>interrupt</description>
				<value>14</value>
			</interrupt>
			<registers>

			<register>
				<name>COMRX</name>
				<description>UART Receive Buffer Register</description>
				<addressOffset>0x00</addressOffset>
                <fields>
                    <field>
                        <name>RBR</name>
                        <description> Receive Buffer Register</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                </fields>
            </register>
<!--
			<register>
				<name>COMTX</name>
				<description>UART Transmit Holding Register</description>
				<addressOffset>0x00</addressOffset>
                <fields>
                    <field>
                        <name>THR</name>
                        <description> Transmit Holding Register</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                </fields>
            </register>
-->
			<register>
				<name>COMIEN</name>
				<description>UART Interrupt Enable</description>
				<addressOffset>0x04</addressOffset>
				<size>16</size>
				<fields>
					<field>
						<name>EDMAR</name>
						<description> DMA requests in transmit mode</description>
						<bitOffset>5</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>EDMAT</name>
						<description> DMA requests in receive mode</description>
						<bitOffset>4</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>EDSSI</name>
						<description> Modem status interrupt</description>
						<bitOffset>3</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>ELSI</name>
						<description> Rx status interrupt</description>
						<bitOffset>2</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>ETBEI</name>
						<description> Transmit buffer empty interrupt</description>
						<bitOffset>1</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>ERBFI</name>
						<description> Receive buffer full interrupt</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
				</fields>
			</register>

			<register>
				<name>COMIIR</name>
				<description>UART Interrupt ID</description>
				<addressOffset>0x08</addressOffset>
				<size>16</size>
				<fields>
					<field>
						<name>STA</name>
						<description> Interrupt status</description>
						<bitOffset>1</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>NIRQ</name>
						<description> Interrupt flag</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
				</fields>
			</register>

			<register>
				<name>COMLCR</name>
				<description>UART Line Control</description>
				<addressOffset>0x0C</addressOffset>
				<size>16</size>
				<fields>
					<field>
						<name>BRK</name>
						<description> Set Break</description>
						<bitOffset>6</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>SP</name>
						<description> Stick Parity</description>
						<bitOffset>5</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>EPS</name>
						<description> Parity Select</description>
						<bitOffset>4</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>PEN</name>
						<description> Parity Enable</description>
						<bitOffset>3</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>STOP</name>
						<description> Stop Bit</description>
						<bitOffset>2</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>WLS</name>
						<description> Word Length Select</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
				</fields>
			</register>

			<register>
				<name>COMMCR</name>
				<description>UART Modem Control</description>
				<addressOffset>0x10</addressOffset>
				<size>16</size>
				<fields>
					<field>
						<name>LOOPBACK</name>
						<description> Loopback mode</description>
						<bitOffset>4</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>OUT2</name>
						<description> Output 2</description>
						<bitOffset>3</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>OUT1</name>
						<description> Output 1</description>
						<bitOffset>2</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>RTS</name>
						<description> Request to send</description>
						<bitOffset>1</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>DTR</name>
						<description> Data Terminal Ready</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
				</fields>
			</register>

			<register>
				<name>COMLSR</name>
				<description>UART Line Status</description>
				<addressOffset>0x14</addressOffset>
				<size>16</size>
				<fields>
					<field>
						<name>TEMT</name>
						<description> COMTX and Shift Register Empty Status</description>
						<bitOffset>6</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>THRE</name>
						<description> COMTX Empty</description>
						<bitOffset>5</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>BI</name>
						<description> Break Indicator</description>
						<bitOffset>4</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>FE</name>
						<description> Framing Error</description>
						<bitOffset>3</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>PE</name>
						<description> Parity Error</description>
						<bitOffset>2</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>OE</name>
						<description> Overrun Error</description>
						<bitOffset>1</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>DR</name>
						<description> Data Ready</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
				</fields>
			</register>

			<register>
				<name>COMMSR</name>
				<description>UART Modem Status</description>
				<addressOffset>0x18</addressOffset>
				<size>16</size>
				<fields>
					<field>
						<name>DCD</name>
						<description> Data Carrier Detect</description>
						<bitOffset>7</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>RI</name>
						<description> Ring Indicator</description>
						<bitOffset>6</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>DSR</name>
						<description> Data Set Ready</description>
						<bitOffset>5</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>CTS</name>
						<description> Clear To Send</description>
						<bitOffset>4</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>DDCD</name>
						<description> Delta DCD</description>
						<bitOffset>3</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>TERI</name>
						<description> Trailing Edge RI</description>
						<bitOffset>2</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>DDSR</name>
						<description> Delta DSR</description>
						<bitOffset>1</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>DCTS</name>
						<description> Delta CTS</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
				</fields>
			</register>

			<register>
				<name>COMSCR</name>
				<description>UART Scratch buffer</description>
				<addressOffset>0x1C</addressOffset>
				<size>16</size>
				<fields>
					<field>
						<name>SCR</name>
						<description> Scratch</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
				</fields>
			</register>
			<register>
				<name>COMFBR</name>
				<description>UART Fractional Baud Rate</description>
				<addressOffset>0x24</addressOffset>
				<size>16</size>
                <fields>
                    <field>
                        <name>FBEN</name>
                        <description> Fractional baud rate generator enable</description>
                        <bitOffset>15</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>DIVM</name>
                        <description> Fractional baud rate M divide bits 1 to 3</description>
                        <bitOffset>11</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>DIVN</name>
                        <description> Fractional baud rate N divide bits 0 to 2047.</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                     </field>
                </fields>
            </register>

			<register>
				<name>COMDIV</name>
				<description>UART Baudrate divider</description>
				<addressOffset>0x28</addressOffset>
				<size>16</size>
			</register>
		</registers>
	</peripheral>

	<peripheral>
		<name>ADI_I2S</name>
		
		<description>I2S Master/Slave</description>
		<groupName>I2S</groupName>
		<baseAddress>0x40005800</baseAddress>
		<size>32</size>

		<addressBlock>
			<offset>0</offset>
			<size>0x24</size>
			<usage>registers</usage>
		</addressBlock>

		<interrupt>
			<name>I2S</name>
			<description>I2S interrupt</description>
			<value>39</value>
		</interrupt>
		<registers>

			<register>
				<name>OUT1L</name>
				<description>I2S Channel 1 LSBs</description>
				<addressOffset>0x00</addressOffset>
				<size>16</size>
				<fields>
						<field>
							<description>I2S Ch1 lsb</description>
							<name>OUT1_LSB</name>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
				</fields>
			</register>

			<register>
				<name>OUT1H</name>
				<description>I2S Channel 1 MSBs</description>
				<addressOffset>0x04</addressOffset>
				<size>16</size>
				<fields>
						<field>
							<description>I2S Ch1 msb</description>
							<name>OUT1_MSB</name>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
				</fields>
			</register>

			<register>
				<name>OUT2L</name>
				<description>I2S Channel 2 LSBs</description>
				<addressOffset>0x08</addressOffset>
				<size>16</size>
				<fields>
						<field>
							<description>I2S Ch2 lsb</description>
							<name>OUT2_LSB</name>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
				</fields>
			</register>
			<register>
				<name>OUT2H</name>
				<description>I2S Channel 2 MSBs</description>
				<addressOffset>0x0C</addressOffset>
				<size>16</size>
				<fields>
						<field>
							<description>I2S Ch2 msb</description>
							<name>OUT2_MSB</name>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
				</fields>
			</register>

				<register>
					<name>MODE1</name>
					<description>I2S I2S format modes 1</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>MODE2</name>
					<description>I2S I2S format modes 2</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>CFG1</name>
					<description>I2S I2S configuration 1</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>CFG2</name>
					<description>I2S I2S configuration 2</description>
					<addressOffset>0x1C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>STAT</name>
					<description>I2S I2S status</description>
					<addressOffset>0x20</addressOffset>
					<size>16</size>
				</register>
			</registers>
	</peripheral>
	
		<peripheral>
			<name>ADI_BEEP</name>
			
			<description>Beeper</description>
			<groupName>BEEP</groupName>
			<baseAddress>0x40005C00</baseAddress>
			<size>0x10</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x10</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>BEEP</name>
				<description>Beep interrupt</description>
				<value>45</value>
			</interrupt>
			<registers>

				<register>
					<name>BEEP_CFG</name>
					<description>BEEP Beeper configuration</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>STAT</name>
					<description>BEEP Beeper status</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>TONE_A</name>
					<description>BEEP Tone A Data</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>TONE_B</name>
					<description>BEEP Tone B Data</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
				</register>
			</registers>
	</peripheral>
	
		<peripheral>
			<name>ADI_RNG</name>
			
			<description>Random Bit Generator</description>
			<groupName>RBG</groupName>
			<baseAddress>0x40006000</baseAddress>
			<size>32</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x18</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>RAND</name>
				<description>Random Bit Generator interrupt</description>
				<value>58</value>
			</interrupt>
			<registers>

				<register>
					<name>RNGCTL</name>
					<description>RNG RNG Control Register</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>
					<fields>
                    <field>
                        <name>TMRMODE</name>
                        <description> Timer Mode</description>
                        <bitOffset>2</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>CNTEN</name>
                        <description> Oscillator Counter Enable</description>
                        <bitOffset>1</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>RNGEN</name>
                        <description> RNG Enable</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
					</fields>
				</register>

				<register>
					<name>RNGLEN</name>
					<description>RNG RNG Sample Length Register</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
					<fields>
                    <field>
                        <name>LENPRE</name>
                        <description> Prescaler for the sample counter</description>
                        <bitOffset>12</bitOffset>
                        <bitWidth>4</bitWidth>
                    </field>
                    <field>
                        <name>LENRLD</name>
                        <description> Reload value for the sample counter</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>12</bitWidth>
                    </field>
					</fields>
				</register>

				<register>
					<name>RNGSTAT</name>
					<description>RNG RNG Status Register</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
                    <field>
                        <name>RNGRDY</name>
                        <description> Random number ready</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
					</fields>
				</register>

				<register>
					<name>RNGDATA</name>
					<description>RNG RNG Data Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>RNGCNTL</name>
					<description>RNG Oscillator Count Low</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
					<access>read-only</access>					
				</register>

				<register>
					<name>RNGCNTH</name>
					<description>RNG Oscillator Count High</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
					<access>read-only</access>					
					<fields>
                    <field>
                        <name>RNGCNTH</name>
                        <description> Upper bits of oscillator count</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>12</bitWidth>
                    </field>
					</fields>
				</register>
			</registers>
		</peripheral>
	
		<peripheral>
			<name>ADI_LCD</name>
			<description>LCD Controller</description>
			<groupName>LCD</groupName>
			<baseAddress>0x40008000</baseAddress>
			<size>32</size>

			<addressBlock>
				<offset>0</offset>
				<size>0x50</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>LCD</name>
				<description>LCD Controller interrupt</description>
				<value>46</value>
			</interrupt>
			<registers>

				<register>
					<name>LCDCON</name>
					<description>LCD LCD Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>16</size>
                <fields>
                    <field>
                        <name>BLINKEN</name>
                        <description> Blink Mode Enable</description>
                        <bitOffset>12</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>CPINT</name>
                        <description> Enable Charge Pump interrupt</description>
                        <bitOffset>11</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>FRAMEINT</name>
                        <description> Enable frame boundary interrupt</description>
                        <bitOffset>10</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>LCDRST</name>
                        <description> LCD Data registers reset</description>
                        <bitOffset>9</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>FRAMEINV</name>
                        <description> Frame inversion mode enable</description>
                        <bitOffset>8</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>FRAMESEL</name>
                        <description> LCD frame rate select</description>
                        <bitOffset>4</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>SCREENSEL</name>
                        <description> Screen Select</description>
                        <bitOffset>3</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>LCDMUX</name>
                        <description> LCD Multiplex Value</description>
                        <bitOffset>1</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>LCDEN</name>
                        <description> LCD Enable</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                </fields>
				</register>

				<register>
					<name>LCDSTAT</name>
					<description>LCD LCD Status Register</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
					<fields>
                    <field>
                        <name>LCD</name>
                        <description> LCD IDLE state</description>
                        <bitOffset>4</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>VLCD</name>
                        <description> VLCD update complete</description>
                        <bitOffset>3</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>CP</name>
                        <description> Charge pump good</description>
                        <bitOffset>2</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>SAFE</name>
                        <description> Safe to write the registers</description>
                        <bitOffset>1</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>FRAMEINT</name>
                        <description> LCD Frame boundary interrupt</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
					</fields>
				</register>

				<register>
					<name>LCDBLINK</name>
					<description>LCD LCD Blink Control Register</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
                    <field>
                        <name>AUTOSWITCH</name>
                        <description> Switch screen automatically</description>
                        <bitOffset>5</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>BLKFREQ</name>
                        <description> Blink rate configuration bits</description>
                        <bitOffset>2</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>BLKMOD</name>
                        <description> Blink mode clock source configuration bits</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
					</fields>
				</register>

				<register>
					<name>LCDCONTRAST</name>
					<description>LCD LCD Contrast Control Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
                    <field>
                        <name>CP_PD</name>
                        <description> Charge pump power down</description>
                        <bitOffset>6</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>CP_EN</name>
                        <description> Charge pump enable</description>
                        <bitOffset>5</bitOffset>
                        <bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>							
                    </field>
                    <field>
                        <name>BIASLVL</name>
                        <description> Bias level selection</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>4</bitWidth>
                    </field>
					</fields>
				</register>

				<register>
					<name>LCDDATA0_S0</name>
					<description>LCD Screen 0 LCD Data Register n</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA1_S0</name>
					<description>LCD Screen 0 LCD Data Register n</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA2_S0</name>
					<description>LCD Screen 0 LCD Data Register n</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA3_S0</name>
					<description>LCD Screen 0 LCD Data Register n</description>
					<addressOffset>0x1C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA4_S0</name>
					<description>LCD Screen 0 LCD Data Register n</description>
					<addressOffset>0x20</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA5_S0</name>
					<description>LCD Screen 0 LCD Data Register n</description>
					<addressOffset>0x24</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA6_S0</name>
					<description>LCD Screen 0 LCD Data Register n</description>
					<addressOffset>0x28</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA7_S0</name>
					<description>LCD Screen 0 LCD Data Register n</description>
					<addressOffset>0x2C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA0_S1</name>
					<description>LCD Screen 1 LCD Data Register n</description>
					<addressOffset>0x30</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA1_S1</name>
					<description>LCD Screen 1 LCD Data Register n</description>
					<addressOffset>0x34</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA2_S1</name>
					<description>LCD Screen 1 LCD Data Register n</description>
					<addressOffset>0x38</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA3_S1</name>
					<description>LCD Screen 1 LCD Data Register n</description>
					<addressOffset>0x3C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA4_S1</name>
					<description>LCD Screen 1 LCD Data Register n</description>
					<addressOffset>0x40</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA5_S1</name>
					<description>LCD Screen 1 LCD Data Register n</description>
					<addressOffset>0x44</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA6_S1</name>
					<description>LCD Screen 1 LCD Data Register n</description>
					<addressOffset>0x48</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LCDDATA7_S1</name>
					<description>LCD Screen 1 LCD Data Register n</description>
					<addressOffset>0x4C</addressOffset>
					<size>16</size>
				</register>
			</registers>
		</peripheral>
		
	<peripheral>
		<name>ADI_DMA</name>
		<description>DMA</description>
		<groupName>DMAC</groupName>
		<baseAddress>0x40010000</baseAddress>
		<size>32</size>

		<addressBlock>
			<offset>0</offset>
			<size>0x1000</size>
			<usage>registers</usage>
		</addressBlock>

		<interrupt>
			<name>DMA_ERR</name>
			<description>DMA interrupt</description>
			<value>19</value>
		</interrupt>
		<interrupt>
			<name>DMA_SPIH_TX</name>
			<description>DMA Ch 0 interrupt</description>
			<value>20</value>
		</interrupt>
		<interrupt>
			<name>DMA_SPIH_RX</name>
			<description>DMA Ch 1 interrupt</description>
			<value>21</value>
		</interrupt>
		<interrupt>
			<name>DMA_SPI0_TX</name>
			<description>DMA Ch 2 interrupt</description>
			<value>22</value>
		</interrupt>
		<interrupt>
			<name>DMA_SPI0_RX</name>
			<description>DMA Ch 3 interrupt</description>
			<value>23</value>
		</interrupt>
		<interrupt>
			<name>DMA_SPI1_TX</name>
			<description>DMA Ch 4 interrupt</description>
			<value>24</value>
		</interrupt>
		<interrupt>
			<name>DMA_SPI1_RX</name>
			<description>DMA Ch 5 interrupt</description>
			<value>25</value>
		</interrupt>
		<interrupt>
			<name>DMA_UART_TX</name>
			<description>DMA Ch 6 interrupt</description>
			<value>26</value>
		</interrupt>
		<interrupt>
			<name>DMA_UART_RX</name>
			<description>DMA Ch 7 interrupt</description>
			<value>27</value>
		</interrupt>
		<interrupt>
			<name>DMA_I2CS_TX</name>
			<description>DMA Ch 8 interrupt</description>
			<value>28</value>
		</interrupt>
		<interrupt>
			<name>DMA_I2CS_RX</name>
			<description>DMA Ch 9 interrupt</description>
			<value>29</value>
		</interrupt>
		<interrupt>
			<name>DMA_I2CM</name>
			<description>DMA Ch 10 interrupt</description>
			<value>30</value>
		</interrupt>
		<interrupt>
			<name>DMA_AFE_TX</name>
			<description>DMA Ch 11 interrupt</description>
			<value>31</value>
		</interrupt>
		<interrupt>
			<name>DMA_AFE_RX</name>
			<description>DMA Ch 12 interrupt</description>
			<value>32</value>
		</interrupt>
		<interrupt>
			<name>DMA_CRC</name>
			<description>DMA Ch 13 interrupt</description>
			<value>33</value>
		</interrupt>
		<interrupt>
			<name>DMA_PDI</name>
			<description>DMA Ch 14 interrupt</description>
			<value>34</value>
		</interrupt>
		<interrupt>
			<name>DMA_I2S</name>
			<description>DMA Ch 15 interrupt</description>
			<value>35</value>
		</interrupt>		
		<registers>

	<register>
		<name>DMASTA</name>
		<description>DMA DMA Status</description>
		<addressOffset>0x00</addressOffset>
		<fields>
                    <field>
                        <name>CHNLSM1</name>
                        <description> Number of available DMA channels minus 1</description>
                        <bitOffset>16</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>STATE</name>
                        <description> Current state of DMA controller</description>
                        <bitOffset>4</bitOffset>
                        <bitWidth>1</bitWidth>
                    </field>
                    <field>
                        <name>MENABLE</name>
                        <description> Enable status of the controller</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
						<writeConstraint>
						<useEnumeratedValues>true</useEnumeratedValues>
						</writeConstraint>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>						
                    </field>
		</fields>
	</register>

	<register>
		<name>DMACFG</name>
		<description>DMA DMA Configuration</description>
		<addressOffset>0x04</addressOffset>
		<fields>
                    <field>
                        <name>MENABLE</name>
                        <description> Controller enable</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
						<writeConstraint>
						<useEnumeratedValues>true</useEnumeratedValues>
						</writeConstraint>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>							
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAPDBPTR</name>
		<description>DMA DMA channel primary control data base pointer</description>
		<addressOffset>0x08</addressOffset>
		<size>32</size>
	</register>

	<register>
		<name>DMAADBPTR</name>
		<description>DMA DMA channel alternate control data base pointer</description>
		<addressOffset>0x0C</addressOffset>
		<size>32</size>
	</register>

	<register>
		<name>DMASWREQ</name>
		<description>DMA DMA channel software request</description>
		<addressOffset>0x14</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHSWREQ</name>
                        <description> Generate software request</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMARMSKSET</name>
		<description>DMA DMA channel request mask set</description>
		<addressOffset>0x20</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHREQMSET</name>
                        <description> Mask requests from DMA channels</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMARMSKCLR</name>
		<description>DMA DMA channel request mask clear</description>
		<addressOffset>0x24</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHREQMCLR</name>
                        <description> Clear REQ_MASK_SET bits in DMARMSKSET</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAENSET</name>
		<description>DMA DMA channel enable set</description>
		<addressOffset>0x28</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHENSET</name>
                        <description> Enable DMA channels</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAENCLR</name>
		<description>DMA DMA channel enable clear</description>
		<addressOffset>0x2C</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHENCLR</name>
                        <description> Disable DMA channels</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAALTSET</name>
		<description>DMA DMA channel primary-alternate set</description>
		<addressOffset>0x30</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHPRIALTSET</name>
                        <description> Control struct status / select alt struct</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAALTCLR</name>
		<description>DMA DMA channel primary-alternate clear</description>
		<addressOffset>0x34</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHPRIALTCLR</name>
                        <description> Select primary data struct</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAPRISET</name>
		<description>DMA DMA channel priority set</description>
		<addressOffset>0x38</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHPRISET</name>
                        <description> Configure channel for high priority</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAPRICLR</name>
		<description>DMA DMA channel priority clear</description>
		<addressOffset>0x3C</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHPRICLR</name>
                        <description> Configure channel for default priority level</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAERRCHNLCLR</name>
		<description>DMA DMA Per Channel Error Clear</description>
		<addressOffset>0x48</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHNL</name>
                        <description> Per channel Bus error status/ Per channel bus error clear</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAERRCLR</name>
		<description>DMA DMA bus error clear</description>
		<addressOffset>0x4C</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>ERRCLR</name>
                        <description> Bus error status</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMAINVALIDDESCCLR</name>
		<description>DMA DMA Per Channel Invalid Descriptor Clear</description>
		<addressOffset>0x50</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHNL</name>
                        <description> Per channel Invalid Descriptor status/ Per channel Invalid descriptor status clear</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMABSSET</name>
		<description>DMA DMA channel bytes swap enable set</description>
		<addressOffset>0x0800</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHBSWAPSET</name>
                        <description> Byte swap status</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMABSCLR</name>
		<description>DMA DMA channel bytes swap enable clear</description>
		<addressOffset>0x0804</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHBSWAPCLR</name>
                        <description> Disable byte swap</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMASRCADSSET</name>
		<description>DMA DMA channel source address decrement enable set</description>
		<addressOffset>0x0810</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHSRCADRDECSET</name>
                        <description> Source Address decrement status / configure Source address decrement</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMASRCADCLR</name>
		<description>DMA DMA channel source address decrement enable clear</description>
		<addressOffset>0x0814</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHADRDECCLR</name>
                        <description> Disable source address decrement</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMADSTADSET</name>
		<description>DMA DMA channel destination address decrement enable set</description>
		<addressOffset>0x0818</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHDSTADRDECSET</name>
                        <description> Destination Address decrement status / configure destination address decrement</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

	<register>
		<name>DMADSTADCLR</name>
		<description>DMA DMA channel destination address decrement enable clear</description>
		<addressOffset>0x081C</addressOffset>
		<size>16</size>
		<fields>
                    <field>
                        <name>CHADRDECCLR</name>
                        <description> Disable destination address decrement</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>16</bitWidth>
                    </field>
		</fields>
	</register>

				<register>
					<name>DMAREVID</name>
					<description>DMA DMA Controller Revision ID</description>
					<addressOffset>0x0FE0</addressOffset>
					<size>8</size>
				</register>
			</registers>
		</peripheral>
		
	<peripheral>
	<name>ADI_FEE0</name>
	
	<description>Instruction Flash Controller</description>
	<groupName>IFC</groupName>
	<baseAddress>0x40018000</baseAddress>
	<size>32</size>

	<addressBlock>
	<offset>0</offset>
	<size>0x88</size>
	<usage>registers</usage>
	</addressBlock>
	<interrupt>
		<name>FLASH0</name>
		<description>Flash Controller Interrupt</description>		
		<value>13</value>
	</interrupt>
	<interrupt>
	<name>GP_FLASH</name>
	<description>Flash EEPROM interrupt</description>
	<value>55</value>
	</interrupt>
		<registers>

	<register>
		<name>FEESTA</name>
		<description>FEE0 Status</description>
		<addressOffset>0x00</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEECON0</name>
		<description>FEE0 Command Control</description>
		<addressOffset>0x04</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEECMD</name>
		<description>FEE0 Command</description>
		<addressOffset>0x08</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEADR0L</name>
		<description>FEE0 Lower page address</description>
		<addressOffset>0x10</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEADR0H</name>
		<description>FEE0 Upper page address</description>
		<addressOffset>0x14</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEADR1L</name>
		<description>FEE0 Lower page address</description>
		<addressOffset>0x18</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEADR1H</name>
		<description>FEE0 Upper page address</description>
		<addressOffset>0x1C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEKEY</name>
		<description>FEE0 Key</description>
		<addressOffset>0x20</addressOffset>
		<size>16</size>
		<fields>
				<field>
					<name>KEY</name>
					<description>Lock for FEE</description>
					<bitOffset>0</bitOffset>		
					<bitWidth>16</bitWidth>	
					<writeConstraint>
					<useEnumeratedValues>true</useEnumeratedValues>
					</writeConstraint>
					<enumeratedValues>
							<enumeratedValue>
								<description>Magic Key 1</description>
								<name>KEY1</name>
								<value>0xF456</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Magic Key 2</description>							
								<name>KEY2</name>
								<value>0xF123</value>
							</enumeratedValue>
					</enumeratedValues>
				</field>
		</fields>
	</register>

	<register>
		<name>FEESIGL</name>
		<description>FEE0 Lower halfword of signature</description>
		<addressOffset>0x30</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEESIGH</name>
		<description>FEE0 Upper halfword of signature</description>
		<addressOffset>0x34</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEADRAL</name>
		<description>FEE0 Lower halfword of write abort address</description>
		<addressOffset>0x48</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEADRAH</name>
		<description>FEE0 Upper halfword of write abort address</description>
		<addressOffset>0x4C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEPARCTL</name>
		<description>FEE0 Parity Control Register</description>
		<addressOffset>0x50</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEPARSTA</name>
		<description>FEE0 Parity Status Register</description>
		<addressOffset>0x54</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEPARADRL</name>
		<description>FEE0 Parity Error Address Low</description>
		<addressOffset>0x58</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEPARADRH</name>
		<description>FEE0 Parity Error Address High</description>
		<addressOffset>0x5C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEAEN0</name>
		<description>FEE0 System IRQ abort enable for interrupts 15 to 0</description>
		<addressOffset>0x78</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEAEN1</name>
		<description>FEE0 System IRQ abort enable for interrupts 31 to 16</description>
		<addressOffset>0x7C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEAEN2</name>
		<description>FEE0 System IRQ abort enable for interrupts 47 to 32</description>
		<addressOffset>0x80</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FEEAEN3</name>
		<description>FEE0 System IRQ abort enable for interrupts 60 to 48</description>
		<addressOffset>0x84</addressOffset>
		<size>16</size>
	</register>
	</registers>
	</peripheral>
	
	<peripheral>
	<name>ADI_GPF</name>
	
	<description>General Purpose Flash Controller</description>
	<groupName>GPFC</groupName>
	<baseAddress>0x4001C000</baseAddress>
	<size>0x88</size>

	<addressBlock>
	<offset>0</offset>
	<size>0x88</size>
	<usage>registers</usage>
	</addressBlock>

	<registers>

	<register>
		<name>GPFEESTA</name>
		<description>GPF Status</description>
		<addressOffset>0x00</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEECON0</name>
		<description>GPF Command Control</description>
		<addressOffset>0x04</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEECMD</name>
		<description>GPF Command</description>
		<addressOffset>0x08</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEADR0L</name>
		<description>GPF Lower page address</description>
		<addressOffset>0x10</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEADR1L</name>
		<description>GPF Lower page address</description>
		<addressOffset>0x18</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEKEY</name>
		<description>GPF Key</description>
		<addressOffset>0x20</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEESIGL</name>
		<description>GPF Lower halfword of signature</description>
		<addressOffset>0x30</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEESIGH</name>
		<description>GPF Upper halfword of signature</description>
		<addressOffset>0x34</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEADRAL</name>
		<description>GPF Lower halfword of write abort address</description>
		<addressOffset>0x48</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEADRAH</name>
		<description>GPF Upper halfword of write abort address</description>
		<addressOffset>0x4C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEAEN0</name>
		<description>GPF System IRQ abort enable for interrupts 15 to 0</description>
		<addressOffset>0x78</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEAEN1</name>
		<description>GPF System IRQ abort enable for interrupts 31 to 16</description>
		<addressOffset>0x7C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEAEN2</name>
		<description>GPF System IRQ abort enable for interrupts 47 to 32</description>
		<addressOffset>0x80</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPFEEAEN3</name>
		<description>GPF System IRQ abort enable for interrupts 60 to 48</description>
		<addressOffset>0x84</addressOffset>
		<size>16</size>
	</register>
	</registers>
	</peripheral>
	
	<peripheral>
	<name>ADI_GPIO0</name>
	
	<description>GPIO</description>
	<groupName>GPIO</groupName>
	<baseAddress>0x40020000</baseAddress>
	<size>0x32</size>

	<addressBlock>
	<offset>0</offset>
	<size>0x32</size>
	<usage>registers</usage>
	</addressBlock>

	<interrupt>
	<name>GPIOA</name>
	<description>interrupt</description>
	<value>47</value>
	</interrupt>
	<interrupt>
	<name>GPIOB</name>
	<description>interrupt</description>
	<value>48</value>
	</interrupt>	
		<registers>

	<register>
		<name>GPCON</name>
		<description>GPIO0 GPIO Port 0 Configuration</description>
		<addressOffset>0x00</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPOEN</name>
		<description>GPIO0 GPIO Port 0 output enable</description>
		<addressOffset>0x04</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPPE</name>
		<description>GPIO0 GPIO Port 0 output pullup/pulldown enable</description>
		<addressOffset>0x08</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPIEN</name>
		<description>GPIO0 GPIO Port 0 Input Path Enable</description>
		<addressOffset>0x0C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPIN</name>
		<description>GPIO0 GPIO Port 0 registered data input</description>
		<addressOffset>0x10</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPOUT</name>
		<description>GPIO0 GPIO Port 0 data output</description>
		<addressOffset>0x14</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPSET</name>
		<description>GPIO0 GPIO Port 0 data out set</description>
		<addressOffset>0x18</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPCLR</name>
		<description>GPIO0 GPIO Port 0 data out clear</description>
		<addressOffset>0x1C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPTGL</name>
		<description>GPIO0 GPIO Port 0 pin toggle</description>
		<addressOffset>0x20</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPPOL</name>
		<description>GPIO0 GPIO Port 0 interrupt polarity</description>
		<addressOffset>0x24</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPIENA</name>
		<description>GPIO0 GPIO Port 0 interrupt A enable</description>
		<addressOffset>0x28</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPIENB</name>
		<description>GPIO0 GPIO Port 0 interrupt B enable</description>
		<addressOffset>0x2C</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>GPINT</name>
		<description>GPIO0 GPIO Port 0 interrupt Status</description>
		<addressOffset>0x30</addressOffset>
		<size>16</size>
	</register>
	</registers>
	</peripheral>
	<peripheral derivedFrom=ADI_GPIO0>
	<name>ADI_GPIO1</name>
	<baseAddress>0x40020040</baseAddress>
	</peripheral>
	<peripheral derivedFrom=ADI_GPIO0>
	<name>ADI_GPIO2</name>
	<baseAddress>0x40020080</baseAddress>
	</peripheral>	
	<peripheral derivedFrom=ADI_GPIO0>
	<name>ADI_GPIO3</name>
	<baseAddress>0x400200C0</baseAddress>
	</peripheral>
	<peripheral derivedFrom=ADI_GPIO0>
	<name>ADI_GPIO4</name>
	<baseAddress>0x40020100</baseAddress>
	</peripheral>
	<peripheral>
	<name>ADI_SPIH</name>
	<description>SPIH Master/Slave</description>
	<groupName>SPIH</groupName>
	<baseAddress>0x40024000</baseAddress>
	<size>32</size>

	<addressBlock>
	<offset>0</offset>
	<size>0x1c</size>
	<usage>registers</usage>
	</addressBlock>

	<interrupt>
	<name>SPIH</name>
	<description>interrupt</description>
	<value>16</value>
	</interrupt>
				<registers>	
				<register>
					<name>SPISTA</name>
					<description>SPIH Status</description>
					<addressOffset>0x00</addressOffset>
					<fields>
						<field>
							<name>CSRSG</name>
							<description> Detected a rising edge on CS, in CONT mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSFLG</name>
							<description> Detected a falling edge on CS, in CONT mode</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSERR</name>
							<description> Detected a CS error condition</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXS</name>
							<description> SPI Rx FIFO excess bytes present</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFSTA</name>
							<description> SPI Rx FIFO status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>RX FIFO Empty</description>							
								<name>EMPTY</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>1 Valid Byte in FIFO</description>
								<name>FIFO1</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>2 Valid Bytes in FIFO</description>							
								<name>FIFO2</name>
								<value>2</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>3 Valid Bytes in FIFO</description>							
								<name>FIFO3</name>
								<value>3</value>
							</enumeratedValue>							
						</enumeratedValues>								
						</field>
						<field>
							<name>RXOF</name>
							<description>SPI Rx FIFO overflow</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX</name>
							<description>SPI Rx IRQ</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TX</name>
							<description>SPI Tx IRQ</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXUR</name>
							<description> SPI Tx FIFO underflow</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFSTA</name>
							<description> SPI Tx FIFO status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>TX FIFO Empty</description>							
								<name>EMPTY</name>
								<value>0</value>
							</enumeratedValue>	
							<enumeratedValue>
								<description>1 Valid Byte in FIFO</description>
								<name>FIFO1</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>2 Valid Bytes in FIFO</description>							
								<name>FIFO2</name>
								<value>2</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>3 Valid Bytes in FIFO</description>							
								<name>FIFO3</name>
								<value>3</value>
							</enumeratedValue>							
						</enumeratedValues>	
						</field>
						<field>
							<name>IRQ</name>
							<description> SPI Interrupt status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIRX</name>
					<description>SPIH Receive</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA</name>
							<description> 8-bit receive buffer</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DATA</name>
							<description> 8-bit receive buffer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPITX</name>
					<description>SPIH Transmit</description>
					<addressOffset>0x08</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>DMA</name>
							<description> 8-bit transmit buffer</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DATA</name>
							<description> 8-bit transmit buffer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIDIV</name>
					<description>SPIH Baud rate selection</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>CSIRQ</name>
							<description> Enable interrupt on every CS edge in CONT mode</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MD</name>
							<description> Reset Mode for CSERR</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HFM</name>
							<description> High Frequency Mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIV</name>
							<description> SPI clock divider</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPICON</name>
					<description>SPIH SPI configuration</description>
					<addressOffset>0x10</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>MOD</name>
							<description> SPI IRQ mode bits</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>TFLUSH</name>
							<description> SPI Tx FIFO Flush enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFLUSH</name>
							<description> SPI Rx FIFO Flush enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CON</name>
							<description> Continuous transfer enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOOPBACK</name>
							<description> Loopback enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>OEN</name>
							<description> Slave MISO output enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>RXOF</name>
							<description> SPIRX overflow overwrite enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ZEN</name>
							<description> Transmit zeros enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>TIM</name>
							<description> SPI transfer and interrupt mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LSB</name>
							<description> LSB first transfer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WOM</name>
							<description> SPI Wired Or mode</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPOL</name>
							<description> Serial Clock Polarity</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPHA</name>
							<description> Serial clock phase mode</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MASEN</name>
							<description> Master mode enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>ENABLE</name>
							<description>SPI enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
					</fields>
				</register>

				<register>
					<name>SPIDMA</name>
					<description>SPIH SPI DMA enable</description>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>IENRXDMA</name>
							<description> Enable receive DMA request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>IENTXDMA</name>
							<description> Enable transmit DMA request</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
						<field>
							<name>ENABLE</name>
							<description> Enable DMA for data transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Enable</description>
								<name>ENABLE</name>
								<value>1</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Disable</description>							
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
						</enumeratedValues>								
						</field>
					</fields>
				</register>

				<register>
					<name>SPICNT</name>
					<description>SPIH Transfer byte count</description>
					<addressOffset>0x18</addressOffset>
					<size>16</size>
					<fields>
						<field>
							<name>COUNT</name>
							<description> Transfer byte count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
	</peripheral>
	
	<peripheral>
	<name>ADI_SYSCLK</name>
	
	<description>System Clocking</description>
	<groupName>SYSCLK</groupName>
	<baseAddress>0x40028000</baseAddress>
	<size>32</size>

	<addressBlock>
	<offset>0</offset>
	<size>32</size>
	<usage>registers</usage>
	</addressBlock>

	<registers>

	<register>
		<name>CLKCON0</name>
		<description>Clock Control Register 0</description>
		<addressOffset>0x00</addressOffset>
		<size>16</size>
		<fields>
			<field>
				<name>HFXTALIE</name>
						<description>HF Crystal Interupt Enable</description>
						<bitOffset>15</bitOffset>
						<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Disable Interrupt Generation</description>
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Enable Interrupt Generation</description>								
								<name>ENABLE</name>
								<value>1</value>								
							</enumeratedValue>
						</enumeratedValues>
			</field>
			<field>
				<name>LFXTALIE</name>
						<description>LF Crystal Interupt Enable</description>
						<bitOffset>14</bitOffset>
						<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Disable Interrupt Generation</description>
								<name>DISABLE</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Enable Interrupt Generation</description>								
								<name>ENABLE</name>
								<value>1</value>								
							</enumeratedValue>
						</enumeratedValues>
			</field>
			<field>
				<name>PLLMUX</name>
						<description>SPLL Mux selects which source clock is fed to the SPLL</description>
						<bitOffset>11</bitOffset>
						<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Internal RC</description>
								<name>INTERNAL</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>External Crystal</description>								
								<name>XTAL</name>
								<value>1</value>								
							</enumeratedValue>
						</enumeratedValues>
			</field>
			<field>
				<name>LFCLKMUX</name>
						<description>32kHz clock select</description>
						<bitOffset>8</bitOffset>
						<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Internal RC</description>
								<name>INTERNAL</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>External Crystal</description>								
								<name>XTAL</name>
								<value>1</value>								
							</enumeratedValue>
						</enumeratedValues>
			</field>			
			<field>
				<name>CLKCOUT</name>
						<description>GPIO clock out select</description>
						<bitOffset>4</bitOffset>
						<bitWidth>4</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Root Clock</description>
								<name>ROOT_CLK</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>LF Clock</description>								
								<name>LF_CLK</name>
								<value>1</value>								
							</enumeratedValue>
							<enumeratedValue>
								<description>Cap Touch Clock</description>
								<name>CT_CLK</name>
								<value>2</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>HCLK Bus Clock</description>								
								<name>HCLK_BUS</name>
								<value>3</value>								
							</enumeratedValue>							
							<enumeratedValue>
								<description>HCLK Core Clock</description>								
								<name>HCLK_CORE</name>
								<value>4</value>								
							</enumeratedValue>	
							<enumeratedValue>
								<description>P Clock</description>
								<name>P_CLK</name>
								<value>5</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>USB Control Clock</description>								
								<name>USB_CTL_CLK</name>
								<value>6</value>								
							</enumeratedValue>
							<enumeratedValue>
								<description>USB Phy Clock</description>
								<name>USB_PHY_CLK</name>
								<value>7</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>GPT0 Clock</description>
								<name>GPT0_CLK</name>
								<value>8</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>GPT1 Clock</description>								
								<name>GPT1_CLK</name>
								<value>9</value>								
							</enumeratedValue>
							<enumeratedValue>
								<description>GPT2 Clock</description>
								<name>GPT2_CLK</name>
								<value>10</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Wake Up Timer Clock</description>								
								<name>WUT_CLK</name>
								<value>11</value>								
							</enumeratedValue>							
							<enumeratedValue>
								<description>RTC Count Clock</description>								
								<name>RTC_CNT_CLK</name>
								<value>12</value>								
							</enumeratedValue>	
						</enumeratedValues>
			</field>
			<field>
				<name>CLKMUX</name>
						<description>Clock Mux select</description>
						<bitOffset>0</bitOffset>
						<bitWidth>2</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>HF Internal</description>
								<name>HFINT</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>HF External</description>								
								<name>HFEXTERNAL</name>
								<value>1</value>								
							</enumeratedValue>
							<enumeratedValue>
								<description>System PLL</description>
								<name>SYSPLL</name>
								<value>2</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>External GPIO</description>								
								<name>GPIOEXTERNAL</name>
								<value>3</value>								
							</enumeratedValue>							
						</enumeratedValues>
			</field>			
			
		</fields>
	</register>

	<register>
		<name>CLKCON1</name>
		<description>Clock Control Register 0</description>
		<addressOffset>0x04</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>CLKCON2</name>
		<description>Clock Control Register 2</description>
		<addressOffset>0x08</addressOffset>
		<size>16</size>
	</register>
	<register>
		<name>CLKCON3</name>
		<description>Clock Control Register 3</description>
		<addressOffset>0x0c</addressOffset>
		<size>16</size>
	</register>	
	<register>
		<name>CLKCON4</name>
		<description>Clock Control Register 4</description>
		<addressOffset>0x10</addressOffset>
		<size>16</size>
	</register>		
	<register>
		<name>CLKCON5</name>
		<description>Clock Control Register 5</description>
		<addressOffset>0x14</addressOffset>
		<size>16</size>
	</register>	
	<register>
		<name>CLKSTAT0</name>
		<description>Clock Status Register 0</description>
		<addressOffset>0x18</addressOffset>
		<size>16</size>
	</register>	
	</registers>
	</peripheral>

	<peripheral>
	<name>ADI_CRC</name>
	
	<description>CRC Engine</description>
	<groupName>CRCENG</groupName>
	<baseAddress>0x4002C000</baseAddress>
	<size>32</size>

	<addressBlock>
	<offset>0</offset>
	<size>0x36</size>
	<usage>registers</usage>
	</addressBlock>

	<registers>

	<register>
		<name>CTL</name>
		<description>CRC CRC Control Register</description>
		<addressOffset>0x00</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>IPDATA</name>
		<description>CRC Input Data Register</description>
		<addressOffset>0x04</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>RESULT</name>
		<description>CRC CRC Result Register</description>
		<addressOffset>0x08</addressOffset>
		<size>16</size>
	</register>
	</registers>
	</peripheral>
	
	<peripheral>
	<name>ADI_PDI</name>
	
	<description>Parallel Display Interface</description>
	<groupName>PDIC</groupName>
	<baseAddress>0x40030000</baseAddress>
	<size>32</size>

	<addressBlock>
	<offset>0</offset>
	<size>0x4c</size>
	<usage>registers</usage>
	</addressBlock>

	<interrupt>
	<name>PDI</name>
	<description>Paraller Display Interface interrupt</description>
	<value>59</value>
	</interrupt>
		<registers>

	<register>
		<name>CFG</name>
		<description>PDI PDI Configuration Register</description>
		<addressOffset>0x00</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>INT_SET</name>
		<description>PDI PDI Interrupt Set Register</description>
		<addressOffset>0x04</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>INT_CLR</name>
		<description>PDI PDI Interrupt Clear Register</description>
		<addressOffset>0x08</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>STAT</name>
		<description>PDI PDI Status Register</description>
		<addressOffset>0x0C</addressOffset>
		<size>16</size>
	</register>

	<register>

		<name>CMD</name>
		<description>PDI PDI Command Register</description>
		<addressOffset>0x10</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FRDATA_N</name>
		<description>PDI PDI Frame Data Count Register</description>
		<addressOffset>0x14</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>FIFO</name>
		<description>PDI PDI Parameter FIFO</description>
		<addressOffset>0x18</addressOffset>
		<size>16</size>
	</register>

	<register>
		<name>IF_TIMING</name>
		<description>PDI PDI Interface Timing Register</description>
		<addressOffset>0x1C</addressOffset>
		<size>16</size>
	</register>
	</registers>
	</peripheral>
	
	<peripheral>
	<name>ADI_AFE</name>
	
	<description>Analog Front End</description>
	<groupName>Analog Front End</groupName>
	<baseAddress>0x40080000</baseAddress>
	<size>32</size>

	<addressBlock>
	<offset>0</offset>
	<size>0x148</size>
	<usage>registers</usage>
	</addressBlock>

	<interrupt>
	<name>AFE_CAPTURE</name>
	<description>Analog Front End Capture interrupt</description>
	<value>50</value>
	</interrupt>
	<interrupt>
	<name>AFE_GENERATE</name>
	<description>Analog Front End Generation interrupt</description>
	<value>51</value>
	</interrupt>
	<interrupt>
	<name>AFE_CMD_FIFO</name>
	<description>Analog Front End FIFO CMD interrupt</description>
	<value>52</value>
	</interrupt>
	<interrupt>
		<name>AFE_DATA_FIFO</name>
		<description>Analog Front End FIFO DATA interrupt</description>
		<value>53</value>
	</interrupt>	
	<registers>
		<register>
			<name>CFG</name>
			<description>AFE AFE Configuration</description>
			<addressOffset>0x00</addressOffset>
				<fields>
					<field>
						<name>ALDOILIMIT_EN</name>
						<description>Enable LDO Current limit</description>
						<bitOffset>19</bitOffset>
						<bitWidth>1</bitWidth>
						<enumeratedValues>
							<enumeratedValue>
								<description>Disable AFE LDO Buffer I limit</description>
								<name>DISABLED</name>
								<value>0</value>
							</enumeratedValue>
							<enumeratedValue>
								<description>Enable AFE LDO Buffer I limit</description>								
								<name>ENABLED</name>
								<value>1</value>								
							</enumeratedValue>
						</enumeratedValues>
					</field>
				</fields>
		</register>
		<register>
			<name>SEQ_CFG</name>
			<description>AFE Sequencer Configuration</description>
			<addressOffset>0x04</addressOffset>
		</register>

	<register>
		<name>FIFO_CFG</name>
		<description>AFE FIFOs Configuration</description>
		<addressOffset>0x08</addressOffset>
	</register>

	<register>
		<name>SW_CFG</name>
		<description>AFE Switch Matrix Configuration</description>
		<addressOffset>0x0C</addressOffset>
	</register>

	<register>
		<name>DAC_CFG</name>
		<description>AFE DAC Configuration</description>
		<addressOffset>0x10</addressOffset>
	</register>

	<register>
		<name>WG_CFG</name>
		<description>AFE Waveform Generator Configuration</description>
		<addressOffset>0x14</addressOffset>
	</register>

	<register>
		<name>WG_DCLEVEL_1</name>
		<description>AFE Waveform Generator - Trapezoid DC Level 1</description>
		<addressOffset>0x18</addressOffset>
	</register>

	<register>
		<name>WG_DCLEVEL_2</name>
		<description>AFE Waveform Generator - Trapezoid DC Level 2</description>
		<addressOffset>0x1C</addressOffset>
	</register>

	<register>
		<name>WG_DELAY_1</name>
		<description>AFE Waveform Generator - Trapezoid Delay 1 Time</description>
		<addressOffset>0x20</addressOffset>
	</register>

	<register>
		<name>WG_SLOPE_1</name>
		<description>AFE Waveform Generator - Trapezoid Slope 1 Time</description>
		<addressOffset>0x24</addressOffset>
	</register>

	<register>
		<name>WG_DELAY_2</name>
		<description>AFE Waveform Generator - Trapezoid Delay 2 Time</description>
		<addressOffset>0x28</addressOffset>
	</register>

	<register>
		<name>WG_SLOPE_2</name>
		<description>AFE Waveform Generator - Trapezoid Slope 2 Time</description>
		<addressOffset>0x2C</addressOffset>
	</register>

	<register>
		<name>WG_FCW</name>
		<description>AFE Waveform Generator - Sinusoid Frequency Control Word</description>
		<addressOffset>0x30</addressOffset>
	</register>

	<register>
		<name>WG_PHASE</name>
		<description>AFE Waveform Generator - Sinusoid Phase Offset</description>
		<addressOffset>0x34</addressOffset>
	</register>

	<register>
		<name>WG_OFFSET</name>
		<description>AFE Waveform Generator - Sinusoid Offset</description>
		<addressOffset>0x38</addressOffset>
	</register>

	<register>
		<name>WG_AMPLITUDE</name>
		<description>AFE Waveform Generator - Sinusoid Amplitude</description>
		<addressOffset>0x3C</addressOffset>

	</register>

	<register>
		<name>ADC_CFG</name>
		<description>AFE ADC Configuration</description>
		<addressOffset>0x40</addressOffset>
	</register>

	<register>
		<name>SUPPLY_LPF_CFG</name>
		<description>AFE Supply Rejection Filter Configuration</description>
		<addressOffset>0x44</addressOffset>
	</register>

	<register>
		<name>SW_FULL_CFG_MSB</name>
		<description>AFE Switch Matrix Full Configuration (MSB)</description>
		<addressOffset>0x48</addressOffset>
	</register>

	<register>
		<name>SW_FULL_CFG_LSB</name>
		<description>AFE Switch Matrix Full Configuration (LSB)</description>
		<addressOffset>0x4C</addressOffset>
	</register>

	<register>
		<name>WG_DAC_CODE</name>
		<description>AFE Waveform Generator - DAC Code</description>
		<addressOffset>0x54</addressOffset>
	</register>

	<register>
		<name>STATUS</name>
		<description>AFE AFE Status</description>
		<addressOffset>0x58</addressOffset>
	</register>

	<register>
		<name>SEQ_CRC</name>
		<description>AFE Sequencer CRC Value</description>
		<addressOffset>0x60</addressOffset>
	</register>

	<register>
		<name>SEQ_COUNT</name>
		<description>AFE Sequencer Command Count</description>
		<addressOffset>0x64</addressOffset>
	</register>

	<register>
		<name>SEQ_TIMEOUT</name>
		<description>AFE Sequencer Timeout Counter</description>
		<addressOffset>0x68</addressOffset>
	</register>

	<register>
		<name>DATA_FIFO_READ</name>
		<description>AFE Data FIFO Read</description>
		<addressOffset>0x6C</addressOffset>
	</register>

	<register>
		<name>CMD_FIFO_WRITE</name>
		<description>AFE Command FIFO Write</description>
		<addressOffset>0x70</addressOffset>
	</register>

	<register>
		<name>ADC_RESULT</name>
		<description>AFE ADC Raw Result</description>
		<addressOffset>0x74</addressOffset>
	</register>

	<register>
		<name>DFT_RESULT_REAL</name>
		<description>AFE DFT Result, Real Part</description>
		<addressOffset>0x78</addressOffset>
	</register>

	<register>
		<name>DFT_RESULT_IMAG</name>
		<description>AFE DFT Result, Imaginary Part</description>
		<addressOffset>0x7C</addressOffset>
	</register>

	<register>
		<name>SUPPLY_LPF_RESULT</name>
		<description>AFE Supply Rejection Filter Result</description>
		<addressOffset>0x80</addressOffset>
	</register>

	<register>
		<name>TEMP_SENSOR_RESULT</name>
		<description>AFE Temperature Sensor Result</description>
		<addressOffset>0x84</addressOffset>
	</register>

	<register>
		<name>ANALOG_CAPTURE_IEN</name>
		<description>AFE Analog Capture Interrupt Enable</description>
		<addressOffset>0x8C</addressOffset>
	</register>

	<register>
		<name>ANALOG_GEN_IEN</name>
		<description>AFE Analog Generation Interrupt Enable</description>
		<addressOffset>0x90</addressOffset>
	</register>

	<register>
		<name>CMD_FIFO_IEN</name>
		<description>AFE Command FIFO Interrupt Enable</description>
		<addressOffset>0x94</addressOffset>
	</register>

	<register>
		<name>DATA_FIFO_IEN</name>
		<description>AFE Data FIFO Interrupt Enable</description>
		<addressOffset>0x98</addressOffset>
	</register>

	<register>
		<name>ANALOG_CAPTURE_INT</name>
		<description>AFE Analog Capture Interrupt</description>
		<addressOffset>0xA0</addressOffset>
	</register>

	<register>
		<name>ANALOG_GEN_INT</name>
		<description>AFE Analog Generation Interrupt</description>
		<addressOffset>0xA4</addressOffset>
	</register>

	<register>
		<name>CMD_FIFO_INT</name>
		<description>AFE Command FIFO Interrupt</description>
		<addressOffset>0xA8</addressOffset>
	</register>

	<register>
		<name>DATA_FIFO_INT</name>
		<description>AFE Data FIFO Interrupt</description>
		<addressOffset>0xAC</addressOffset>
	</register>

	<register>
		<name>SW_STATUS_MSB</name>
		<description>AFE Switch Matrix Status MSB</description>
		<addressOffset>0xB0</addressOffset>
	</register>

	<register>
		<name>SW_STATUS_LSB</name>
		<description>AFE Switch Matrix Status (LSB)</description>
		<addressOffset>0xB4</addressOffset>
	</register>

	<register>
		<name>ADCMIN</name>
		<description>AFE ADC Minimum Value Check</description>
		<addressOffset>0xB8</addressOffset>
	</register>

	<register>
		<name>ADCMAX</name>
		<description>AFE ADC Maximum Value Check</description>
		<addressOffset>0xBC</addressOffset>
	</register>

	<register>
		<name>ADCDELTA</name>
		<description>AFE ADC Delta Check</description>
		<addressOffset>0xC0</addressOffset>
	</register>

	<register>
		<name>CAL_DATA_LOCK</name>
		<description>AFE Calibration Data Lock</description>
		<addressOffset>0x0100</addressOffset>
	</register>

	<register>
		<name>ADC_GAIN_TIA</name>
		<description>AFE ADC Gain (TIA Measurement)</description>
		<addressOffset>0x0104</addressOffset>
	</register>

	<register>
		<name>ADC_OFFSET_TIA</name>
		<description>AFE ADC Offset (TIA Measurement)</description>
		<addressOffset>0x0108</addressOffset>
	</register>

	<register>
		<name>ADC_GAIN_TEMP_SENS</name>
		<description>AFE ADC Gain (Temperature Sensor Measurement)</description>
		<addressOffset>0x010C</addressOffset>
	</register>

	<register>
		<name>ADC_OFFSET_TEMP_SENS</name>
		<description>AFE ADC Offset (Temperature Sensor Measurement)</description>
		<addressOffset>0x0110</addressOffset>
	</register>

	<register>
		<name>ADC_GAIN_AUX</name>
		<description>AFE ADC Gain (Aux Channel Measurement)</description>
		<addressOffset>0x0118</addressOffset>
	</register>

	<register>
		<name>ADC_OFFSET_AUX</name>
		<description>AFE ADC Offset (Aux Channel Measurement)</description>
		<addressOffset>0x011C</addressOffset>
	</register>

	<register>
		<name>DAC_OFFSET_UNITY</name>
		<description>AFE DAC Offset With Attenuator Disabled</description>
		<addressOffset>0x0120</addressOffset>
	</register>

	<register>
		<name>DAC_OFFSET_ATTEN</name>
		<description>AFE DAC Offset With Attenuator Enabled</description>
		<addressOffset>0x0124</addressOffset>
	</register>

	<register>
		<name>DAC_GAIN</name>
		<description>AFE DAC Gain</description>
		<addressOffset>0x0128</addressOffset>
	</register>

	<register>
		<name>REF_TRIM0</name>
		<description>AFE Precision Reference Trim 0</description>
		<addressOffset>0x012C</addressOffset>

	</register>

	<register>
		<name>REF_TRIM1</name>
		<description>AFE Precision Reference Trim 1</description>
		<addressOffset>0x0130</addressOffset>
	</register>

	<register>
		<name>ALDO_TRIM</name>
		<description>AFE Analog LDO Trim</description>
		<addressOffset>0x0134</addressOffset>
	</register>

	<register>
		<name>DAC_TRIM</name>
		<description>AFE DAC Trim</description>
		<addressOffset>0x0138</addressOffset>
	</register>

	<register>
		<name>INAMP_TRIM</name>
		<description>AFE INAMP Trim</description>
		<addressOffset>0x013C</addressOffset>
	</register>

	<register>
		<name>EXBUF_TRIM</name>
		<description>AFE Excitation Buffer Trim</description>
		<addressOffset>0x0140</addressOffset>
	</register>

	<register>
		<name>TEMP_SENS_TRIM</name>
		<description>AFE Temperature Sensor Trim</description>
		<addressOffset>0x0144</addressOffset>
	</register>
	</registers>
	</peripheral>
	<peripheral>
		<name>ADI_CT</name>
		
		<description>Cap Touch Controller</description>
		<groupName>CT</groupName>
		<baseAddress>0x40084000</baseAddress>
		<size>32</size>

		<addressBlock>
		<offset>0</offset>
		<size>0x12c</size>
		<usage>registers</usage>
		</addressBlock>		
	<registers>
	<register>
		<name>CDC_PWR</name>
		<description>Cap Touch </description>
		<addressOffset>0x0</addressOffset>
		<size>32</size>
	</register>
	<register>
		<name>CFG1</name>
		<description>Cap Touch Config Register 1</description>
		<addressOffset>0x4</addressOffset>
		<size>32</size>
	</register>
	<register>
		<name>CFG2</name>
		<description>Cap Touch Config Register 2</description>
		<addressOffset>0x8</addressOffset>
		<size>32</size>
	</register>	
	<register>
		<name>CFG3</name>
		<description>Cap Touch Config Register 3</description>
		<addressOffset>0xc</addressOffset>
		<size>32</size>
	</register>
	</registers>
		
	</peripheral>
		
	<peripheral>
		<name>ADI_USB</name>
		
		<description>USB Controller</description>
		<groupName>USB</groupName>
		<baseAddress>0x400A0000</baseAddress>
		<size>32</size>

		<addressBlock>
			<offset>0</offset>
			<size>0x3B8</size>
			<usage>registers</usage>
		</addressBlock>
		<interrupt>
			<name>USB_WAKEUP</name>
			<description>USB Wakeup interrupt</description>
			<value>36</value>
		</interrupt>
		<interrupt>
			<name>USB_CNTL</name>
			<description>USB Controller interrupt</description>
			<value>37</value>
		</interrupt>
		<interrupt>
			<name>USB_DMA</name>
			<description>USB DMA interrupt</description>
			<value>38</value>
		</interrupt>
		<registers>
			<register>
				<name>FADDR</name>
				<description>USB0 Function Address Register</description>
				<addressOffset>0x00</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>POWER</name>
				<description>USB0 Power and Device Control Register</description>
				<addressOffset>0x01</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>INTRTX</name>
				<description>USB0 Transmit Interrupt Register</description>
				<addressOffset>0x02</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>INTRRX</name>
				<description>USB0 Receive Interrupt Register</description>
				<addressOffset>0x04</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>INTRTXE</name>
				<description>USB0 Transmit Interrupt Enable Register</description>
				<addressOffset>0x0006</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>INTRRXE</name>
				<description>USB0 Receive Interrupt Enable Register</description>
				<addressOffset>0x0008</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>IRQ</name>
				<description>USB0 Common Interrupts Register</description>
				<addressOffset>0x000A</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>IEN</name>
				<description>USB0 Common Interrupts Enable Register</description>
				<addressOffset>0x000B</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>FRAME</name>
				<description>USB0 Frame Number Register</description>
				<addressOffset>0x000C</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>INDEX</name>
				<description>USB0 Index Register</description>
				<addressOffset>0x000E</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>TESTMODE</name>
				<description>USB0 Testmode Register</description>
				<addressOffset>0x000F</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>EPI_TXMAXP0</name>
				<description>USB0 EPn Transmit Maximum Packet Length Register</description>
				<addressOffset>0x0010</addressOffset>
				<size>16</size>
			</register>
<!--
			<register>
				<name>EPI_TXCSR_H0</name>
				<description>USB0 EPn Transmit Configuration and Status (Host) Register</description>
				<addressOffset>0x0012</addressOffset>
				<size>16</size>
			</register>
-->
<!--
			<register>
				<name>EP0I_CSR0_P</name>
				<description>USB0 EP0 Configuration and Status (Peripheral) Register</description>
				<addressOffset>0x0012</addressOffset>
				<size>16</size>
			</register>
-->
<!--
			<register>
				<name>EP0I_CSR0_H</name>
				<description>USB0 EP0 Configuration and Status (Host) Register</description>
				<addressOffset>0x0012</addressOffset>
				<size>16</size>
			</register>
-->
			<register>
				<name>EPI_TXCSR_P0</name>
				<description>USB0 EPn Transmit Configuration and Status (Peripheral) Register</description>
				<addressOffset>0x0012</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>EPI_RXMAXP0</name>
				<description>USB0 EPn Receive Maximum Packet Length Register</description>
				<addressOffset>0x0014</addressOffset>
				<size>16</size>
			</register>
<!--
			<register>
				<name>EPI_RXCSR_H0</name>
				<description>USB0 EPn Receive Configuration and Status (Host) Register</description>
				<addressOffset>0x0016</addressOffset>
				<size>16</size>
			</register>
-->
<!--
			<register>
				<name>EPI_RXCSR_P0</name>
				<description>USB0 EPn Receive Configuration and Status (Peripheral) Register</description>
				<addressOffset>0x0016</addressOffset>
				<size>16</size>
			</register>
-->
			<register>
				<name>EP0I_CNT0</name>
				<description>USB0 EP0 Number of Received Bytes Register</description>
				<addressOffset>0x0018</addressOffset>
				<size>16</size>
			</register>
<!--
			<register>
				<name>EPI_RXCNT0</name>
				<description>USB0 EPn Number of Bytes Received Register</description>
				<addressOffset>0x0018</addressOffset>
				<size>16</size>
			</register>
-->
			<register>
				<name>EP0I_CFGDATA0</name>
				<description>USB0 EP0 Configuration Information Register</description>
				<addressOffset>0x001F</addressOffset>
				<size>8</size>
			</register>
<!--
			<register>
				<name>EPI_FIFOSIZE0</name>
				<description>USB0 FIFO size</description>
				<addressOffset>0x001F</addressOffset>
				<size>8</size>
			</register>
-->
			<register>
				<name>FIFO0</name>
				<description>USB0 FIFO Word (32-Bit) Register</description>
				<addressOffset>0x0020</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>FIFO1</name>
				<description>USB0 FIFO Word (32-Bit) Register</description>
				<addressOffset>0x0024</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>FIFO2</name>
				<description>USB0 FIFO Word (32-Bit) Register</description>
				<addressOffset>0x0028</addressOffset>
			</register>

			<register>
				<name>FIFO3</name>
				<description>USB0 FIFO Word (32-Bit) Register</description>
				<addressOffset>0x002C</addressOffset>
				<size>16</size>
			</register>
<!--
			<register>
				<name>FIFOH0</name>
				<description>USB0 FIFO Half-Word (16-Bit) Register</description>
				<addressOffset>0x0020</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>FIFOH1</name>
				<description>USB0 FIFO Half-Word (16-Bit) Register</description>
				<addressOffset>0x0024</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>FIFOH2</name>
				<description>USB0 FIFO Half-Word (16-Bit) Register</description>
				<addressOffset>0x0028</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>FIFOH3</name>
				<description>USB0 FIFO Half-Word (16-Bit) Register</description>
				<addressOffset>0x002C</addressOffset>
				<size>16</size>
			</register>
-->
<!--
			<register>
				<name>FIFOB0</name>
				<description>USB0 FIFO Byte (8-Bit) Register</description>
				<addressOffset>0x0020</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>FIFOB1</name>
				<description>USB0 FIFO Byte (8-Bit) Register</description>
				<addressOffset>0x0024</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>FIFOB2</name>
				<description>USB0 FIFO Byte (8-Bit) Register</description>
				<addressOffset>0x0028</addressOffset>
				<size>16</size>
			</register>

			<register>
				<name>FIFOB3</name>
				<description>USB0 FIFO Byte (8-Bit) Register</description>
				<addressOffset>0x002C</addressOffset>
				<size>16</size>
			</register>
-->
			<register>
				<name>DEV_CTL</name>
				<description>USB0 Device Control Register</description>
				<addressOffset>0x0060</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>MISC</name>
				<description>USB0 Miscellaneous Register</description>
				<addressOffset>0x0061</addressOffset>
				<size>8</size>
			</register>

			<register>
				<name>EPINFO</name>
				<description>USB0 Endpoint Information Register</description>
				<addressOffset>0x0078</addressOffset>
				<size>8</size>
			</register>

			<register>
					<name>RAMINFO</name>
					<description>USB0 RAM Information Register</description>
					<addressOffset>0x0079</addressOffset>
					<size>8</size>
				</register>

				<register>
					<name>LINKINFO</name>
					<description>USB0 Link Information Register</description>
					<addressOffset>0x007A</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>FS_EOF1</name>
					<description>USB0 Full-Speed EOF 1 Register</description>
					<addressOffset>0x007D</addressOffset>
					<size>8</size>

				</register>

				<register>
					<name>SOFT_RST</name>
					<description>USB0 Software Reset Register</description>
					<addressOffset>0x007F</addressOffset>
					<size>8</size>
				</register>

				<register>
					<name>EP0_TXMAXP</name>
					<description>USB0 EPn Transmit Maximum Packet Length Register</description>
					<addressOffset>0x0100</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP1_TXMAXP</name>
					<description>USB0 EPn Transmit Maximum Packet Length Register</description>
					<addressOffset>0x0110</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP2_TXMAXP</name>
					<description>USB0 EPn Transmit Maximum Packet Length Register</description>
					<addressOffset>0x0120</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP3_TXMAXP</name>
					<description>USB0 EPn Transmit Maximum Packet Length Register</description>
					<addressOffset>0x0130</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP0_TXCSR_P</name>
					<description>USB0 EPn Transmit Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0102</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP1_TXCSR_P</name>
					<description>USB0 EPn Transmit Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0112</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP2_TXCSR_P</name>
					<description>USB0 EPn Transmit Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0122</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP3_TXCSR_P</name>
					<description>USB0 EPn Transmit Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0132</addressOffset>
					<size>16</size>
				</register>
<!--
				<register>
					<name>EP0_CSR0_P</name>
					<description>USB0 EP0 Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0102</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP0_CSR0_H</name>
					<description>USB0 EP0 Configuration and Status (Host) Register</description>
					<addressOffset>0x0102</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP0_TXCSR_H</name>
					<description>USB0 EPn Transmit Configuration and Status (Host) Register</description>
					<addressOffset>0x0102</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP1_TXCSR_H</name>
					<description>USB0 EPn Transmit Configuration and Status (Host) Register</description>
					<addressOffset>0x0112</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP2_TXCSR_H</name>
					<description>USB0 EPn Transmit Configuration and Status (Host) Register</description>
					<addressOffset>0x0122</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP3_TXCSR_H</name>
					<description>USB0 EPn Transmit Configuration and Status (Host) Register</description>
					<addressOffset>0x0132</addressOffset>
					<size>16</size>
				</register>
-->

				<register>
					<name>EP0_RXMAXP</name>
					<description>USB0 EPn Receive Maximum Packet Length Register</description>
					<addressOffset>0x0104</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP1_RXMAXP</name>
					<description>USB0 EPn Receive Maximum Packet Length Register</description>
					<addressOffset>0x0114</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP2_RXMAXP</name>
					<description>USB0 EPn Receive Maximum Packet Length Register</description>
					<addressOffset>0x0124</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP3_RXMAXP</name>
					<description>USB0 EPn Receive Maximum Packet Length Register</description>
					<addressOffset>0x0134</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP0_RXCSR_P</name>
					<description>USB0 EPn Receive Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0106</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP1_RXCSR_P</name>
					<description>USB0 EPn Receive Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0116</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP2_RXCSR_P</name>
					<description>USB0 EPn Receive Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0126</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP3_RXCSR_P</name>
					<description>USB0 EPn Receive Configuration and Status (Peripheral) Register</description>
					<addressOffset>0x0136</addressOffset>
					<size>16</size>
				</register>
<!--
				<register>
					<name>EP0_RXCSR_H</name>
					<description>USB0 EPn Receive Configuration and Status (Host) Register</description>
					<addressOffset>0x0106</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP1_RXCSR_H</name>
					<description>USB0 EPn Receive Configuration and Status (Host) Register</description>
					<addressOffset>0x0116</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP2_RXCSR_H</name>
					<description>USB0 EPn Receive Configuration and Status (Host) Register</description>
					<addressOffset>0x0126</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP3_RXCSR_H</name>
					<description>USB0 EPn Receive Configuration and Status (Host) Register</description>
					<addressOffset>0x0136</addressOffset>
					<size>16</size>
				</register>
-->
				<register>
					<name>EP0_CNT0</name>
					<description>USB0 EP0 Number of Received Bytes Register</description>
					<addressOffset>0x0108</addressOffset>
					<size>16</size>
				</register>
<!--
				<register>
					<name>EP0_RXCNT</name>
					<description>USB0 EPn Number of Bytes Received Register</description>
					<addressOffset>0x0108</addressOffset>
					<size>16</size>
				</register>
-->
				<register>
					<name>EP1_RXCNT</name>
					<description>USB0 EPn Number of Bytes Received Register</description>
					<addressOffset>0x0118</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP2_RXCNT</name>
					<description>USB0 EPn Number of Bytes Received Register</description>
					<addressOffset>0x0128</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP3_RXCNT</name>
					<description>USB0 EPn Number of Bytes Received Register</description>
					<addressOffset>0x0138</addressOffset>
					<size>16</size>
				</register>
<!--
				<register>
					<name>EP0_FIFOSIZE</name>
					<description>USB0 FIFO size</description>
					<addressOffset>0x010F</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP1_FIFOSIZE</name>
					<description>USB0 FIFO size</description>
					<addressOffset>0x011F</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP2_FIFOSIZE</name>
					<description>USB0 FIFO size</description>
					<addressOffset>0x012F</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>EP3_FIFOSIZE</name>
					<description>USB0 FIFO size</description>
					<addressOffset>0x013F</addressOffset>
					<size>16</size>
				</register>
-->
<!--
				<register>
					<name>EP0_CFGDATA0</name>
					<description>USB0 EP0 Configuration Information Register</description>
					<addressOffset>0x010F</addressOffset>
					<size>16</size>
				</register>
-->
				<register>
					<name>DMA_IRQ</name>
					<description>USB0 DMA Interrupt Register</description>
					<addressOffset>0x0200</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>DMA0_CTL</name>
					<description>USB0 DMA Channel n Control Register</description>
					<addressOffset>0x0204</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>DMA1_CTL</name>
					<description>USB0 DMA Channel n Control Register</description>
					<addressOffset>0x0214</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>DMA0_ADDR</name>
					<description>USB0 DMA Channel n Address Register</description>
					<addressOffset>0x0208</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>DMA1_ADDR</name>
					<description>USB0 DMA Channel n Address Register</description>
					<addressOffset>0x0218</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>DMA0_CNT</name>
					<description>USB0 DMA Channel n Count Register</description>
					<addressOffset>0x020C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>DMA1_CNT</name>
					<description>USB0 DMA Channel n Count Register</description>
					<addressOffset>0x021C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>RXDPKTBUFDIS</name>
					<description>USB0 RX Double Packet Buffer Disable for Endpoints 1 to 3</description>
					<addressOffset>0x0340</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>TXDPKTBUFDIS</name>
					<description>USB0 TX Double Packet Buffer Disable for Endpoints 1 to 3</description>
					<addressOffset>0x0342</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>CT_UCH</name>
					<description>USB0 Chirp Timeout Register</description>
					<addressOffset>0x0344</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LPM_ATTR</name>
					<description>USB0 LPM Attribute Register</description>
					<addressOffset>0x0360</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>LPM_CTL</name>
					<description>USB0 LPM Control Register</description>
					<addressOffset>0x0362</addressOffset>
					<size>8</size>
				</register>

				<register>
					<name>LPM_IEN</name>
					<description>USB0 LPM Interrupt Enable Register</description>
					<addressOffset>0x0363</addressOffset>
					<size>8</size>
				</register>

				<register>
					<name>LPM_IRQ</name>
					<description>USB0 LPM Interrupt Status Register</description>
					<addressOffset>0x0364</addressOffset>
					<size>8</size>
				</register>

				<register>
					<name>PHY_CTL</name>
					<description>USB0 FS PHY Control</description>
					<addressOffset>0x039C</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>PHY_STAT</name>
					<description>USB0 FS PHY Status</description>
					<addressOffset>0x039E</addressOffset>
					<size>16</size>
				</register>

				<register>
					<name>RAM_ADDR</name>
					<description>USB0 RAM Address Register</description>
					<addressOffset>0x03B0</addressOffset>
					<size>32</size>
				</register>

				<register>
					<name>RAM_DATA</name>
					<description>USB0 RAM Data Register</description>
					<addressOffset>0x03B4</addressOffset>
					<size>32</size>
				</register>
			</registers>
		</peripheral>

    </peripherals>
</device>
