-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Tue Apr 12 15:55:23 2022
-- Host        : F211-70 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pipe_green_sim_netlist.vhdl
-- Design      : pipe_green
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"063DFC00FF00FF003FFFF87FF813EFFC0001FFFC000000000001BFFFE0000000",
      INIT_02 => X"1FE03FC003FFFF01BD803FE03F81FE0003FFFF8063D803FC0FE03FC03C7FFFF8",
      INIT_03 => X"FFFF9BD800000FFC1FC03F807FFFF9BD800001FE03F80FF807FFFF1BD8000FF8",
      INIT_04 => X"00FF01FC03F807FFFF9BD800000FF81FC03F807FFFF9BD800000FF81FC03F807",
      INIT_05 => X"807FFFF9BD800000FF01FC03F807FFFF9BD800001FF01FC03F807FFFF9BD8000",
      INIT_06 => X"00000FF01FC03F807FFFF9BD800000FF01FC03F807FFFF9BD800000FF01FC03F",
      INIT_07 => X"03F807FFFF9BD800000FF01FC03F807FFFF9BD800000FF01FC03F807FFFF9BD8",
      INIT_08 => X"BD800000FF81FC03F807FFFF9BD800000FF01FC03F807FFFF9BD800000FF01FC",
      INIT_09 => X"1FC03F807FFFF9BD800000FF81FC03F807FFFF9BD800000FF81FC03F807FFFF9",
      INIT_0A => X"FF9BD800000FF81FC03F807FFFF9BD800000FF81FC03F807FFFF9BD800000FF8",
      INIT_0B => X"FF81FC03F807FFFF9BD800000FF01FC03F807FFFF9BD800000FF01FC03F807FF",
      INIT_0C => X"7FFFF9BD800000FF81FC03F807FFFF9BD800000FF81FC03F807FFFF9BD800000",
      INIT_0D => X"000FF81FC03F807FFFF9BD800000FF81FC03F807FFFF9BD800000FF81FC03F80",
      INIT_0E => X"07FFFFFFEBD8000003FC03FC03FC0030013D800000FF01FC03F803FFFF1BD800",
      INIT_0F => X"FFFFFFFFFC0000000000003BD800000000000000000000003D80000000FFFC00",
      INIT_10 => X"FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_11 => X"F8F7000000000000000000000EF1FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFF",
      INIT_12 => X"000000000000012FD5FFFFFFFFFFFFFFFFFFFFFAB1F800000000000000000001",
      INIT_13 => X"0F8AFF4800001FE03F003801FC07AFF48000000003FFFFFFFF8002FF48000000",
      INIT_14 => X"0FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC1E1F83FF83F",
      INIT_15 => X"C0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F078AFF48000",
      INIT_16 => X"0000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FF",
      INIT_17 => X"7FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF48",
      INIT_18 => X"F480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F078AFF480000FC3C1E0",
      INIT_19 => X"1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AF",
      INIT_1A => X"8AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C",
      INIT_1B => X"C3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F87",
      INIT_1C => X"F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000F",
      INIT_1D => X"00FC3C1E03FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0",
      INIT_1E => X"FC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF4800",
      INIT_1F => X"80000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03F",
      INIT_20 => X"07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E03FFC0F878AFF4",
      INIT_21 => X"FF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E",
      INIT_22 => X"E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F878A",
      INIT_23 => X"78AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3",
      INIT_24 => X"FC3C1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F0",
      INIT_25 => X"0F078AFF480000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000",
      INIT_26 => X"000FC3E1E03FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC",
      INIT_27 => X"FFC0F878AFF480000FC3E1E03FFC0F878AFF480000FC3E1E03FFC0F878AFF480",
      INIT_28 => X"480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03",
      INIT_29 => X"E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E03FFC0F078AFF",
      INIT_2A => X"AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1",
      INIT_2B => X"3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F078",
      INIT_2C => X"078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC",
      INIT_2D => X"0FC3C1E07FFC0F878AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F",
      INIT_2E => X"C0F878AFF480000FC3E1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF48000",
      INIT_2F => X"0000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FF",
      INIT_30 => X"7FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF48",
      INIT_31 => X"F480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E0",
      INIT_32 => X"1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AF",
      INIT_33 => X"8AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C",
      INIT_34 => X"C3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E03FFC0F07",
      INIT_35 => X"F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000F",
      INIT_36 => X"00FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0",
      INIT_37 => X"FC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF4800",
      INIT_38 => X"80000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07F",
      INIT_39 => X"07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF4",
      INIT_3A => X"FF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E",
      INIT_3B => X"C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3E1E07FFC0F878A",
      INIT_3C => X"78AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3",
      INIT_3D => X"FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F0",
      INIT_3E => X"0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F078AFF480000",
      INIT_3F => X"000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC",
      INIT_40 => X"FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480",
      INIT_41 => X"480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07",
      INIT_42 => X"E03FFC0F078AFF480000FC3E1E03FFC0F078AFF480000FC3E1E03FFC0F078AFF",
      INIT_43 => X"AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3E1",
      INIT_44 => X"3E1E07FFC0F878AFF480000FC3E1E03FFC0F078AFF480000FC3E1E03FFC0F078",
      INIT_45 => X"078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F878AFF480000FC",
      INIT_46 => X"0FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F",
      INIT_47 => X"C0F878AFF480000FC3C1E07FFC0F878AFF480000FC3E1E07FFC0F078AFF48000",
      INIT_48 => X"0000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FF",
      INIT_49 => X"7FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF48",
      INIT_4A => X"F480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E0",
      INIT_4B => X"1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F078AF",
      INIT_4C => X"8AFF480000FC3E1E03FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E",
      INIT_4D => X"C3C1E03FFC0F878AFF480000FC3E1E03FFC0F878AFF480000FC3E1E03FFC0F87",
      INIT_4E => X"F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F878AFF480000F",
      INIT_4F => X"00FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E03FFC0",
      INIT_50 => X"FC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF4800",
      INIT_51 => X"80000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07F",
      INIT_52 => X"07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF4",
      INIT_53 => X"FF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F078AFF480000FC3C1E",
      INIT_54 => X"E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3C1E07FFC0F878A",
      INIT_55 => X"78AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3",
      INIT_56 => X"FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F8",
      INIT_57 => X"0F078AFF480000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F878AFF480000",
      INIT_58 => X"000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC",
      INIT_59 => X"FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480",
      INIT_5A => X"480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07",
      INIT_5B => X"E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF",
      INIT_5C => X"AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1",
      INIT_5D => X"3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878",
      INIT_5E => X"878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC",
      INIT_5F => X"0FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F",
      INIT_60 => X"C0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF48000",
      INIT_61 => X"0000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FF",
      INIT_62 => X"3FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF48",
      INIT_63 => X"F480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E0",
      INIT_64 => X"1E07FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AF",
      INIT_65 => X"8AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C",
      INIT_66 => X"C3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E07FFC0F87",
      INIT_67 => X"F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000F",
      INIT_68 => X"00FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0",
      INIT_69 => X"FC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E03FFC0F078AFF4800",
      INIT_6A => X"80000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07F",
      INIT_6B => X"07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF4",
      INIT_6C => X"FF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E",
      INIT_6D => X"C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3E1E07FFC0F878A",
      INIT_6E => X"78AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3",
      INIT_6F => X"FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F8",
      INIT_70 => X"0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000",
      INIT_71 => X"000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC",
      INIT_72 => X"FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480",
      INIT_73 => X"480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07",
      INIT_74 => X"E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF",
      INIT_75 => X"AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1",
      INIT_76 => X"3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878",
      INIT_77 => X"878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC",
      INIT_78 => X"0FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3C1E07FFC0F",
      INIT_79 => X"C0F078AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF48000",
      INIT_7A => X"0000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FF",
      INIT_7B => X"7FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF48",
      INIT_7C => X"F480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F078AFF480000FC3E1E0",
      INIT_7D => X"1E03FFC0F878AFF480000FC3E1E03FFC0F878AFF480000FC3E1E03FFC0F878AF",
      INIT_7E => X"8AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F878AFF480000FC3E",
      INIT_7F => X"C3C1E07FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F07",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000F",
      INIT_01 => X"00FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0",
      INIT_02 => X"FC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF4800",
      INIT_03 => X"80000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07F",
      INIT_04 => X"07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF4",
      INIT_05 => X"FF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E",
      INIT_06 => X"E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878A",
      INIT_07 => X"78AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F878AFF480000FC3",
      INIT_08 => X"FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F0",
      INIT_09 => X"0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000",
      INIT_0A => X"000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3E1E07FFC",
      INIT_0B => X"FFC0F878AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480",
      INIT_0C => X"480000FC3E1E03FFC0F878AFF480000FC3E1E03FFC0F878AFF480000FC3E1E07",
      INIT_0D => X"E03FFC0F078AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF",
      INIT_0E => X"AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1",
      INIT_0F => X"3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078",
      INIT_10 => X"078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC",
      INIT_11 => X"0FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F",
      INIT_12 => X"C0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF48000",
      INIT_13 => X"0000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FF",
      INIT_14 => X"7FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF48",
      INIT_15 => X"F480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E0",
      INIT_16 => X"1E07FFC0F078AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AF",
      INIT_17 => X"8AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E",
      INIT_18 => X"C3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F07",
      INIT_19 => X"F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000F",
      INIT_1A => X"00FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0",
      INIT_1B => X"FC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF4800",
      INIT_1C => X"80000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07F",
      INIT_1D => X"07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF4",
      INIT_1E => X"FF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E",
      INIT_1F => X"C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878A",
      INIT_20 => X"78AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3",
      INIT_21 => X"FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E07FFC0F8",
      INIT_22 => X"0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000",
      INIT_23 => X"000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC",
      INIT_24 => X"FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480",
      INIT_25 => X"480000FC3C1E03FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07",
      INIT_26 => X"E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF",
      INIT_27 => X"AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1",
      INIT_28 => X"3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E03FFC0F078",
      INIT_29 => X"878AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC",
      INIT_2A => X"0FC3E1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F",
      INIT_2B => X"C0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF48000",
      INIT_2C => X"0000FC3C1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FF",
      INIT_2D => X"7FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF48",
      INIT_2E => X"F480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E0",
      INIT_2F => X"1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F878AF",
      INIT_30 => X"8AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C",
      INIT_31 => X"C3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F07",
      INIT_32 => X"F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000F",
      INIT_33 => X"00FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0",
      INIT_34 => X"FC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF4800",
      INIT_35 => X"80000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07F",
      INIT_36 => X"07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF4",
      INIT_37 => X"FF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E",
      INIT_38 => X"C1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878A",
      INIT_39 => X"78AFF480000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F878AFF480000FC3",
      INIT_3A => X"FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F0",
      INIT_3B => X"0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000",
      INIT_3C => X"000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC",
      INIT_3D => X"FFC0F878AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480",
      INIT_3E => X"480000FC3E1E03FFC0F878AFF480000FC3E1E03FFC0F878AFF480000FC3E1E03",
      INIT_3F => X"E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF",
      INIT_40 => X"AFF480000FC3E1E03FFC0F878AFF480000FC3E1E03FFC0F878AFF480000FC3E1",
      INIT_41 => X"3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878",
      INIT_42 => X"078AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC",
      INIT_43 => X"0FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F",
      INIT_44 => X"C0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF48000",
      INIT_45 => X"0000FC3E1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3E1E07FF",
      INIT_46 => X"7FFC0F878AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF48",
      INIT_47 => X"F480000FC3E1E03FFC0F878AFF480000FC3E1E03FFC0F878AFF480000FC3E1E0",
      INIT_48 => X"1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AF",
      INIT_49 => X"8AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C",
      INIT_4A => X"C3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F07",
      INIT_4B => X"F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000F",
      INIT_4C => X"00FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0",
      INIT_4D => X"FC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF4800",
      INIT_4E => X"80000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07F",
      INIT_4F => X"07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF4",
      INIT_50 => X"FF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E",
      INIT_51 => X"C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3E1E07FFC0F878A",
      INIT_52 => X"78AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3",
      INIT_53 => X"FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F078AFF480000FC3E1E07FFC0F0",
      INIT_54 => X"0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000",
      INIT_55 => X"000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC",
      INIT_56 => X"FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480",
      INIT_57 => X"480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07",
      INIT_58 => X"E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF",
      INIT_59 => X"AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1",
      INIT_5A => X"3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878",
      INIT_5B => X"878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC",
      INIT_5C => X"0FC3C1E03FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F",
      INIT_5D => X"C0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF48000",
      INIT_5E => X"0000FC3C1E03FFC0F878AFF480000FC3C1E03FFC0F878AFF480000FC3C1E03FF",
      INIT_5F => X"7FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E03FFC0F878AFF48",
      INIT_60 => X"F480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E0",
      INIT_61 => X"1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F878AF",
      INIT_62 => X"8AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C",
      INIT_63 => X"C3C1E07FFC0F078AFF480000FC3C1E03FFC0F078AFF480000FC3C1E03FFC0F07",
      INIT_64 => X"F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000F",
      INIT_65 => X"00FC3E1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0",
      INIT_66 => X"FC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF4800",
      INIT_67 => X"80000FC3E1E07FFC0F878AFF480000FC3E1E07FFC0F878AFF480000FC3E1E07F",
      INIT_68 => X"07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF4",
      INIT_69 => X"FF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E",
      INIT_6A => X"C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F878A",
      INIT_6B => X"78AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F078AFF480000FC3",
      INIT_6C => X"FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F078AFF480000FC3C1E07FFC0F0",
      INIT_6D => X"0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000",
      INIT_6E => X"000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC",
      INIT_6F => X"FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480",
      INIT_70 => X"480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07",
      INIT_71 => X"E07FFC0F878AFF480000FC3C1E07FFC0F878AFF480000FC3C1E07FFC0F878AFF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000F480000FC3C1",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"F83CFC0000FFFF00000007800013E003FFFFFFFC0000000000013FFFE0000000",
      INIT_02 => X"FFE0003FFFFFFFFE3C80001FFF8001FFFFFFFFFF83C80003FFE0003FFFFFFFFF",
      INIT_03 => X"FFFFE3C800000003FFC0007FFFFFFE3C80000001FFF80007FFFFFFE3C8000007",
      INIT_04 => X"0000FFFC0007FFFFFFE3C800000007FFC0007FFFFFFE3C800000007FFC0007FF",
      INIT_05 => X"7FFFFFFE3C80000000FFFC0007FFFFFFE3C80000000FFFC0007FFFFFFE3C8000",
      INIT_06 => X"0000000FFFC0007FFFFFFE3C80000000FFFC0007FFFFFFE3C80000000FFFC000",
      INIT_07 => X"0007FFFFFFE3C80000000FFFC0007FFFFFFE3C80000000FFFC0007FFFFFFE3C8",
      INIT_08 => X"3C800000007FFC0007FFFFFFE3C80000000FFFC0007FFFFFFE3C80000000FFFC",
      INIT_09 => X"FFC0007FFFFFFE3C800000007FFC0007FFFFFFE3C800000007FFC0007FFFFFFE",
      INIT_0A => X"FFE3C800000007FFC0007FFFFFFE3C800000007FFC0007FFFFFFE3C800000007",
      INIT_0B => X"007FFC0007FFFFFFE3C80000000FFFC0007FFFFFFE3C80000000FFFC0007FFFF",
      INIT_0C => X"FFFFFE3C800000007FFC0007FFFFFFE3C800000007FFC0007FFFFFFE3C800000",
      INIT_0D => X"000007FFC0007FFFFFFE3C800000007FFC0007FFFFFFE3C800000007FFC0007F",
      INIT_0E => X"FFFFFFFFFBC800000003FFFC0003FFFFFE3C80000000FFFC0007FFFFFFE3C800",
      INIT_0F => X"FFFFFFFFFC00000000000033C80000000000000000000000BC800000000003FF",
      INIT_10 => X"FFFFFFFFFFFFFE000000000000000000000007EFFFFFFFFFFFFFFFFFFFFFFF7C",
      INIT_11 => X"60E7000000000000000000000E71FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFF",
      INIT_12 => X"00000000000001BFFCFFFFFFFFFFFFFFFFFFFFF3F067FFFFFFFFFFFFFFFFFFFE",
      INIT_13 => X"0FFBFFD80000001FFF000001FFF8BFFD800000000000000000000BFFD8000000",
      INIT_14 => X"003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE007FFFFC0",
      INIT_15 => X"FF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000",
      INIT_16 => X"000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFF",
      INIT_17 => X"FFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8",
      INIT_18 => X"FD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01F",
      INIT_19 => X"01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBF",
      INIT_1A => X"FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC",
      INIT_1B => X"3FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007",
      INIT_1C => X"007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD800000",
      INIT_1D => X"0003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_1E => X"FFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800",
      INIT_1F => X"8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFF",
      INIT_20 => X"FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD",
      INIT_21 => X"FFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01",
      INIT_22 => X"E01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FB",
      INIT_23 => X"7FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003F",
      INIT_24 => X"03FC01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF00",
      INIT_25 => X"F007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80000",
      INIT_26 => X"00003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFF",
      INIT_27 => X"FFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD80",
      INIT_28 => X"D8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FF",
      INIT_29 => X"1FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFF",
      INIT_2A => X"BFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC0",
      INIT_2B => X"FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007F",
      INIT_2C => X"07FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003",
      INIT_2D => X"003FC01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF0",
      INIT_2E => X"FF007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000",
      INIT_2F => X"000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFF",
      INIT_30 => X"FFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8",
      INIT_31 => X"FD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01F",
      INIT_32 => X"01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBF",
      INIT_33 => X"FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC",
      INIT_34 => X"3FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007",
      INIT_35 => X"007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800000",
      INIT_36 => X"0003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_37 => X"FFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800",
      INIT_38 => X"8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFF",
      INIT_39 => X"FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD",
      INIT_3A => X"FFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01",
      INIT_3B => X"C01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE01FFFFFF007FB",
      INIT_3C => X"7FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003F",
      INIT_3D => X"03FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF00",
      INIT_3E => X"F007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80000",
      INIT_3F => X"00003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFF",
      INIT_40 => X"FFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80",
      INIT_41 => X"D8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FF",
      INIT_42 => X"1FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFF",
      INIT_43 => X"BFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE0",
      INIT_44 => X"FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007F",
      INIT_45 => X"07FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003",
      INIT_46 => X"003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF0",
      INIT_47 => X"FF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000",
      INIT_48 => X"000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFF",
      INIT_49 => X"FFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8",
      INIT_4A => X"FD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01F",
      INIT_4B => X"01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBF",
      INIT_4C => X"FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE",
      INIT_4D => X"3FC01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007",
      INIT_4E => X"007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800000",
      INIT_4F => X"0003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_50 => X"FFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800",
      INIT_51 => X"8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFF",
      INIT_52 => X"FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD",
      INIT_53 => X"FFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01",
      INIT_54 => X"E01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FB",
      INIT_55 => X"7FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003F",
      INIT_56 => X"03FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF00",
      INIT_57 => X"F007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80000",
      INIT_58 => X"00003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFF",
      INIT_59 => X"FFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD80",
      INIT_5A => X"D8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FF",
      INIT_5B => X"1FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFF",
      INIT_5C => X"BFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC0",
      INIT_5D => X"FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007F",
      INIT_5E => X"07FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003",
      INIT_5F => X"003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF0",
      INIT_60 => X"FF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000",
      INIT_61 => X"000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFF",
      INIT_62 => X"FFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8",
      INIT_63 => X"FD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01F",
      INIT_64 => X"01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBF",
      INIT_65 => X"FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC",
      INIT_66 => X"3FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007",
      INIT_67 => X"007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800000",
      INIT_68 => X"0003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_69 => X"FFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800",
      INIT_6A => X"8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFF",
      INIT_6B => X"FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD",
      INIT_6C => X"FFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01",
      INIT_6D => X"C01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE01FFFFFF007FB",
      INIT_6E => X"7FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003F",
      INIT_6F => X"03FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF00",
      INIT_70 => X"F007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80000",
      INIT_71 => X"00003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFF",
      INIT_72 => X"FFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80",
      INIT_73 => X"D8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FF",
      INIT_74 => X"1FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFF",
      INIT_75 => X"BFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC0",
      INIT_76 => X"FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007F",
      INIT_77 => X"07FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003",
      INIT_78 => X"003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF0",
      INIT_79 => X"FF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000",
      INIT_7A => X"000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFF",
      INIT_7B => X"FFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8",
      INIT_7C => X"FD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01F",
      INIT_7D => X"01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBF",
      INIT_7E => X"FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE",
      INIT_7F => X"3FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800000",
      INIT_01 => X"0003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_02 => X"FFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800",
      INIT_03 => X"8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFF",
      INIT_04 => X"FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD",
      INIT_05 => X"FFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01",
      INIT_06 => X"E01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FB",
      INIT_07 => X"7FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003F",
      INIT_08 => X"03FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF00",
      INIT_09 => X"F007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD80000",
      INIT_0A => X"00003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE01FFFFF",
      INIT_0B => X"FFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD80",
      INIT_0C => X"D8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FF",
      INIT_0D => X"1FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFF",
      INIT_0E => X"BFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC0",
      INIT_0F => X"FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007F",
      INIT_10 => X"07FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003",
      INIT_11 => X"003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF0",
      INIT_12 => X"FF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000",
      INIT_13 => X"000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFF",
      INIT_14 => X"FFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8",
      INIT_15 => X"FD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01F",
      INIT_16 => X"01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBF",
      INIT_17 => X"FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE",
      INIT_18 => X"3FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007",
      INIT_19 => X"007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800000",
      INIT_1A => X"0003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_1B => X"FFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800",
      INIT_1C => X"8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFF",
      INIT_1D => X"FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD",
      INIT_1E => X"FFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01",
      INIT_1F => X"C01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FB",
      INIT_20 => X"7FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003F",
      INIT_21 => X"03FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF00",
      INIT_22 => X"F007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80000",
      INIT_23 => X"00003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFF",
      INIT_24 => X"FFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80",
      INIT_25 => X"D8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FF",
      INIT_26 => X"1FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFF",
      INIT_27 => X"BFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC0",
      INIT_28 => X"FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007F",
      INIT_29 => X"07FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003",
      INIT_2A => X"003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF0",
      INIT_2B => X"FF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000",
      INIT_2C => X"000003FC01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFF",
      INIT_2D => X"FFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8",
      INIT_2E => X"FD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01F",
      INIT_2F => X"01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBF",
      INIT_30 => X"FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC",
      INIT_31 => X"3FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007",
      INIT_32 => X"007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800000",
      INIT_33 => X"0003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_34 => X"FFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800",
      INIT_35 => X"8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFF",
      INIT_36 => X"FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD",
      INIT_37 => X"FFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01",
      INIT_38 => X"C01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FB",
      INIT_39 => X"7FBFFD8000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003F",
      INIT_3A => X"03FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF00",
      INIT_3B => X"F007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD80000",
      INIT_3C => X"00003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFF",
      INIT_3D => X"FFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD80",
      INIT_3E => X"D8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FF",
      INIT_3F => X"1FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFF",
      INIT_40 => X"BFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE0",
      INIT_41 => X"FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007F",
      INIT_42 => X"07FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003",
      INIT_43 => X"003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF0",
      INIT_44 => X"FF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000",
      INIT_45 => X"000003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE01FFFF",
      INIT_46 => X"FFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8",
      INIT_47 => X"FD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01F",
      INIT_48 => X"01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBF",
      INIT_49 => X"FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC",
      INIT_4A => X"3FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007",
      INIT_4B => X"007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800000",
      INIT_4C => X"0003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_4D => X"FFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800",
      INIT_4E => X"8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFF",
      INIT_4F => X"FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD",
      INIT_50 => X"FFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01",
      INIT_51 => X"C01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FE01FFFFFF007FB",
      INIT_52 => X"7FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003F",
      INIT_53 => X"03FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF00",
      INIT_54 => X"F007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80000",
      INIT_55 => X"00003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFF",
      INIT_56 => X"FFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80",
      INIT_57 => X"D8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FF",
      INIT_58 => X"1FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFF",
      INIT_59 => X"BFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC0",
      INIT_5A => X"FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007F",
      INIT_5B => X"07FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003",
      INIT_5C => X"003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF0",
      INIT_5D => X"FF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000",
      INIT_5E => X"000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFF",
      INIT_5F => X"FFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8",
      INIT_60 => X"FD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01F",
      INIT_61 => X"01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBF",
      INIT_62 => X"FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC",
      INIT_63 => X"3FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007",
      INIT_64 => X"007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD800000",
      INIT_65 => X"0003FE01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF",
      INIT_66 => X"FFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD800",
      INIT_67 => X"8000003FE01FFFFFF007FBFFD8000003FE01FFFFFF007FBFFD8000003FE01FFF",
      INIT_68 => X"FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD",
      INIT_69 => X"FFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01",
      INIT_6A => X"C01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FB",
      INIT_6B => X"7FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003F",
      INIT_6C => X"03FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF00",
      INIT_6D => X"F007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80000",
      INIT_6E => X"00003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFF",
      INIT_6F => X"FFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD80",
      INIT_70 => X"D8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FF",
      INIT_71 => X"1FFFFFF007FBFFD8000003FC01FFFFFF007FBFFD8000003FC01FFFFFF007FBFF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000FD8000003FC0",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FF43FC00000000FFFFFFFFFFFFE41FFFFFFFFFFC000000000001C0001FFFFFFF",
      INIT_02 => X"001FFFFFFFFFFFFF43800000007FFFFFFFFFFFFFF4380000001FFFFFFFFFFFFF",
      INIT_03 => X"FFFFF43800000000003FFFFFFFFFFF43800000000007FFFFFFFFFFF438000000",
      INIT_04 => X"00000003FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000000003FFFFFF",
      INIT_05 => X"FFFFFFFF43800000000003FFFFFFFFFFF43800000000003FFFFFFFFFFF438000",
      INIT_06 => X"00000000003FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000000003FFF",
      INIT_07 => X"FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000000003FFFFFFFFFFF438",
      INIT_08 => X"43800000000003FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000000003",
      INIT_09 => X"003FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000000003FFFFFFFFFFF",
      INIT_0A => X"FFF43800000000003FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000000",
      INIT_0B => X"000003FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000000003FFFFFFFF",
      INIT_0C => X"FFFFFF43800000000003FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000",
      INIT_0D => X"000000003FFFFFFFFFFF43800000000003FFFFFFFFFFF43800000000003FFFFF",
      INIT_0E => X"000000000C38000000000003FFFFFFFFFF43800000000003FFFFFFFFFFF43800",
      INIT_0F => X"FFFFFFFFFC0000000000003C380000000000000000000000C380000000000000",
      INIT_10 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF83",
      INIT_11 => X"97F8FFFFFFFFFFFFFFFFFFFFF1FE000000000000000000000007000000000000",
      INIT_12 => X"00000000000001D7EBFFFFFFFFFFFFFFFFFFFFFD7E9FFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"F00D7EB80000000000FFFFFE0000D7EB800000000000000000000D7EB8000000",
      INIT_14 => X"00003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000001FFFFFFFFF",
      INIT_15 => X"FFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000",
      INIT_16 => X"00000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFF",
      INIT_17 => X"FFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8",
      INIT_18 => X"EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFF",
      INIT_19 => X"FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7",
      INIT_1A => X"0D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003",
      INIT_1B => X"001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF8",
      INIT_1C => X"FF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000",
      INIT_1D => X"000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_1E => X"FFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800",
      INIT_1F => X"800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFF",
      INIT_20 => X"FFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB",
      INIT_21 => X"7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FF",
      INIT_22 => X"1FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D",
      INIT_23 => X"80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80000000",
      INIT_24 => X"0003FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF",
      INIT_25 => X"FFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000",
      INIT_26 => X"0000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFF",
      INIT_27 => X"FFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80",
      INIT_28 => X"B800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFF",
      INIT_29 => X"FFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7E",
      INIT_2A => X"D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003F",
      INIT_2B => X"01FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80",
      INIT_2C => X"F80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8000000",
      INIT_2D => X"00003FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFF",
      INIT_2E => X"FFFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000",
      INIT_2F => X"00000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFF",
      INIT_30 => X"FFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8",
      INIT_31 => X"EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFF",
      INIT_32 => X"FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7",
      INIT_33 => X"0D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003",
      INIT_34 => X"003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF8",
      INIT_35 => X"FF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000",
      INIT_36 => X"000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_37 => X"FFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800",
      INIT_38 => X"800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFF",
      INIT_39 => X"FFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB",
      INIT_3A => X"7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FF",
      INIT_3B => X"3FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D",
      INIT_3C => X"80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000000",
      INIT_3D => X"0003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF",
      INIT_3E => X"FFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000",
      INIT_3F => X"0000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFF",
      INIT_40 => X"FFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80",
      INIT_41 => X"B800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFF",
      INIT_42 => X"FFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7E",
      INIT_43 => X"D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000001F",
      INIT_44 => X"01FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80",
      INIT_45 => X"F80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8000000",
      INIT_46 => X"00001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFF",
      INIT_47 => X"FFFF80D7EB800000003FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8000",
      INIT_48 => X"00000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFF",
      INIT_49 => X"FFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8",
      INIT_4A => X"EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFF",
      INIT_4B => X"FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7",
      INIT_4C => X"0D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001",
      INIT_4D => X"003FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF8",
      INIT_4E => X"FF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000",
      INIT_4F => X"000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_50 => X"FFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800",
      INIT_51 => X"800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFF",
      INIT_52 => X"FFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB",
      INIT_53 => X"7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FF",
      INIT_54 => X"1FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D",
      INIT_55 => X"80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80000000",
      INIT_56 => X"0001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF",
      INIT_57 => X"FFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000",
      INIT_58 => X"0000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFF",
      INIT_59 => X"FFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80",
      INIT_5A => X"B800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFF",
      INIT_5B => X"FFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7E",
      INIT_5C => X"D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003F",
      INIT_5D => X"03FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80",
      INIT_5E => X"F80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000000",
      INIT_5F => X"00003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFF",
      INIT_60 => X"FFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000",
      INIT_61 => X"00000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFF",
      INIT_62 => X"FFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8",
      INIT_63 => X"EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFF",
      INIT_64 => X"FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7",
      INIT_65 => X"0D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003",
      INIT_66 => X"003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF8",
      INIT_67 => X"FF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000",
      INIT_68 => X"000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_69 => X"FFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800",
      INIT_6A => X"800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFF",
      INIT_6B => X"FFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB",
      INIT_6C => X"7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FF",
      INIT_6D => X"3FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D",
      INIT_6E => X"80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000000",
      INIT_6F => X"0003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF",
      INIT_70 => X"FFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000",
      INIT_71 => X"0000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFF",
      INIT_72 => X"FFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80",
      INIT_73 => X"B800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFF",
      INIT_74 => X"FFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7E",
      INIT_75 => X"D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003F",
      INIT_76 => X"03FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80",
      INIT_77 => X"F80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000000",
      INIT_78 => X"00001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFF",
      INIT_79 => X"FFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8000",
      INIT_7A => X"00000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFF",
      INIT_7B => X"FFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8",
      INIT_7C => X"EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFF",
      INIT_7D => X"FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7",
      INIT_7E => X"0D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000001",
      INIT_7F => X"003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000",
      INIT_01 => X"000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_02 => X"FFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800",
      INIT_03 => X"800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFF",
      INIT_04 => X"FFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB",
      INIT_05 => X"7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FF",
      INIT_06 => X"1FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D",
      INIT_07 => X"80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000000",
      INIT_08 => X"0001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF",
      INIT_09 => X"FFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80000",
      INIT_0A => X"0000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000001FFFFFFF",
      INIT_0B => X"FFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80",
      INIT_0C => X"B800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFF",
      INIT_0D => X"FFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7E",
      INIT_0E => X"D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003F",
      INIT_0F => X"03FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80",
      INIT_10 => X"F80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000000",
      INIT_11 => X"00003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFF",
      INIT_12 => X"FFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000",
      INIT_13 => X"00000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFF",
      INIT_14 => X"FFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8",
      INIT_15 => X"EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFF",
      INIT_16 => X"FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7",
      INIT_17 => X"0D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001",
      INIT_18 => X"001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF8",
      INIT_19 => X"FF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000",
      INIT_1A => X"000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_1B => X"FFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800",
      INIT_1C => X"800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFF",
      INIT_1D => X"FFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB",
      INIT_1E => X"7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FF",
      INIT_1F => X"3FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D",
      INIT_20 => X"80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000000",
      INIT_21 => X"0003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF",
      INIT_22 => X"FFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000",
      INIT_23 => X"0000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFF",
      INIT_24 => X"FFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80",
      INIT_25 => X"B800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFF",
      INIT_26 => X"FFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7E",
      INIT_27 => X"D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003F",
      INIT_28 => X"03FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80",
      INIT_29 => X"F80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000000",
      INIT_2A => X"00001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFF",
      INIT_2B => X"FFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8000",
      INIT_2C => X"00000003FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFF",
      INIT_2D => X"FFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8",
      INIT_2E => X"EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFF",
      INIT_2F => X"FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7",
      INIT_30 => X"0D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003",
      INIT_31 => X"003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF8",
      INIT_32 => X"FF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000",
      INIT_33 => X"000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_34 => X"FFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800",
      INIT_35 => X"800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFF",
      INIT_36 => X"FFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB",
      INIT_37 => X"7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FF",
      INIT_38 => X"3FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D",
      INIT_39 => X"80D7EB800000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000000",
      INIT_3A => X"0001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF",
      INIT_3B => X"FFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80000",
      INIT_3C => X"0000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFF",
      INIT_3D => X"FFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80",
      INIT_3E => X"B800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFF",
      INIT_3F => X"FFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7E",
      INIT_40 => X"D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001F",
      INIT_41 => X"01FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80",
      INIT_42 => X"F80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000000",
      INIT_43 => X"00001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFF",
      INIT_44 => X"FFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8000",
      INIT_45 => X"00000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000001FFFFFF",
      INIT_46 => X"FFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB8",
      INIT_47 => X"EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFF",
      INIT_48 => X"FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7",
      INIT_49 => X"0D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003",
      INIT_4A => X"003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF8",
      INIT_4B => X"FF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000",
      INIT_4C => X"000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_4D => X"FFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800",
      INIT_4E => X"800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFF",
      INIT_4F => X"FFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB",
      INIT_50 => X"7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FF",
      INIT_51 => X"3FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D",
      INIT_52 => X"80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB80000000",
      INIT_53 => X"0001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF",
      INIT_54 => X"FFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000",
      INIT_55 => X"0000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFF",
      INIT_56 => X"FFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80",
      INIT_57 => X"B800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFF",
      INIT_58 => X"FFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7E",
      INIT_59 => X"D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003F",
      INIT_5A => X"03FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80",
      INIT_5B => X"F80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000000",
      INIT_5C => X"00003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFF",
      INIT_5D => X"FFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8000",
      INIT_5E => X"00000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFF",
      INIT_5F => X"FFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB8",
      INIT_60 => X"EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFF",
      INIT_61 => X"FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7",
      INIT_62 => X"0D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003",
      INIT_63 => X"003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF8",
      INIT_64 => X"FF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000",
      INIT_65 => X"000001FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFF",
      INIT_66 => X"FFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800",
      INIT_67 => X"800000001FFFFFFFFFF80D7EB800000001FFFFFFFFFF80D7EB800000001FFFFF",
      INIT_68 => X"FFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB",
      INIT_69 => X"7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FF",
      INIT_6A => X"3FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D",
      INIT_6B => X"80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000000",
      INIT_6C => X"0003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF",
      INIT_6D => X"FFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80000",
      INIT_6E => X"0000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFF",
      INIT_6F => X"FFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB80",
      INIT_70 => X"B800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFF",
      INIT_71 => X"FFFFFFFFF80D7EB800000003FFFFFFFFFF80D7EB800000003FFFFFFFFFF80D7E",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000EB800000003F",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FF8003FFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFE000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807",
      INIT_08 => X"807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FF",
      INIT_0F => X"0000000003FFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0F00000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFE0FF00000000000000000000000FF0000000000000000000000",
      INIT_13 => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_18 => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_1A => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_1F => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_21 => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_23 => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_28 => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_2A => X"0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_31 => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_33 => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_38 => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_3A => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_3C => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_41 => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_43 => X"0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_4A => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_4C => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_51 => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_53 => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_55 => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_5A => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_5C => X"0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_63 => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_65 => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_6A => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_6C => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_6E => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_73 => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_75 => X"0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_7C => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_7E => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_03 => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_05 => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_07 => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_0C => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_0E => X"0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_15 => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_17 => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_1C => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_1E => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_20 => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_25 => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_27 => X"0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_2E => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_30 => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_35 => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_37 => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_39 => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_3E => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_40 => X"0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_47 => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_49 => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_4E => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_50 => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_52 => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_57 => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_59 => X"0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07",
      INIT_60 => X"F07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0F",
      INIT_62 => X"F0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FF",
      INIT_67 => X"7FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF0",
      INIT_69 => X"FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0",
      INIT_6B => X"FF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07F",
      INIT_70 => X"07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFF0FF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000F07FFFFFFFFF",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(1)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(2)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(0) => douta(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     8.599 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "pipe_green.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "pipe_green.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 62000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 62000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 62000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 62000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pipe_green,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.599 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "pipe_green.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "pipe_green.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 62000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 62000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 62000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 62000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => B"0000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
