#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9848d04840 .scope module, "cpu" "cpu" 2 17;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 4 "memReadEn";
    .port_info 5 /OUTPUT 3 "memWriteEn";
    .port_info 6 /OUTPUT 32 "DATA_CACHE_ADDR";
    .port_info 7 /OUTPUT 32 "DATA_CACHE_DATA";
    .port_info 8 /INPUT 32 "DATA_CACHE_READ_DATA";
    .port_info 9 /INPUT 1 "DATA_CACHE_BUSY_WAIT";
    .port_info 10 /OUTPUT 1 "insReadEn";
    .port_info 11 /INPUT 1 "INS_CACHE_BUSY_WAIT";
L_0x7f9848e129d0 .functor BUFZ 32, v0x7f9848d24cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9848e12f70 .functor BUFZ 32, v0x7f9848e051b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9848e12fe0 .functor BUFZ 3, v0x7f9848e05d90_0, C4<000>, C4<000>, C4<000>;
L_0x7f9848e13090 .functor BUFZ 4, v0x7f9848e05c30_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9848d24e80_0 .net "ALU_IN_1", 31 0, v0x7f9848d222b0_0;  1 drivers
v0x7f9848d24f70_0 .net "ALU_IN_2", 31 0, v0x7f9848d23050_0;  1 drivers
v0x7f9848d25040_0 .net "ALU_OUT", 31 0, v0x7f9848d161a0_0;  1 drivers
v0x7f9848d25110_0 .net "ALU_SELECT", 4 0, L_0x7f9848e09d60;  1 drivers
v0x7f9848d251a0_0 .net "BRANCH_SELECT", 3 0, L_0x7f9848e0bab0;  1 drivers
v0x7f9848d25270_0 .net "BRANCH_SELECT_OUT", 0 0, v0x7f9848d16f10_0;  1 drivers
o0x7f9848f45668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9848d25340_0 .net "CLK", 0 0, o0x7f9848f45668;  0 drivers
v0x7f9848d253d0_0 .net "DATA1_S2", 31 0, L_0x7f9848e07680;  1 drivers
v0x7f9848d25460_0 .net "DATA2_S2", 31 0, L_0x7f9848e07a30;  1 drivers
v0x7f9848d25590_0 .net "DATA_CACHE_ADDR", 31 0, L_0x7f9848e12f70;  1 drivers
o0x7f9848f464a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9848d25620_0 .net "DATA_CACHE_BUSY_WAIT", 0 0, o0x7f9848f464a8;  0 drivers
v0x7f9848d256b0_0 .net "DATA_CACHE_DATA", 31 0, L_0x7f9848e129d0;  1 drivers
o0x7f9848f46508 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9848d25740_0 .net "DATA_CACHE_READ_DATA", 31 0, o0x7f9848f46508;  0 drivers
v0x7f9848d257e0_0 .net "HAZ_MUX_OUT", 31 0, v0x7f9848d24cd0_0;  1 drivers
v0x7f9848d258a0_0 .net "HAZ_MUX_SEL", 0 0, v0x7f9848d24430_0;  1 drivers
v0x7f9848d25970_0 .net "IMMEDIATE_OUT_S2", 31 0, v0x7f9848d1f780_0;  1 drivers
v0x7f9848d25a00_0 .net "IMMEDIATE_SELECT", 3 0, L_0x7f9848e0d5b0;  1 drivers
o0x7f9848f46538 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9848d25bd0_0 .net "INSTRUCTION", 31 0, o0x7f9848f46538;  0 drivers
o0x7f9848f46568 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9848d25c60_0 .net "INS_CACHE_BUSY_WAIT", 0 0, o0x7f9848f46568;  0 drivers
v0x7f9848d25cf0_0 .net "MEM_READ_S2", 3 0, L_0x7f9848e0b370;  1 drivers
v0x7f9848d25d80_0 .net "MEM_WRITE_S2", 2 0, L_0x7f9848e0ac50;  1 drivers
v0x7f9848d25e10_0 .net "OP1_HAZ_MUX_OUT", 31 0, v0x7f9848d22a60_0;  1 drivers
v0x7f9848d25ee0_0 .net "OP1_HAZ_MUX_SEL", 1 0, v0x7f9848d20700_0;  1 drivers
v0x7f9848d25fb0_0 .net "OP2_HAZ_MUX_OUT", 31 0, v0x7f9848d237e0_0;  1 drivers
v0x7f9848d26080_0 .net "OP2_HAZ_MUX_SEL", 1 0, v0x7f9848d20890_0;  1 drivers
v0x7f9848d26150_0 .net "OPERAND1_SEL", 0 0, L_0x7f9848e0ef10;  1 drivers
v0x7f9848d261e0_0 .net "OPERAND2_SEL", 0 0, L_0x7f9848e0fef0;  1 drivers
v0x7f9848e04e60_0 .var "PC", 31 0;
v0x7f9848e05070_0 .net "PC_NEXT", 31 0, v0x7f9848d14e60_0;  1 drivers
v0x7f9848e05100_0 .net "PC_PLUS_4", 31 0, L_0x7f9848e07320;  1 drivers
v0x7f9848e051b0_0 .var "PR_ALU_OUT_S3", 31 0;
v0x7f9848e05240_0 .var "PR_ALU_OUT_S4", 31 0;
v0x7f9848e05300_0 .var "PR_ALU_SELECT", 4 0;
v0x7f9848e055c0_0 .var "PR_BRANCH_SELECT_S2", 3 0;
v0x7f9848e05680_0 .var "PR_DATA_1_S2", 31 0;
v0x7f9848e05760_0 .var "PR_DATA_2_S2", 31 0;
v0x7f9848e05840_0 .var "PR_DATA_2_S3", 31 0;
v0x7f9848e05900_0 .var "PR_DATA_CACHE_OUT", 31 0;
v0x7f9848e059e0_0 .var "PR_IMMEDIATE_SELECT_OUT", 31 0;
v0x7f9848e05aa0_0 .var "PR_INSTRUCTION", 31 0;
v0x7f9848e05b80_0 .var "PR_MEM_READ_S2", 3 0;
v0x7f9848e05c30_0 .var "PR_MEM_READ_S3", 3 0;
v0x7f9848e05ce0_0 .var "PR_MEM_WRITE_S2", 2 0;
v0x7f9848e05d90_0 .var "PR_MEM_WRITE_S3", 2 0;
v0x7f9848e05e40_0 .var "PR_OPERAND1_SEL", 0 0;
v0x7f9848e05f10_0 .var "PR_OPERAND2_SEL", 0 0;
v0x7f9848e05fe0_0 .var "PR_PC_S1", 31 0;
v0x7f9848e06090_0 .var "PR_PC_S2", 31 0;
v0x7f9848e06150_0 .var "PR_PC_S3", 31 0;
v0x7f9848e06200_0 .var "PR_PC_S4", 31 0;
v0x7f9848e062c0_0 .var "PR_REGISTER_WRITE_ADDR_S2", 4 0;
v0x7f9848e06370_0 .var "PR_REGISTER_WRITE_ADDR_S3", 4 0;
v0x7f9848e06430_0 .var "PR_REGISTER_WRITE_ADDR_S4", 4 0;
v0x7f9848e064d0_0 .var "PR_REGISTER_WRITE_ADDR_S5", 4 0;
v0x7f9848e06590_0 .var "PR_REG_WRITE_EN_S2", 0 0;
v0x7f9848e06630_0 .var "PR_REG_WRITE_EN_S3", 0 0;
v0x7f9848e066e0_0 .var "PR_REG_WRITE_EN_S4", 0 0;
v0x7f9848e067b0_0 .var "PR_REG_WRITE_EN_S5", 0 0;
v0x7f9848e06860_0 .var "PR_REG_WRITE_SELECT_S2", 1 0;
v0x7f9848e06910_0 .var "PR_REG_WRITE_SELECT_S3", 1 0;
v0x7f9848e069c0_0 .var "PR_REG_WRITE_SELECT_S4", 1 0;
v0x7f9848e06a80_0 .var "REG_READ_ADDR1_S2", 4 0;
v0x7f9848e06b40_0 .var "REG_READ_ADDR2_S2", 4 0;
v0x7f9848e06c00_0 .var "REG_READ_ADDR2_S3", 4 0;
v0x7f9848e06cc0_0 .net "REG_WRITE_DATA", 31 0, v0x7f9848d23f80_0;  1 drivers
v0x7f9848e05420_0 .var "REG_WRITE_DATA_S5", 31 0;
v0x7f9848e05500_0 .net "REG_WRITE_EN_S2", 0 0, L_0x7f9848e0a9e0;  1 drivers
v0x7f9848e06d70_0 .net "REG_WRITE_SELECT_S2", 1 0, L_0x7f9848e10880;  1 drivers
o0x7f9848f42b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9848e06e30_0 .net "RESET", 0 0, o0x7f9848f42b48;  0 drivers
L_0x7f9848f73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9848e06f00_0 .net/2u *"_ivl_0", 31 0, L_0x7f9848f73008;  1 drivers
v0x7f9848e06fb0_0 .var "insReadEn", 0 0;
v0x7f9848e07050_0 .net "memReadEn", 3 0, L_0x7f9848e13090;  1 drivers
v0x7f9848e07100_0 .net "memWriteEn", 2 0, L_0x7f9848e12fe0;  1 drivers
L_0x7f9848e07320 .arith/sum 32, v0x7f9848e04e60_0, L_0x7f9848f73008;
L_0x7f9848e07b60 .part v0x7f9848e05aa0_0, 15, 5;
L_0x7f9848e07ca0 .part v0x7f9848e05aa0_0, 20, 5;
L_0x7f9848e12ed0 .part v0x7f9848e05ce0_0, 2, 1;
L_0x7f9848e13140 .part v0x7f9848e05d90_0, 2, 1;
L_0x7f9848e13270 .part v0x7f9848e05c30_0, 3, 1;
S_0x7f9848d04ad0 .scope module, "muxjump" "mux2to1_32bit" 2 41, 3 3 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7f9848d04cf0_0 .net "INPUT1", 31 0, L_0x7f9848e07320;  alias, 1 drivers
v0x7f9848d14db0_0 .net "INPUT2", 31 0, v0x7f9848d161a0_0;  alias, 1 drivers
v0x7f9848d14e60_0 .var "RESULT", 31 0;
v0x7f9848d14f20_0 .net "SELECT", 0 0, v0x7f9848d16f10_0;  alias, 1 drivers
E_0x7f9848d04ca0 .event edge, v0x7f9848d14f20_0, v0x7f9848d14db0_0, v0x7f9848d04cf0_0;
S_0x7f9848d15020 .scope module, "myAlu" "alu" 2 126, 4 4 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 5 "SELECT";
L_0x7f9848e10740/d .functor BUFZ 32, v0x7f9848d23050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9848e10740 .delay 32 (10,10,10) L_0x7f9848e10740/d;
L_0x7f9848e11110/d .functor AND 32, v0x7f9848d222b0_0, v0x7f9848d23050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f9848e11110 .delay 32 (30,30,30) L_0x7f9848e11110/d;
L_0x7f9848e11250/d .functor OR 32, v0x7f9848d222b0_0, v0x7f9848d23050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9848e11250 .delay 32 (30,30,30) L_0x7f9848e11250/d;
L_0x7f9848e11340/d .functor XOR 32, v0x7f9848d222b0_0, v0x7f9848d23050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9848e11340 .delay 32 (30,30,30) L_0x7f9848e11340/d;
v0x7f9848d15310_0 .net "DATA1", 31 0, v0x7f9848d222b0_0;  alias, 1 drivers
v0x7f9848d153d0_0 .net "DATA2", 31 0, v0x7f9848d23050_0;  alias, 1 drivers
v0x7f9848d15480_0 .net "INTER_ADD", 31 0, L_0x7f9848e10c40;  1 drivers
v0x7f9848d15540_0 .net "INTER_AND", 31 0, L_0x7f9848e11110;  1 drivers
v0x7f9848d155f0_0 .net "INTER_DIV", 31 0, L_0x7f9848e12410;  1 drivers
v0x7f9848d156e0_0 .net "INTER_FWD", 31 0, L_0x7f9848e10740;  1 drivers
v0x7f9848d15790_0 .net "INTER_MUL", 31 0, L_0x7f9848e11eb0;  1 drivers
v0x7f9848d15840_0 .net "INTER_MULHSU", 31 0, L_0x7f9848e11f90;  1 drivers
v0x7f9848d158f0_0 .net "INTER_MULHU", 31 0, L_0x7f9848e12130;  1 drivers
v0x7f9848d15a00_0 .net "INTER_OR", 31 0, L_0x7f9848e11250;  1 drivers
v0x7f9848d15ab0_0 .net "INTER_REM", 31 0, L_0x7f9848e12560;  1 drivers
v0x7f9848d15b60_0 .net "INTER_REMU", 31 0, L_0x7f9848e12600;  1 drivers
v0x7f9848d15c10_0 .net "INTER_SLL", 31 0, L_0x7f9848e11550;  1 drivers
v0x7f9848d15cc0_0 .net "INTER_SLT", 31 0, L_0x7f9848e11a50;  1 drivers
v0x7f9848d15d70_0 .net "INTER_SLTU", 31 0, L_0x7f9848e11cd0;  1 drivers
v0x7f9848d15e20_0 .net "INTER_SRA", 31 0, L_0x7f9848e11850;  1 drivers
v0x7f9848d15ed0_0 .net "INTER_SRL", 31 0, L_0x7f9848e11750;  1 drivers
v0x7f9848d16060_0 .net "INTER_SUB", 31 0, L_0x7f9848e10f50;  1 drivers
v0x7f9848d160f0_0 .net "INTER_XOR", 31 0, L_0x7f9848e11340;  1 drivers
v0x7f9848d161a0_0 .var "RESULT", 31 0;
v0x7f9848d16260_0 .net "SELECT", 4 0, v0x7f9848e05300_0;  1 drivers
v0x7f9848d162f0_0 .net *"_ivl_18", 0 0, L_0x7f9848e11930;  1 drivers
L_0x7f9848f742e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9848d16380_0 .net/2u *"_ivl_20", 31 0, L_0x7f9848f742e0;  1 drivers
L_0x7f9848f74328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d16410_0 .net/2u *"_ivl_22", 31 0, L_0x7f9848f74328;  1 drivers
v0x7f9848d164a0_0 .net *"_ivl_26", 0 0, L_0x7f9848e11c30;  1 drivers
L_0x7f9848f74370 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9848d16530_0 .net/2u *"_ivl_28", 31 0, L_0x7f9848f74370;  1 drivers
L_0x7f9848f743b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d165d0_0 .net/2u *"_ivl_30", 31 0, L_0x7f9848f743b8;  1 drivers
E_0x7f9848d15250/0 .event edge, v0x7f9848d16260_0, v0x7f9848d15480_0, v0x7f9848d15c10_0, v0x7f9848d15cc0_0;
E_0x7f9848d15250/1 .event edge, v0x7f9848d15d70_0, v0x7f9848d160f0_0, v0x7f9848d15ed0_0, v0x7f9848d15a00_0;
E_0x7f9848d15250/2 .event edge, v0x7f9848d15540_0, v0x7f9848d15790_0, v0x7f9848d15840_0, v0x7f9848d158f0_0;
E_0x7f9848d15250/3 .event edge, v0x7f9848d155f0_0, v0x7f9848d15ab0_0, v0x7f9848d15b60_0, v0x7f9848d15e20_0;
E_0x7f9848d15250/4 .event edge, v0x7f9848d16060_0, v0x7f9848d156e0_0;
E_0x7f9848d15250 .event/or E_0x7f9848d15250/0, E_0x7f9848d15250/1, E_0x7f9848d15250/2, E_0x7f9848d15250/3, E_0x7f9848d15250/4;
L_0x7f9848e10c40 .delay 32 (30,30,30) L_0x7f9848e10c40/d;
L_0x7f9848e10c40/d .arith/sum 32, v0x7f9848d222b0_0, v0x7f9848d23050_0;
L_0x7f9848e10f50 .delay 32 (30,30,30) L_0x7f9848e10f50/d;
L_0x7f9848e10f50/d .arith/sub 32, v0x7f9848d222b0_0, v0x7f9848d23050_0;
L_0x7f9848e11550 .delay 32 (40,40,40) L_0x7f9848e11550/d;
L_0x7f9848e11550/d .shift/l 32, v0x7f9848d222b0_0, v0x7f9848d23050_0;
L_0x7f9848e11750 .delay 32 (40,40,40) L_0x7f9848e11750/d;
L_0x7f9848e11750/d .shift/r 32, v0x7f9848d222b0_0, v0x7f9848d23050_0;
L_0x7f9848e11850 .delay 32 (40,40,40) L_0x7f9848e11850/d;
L_0x7f9848e11850/d .shift/r 32, v0x7f9848d222b0_0, v0x7f9848d23050_0;
L_0x7f9848e11930 .cmp/gt.s 32, v0x7f9848d23050_0, v0x7f9848d222b0_0;
L_0x7f9848e11a50 .delay 32 (30,30,30) L_0x7f9848e11a50/d;
L_0x7f9848e11a50/d .functor MUXZ 32, L_0x7f9848f74328, L_0x7f9848f742e0, L_0x7f9848e11930, C4<>;
L_0x7f9848e11c30 .cmp/gt 32, v0x7f9848d23050_0, v0x7f9848d222b0_0;
L_0x7f9848e11cd0 .delay 32 (30,30,30) L_0x7f9848e11cd0/d;
L_0x7f9848e11cd0/d .functor MUXZ 32, L_0x7f9848f743b8, L_0x7f9848f74370, L_0x7f9848e11c30, C4<>;
L_0x7f9848e11eb0 .delay 32 (80,80,80) L_0x7f9848e11eb0/d;
L_0x7f9848e11eb0/d .arith/mult 32, v0x7f9848d222b0_0, v0x7f9848d23050_0;
L_0x7f9848e11f90 .delay 32 (80,80,80) L_0x7f9848e11f90/d;
L_0x7f9848e11f90/d .arith/mult 32, v0x7f9848d222b0_0, v0x7f9848d222b0_0;
L_0x7f9848e12130 .delay 32 (80,80,80) L_0x7f9848e12130/d;
L_0x7f9848e12130/d .arith/mult 32, v0x7f9848d222b0_0, v0x7f9848d222b0_0;
L_0x7f9848e12410 .delay 32 (80,80,80) L_0x7f9848e12410/d;
L_0x7f9848e12410/d .arith/div.s 32, v0x7f9848d222b0_0, v0x7f9848d222b0_0;
L_0x7f9848e12560 .delay 32 (80,80,80) L_0x7f9848e12560/d;
L_0x7f9848e12560/d .arith/mod.s 32, v0x7f9848d222b0_0, v0x7f9848d222b0_0;
L_0x7f9848e12600 .delay 32 (80,80,80) L_0x7f9848e12600/d;
L_0x7f9848e12600/d .arith/mod 32, v0x7f9848d222b0_0, v0x7f9848d222b0_0;
S_0x7f9848d166e0 .scope module, "myBranchSelect" "branch_select" 2 127, 5 3 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 4 "SELECT";
    .port_info 3 /OUTPUT 1 "MUX_OUT";
v0x7f9848d16990_0 .net "BEQ", 0 0, L_0x7f9848e12890;  1 drivers
v0x7f9848d16a40_0 .net "BGE", 0 0, L_0x7f9848e12af0;  1 drivers
v0x7f9848d16ae0_0 .net "BGEU", 0 0, L_0x7f9848e12c30;  1 drivers
v0x7f9848d16b90_0 .net "BLT", 0 0, L_0x7f9848e12a50;  1 drivers
v0x7f9848d16c30_0 .net "BLTU", 0 0, L_0x7f9848e12b90;  1 drivers
v0x7f9848d16d10_0 .net "BNE", 0 0, L_0x7f9848e12930;  1 drivers
v0x7f9848d16db0_0 .net "DATA1", 31 0, v0x7f9848e05680_0;  1 drivers
v0x7f9848d16e60_0 .net "DATA2", 31 0, v0x7f9848e05760_0;  1 drivers
v0x7f9848d16f10_0 .var "MUX_OUT", 0 0;
v0x7f9848d17020_0 .net "SELECT", 3 0, v0x7f9848e055c0_0;  1 drivers
E_0x7f9848d16920/0 .event edge, v0x7f9848d17020_0, v0x7f9848d16990_0, v0x7f9848d16d10_0, v0x7f9848d16b90_0;
E_0x7f9848d16920/1 .event edge, v0x7f9848d16a40_0, v0x7f9848d16c30_0, v0x7f9848d16ae0_0;
E_0x7f9848d16920 .event/or E_0x7f9848d16920/0, E_0x7f9848d16920/1;
L_0x7f9848e12890 .cmp/eq 32, v0x7f9848e05680_0, v0x7f9848e05760_0;
L_0x7f9848e12930 .cmp/ne 32, v0x7f9848e05680_0, v0x7f9848e05760_0;
L_0x7f9848e12a50 .cmp/gt 32, v0x7f9848e05760_0, v0x7f9848e05680_0;
L_0x7f9848e12af0 .cmp/ge 32, v0x7f9848e05680_0, v0x7f9848e05760_0;
L_0x7f9848e12b90 .cmp/gt 32, v0x7f9848e05760_0, v0x7f9848e05680_0;
L_0x7f9848e12c30 .cmp/ge 32, v0x7f9848e05680_0, v0x7f9848e05760_0;
S_0x7f9848d170e0 .scope module, "myControl" "control_unit" 2 87, 6 11 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 5 "alu_signal";
    .port_info 2 /OUTPUT 1 "reg_file_write";
    .port_info 3 /OUTPUT 3 "main_mem_write";
    .port_info 4 /OUTPUT 4 "main_mem_read";
    .port_info 5 /OUTPUT 4 "branch_control";
    .port_info 6 /OUTPUT 4 "immediate_select";
    .port_info 7 /OUTPUT 1 "oparand_1_select";
    .port_info 8 /OUTPUT 1 "oparand_2_select";
    .port_info 9 /OUTPUT 2 "reg_write_select";
    .port_info 10 /INPUT 1 "RESET";
L_0x7f9848e08b70 .functor OR 1, L_0x7f9848e08910, L_0x7f9848e08a90, C4<0>, C4<0>;
L_0x7f9848e08da0 .functor OR 1, L_0x7f9848e08b70, L_0x7f9848e08c80, C4<0>, C4<0>;
L_0x7f9848e08fd0/d .functor OR 1, L_0x7f9848e08da0, L_0x7f9848e08eb0, C4<0>, C4<0>;
L_0x7f9848e08fd0 .delay 1 (30,30,30) L_0x7f9848e08fd0/d;
L_0x7f9848e09690 .functor OR 1, L_0x7f9848e09300, L_0x7f9848e09550, C4<0>, C4<0>;
L_0x7f9848e09ab0 .functor OR 1, L_0x7f9848e09690, L_0x7f9848e09960, C4<0>, C4<0>;
L_0x7f9848e09c30/d .functor OR 1, L_0x7f9848e09ab0, L_0x7f9848e09b50, C4<0>, C4<0>;
L_0x7f9848e09c30 .delay 1 (30,30,30) L_0x7f9848e09c30/d;
L_0x7f9848e09ee0/d .functor OR 1, L_0x7f9848e0a020, L_0x7f9848e0a1b0, C4<0>, C4<0>;
L_0x7f9848e09ee0 .delay 1 (30,30,30) L_0x7f9848e09ee0/d;
L_0x7f9848e0a120 .functor OR 1, L_0x7f9848e0a3d0, L_0x7f9848e0a5b0, C4<0>, C4<0>;
L_0x7f9848e09280 .functor OR 1, L_0x7f9848e0a120, L_0x7f9848e0a810, C4<0>, C4<0>;
L_0x7f9848e0a9e0/d .functor NOT 1, L_0x7f9848e09280, C4<0>, C4<0>, C4<0>;
L_0x7f9848e0a9e0 .delay 1 (30,30,30) L_0x7f9848e0a9e0/d;
L_0x7f9848e0add0/d .functor BUFZ 3, L_0x7f9848e08770, C4<000>, C4<000>, C4<000>;
L_0x7f9848e0add0 .delay 3 (30,30,30) L_0x7f9848e0add0/d;
L_0x7f9848e0b670 .functor OR 1, L_0x7f9848e0b4b0, L_0x7f9848e0b5d0, C4<0>, C4<0>;
L_0x7f9848e0b840/d .functor OR 1, L_0x7f9848e0b670, L_0x7f9848e0b760, C4<0>, C4<0>;
L_0x7f9848e0b840 .delay 1 (30,30,30) L_0x7f9848e0b840/d;
L_0x7f9848e0bcd0 .functor OR 1, L_0x7f9848e0bb50, L_0x7f9848e0bbf0, C4<0>, C4<0>;
L_0x7f9848e0c230 .functor OR 1, L_0x7f9848e0c190, L_0x7f9848e0c350, C4<0>, C4<0>;
L_0x7f9848e0c430 .functor OR 1, L_0x7f9848e0c230, L_0x7f9848e0c680, C4<0>, C4<0>;
L_0x7f9848e0c760 .functor OR 1, L_0x7f9848e0c430, L_0x7f9848e0c940, C4<0>, C4<0>;
L_0x7f9848e0ca20 .functor OR 1, L_0x7f9848e0c760, L_0x7f9848e0cca0, C4<0>, C4<0>;
L_0x7f9848e0cd80 .functor OR 1, L_0x7f9848e0ca20, L_0x7f9848e0d000, C4<0>, C4<0>;
L_0x7f9848e0d100/d .functor OR 1, L_0x7f9848e0cd80, L_0x7f9848e0d330, C4<0>, C4<0>;
L_0x7f9848e0d100 .delay 1 (30,30,30) L_0x7f9848e0d100/d;
L_0x7f9848e0ec60 .functor OR 1, L_0x7f9848e0eae0, L_0x7f9848e0eb80, C4<0>, C4<0>;
L_0x7f9848e0f2b0 .functor OR 1, L_0x7f9848e0ec60, L_0x7f9848e0ce30, C4<0>, C4<0>;
L_0x7f9848e0ef10/d .functor OR 1, L_0x7f9848e0f2b0, L_0x7f9848e0f3a0, C4<0>, C4<0>;
L_0x7f9848e0ef10 .delay 1 (30,30,30) L_0x7f9848e0ef10/d;
L_0x7f9848e0f480 .functor OR 1, L_0x7f9848e0f7c0, L_0x7f9848e0f1c0, C4<0>, C4<0>;
L_0x7f9848e0f610 .functor OR 1, L_0x7f9848e0f480, L_0x7f9848e0f530, C4<0>, C4<0>;
L_0x7f9848e0f6c0 .functor OR 1, L_0x7f9848e0f610, L_0x7f9848e0fbc0, C4<0>, C4<0>;
L_0x7f9848e0f980 .functor OR 1, L_0x7f9848e0f6c0, L_0x7f9848e0f8a0, C4<0>, C4<0>;
L_0x7f9848e0faf0 .functor OR 1, L_0x7f9848e0f980, L_0x7f9848e0ffe0, C4<0>, C4<0>;
L_0x7f9848e0fdc0 .functor OR 1, L_0x7f9848e0faf0, L_0x7f9848e0fce0, C4<0>, C4<0>;
L_0x7f9848e0fef0/d .functor OR 1, L_0x7f9848e0fdc0, L_0x7f9848e103e0, C4<0>, C4<0>;
L_0x7f9848e0fef0 .delay 1 (30,30,30) L_0x7f9848e0fef0/d;
L_0x7f9848e10140/d .functor NOT 1, L_0x7f9848e10240, C4<0>, C4<0>, C4<0>;
L_0x7f9848e10140 .delay 1 (30,30,30) L_0x7f9848e10140/d;
L_0x7f9848e0d7d0 .functor OR 1, L_0x7f9848e10330, L_0x7f9848e0d6f0, C4<0>, C4<0>;
L_0x7f9848e105a0/d .functor OR 1, L_0x7f9848e0d7d0, L_0x7f9848e104c0, C4<0>, C4<0>;
L_0x7f9848e105a0 .delay 1 (30,30,30) L_0x7f9848e105a0/d;
v0x7f9848d179d0_0 .net "INSTRUCTION", 31 0, v0x7f9848e05aa0_0;  1 drivers
v0x7f9848d17a90_0 .net "RESET", 0 0, o0x7f9848f42b48;  alias, 0 drivers
L_0x7f9848f73128 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d17b30_0 .net/2u *"_ivl_10", 6 0, L_0x7f9848f73128;  1 drivers
v0x7f9848d17bd0_0 .net *"_ivl_105", 1 0, L_0x7f9848e0ae90;  1 drivers
L_0x7f9848f73518 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d17c80_0 .net/2u *"_ivl_108", 6 0, L_0x7f9848f73518;  1 drivers
v0x7f9848d17d70_0 .net *"_ivl_110", 0 0, L_0x7f9848e0af70;  1 drivers
v0x7f9848d17e10_0 .net *"_ivl_116", 2 0, L_0x7f9848e0add0;  1 drivers
L_0x7f9848f73560 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d17ec0_0 .net/2u *"_ivl_119", 6 0, L_0x7f9848f73560;  1 drivers
v0x7f9848d17f70_0 .net *"_ivl_12", 0 0, L_0x7f9848e08a90;  1 drivers
v0x7f9848d18080_0 .net *"_ivl_121", 0 0, L_0x7f9848e0b4b0;  1 drivers
L_0x7f9848f735a8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d18110_0 .net/2u *"_ivl_123", 6 0, L_0x7f9848f735a8;  1 drivers
v0x7f9848d181c0_0 .net *"_ivl_125", 0 0, L_0x7f9848e0b5d0;  1 drivers
v0x7f9848d18260_0 .net *"_ivl_127", 0 0, L_0x7f9848e0b670;  1 drivers
L_0x7f9848f735f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d18310_0 .net/2u *"_ivl_129", 6 0, L_0x7f9848f735f0;  1 drivers
v0x7f9848d183c0_0 .net *"_ivl_131", 0 0, L_0x7f9848e0b760;  1 drivers
v0x7f9848d18460_0 .net *"_ivl_133", 0 0, L_0x7f9848e0b840;  1 drivers
L_0x7f9848f73638 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d18510_0 .net/2u *"_ivl_138", 6 0, L_0x7f9848f73638;  1 drivers
v0x7f9848d186a0_0 .net *"_ivl_14", 0 0, L_0x7f9848e08b70;  1 drivers
v0x7f9848d18730_0 .net *"_ivl_140", 0 0, L_0x7f9848e0bb50;  1 drivers
L_0x7f9848f73680 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d187d0_0 .net/2u *"_ivl_142", 6 0, L_0x7f9848f73680;  1 drivers
v0x7f9848d18880_0 .net *"_ivl_144", 0 0, L_0x7f9848e0bbf0;  1 drivers
v0x7f9848d18920_0 .net *"_ivl_147", 0 0, L_0x7f9848e0bcd0;  1 drivers
L_0x7f9848f736c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f9848d189c0_0 .net/2u *"_ivl_148", 2 0, L_0x7f9848f736c8;  1 drivers
v0x7f9848d18a70_0 .net *"_ivl_150", 2 0, L_0x7f9848e0bdc0;  1 drivers
v0x7f9848d18b20_0 .net *"_ivl_154", 9 0, L_0x7f9848e0c0f0;  1 drivers
L_0x7f9848f73710 .functor BUFT 1, C4<0000011100>, C4<0>, C4<0>, C4<0>;
v0x7f9848d18bd0_0 .net/2u *"_ivl_156", 9 0, L_0x7f9848f73710;  1 drivers
v0x7f9848d18c80_0 .net *"_ivl_158", 0 0, L_0x7f9848e0c190;  1 drivers
L_0x7f9848f73170 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d18d20_0 .net/2u *"_ivl_16", 6 0, L_0x7f9848f73170;  1 drivers
v0x7f9848d18dd0_0 .net *"_ivl_160", 9 0, L_0x7f9848e0bfe0;  1 drivers
L_0x7f9848f73758 .functor BUFT 1, C4<0000011101>, C4<0>, C4<0>, C4<0>;
v0x7f9848d18e80_0 .net/2u *"_ivl_162", 9 0, L_0x7f9848f73758;  1 drivers
v0x7f9848d18f30_0 .net *"_ivl_164", 0 0, L_0x7f9848e0c350;  1 drivers
v0x7f9848d18fd0_0 .net *"_ivl_166", 0 0, L_0x7f9848e0c230;  1 drivers
v0x7f9848d19080_0 .net *"_ivl_168", 9 0, L_0x7f9848e0c5e0;  1 drivers
L_0x7f9848f737a0 .functor BUFT 1, C4<0010011011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d185c0_0 .net/2u *"_ivl_170", 9 0, L_0x7f9848f737a0;  1 drivers
v0x7f9848d19310_0 .net *"_ivl_172", 0 0, L_0x7f9848e0c680;  1 drivers
v0x7f9848d193a0_0 .net *"_ivl_174", 0 0, L_0x7f9848e0c430;  1 drivers
v0x7f9848d19430_0 .net *"_ivl_176", 16 0, L_0x7f9848e0c8a0;  1 drivers
L_0x7f9848f737e8 .functor BUFT 1, C4<01100110110000000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d194e0_0 .net/2u *"_ivl_178", 16 0, L_0x7f9848f737e8;  1 drivers
v0x7f9848d19590_0 .net *"_ivl_18", 0 0, L_0x7f9848e08c80;  1 drivers
v0x7f9848d19630_0 .net *"_ivl_180", 0 0, L_0x7f9848e0c940;  1 drivers
v0x7f9848d196d0_0 .net *"_ivl_182", 0 0, L_0x7f9848e0c760;  1 drivers
v0x7f9848d19780_0 .net *"_ivl_184", 16 0, L_0x7f9848e0cc00;  1 drivers
L_0x7f9848f73830 .functor BUFT 1, C4<01100110100000001>, C4<0>, C4<0>, C4<0>;
v0x7f9848d19830_0 .net/2u *"_ivl_186", 16 0, L_0x7f9848f73830;  1 drivers
v0x7f9848d198e0_0 .net *"_ivl_188", 0 0, L_0x7f9848e0cca0;  1 drivers
v0x7f9848d19980_0 .net *"_ivl_190", 0 0, L_0x7f9848e0ca20;  1 drivers
v0x7f9848d19a30_0 .net *"_ivl_192", 16 0, L_0x7f9848e0cad0;  1 drivers
L_0x7f9848f73878 .functor BUFT 1, C4<01100110110000001>, C4<0>, C4<0>, C4<0>;
v0x7f9848d19ae0_0 .net/2u *"_ivl_194", 16 0, L_0x7f9848f73878;  1 drivers
v0x7f9848d19b90_0 .net *"_ivl_196", 0 0, L_0x7f9848e0d000;  1 drivers
v0x7f9848d19c30_0 .net *"_ivl_198", 0 0, L_0x7f9848e0cd80;  1 drivers
v0x7f9848d19ce0_0 .net *"_ivl_20", 0 0, L_0x7f9848e08da0;  1 drivers
v0x7f9848d19d90_0 .net *"_ivl_200", 16 0, L_0x7f9848e0d270;  1 drivers
L_0x7f9848f738c0 .functor BUFT 1, C4<01100111110000001>, C4<0>, C4<0>, C4<0>;
v0x7f9848d19e40_0 .net/2u *"_ivl_202", 16 0, L_0x7f9848f738c0;  1 drivers
v0x7f9848d19ef0_0 .net *"_ivl_204", 0 0, L_0x7f9848e0d330;  1 drivers
v0x7f9848d19f90_0 .net *"_ivl_206", 0 0, L_0x7f9848e0d100;  1 drivers
L_0x7f9848f73908 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a040_0 .net/2u *"_ivl_211", 6 0, L_0x7f9848f73908;  1 drivers
v0x7f9848d1a0f0_0 .net *"_ivl_213", 0 0, L_0x7f9848e0a710;  1 drivers
L_0x7f9848f73950 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a190_0 .net/2u *"_ivl_215", 2 0, L_0x7f9848f73950;  1 drivers
L_0x7f9848f73998 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a240_0 .net/2u *"_ivl_217", 6 0, L_0x7f9848f73998;  1 drivers
v0x7f9848d1a2f0_0 .net *"_ivl_219", 0 0, L_0x7f9848e0d430;  1 drivers
L_0x7f9848f731b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a390_0 .net/2u *"_ivl_22", 6 0, L_0x7f9848f731b8;  1 drivers
L_0x7f9848f739e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a440_0 .net/2u *"_ivl_221", 2 0, L_0x7f9848f739e0;  1 drivers
L_0x7f9848f73a28 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a4f0_0 .net/2u *"_ivl_223", 6 0, L_0x7f9848f73a28;  1 drivers
v0x7f9848d1a5a0_0 .net *"_ivl_225", 0 0, L_0x7f9848e0d510;  1 drivers
L_0x7f9848f73a70 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a640_0 .net/2u *"_ivl_227", 2 0, L_0x7f9848f73a70;  1 drivers
L_0x7f9848f73ab8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a6f0_0 .net/2u *"_ivl_229", 6 0, L_0x7f9848f73ab8;  1 drivers
v0x7f9848d19130_0 .net *"_ivl_231", 0 0, L_0x7f9848e0d8d0;  1 drivers
L_0x7f9848f73b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d191d0_0 .net/2u *"_ivl_233", 2 0, L_0x7f9848f73b00;  1 drivers
L_0x7f9848f73b48 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d19280_0 .net/2u *"_ivl_235", 6 0, L_0x7f9848f73b48;  1 drivers
v0x7f9848d1a7a0_0 .net *"_ivl_237", 0 0, L_0x7f9848e0b070;  1 drivers
L_0x7f9848f73b90 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a840_0 .net/2u *"_ivl_239", 2 0, L_0x7f9848f73b90;  1 drivers
v0x7f9848d1a8f0_0 .net *"_ivl_24", 0 0, L_0x7f9848e08eb0;  1 drivers
L_0x7f9848f73bd8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1a990_0 .net/2u *"_ivl_241", 6 0, L_0x7f9848f73bd8;  1 drivers
v0x7f9848d1aa40_0 .net *"_ivl_243", 0 0, L_0x7f9848e0b150;  1 drivers
L_0x7f9848f73c20 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1aae0_0 .net/2u *"_ivl_245", 2 0, L_0x7f9848f73c20;  1 drivers
L_0x7f9848f73c68 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1ab90_0 .net/2u *"_ivl_247", 6 0, L_0x7f9848f73c68;  1 drivers
v0x7f9848d1ac40_0 .net *"_ivl_249", 0 0, L_0x7f9848e0dc50;  1 drivers
L_0x7f9848f73cb0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1ace0_0 .net/2u *"_ivl_251", 2 0, L_0x7f9848f73cb0;  1 drivers
v0x7f9848d1ad90_0 .net *"_ivl_253", 9 0, L_0x7f9848e0daa0;  1 drivers
L_0x7f9848f73cf8 .functor BUFT 1, C4<0010011x01>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1ae40_0 .net *"_ivl_255", 9 0, L_0x7f9848f73cf8;  1 drivers
v0x7f9848d1aef0_0 .net *"_ivl_257", 0 0, L_0x7f9848e0dba0;  1 drivers
L_0x7f9848f73d40 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1af90_0 .net/2u *"_ivl_259", 2 0, L_0x7f9848f73d40;  1 drivers
L_0x7f9848f73d88 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1b040_0 .net/2u *"_ivl_261", 6 0, L_0x7f9848f73d88;  1 drivers
v0x7f9848d1b0f0_0 .net *"_ivl_263", 0 0, L_0x7f9848e0dd50;  1 drivers
L_0x7f9848f73dd0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1b190_0 .net/2u *"_ivl_265", 2 0, L_0x7f9848f73dd0;  1 drivers
L_0x7f9848f73e18 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1b240_0 .net *"_ivl_267", 2 0, L_0x7f9848f73e18;  1 drivers
v0x7f9848d1b2f0_0 .net *"_ivl_269", 2 0, L_0x7f9848e0de10;  1 drivers
v0x7f9848d1b3a0_0 .net *"_ivl_271", 2 0, L_0x7f9848e0e370;  1 drivers
v0x7f9848d1b450_0 .net *"_ivl_273", 2 0, L_0x7f9848e0e4d0;  1 drivers
v0x7f9848d1b500_0 .net *"_ivl_275", 2 0, L_0x7f9848e0e1d0;  1 drivers
v0x7f9848d1b5b0_0 .net *"_ivl_277", 2 0, L_0x7f9848e0e7a0;  1 drivers
v0x7f9848d1b660_0 .net *"_ivl_279", 2 0, L_0x7f9848e0e5f0;  1 drivers
v0x7f9848d1b710_0 .net *"_ivl_281", 2 0, L_0x7f9848e0ea40;  1 drivers
v0x7f9848d1b7c0_0 .net *"_ivl_283", 2 0, L_0x7f9848e0e8c0;  1 drivers
v0x7f9848d1b870_0 .net *"_ivl_285", 2 0, L_0x7f9848e0ecf0;  1 drivers
L_0x7f9848f73e60 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1b920_0 .net/2u *"_ivl_287", 6 0, L_0x7f9848f73e60;  1 drivers
v0x7f9848d1b9d0_0 .net *"_ivl_289", 0 0, L_0x7f9848e0eae0;  1 drivers
L_0x7f9848f73ea8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1ba70_0 .net/2u *"_ivl_291", 6 0, L_0x7f9848f73ea8;  1 drivers
v0x7f9848d1bb20_0 .net *"_ivl_293", 0 0, L_0x7f9848e0eb80;  1 drivers
v0x7f9848d1bbc0_0 .net *"_ivl_295", 0 0, L_0x7f9848e0ec60;  1 drivers
L_0x7f9848f73ef0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1bc70_0 .net/2u *"_ivl_297", 6 0, L_0x7f9848f73ef0;  1 drivers
v0x7f9848d1bd20_0 .net *"_ivl_299", 0 0, L_0x7f9848e0ce30;  1 drivers
v0x7f9848d1bdc0_0 .net *"_ivl_301", 0 0, L_0x7f9848e0f2b0;  1 drivers
L_0x7f9848f73f38 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1be70_0 .net/2u *"_ivl_303", 6 0, L_0x7f9848f73f38;  1 drivers
v0x7f9848d1bf20_0 .net *"_ivl_305", 0 0, L_0x7f9848e0f3a0;  1 drivers
L_0x7f9848f73f80 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1bfc0_0 .net/2u *"_ivl_309", 6 0, L_0x7f9848f73f80;  1 drivers
v0x7f9848d1c070_0 .net *"_ivl_311", 0 0, L_0x7f9848e0f7c0;  1 drivers
L_0x7f9848f73fc8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1c110_0 .net/2u *"_ivl_313", 6 0, L_0x7f9848f73fc8;  1 drivers
v0x7f9848d1c1c0_0 .net *"_ivl_315", 0 0, L_0x7f9848e0f1c0;  1 drivers
v0x7f9848d1c260_0 .net *"_ivl_317", 0 0, L_0x7f9848e0f480;  1 drivers
L_0x7f9848f74010 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1c310_0 .net/2u *"_ivl_319", 6 0, L_0x7f9848f74010;  1 drivers
v0x7f9848d1c3c0_0 .net *"_ivl_321", 0 0, L_0x7f9848e0f530;  1 drivers
v0x7f9848d1c460_0 .net *"_ivl_323", 0 0, L_0x7f9848e0f610;  1 drivers
L_0x7f9848f74058 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1c510_0 .net/2u *"_ivl_325", 6 0, L_0x7f9848f74058;  1 drivers
v0x7f9848d1c5c0_0 .net *"_ivl_327", 0 0, L_0x7f9848e0fbc0;  1 drivers
v0x7f9848d1c660_0 .net *"_ivl_329", 0 0, L_0x7f9848e0f6c0;  1 drivers
L_0x7f9848f740a0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1c710_0 .net/2u *"_ivl_331", 6 0, L_0x7f9848f740a0;  1 drivers
v0x7f9848d1c7c0_0 .net *"_ivl_333", 0 0, L_0x7f9848e0f8a0;  1 drivers
v0x7f9848d1c860_0 .net *"_ivl_335", 0 0, L_0x7f9848e0f980;  1 drivers
L_0x7f9848f740e8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1c910_0 .net/2u *"_ivl_337", 6 0, L_0x7f9848f740e8;  1 drivers
v0x7f9848d1c9c0_0 .net *"_ivl_339", 0 0, L_0x7f9848e0ffe0;  1 drivers
v0x7f9848d1ca60_0 .net *"_ivl_34", 16 0, L_0x7f9848e09140;  1 drivers
v0x7f9848d1cb10_0 .net *"_ivl_341", 0 0, L_0x7f9848e0faf0;  1 drivers
L_0x7f9848f74130 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1cbc0_0 .net/2u *"_ivl_343", 6 0, L_0x7f9848f74130;  1 drivers
v0x7f9848d1cc70_0 .net *"_ivl_345", 0 0, L_0x7f9848e0fce0;  1 drivers
v0x7f9848d1cd10_0 .net *"_ivl_347", 0 0, L_0x7f9848e0fdc0;  1 drivers
L_0x7f9848f74178 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1cdc0_0 .net/2u *"_ivl_349", 6 0, L_0x7f9848f74178;  1 drivers
v0x7f9848d1ce70_0 .net *"_ivl_351", 0 0, L_0x7f9848e103e0;  1 drivers
L_0x7f9848f741c0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1cf10_0 .net/2u *"_ivl_357", 6 0, L_0x7f9848f741c0;  1 drivers
v0x7f9848d1cfc0_0 .net *"_ivl_359", 0 0, L_0x7f9848e10240;  1 drivers
L_0x7f9848f73248 .functor BUFT 1, C4<00100111010100000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1d060_0 .net/2u *"_ivl_36", 16 0, L_0x7f9848f73248;  1 drivers
v0x7f9848d1d110_0 .net *"_ivl_361", 0 0, L_0x7f9848e10140;  1 drivers
L_0x7f9848f74208 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1d1c0_0 .net/2u *"_ivl_366", 6 0, L_0x7f9848f74208;  1 drivers
v0x7f9848d1d270_0 .net *"_ivl_368", 0 0, L_0x7f9848e10330;  1 drivers
L_0x7f9848f74250 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1d310_0 .net/2u *"_ivl_370", 6 0, L_0x7f9848f74250;  1 drivers
v0x7f9848d1d3c0_0 .net *"_ivl_372", 0 0, L_0x7f9848e0d6f0;  1 drivers
v0x7f9848d1d460_0 .net *"_ivl_374", 0 0, L_0x7f9848e0d7d0;  1 drivers
L_0x7f9848f74298 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1d510_0 .net/2u *"_ivl_376", 6 0, L_0x7f9848f74298;  1 drivers
v0x7f9848d1d5c0_0 .net *"_ivl_378", 0 0, L_0x7f9848e104c0;  1 drivers
v0x7f9848d1d660_0 .net *"_ivl_38", 0 0, L_0x7f9848e09300;  1 drivers
v0x7f9848d1d700_0 .net *"_ivl_380", 0 0, L_0x7f9848e105a0;  1 drivers
v0x7f9848d1d7b0_0 .net *"_ivl_40", 16 0, L_0x7f9848e09430;  1 drivers
L_0x7f9848f73290 .functor BUFT 1, C4<01100110000100000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1d860_0 .net/2u *"_ivl_42", 16 0, L_0x7f9848f73290;  1 drivers
v0x7f9848d1d910_0 .net *"_ivl_44", 0 0, L_0x7f9848e09550;  1 drivers
v0x7f9848d1d9b0_0 .net *"_ivl_46", 0 0, L_0x7f9848e09690;  1 drivers
v0x7f9848d1da60_0 .net *"_ivl_48", 16 0, L_0x7f9848e09740;  1 drivers
L_0x7f9848f732d8 .functor BUFT 1, C4<01100111010100000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1db10_0 .net/2u *"_ivl_50", 16 0, L_0x7f9848f732d8;  1 drivers
v0x7f9848d1dbc0_0 .net *"_ivl_52", 0 0, L_0x7f9848e09960;  1 drivers
v0x7f9848d1dc60_0 .net *"_ivl_54", 0 0, L_0x7f9848e09ab0;  1 drivers
L_0x7f9848f73320 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1dd10_0 .net/2u *"_ivl_56", 6 0, L_0x7f9848f73320;  1 drivers
v0x7f9848d1ddc0_0 .net *"_ivl_58", 0 0, L_0x7f9848e09b50;  1 drivers
L_0x7f9848f730e0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1de60_0 .net/2u *"_ivl_6", 6 0, L_0x7f9848f730e0;  1 drivers
v0x7f9848d1df10_0 .net *"_ivl_60", 0 0, L_0x7f9848e09c30;  1 drivers
v0x7f9848d1dfc0_0 .net *"_ivl_65", 13 0, L_0x7f9848e09f60;  1 drivers
L_0x7f9848f73368 .functor BUFT 1, C4<01100110000001>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1e070_0 .net/2u *"_ivl_67", 13 0, L_0x7f9848f73368;  1 drivers
v0x7f9848d1e120_0 .net *"_ivl_69", 0 0, L_0x7f9848e0a020;  1 drivers
L_0x7f9848f733b0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1e1c0_0 .net/2u *"_ivl_71", 6 0, L_0x7f9848f733b0;  1 drivers
v0x7f9848d1e270_0 .net *"_ivl_73", 0 0, L_0x7f9848e0a1b0;  1 drivers
v0x7f9848d1e310_0 .net *"_ivl_75", 0 0, L_0x7f9848e09ee0;  1 drivers
L_0x7f9848f733f8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1e3c0_0 .net/2u *"_ivl_77", 6 0, L_0x7f9848f733f8;  1 drivers
v0x7f9848d1e470_0 .net *"_ivl_79", 0 0, L_0x7f9848e0a3d0;  1 drivers
v0x7f9848d1e510_0 .net *"_ivl_8", 0 0, L_0x7f9848e08910;  1 drivers
L_0x7f9848f73440 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1e5b0_0 .net/2u *"_ivl_81", 6 0, L_0x7f9848f73440;  1 drivers
v0x7f9848d1e660_0 .net *"_ivl_83", 0 0, L_0x7f9848e0a5b0;  1 drivers
v0x7f9848d1e700_0 .net *"_ivl_85", 0 0, L_0x7f9848e0a120;  1 drivers
L_0x7f9848f73488 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1e7b0_0 .net/2u *"_ivl_87", 6 0, L_0x7f9848f73488;  1 drivers
v0x7f9848d1e860_0 .net *"_ivl_89", 0 0, L_0x7f9848e0a810;  1 drivers
v0x7f9848d1e900_0 .net *"_ivl_91", 0 0, L_0x7f9848e09280;  1 drivers
L_0x7f9848f734d0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7f9848d1e9b0_0 .net/2u *"_ivl_97", 6 0, L_0x7f9848f734d0;  1 drivers
v0x7f9848d1ea60_0 .net *"_ivl_99", 0 0, L_0x7f9848e0aad0;  1 drivers
v0x7f9848d1eb00_0 .net "alu_signal", 4 0, L_0x7f9848e09d60;  alias, 1 drivers
v0x7f9848d1ebb0_0 .net "branch_control", 3 0, L_0x7f9848e0bab0;  alias, 1 drivers
v0x7f9848d1ec60_0 .net "funct3", 2 0, L_0x7f9848e08770;  1 drivers
v0x7f9848d1ed20_0 .net "funct3_mux_select", 0 0, L_0x7f9848e08fd0;  1 drivers
v0x7f9848d1edb0_0 .net "funct7", 6 0, L_0x7f9848e08810;  1 drivers
v0x7f9848d1ee40_0 .net "immediate_select", 3 0, L_0x7f9848e0d5b0;  alias, 1 drivers
v0x7f9848d1eed0_0 .net "main_mem_read", 3 0, L_0x7f9848e0b370;  alias, 1 drivers
v0x7f9848d1ef60_0 .net "main_mem_write", 2 0, L_0x7f9848e0ac50;  alias, 1 drivers
v0x7f9848d1eff0_0 .net "oparand_1_select", 0 0, L_0x7f9848e0ef10;  alias, 1 drivers
v0x7f9848d1f090_0 .net "oparand_2_select", 0 0, L_0x7f9848e0fef0;  alias, 1 drivers
v0x7f9848d1f130_0 .net "opcode", 6 0, L_0x7f9848e086b0;  1 drivers
v0x7f9848d1f1e0_0 .net "reg_file_write", 0 0, L_0x7f9848e0a9e0;  alias, 1 drivers
v0x7f9848d1f280_0 .net "reg_write_select", 1 0, L_0x7f9848e10880;  alias, 1 drivers
L_0x7f9848e086b0 .part v0x7f9848e05aa0_0, 0, 7;
L_0x7f9848e08770 .part v0x7f9848e05aa0_0, 12, 3;
L_0x7f9848e08810 .part v0x7f9848e05aa0_0, 25, 7;
L_0x7f9848e08910 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f730e0;
L_0x7f9848e08a90 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73128;
L_0x7f9848e08c80 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73170;
L_0x7f9848e08eb0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f731b8;
L_0x7f9848e09140 .concat [ 7 3 7 0], L_0x7f9848e08810, L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e09300 .cmp/eq 17, L_0x7f9848e09140, L_0x7f9848f73248;
L_0x7f9848e09430 .concat [ 7 3 7 0], L_0x7f9848e08810, L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e09550 .cmp/eq 17, L_0x7f9848e09430, L_0x7f9848f73290;
L_0x7f9848e09740 .concat [ 7 3 7 0], L_0x7f9848e08810, L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e09960 .cmp/eq 17, L_0x7f9848e09740, L_0x7f9848f732d8;
L_0x7f9848e09b50 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73320;
L_0x7f9848e09d60 .concat8 [ 3 1 1 0], v0x7f9848d17810_0, L_0x7f9848e09ee0, L_0x7f9848e09c30;
L_0x7f9848e09f60 .concat [ 7 7 0 0], L_0x7f9848e08810, L_0x7f9848e086b0;
L_0x7f9848e0a020 .cmp/eq 14, L_0x7f9848e09f60, L_0x7f9848f73368;
L_0x7f9848e0a1b0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f733b0;
L_0x7f9848e0a3d0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f733f8;
L_0x7f9848e0a5b0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73440;
L_0x7f9848e0a810 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73488;
L_0x7f9848e0aad0 .delay 1 (30,30,30) L_0x7f9848e0aad0/d;
L_0x7f9848e0aad0/d .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f734d0;
L_0x7f9848e0ac50 .concat8 [ 2 1 0 0], L_0x7f9848e0ae90, L_0x7f9848e0aad0;
L_0x7f9848e0ae90 .delay 2 (30,30,30) L_0x7f9848e0ae90/d;
L_0x7f9848e0ae90/d .part L_0x7f9848e08770, 0, 2;
L_0x7f9848e0af70 .delay 1 (30,30,30) L_0x7f9848e0af70/d;
L_0x7f9848e0af70/d .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73518;
L_0x7f9848e0b370 .concat8 [ 3 1 0 0], L_0x7f9848e0add0, L_0x7f9848e0af70;
L_0x7f9848e0b4b0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73560;
L_0x7f9848e0b5d0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f735a8;
L_0x7f9848e0b760 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f735f0;
L_0x7f9848e0bab0 .concat8 [ 3 1 0 0], L_0x7f9848e0bdc0, L_0x7f9848e0b840;
L_0x7f9848e0bb50 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73638;
L_0x7f9848e0bbf0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73680;
L_0x7f9848e0bdc0 .delay 3 (30,30,30) L_0x7f9848e0bdc0/d;
L_0x7f9848e0bdc0/d .functor MUXZ 3, L_0x7f9848e08770, L_0x7f9848f736c8, L_0x7f9848e0bcd0, C4<>;
L_0x7f9848e0c0f0 .concat [ 3 7 0 0], L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e0c190 .cmp/eq 10, L_0x7f9848e0c0f0, L_0x7f9848f73710;
L_0x7f9848e0bfe0 .concat [ 3 7 0 0], L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e0c350 .cmp/eq 10, L_0x7f9848e0bfe0, L_0x7f9848f73758;
L_0x7f9848e0c5e0 .concat [ 3 7 0 0], L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e0c680 .cmp/eq 10, L_0x7f9848e0c5e0, L_0x7f9848f737a0;
L_0x7f9848e0c8a0 .concat [ 7 3 7 0], L_0x7f9848e08810, L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e0c940 .cmp/eq 17, L_0x7f9848e0c8a0, L_0x7f9848f737e8;
L_0x7f9848e0cc00 .concat [ 7 3 7 0], L_0x7f9848e08810, L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e0cca0 .cmp/eq 17, L_0x7f9848e0cc00, L_0x7f9848f73830;
L_0x7f9848e0cad0 .concat [ 7 3 7 0], L_0x7f9848e08810, L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e0d000 .cmp/eq 17, L_0x7f9848e0cad0, L_0x7f9848f73878;
L_0x7f9848e0d270 .concat [ 7 3 7 0], L_0x7f9848e08810, L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e0d330 .cmp/eq 17, L_0x7f9848e0d270, L_0x7f9848f738c0;
L_0x7f9848e0d5b0 .concat8 [ 3 1 0 0], L_0x7f9848e0ecf0, L_0x7f9848e0d100;
L_0x7f9848e0a710 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73908;
L_0x7f9848e0d430 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73998;
L_0x7f9848e0d510 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73a28;
L_0x7f9848e0d8d0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73ab8;
L_0x7f9848e0b070 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73b48;
L_0x7f9848e0b150 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73bd8;
L_0x7f9848e0dc50 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73c68;
L_0x7f9848e0daa0 .concat [ 3 7 0 0], L_0x7f9848e08770, L_0x7f9848e086b0;
L_0x7f9848e0dba0 .cmp/eq 10, L_0x7f9848e0daa0, L_0x7f9848f73cf8;
L_0x7f9848e0dd50 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73d88;
L_0x7f9848e0de10 .functor MUXZ 3, L_0x7f9848f73e18, L_0x7f9848f73dd0, L_0x7f9848e0dd50, C4<>;
L_0x7f9848e0e370 .functor MUXZ 3, L_0x7f9848e0de10, L_0x7f9848f73d40, L_0x7f9848e0dba0, C4<>;
L_0x7f9848e0e4d0 .functor MUXZ 3, L_0x7f9848e0e370, L_0x7f9848f73cb0, L_0x7f9848e0dc50, C4<>;
L_0x7f9848e0e1d0 .functor MUXZ 3, L_0x7f9848e0e4d0, L_0x7f9848f73c20, L_0x7f9848e0b150, C4<>;
L_0x7f9848e0e7a0 .functor MUXZ 3, L_0x7f9848e0e1d0, L_0x7f9848f73b90, L_0x7f9848e0b070, C4<>;
L_0x7f9848e0e5f0 .functor MUXZ 3, L_0x7f9848e0e7a0, L_0x7f9848f73b00, L_0x7f9848e0d8d0, C4<>;
L_0x7f9848e0ea40 .functor MUXZ 3, L_0x7f9848e0e5f0, L_0x7f9848f73a70, L_0x7f9848e0d510, C4<>;
L_0x7f9848e0e8c0 .functor MUXZ 3, L_0x7f9848e0ea40, L_0x7f9848f739e0, L_0x7f9848e0d430, C4<>;
L_0x7f9848e0ecf0 .delay 3 (30,30,30) L_0x7f9848e0ecf0/d;
L_0x7f9848e0ecf0/d .functor MUXZ 3, L_0x7f9848e0e8c0, L_0x7f9848f73950, L_0x7f9848e0a710, C4<>;
L_0x7f9848e0eae0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73e60;
L_0x7f9848e0eb80 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73ea8;
L_0x7f9848e0ce30 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73ef0;
L_0x7f9848e0f3a0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73f38;
L_0x7f9848e0f7c0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73f80;
L_0x7f9848e0f1c0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f73fc8;
L_0x7f9848e0f530 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f74010;
L_0x7f9848e0fbc0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f74058;
L_0x7f9848e0f8a0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f740a0;
L_0x7f9848e0ffe0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f740e8;
L_0x7f9848e0fce0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f74130;
L_0x7f9848e103e0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f74178;
L_0x7f9848e10240 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f741c0;
L_0x7f9848e10880 .concat8 [ 1 1 0 0], L_0x7f9848e10140, L_0x7f9848e105a0;
L_0x7f9848e10330 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f74208;
L_0x7f9848e0d6f0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f74250;
L_0x7f9848e104c0 .cmp/eq 7, L_0x7f9848e086b0, L_0x7f9848f74298;
S_0x7f9848d17410 .scope module, "funct3_mux" "mux2to1_3bit" 6 36, 7 3 0, S_0x7f9848d170e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "INPUT1";
    .port_info 1 /INPUT 3 "INPUT2";
    .port_info 2 /OUTPUT 3 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7f9848d176a0_0 .net "INPUT1", 2 0, L_0x7f9848e08770;  alias, 1 drivers
L_0x7f9848f73200 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d17760_0 .net "INPUT2", 2 0, L_0x7f9848f73200;  1 drivers
v0x7f9848d17810_0 .var "RESULT", 2 0;
v0x7f9848d178d0_0 .net "SELECT", 0 0, L_0x7f9848e08fd0;  alias, 1 drivers
E_0x7f9848d17640 .event edge, v0x7f9848d178d0_0, v0x7f9848d176a0_0, v0x7f9848d17760_0;
S_0x7f9848d1f440 .scope module, "myImmediate" "immediate_select" 2 85, 8 3 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INST";
    .port_info 1 /INPUT 4 "SELECT";
    .port_info 2 /OUTPUT 32 "OUT";
v0x7f9848d1f6b0_0 .net "INST", 31 0, v0x7f9848e05aa0_0;  alias, 1 drivers
v0x7f9848d1f780_0 .var "OUT", 31 0;
v0x7f9848d1f820_0 .net "SELECT", 3 0, L_0x7f9848e0d5b0;  alias, 1 drivers
v0x7f9848d1f8f0_0 .net "TYPE1", 19 0, L_0x7f9848e07e00;  1 drivers
v0x7f9848d1f990_0 .net "TYPE2", 19 0, L_0x7f9848e07ea0;  1 drivers
v0x7f9848d1fa80_0 .net "TYPE3", 11 0, L_0x7f9848e07f40;  1 drivers
v0x7f9848d1fb30_0 .net "TYPE4", 11 0, L_0x7f9848e08270;  1 drivers
v0x7f9848d1fbe0_0 .net "TYPE5", 11 0, L_0x7f9848e084d0;  1 drivers
v0x7f9848d1fc90_0 .net "TYPE6", 4 0, L_0x7f9848e08610;  1 drivers
v0x7f9848d1fda0_0 .net *"_ivl_13", 6 0, L_0x7f9848e08350;  1 drivers
v0x7f9848d1fe50_0 .net *"_ivl_15", 4 0, L_0x7f9848e08430;  1 drivers
v0x7f9848d1ff00_0 .net *"_ivl_7", 6 0, L_0x7f9848e07fe0;  1 drivers
v0x7f9848d1ffb0_0 .net *"_ivl_9", 4 0, L_0x7f9848e08180;  1 drivers
E_0x7f9848d1f640/0 .event edge, v0x7f9848d1ee40_0, v0x7f9848d1f8f0_0, v0x7f9848d1f990_0, v0x7f9848d179d0_0;
E_0x7f9848d1f640/1 .event edge, v0x7f9848d1fa80_0, v0x7f9848d1fb30_0, v0x7f9848d1fbe0_0, v0x7f9848d1fc90_0;
E_0x7f9848d1f640 .event/or E_0x7f9848d1f640/0, E_0x7f9848d1f640/1;
L_0x7f9848e07e00 .part v0x7f9848e05aa0_0, 12, 20;
L_0x7f9848e07ea0 .part v0x7f9848e05aa0_0, 12, 20;
L_0x7f9848e07f40 .part v0x7f9848e05aa0_0, 20, 12;
L_0x7f9848e07fe0 .part v0x7f9848e05aa0_0, 25, 7;
L_0x7f9848e08180 .part v0x7f9848e05aa0_0, 7, 5;
L_0x7f9848e08270 .concat [ 5 7 0 0], L_0x7f9848e08180, L_0x7f9848e07fe0;
L_0x7f9848e08350 .part v0x7f9848e05aa0_0, 25, 7;
L_0x7f9848e08430 .part v0x7f9848e05aa0_0, 7, 5;
L_0x7f9848e084d0 .concat [ 5 7 0 0], L_0x7f9848e08430, L_0x7f9848e08350;
L_0x7f9848e08610 .part v0x7f9848e05aa0_0, 25, 5;
S_0x7f9848d200b0 .scope module, "myStage3Fowarding" "stage3_forward_unit" 2 130, 9 4 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MEM_WRITE";
    .port_info 1 /INPUT 5 "ADDR1";
    .port_info 2 /INPUT 5 "ADDR2";
    .port_info 3 /INPUT 1 "OP1_MUX";
    .port_info 4 /INPUT 1 "OP2_MUX";
    .port_info 5 /INPUT 5 "STAGE_3_ADDR";
    .port_info 6 /INPUT 1 "STAGE_3_REGWRITE_EN";
    .port_info 7 /INPUT 5 "STAGE_4_ADDR";
    .port_info 8 /INPUT 1 "STAGE_4_REGWRITE_EN";
    .port_info 9 /INPUT 5 "STAGE_5_EXTRA_ADDR";
    .port_info 10 /INPUT 1 "STAGE_5_EXTRA_REGWRITE_EN";
    .port_info 11 /OUTPUT 2 "OP1_MUX_OUT";
    .port_info 12 /OUTPUT 2 "OP2_MUX_OUT";
v0x7f9848d20460_0 .net "ADDR1", 4 0, v0x7f9848e06a80_0;  1 drivers
v0x7f9848d20520_0 .net "ADDR2", 4 0, v0x7f9848e06b40_0;  1 drivers
v0x7f9848d205c0_0 .net "MEM_WRITE", 0 0, L_0x7f9848e12ed0;  1 drivers
v0x7f9848d20670_0 .net "OP1_MUX", 0 0, v0x7f9848e05e40_0;  1 drivers
v0x7f9848d20700_0 .var "OP1_MUX_OUT", 1 0;
v0x7f9848d207f0_0 .net "OP2_MUX", 0 0, v0x7f9848e05f10_0;  1 drivers
v0x7f9848d20890_0 .var "OP2_MUX_OUT", 1 0;
v0x7f9848d20940_0 .net "STAGE_3_ADDR", 4 0, v0x7f9848e06370_0;  1 drivers
v0x7f9848d209f0_0 .net "STAGE_3_REGWRITE_EN", 0 0, v0x7f9848e06630_0;  1 drivers
v0x7f9848d20b00_0 .net "STAGE_4_ADDR", 4 0, v0x7f9848e06430_0;  1 drivers
v0x7f9848d20ba0_0 .net "STAGE_4_REGWRITE_EN", 0 0, v0x7f9848e066e0_0;  1 drivers
v0x7f9848d20c40_0 .net "STAGE_5_EXTRA_ADDR", 4 0, v0x7f9848e064d0_0;  1 drivers
v0x7f9848d20cf0_0 .net "STAGE_5_EXTRA_REGWRITE_EN", 0 0, v0x7f9848e067b0_0;  1 drivers
E_0x7f9848d1fa20/0 .event edge, v0x7f9848d209f0_0, v0x7f9848d20940_0, v0x7f9848d20460_0, v0x7f9848d20ba0_0;
E_0x7f9848d1fa20/1 .event edge, v0x7f9848d20b00_0, v0x7f9848d20cf0_0, v0x7f9848d20c40_0, v0x7f9848d20520_0;
E_0x7f9848d1fa20 .event/or E_0x7f9848d1fa20/0, E_0x7f9848d1fa20/1;
S_0x7f9848d20ed0 .scope module, "myreg" "reg_file" 2 75, 10 3 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "INADDRESS";
    .port_info 4 /INPUT 5 "OUT1ADDRESS";
    .port_info 5 /INPUT 5 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0x7f9848e07680/d .functor BUFZ 32, L_0x7f9848e07460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9848e07680 .delay 32 (20,20,20) L_0x7f9848e07680/d;
L_0x7f9848e07a30/d .functor BUFZ 32, L_0x7f9848e077b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9848e07a30 .delay 32 (20,20,20) L_0x7f9848e07a30/d;
v0x7f9848d21210_0 .net "CLK", 0 0, o0x7f9848f45668;  alias, 0 drivers
v0x7f9848d212c0_0 .net "IN", 31 0, v0x7f9848d23f80_0;  alias, 1 drivers
v0x7f9848d21360_0 .net "INADDRESS", 4 0, v0x7f9848e06430_0;  alias, 1 drivers
v0x7f9848d213f0_0 .net "OUT1", 31 0, L_0x7f9848e07680;  alias, 1 drivers
v0x7f9848d21480_0 .net "OUT1ADDRESS", 4 0, L_0x7f9848e07b60;  1 drivers
v0x7f9848d21560_0 .net "OUT2", 31 0, L_0x7f9848e07a30;  alias, 1 drivers
v0x7f9848d21610_0 .net "OUT2ADDRESS", 4 0, L_0x7f9848e07ca0;  1 drivers
v0x7f9848d216c0 .array "REGISTERS", 0 31, 31 0;
v0x7f9848d21760_0 .net "RESET", 0 0, o0x7f9848f42b48;  alias, 0 drivers
v0x7f9848d21870_0 .net "WRITE", 0 0, v0x7f9848e066e0_0;  alias, 1 drivers
v0x7f9848d21900_0 .net *"_ivl_0", 31 0, L_0x7f9848e07460;  1 drivers
v0x7f9848d21990_0 .net *"_ivl_10", 6 0, L_0x7f9848e078f0;  1 drivers
L_0x7f9848f73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9848d21a20_0 .net *"_ivl_13", 1 0, L_0x7f9848f73098;  1 drivers
v0x7f9848d21ad0_0 .net *"_ivl_2", 6 0, L_0x7f9848e07520;  1 drivers
L_0x7f9848f73050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9848d21b80_0 .net *"_ivl_5", 1 0, L_0x7f9848f73050;  1 drivers
v0x7f9848d21c30_0 .net *"_ivl_8", 31 0, L_0x7f9848e077b0;  1 drivers
v0x7f9848d21ce0_0 .var/i "i", 31 0;
E_0x7f9848d20790 .event edge, v0x7f9848d17a90_0;
E_0x7f9848d211d0 .event posedge, v0x7f9848d21210_0;
L_0x7f9848e07460 .array/port v0x7f9848d216c0, L_0x7f9848e07520;
L_0x7f9848e07520 .concat [ 5 2 0 0], L_0x7f9848e07b60, L_0x7f9848f73050;
L_0x7f9848e077b0 .array/port v0x7f9848d216c0, L_0x7f9848e078f0;
L_0x7f9848e078f0 .concat [ 5 2 0 0], L_0x7f9848e07ca0, L_0x7f9848f73098;
S_0x7f9848d21f70 .scope module, "oparand1_mux" "mux2to1_32bit" 2 123, 3 3 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7f9848d22140_0 .net "INPUT1", 31 0, v0x7f9848d22a60_0;  alias, 1 drivers
v0x7f9848d22200_0 .net "INPUT2", 31 0, v0x7f9848e06090_0;  1 drivers
v0x7f9848d222b0_0 .var "RESULT", 31 0;
v0x7f9848d22380_0 .net "SELECT", 0 0, v0x7f9848e05e40_0;  alias, 1 drivers
E_0x7f9848d220e0 .event edge, v0x7f9848d20670_0, v0x7f9848d22200_0, v0x7f9848d22140_0;
S_0x7f9848d22470 .scope module, "oparand1_mux_haz" "mux4to1_32bit" 2 120, 11 8 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /INPUT 32 "INPUT3";
    .port_info 3 /INPUT 32 "INPUT4";
    .port_info 4 /OUTPUT 32 "RESULT";
    .port_info 5 /INPUT 2 "SELECT";
v0x7f9848d227d0_0 .net "INPUT1", 31 0, v0x7f9848e05680_0;  alias, 1 drivers
v0x7f9848d22890_0 .net "INPUT2", 31 0, v0x7f9848e051b0_0;  1 drivers
v0x7f9848d22920_0 .net "INPUT3", 31 0, v0x7f9848d23f80_0;  alias, 1 drivers
v0x7f9848d229d0_0 .net "INPUT4", 31 0, v0x7f9848e05420_0;  1 drivers
v0x7f9848d22a60_0 .var "RESULT", 31 0;
v0x7f9848d22b40_0 .net "SELECT", 1 0, v0x7f9848d20700_0;  alias, 1 drivers
E_0x7f9848d22770/0 .event edge, v0x7f9848d20700_0, v0x7f9848d16db0_0, v0x7f9848d22890_0, v0x7f9848d212c0_0;
E_0x7f9848d22770/1 .event edge, v0x7f9848d229d0_0;
E_0x7f9848d22770 .event/or E_0x7f9848d22770/0, E_0x7f9848d22770/1;
S_0x7f9848d22c70 .scope module, "oparand2_mux" "mux2to1_32bit" 2 124, 3 3 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7f9848d22ee0_0 .net "INPUT1", 31 0, v0x7f9848d237e0_0;  alias, 1 drivers
v0x7f9848d22fa0_0 .net "INPUT2", 31 0, v0x7f9848e059e0_0;  1 drivers
v0x7f9848d23050_0 .var "RESULT", 31 0;
v0x7f9848d23120_0 .net "SELECT", 0 0, v0x7f9848e05f10_0;  alias, 1 drivers
E_0x7f9848d226b0 .event edge, v0x7f9848d207f0_0, v0x7f9848d22fa0_0, v0x7f9848d22ee0_0;
S_0x7f9848d23210 .scope module, "oparand2_mux_haz" "mux4to1_32bit" 2 121, 11 8 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /INPUT 32 "INPUT3";
    .port_info 3 /INPUT 32 "INPUT4";
    .port_info 4 /OUTPUT 32 "RESULT";
    .port_info 5 /INPUT 2 "SELECT";
v0x7f9848d23500_0 .net "INPUT1", 31 0, v0x7f9848e05760_0;  alias, 1 drivers
v0x7f9848d235b0_0 .net "INPUT2", 31 0, v0x7f9848e051b0_0;  alias, 1 drivers
v0x7f9848d23660_0 .net "INPUT3", 31 0, v0x7f9848d23f80_0;  alias, 1 drivers
v0x7f9848d23750_0 .net "INPUT4", 31 0, v0x7f9848e05420_0;  alias, 1 drivers
v0x7f9848d237e0_0 .var "RESULT", 31 0;
v0x7f9848d238b0_0 .net "SELECT", 1 0, v0x7f9848d20890_0;  alias, 1 drivers
E_0x7f9848d23490/0 .event edge, v0x7f9848d20890_0, v0x7f9848d16e60_0, v0x7f9848d22890_0, v0x7f9848d212c0_0;
E_0x7f9848d23490/1 .event edge, v0x7f9848d229d0_0;
E_0x7f9848d23490 .event/or E_0x7f9848d23490/0, E_0x7f9848d23490/1;
S_0x7f9848d239e0 .scope module, "regWriteSelMUX" "mux4to1_32bit" 2 188, 11 8 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /INPUT 32 "INPUT3";
    .port_info 3 /INPUT 32 "INPUT4";
    .port_info 4 /OUTPUT 32 "RESULT";
    .port_info 5 /INPUT 2 "SELECT";
v0x7f9848d23ca0_0 .net "INPUT1", 31 0, v0x7f9848e05900_0;  1 drivers
v0x7f9848d23d60_0 .net "INPUT2", 31 0, v0x7f9848e05240_0;  1 drivers
L_0x7f9848f74400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9848d23e10_0 .net "INPUT3", 31 0, L_0x7f9848f74400;  1 drivers
v0x7f9848d23ed0_0 .net "INPUT4", 31 0, v0x7f9848e06200_0;  1 drivers
v0x7f9848d23f80_0 .var "RESULT", 31 0;
v0x7f9848d24060_0 .net "SELECT", 1 0, v0x7f9848e069c0_0;  1 drivers
E_0x7f9848d23c30/0 .event edge, v0x7f9848d24060_0, v0x7f9848d23ca0_0, v0x7f9848d23d60_0, v0x7f9848d23e10_0;
E_0x7f9848d23c30/1 .event edge, v0x7f9848d23ed0_0;
E_0x7f9848d23c30 .event/or E_0x7f9848d23c30/0, E_0x7f9848d23c30/1;
S_0x7f9848d241a0 .scope module, "stage4_forward_unit" "stage4_forward_unit" 2 165, 12 4 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "REG_READ_ADDR2_S3";
    .port_info 1 /INPUT 5 "STAGE4_REG_ADDR";
    .port_info 2 /INPUT 1 "STAGE_3_MEM_WRITE";
    .port_info 3 /INPUT 1 "STAGE_4_MEM_READ";
    .port_info 4 /OUTPUT 1 "MUX_OUT";
v0x7f9848d24430_0 .var "MUX_OUT", 0 0;
v0x7f9848d244d0_0 .net "REG_READ_ADDR2_S3", 4 0, v0x7f9848e06c00_0;  1 drivers
v0x7f9848d24580_0 .net "STAGE4_REG_ADDR", 4 0, v0x7f9848e06430_0;  alias, 1 drivers
o0x7f9848f461d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9848d24670_0 .net "STAGE_3_DATA", 31 0, o0x7f9848f461d8;  0 drivers
v0x7f9848d24720_0 .net "STAGE_3_MEM_WRITE", 0 0, L_0x7f9848e13140;  1 drivers
v0x7f9848d247f0_0 .net "STAGE_4_MEM_READ", 0 0, L_0x7f9848e13270;  1 drivers
E_0x7f9848d243e0 .event edge, v0x7f9848d247f0_0, v0x7f9848d24720_0, v0x7f9848d244d0_0, v0x7f9848d20b00_0;
S_0x7f9848d24900 .scope module, "stage4_forward_unit_mux" "mux2to1_32bit" 2 171, 3 3 0, S_0x7f9848d04840;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7f9848d24b50_0 .net "INPUT1", 31 0, v0x7f9848e05840_0;  1 drivers
v0x7f9848d24c10_0 .net "INPUT2", 31 0, v0x7f9848e05900_0;  alias, 1 drivers
v0x7f9848d24cd0_0 .var "RESULT", 31 0;
v0x7f9848d24d80_0 .net "SELECT", 0 0, v0x7f9848d24430_0;  alias, 1 drivers
E_0x7f9848d233d0 .event edge, v0x7f9848d24430_0, v0x7f9848d23ca0_0, v0x7f9848d24b50_0;
    .scope S_0x7f9848d04ad0;
T_0 ;
    %wait E_0x7f9848d04ca0;
    %load/vec4 v0x7f9848d14f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f9848d14db0_0;
    %store/vec4 v0x7f9848d14e60_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9848d04cf0_0;
    %store/vec4 v0x7f9848d14e60_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9848d20ed0;
T_1 ;
    %wait E_0x7f9848d211d0;
    %load/vec4 v0x7f9848d21870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7f9848d212c0_0;
    %load/vec4 v0x7f9848d21360_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9848d216c0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9848d20ed0;
T_2 ;
    %wait E_0x7f9848d20790;
    %load/vec4 v0x7f9848d21760_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848d21ce0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7f9848d21ce0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9848d21ce0_0;
    %store/vec4a v0x7f9848d216c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f9848d21ce0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f9848d21ce0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9848d1f440;
T_3 ;
    %wait E_0x7f9848d1f640;
    %load/vec4 v0x7f9848d1f820_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x7f9848d1f8f0_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x7f9848d1f820_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x7f9848d1f990_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x7f9848d1f6b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9848d1f6b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9848d1f6b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9848d1f6b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x7f9848d1f820_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7f9848d1fa80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x7f9848d1fa80_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7f9848d1fa80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x7f9848d1f820_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x7f9848d1fb30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7f9848d1f6b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9848d1f6b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9848d1f6b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9848d1f6b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
T_3.12 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x7f9848d1f820_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7f9848d1fbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x7f9848d1fbe0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7f9848d1fbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
T_3.14 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7f9848d1fc90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9848d1f780_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9848d17410;
T_4 ;
    %wait E_0x7f9848d17640;
    %load/vec4 v0x7f9848d178d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f9848d176a0_0;
    %store/vec4 v0x7f9848d17810_0, 0, 3;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9848d17760_0;
    %store/vec4 v0x7f9848d17810_0, 0, 3;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9848d22470;
T_5 ;
    %wait E_0x7f9848d22770;
    %load/vec4 v0x7f9848d22b40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f9848d227d0_0;
    %store/vec4 v0x7f9848d22a60_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9848d22b40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7f9848d22890_0;
    %store/vec4 v0x7f9848d22a60_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f9848d22b40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7f9848d22920_0;
    %store/vec4 v0x7f9848d22a60_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f9848d229d0_0;
    %store/vec4 v0x7f9848d22a60_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9848d23210;
T_6 ;
    %wait E_0x7f9848d23490;
    %load/vec4 v0x7f9848d238b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f9848d23500_0;
    %store/vec4 v0x7f9848d237e0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f9848d238b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7f9848d235b0_0;
    %store/vec4 v0x7f9848d237e0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f9848d238b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7f9848d23660_0;
    %store/vec4 v0x7f9848d237e0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7f9848d23750_0;
    %store/vec4 v0x7f9848d237e0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9848d21f70;
T_7 ;
    %wait E_0x7f9848d220e0;
    %load/vec4 v0x7f9848d22380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7f9848d22200_0;
    %store/vec4 v0x7f9848d222b0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9848d22140_0;
    %store/vec4 v0x7f9848d222b0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9848d22c70;
T_8 ;
    %wait E_0x7f9848d226b0;
    %load/vec4 v0x7f9848d23120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7f9848d22fa0_0;
    %store/vec4 v0x7f9848d23050_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f9848d22ee0_0;
    %store/vec4 v0x7f9848d23050_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f9848d15020;
T_9 ;
    %wait E_0x7f9848d15250;
    %load/vec4 v0x7f9848d16260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 31, 7, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.0 ;
    %load/vec4 v0x7f9848d15480_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.1 ;
    %load/vec4 v0x7f9848d15c10_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.2 ;
    %load/vec4 v0x7f9848d15cc0_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.3 ;
    %load/vec4 v0x7f9848d15d70_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.4 ;
    %load/vec4 v0x7f9848d160f0_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.5 ;
    %load/vec4 v0x7f9848d15ed0_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.6 ;
    %load/vec4 v0x7f9848d15a00_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.7 ;
    %load/vec4 v0x7f9848d15540_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.8 ;
    %load/vec4 v0x7f9848d15790_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.9 ;
    %load/vec4 v0x7f9848d15790_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.10 ;
    %load/vec4 v0x7f9848d15840_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.11 ;
    %load/vec4 v0x7f9848d158f0_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.12 ;
    %load/vec4 v0x7f9848d155f0_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.13 ;
    %load/vec4 v0x7f9848d15ab0_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.14 ;
    %load/vec4 v0x7f9848d15b60_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.15 ;
    %load/vec4 v0x7f9848d15e20_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.16 ;
    %load/vec4 v0x7f9848d16060_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.17 ;
    %load/vec4 v0x7f9848d156e0_0;
    %store/vec4 v0x7f9848d161a0_0, 0, 32;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9848d166e0;
T_10 ;
    %wait E_0x7f9848d16920;
    %load/vec4 v0x7f9848d17020_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %delay 20, 0;
    %load/vec4 v0x7f9848d17020_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
    %jmp T_10.10;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x7f9848d16990_0;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x7f9848d16d10_0;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x7f9848d16b90_0;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x7f9848d16a40_0;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x7f9848d16c30_0;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x7f9848d16ae0_0;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848d16f10_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9848d200b0;
T_11 ;
    %wait E_0x7f9848d1fa20;
    %load/vec4 v0x7f9848d209f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9848d20940_0;
    %load/vec4 v0x7f9848d20460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9848d20700_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f9848d20ba0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9848d20b00_0;
    %load/vec4 v0x7f9848d20460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9848d20700_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f9848d20cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9848d20c40_0;
    %load/vec4 v0x7f9848d20460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9848d20700_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9848d20700_0, 0, 2;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x7f9848d209f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9848d20940_0;
    %load/vec4 v0x7f9848d20520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9848d20890_0, 0, 2;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x7f9848d20ba0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9848d20b00_0;
    %load/vec4 v0x7f9848d20520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9848d20890_0, 0, 2;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x7f9848d20cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9848d20c40_0;
    %load/vec4 v0x7f9848d20520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9848d20890_0, 0, 2;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9848d20890_0, 0, 2;
T_11.11 ;
T_11.9 ;
T_11.7 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9848d241a0;
T_12 ;
    %wait E_0x7f9848d243e0;
    %load/vec4 v0x7f9848d247f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9848d24720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7f9848d244d0_0;
    %load/vec4 v0x7f9848d24580_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9848d24430_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848d24430_0, 0, 1;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848d24430_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f9848d24900;
T_13 ;
    %wait E_0x7f9848d233d0;
    %load/vec4 v0x7f9848d24d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7f9848d24c10_0;
    %store/vec4 v0x7f9848d24cd0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f9848d24b50_0;
    %store/vec4 v0x7f9848d24cd0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f9848d239e0;
T_14 ;
    %wait E_0x7f9848d23c30;
    %load/vec4 v0x7f9848d24060_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7f9848d23ca0_0;
    %store/vec4 v0x7f9848d23f80_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f9848d24060_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7f9848d23d60_0;
    %store/vec4 v0x7f9848d23f80_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7f9848d24060_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7f9848d23e10_0;
    %store/vec4 v0x7f9848d23f80_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7f9848d23ed0_0;
    %store/vec4 v0x7f9848d23f80_0, 0, 32;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f9848d04840;
T_15 ;
    %wait E_0x7f9848d211d0;
    %delay 10, 0;
    %load/vec4 v0x7f9848d25620_0;
    %load/vec4 v0x7f9848d25c60_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7f9848e06cc0_0;
    %store/vec4 v0x7f9848e05420_0, 0, 32;
    %load/vec4 v0x7f9848e06430_0;
    %store/vec4 v0x7f9848e064d0_0, 0, 5;
    %load/vec4 v0x7f9848e066e0_0;
    %store/vec4 v0x7f9848e067b0_0, 0, 1;
    %delay 0, 0;
    %load/vec4 v0x7f9848e06370_0;
    %store/vec4 v0x7f9848e06430_0, 0, 5;
    %load/vec4 v0x7f9848e06150_0;
    %store/vec4 v0x7f9848e06200_0, 0, 32;
    %load/vec4 v0x7f9848e051b0_0;
    %store/vec4 v0x7f9848e05240_0, 0, 32;
    %load/vec4 v0x7f9848d25740_0;
    %store/vec4 v0x7f9848e05900_0, 0, 32;
    %load/vec4 v0x7f9848e06910_0;
    %store/vec4 v0x7f9848e069c0_0, 0, 2;
    %load/vec4 v0x7f9848e06630_0;
    %store/vec4 v0x7f9848e066e0_0, 0, 1;
    %delay 0, 0;
    %load/vec4 v0x7f9848e062c0_0;
    %store/vec4 v0x7f9848e06370_0, 0, 5;
    %load/vec4 v0x7f9848e06090_0;
    %store/vec4 v0x7f9848e06150_0, 0, 32;
    %load/vec4 v0x7f9848d25040_0;
    %store/vec4 v0x7f9848e051b0_0, 0, 32;
    %load/vec4 v0x7f9848d25fb0_0;
    %store/vec4 v0x7f9848e05840_0, 0, 32;
    %load/vec4 v0x7f9848e06b40_0;
    %store/vec4 v0x7f9848e06c00_0, 0, 5;
    %load/vec4 v0x7f9848e05b80_0;
    %store/vec4 v0x7f9848e05c30_0, 0, 4;
    %load/vec4 v0x7f9848e05ce0_0;
    %store/vec4 v0x7f9848e05d90_0, 0, 3;
    %load/vec4 v0x7f9848e06860_0;
    %store/vec4 v0x7f9848e06910_0, 0, 2;
    %load/vec4 v0x7f9848e06590_0;
    %store/vec4 v0x7f9848e06630_0, 0, 1;
    %delay 0, 0;
    %load/vec4 v0x7f9848e05aa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7f9848e062c0_0, 0, 5;
    %load/vec4 v0x7f9848e05fe0_0;
    %store/vec4 v0x7f9848e06090_0, 0, 32;
    %load/vec4 v0x7f9848d253d0_0;
    %store/vec4 v0x7f9848e05680_0, 0, 32;
    %load/vec4 v0x7f9848d25460_0;
    %store/vec4 v0x7f9848e05760_0, 0, 32;
    %load/vec4 v0x7f9848d25970_0;
    %store/vec4 v0x7f9848e059e0_0, 0, 32;
    %load/vec4 v0x7f9848e05aa0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7f9848e06a80_0, 0, 5;
    %load/vec4 v0x7f9848e05aa0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7f9848e06b40_0, 0, 5;
    %load/vec4 v0x7f9848d251a0_0;
    %store/vec4 v0x7f9848e055c0_0, 0, 4;
    %load/vec4 v0x7f9848d25110_0;
    %store/vec4 v0x7f9848e05300_0, 0, 5;
    %load/vec4 v0x7f9848d26150_0;
    %store/vec4 v0x7f9848e05e40_0, 0, 1;
    %load/vec4 v0x7f9848d261e0_0;
    %store/vec4 v0x7f9848e05f10_0, 0, 1;
    %load/vec4 v0x7f9848d25cf0_0;
    %store/vec4 v0x7f9848e05b80_0, 0, 4;
    %load/vec4 v0x7f9848d25d80_0;
    %store/vec4 v0x7f9848e05ce0_0, 0, 3;
    %load/vec4 v0x7f9848e06d70_0;
    %store/vec4 v0x7f9848e06860_0, 0, 2;
    %load/vec4 v0x7f9848e05500_0;
    %store/vec4 v0x7f9848e06590_0, 0, 1;
    %delay 0, 0;
    %load/vec4 v0x7f9848d25bd0_0;
    %store/vec4 v0x7f9848e05aa0_0, 0, 32;
    %load/vec4 v0x7f9848e05100_0;
    %store/vec4 v0x7f9848e05fe0_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9848d04840;
T_16 ;
    %wait E_0x7f9848d211d0;
    %load/vec4 v0x7f9848e06e30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7f9848e04e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e05aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e05fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e06090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e05680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e05760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e059e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9848e062c0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9848e055c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9848e05b80_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9848e05300_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848e05e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848e05f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9848e05ce0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9848e06860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848e06590_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e06150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e051b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e05840_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9848e06370_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9848e05c30_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9848e05d90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9848e06910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848e06630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e06200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e05240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9848e05900_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9848e06430_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9848e069c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848e066e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848e06fb0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9848e06fb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9848d25620_0;
    %load/vec4 v0x7f9848d25c60_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7f9848e05070_0;
    %store/vec4 v0x7f9848e04e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9848e06fb0_0, 0, 1;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./../supported_modules/mux2to1_32bit.v";
    "./../alu_module/alu.v";
    "./../branch_select_module/branch_select.v";
    "./../control_unit_module/control_unit.v";
    "./../supported_modules/mux2to1_3bit.v";
    "./../immediate_select_module/immediate_select.v";
    "./../forward_unit_modules/stage3_forward_unit.v";
    "./../register_file_module/reg_file.v";
    "./../supported_modules/mux4to1_32bit.v";
    "./../forward_unit_modules/stage4_forward_unit.v";
