
zephyr.elf:     file format elf32-littlearm


Disassembly of section text:

00000000 <_vector_table>:

	return fd_entry->obj;
}

int z_reserve_fd(void)
{
   0:	20000cc0 	.word	0x20000cc0

K_SYSCALL_DECLARE3(K_SYSCALL_K_STACK_POP, k_stack_pop, int, struct k_stack *, stack, u32_t *, data, s32_t, timeout)

K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_MUTEX_INIT, k_mutex_init, struct k_mutex *, mutex)

K_SYSCALL_DECLARE2(K_SYSCALL_K_MUTEX_LOCK, k_mutex_lock, int, struct k_mutex *, mutex, s32_t, timeout)
   4:	00001e51 	.word	0x00001e51
   8:	00003de1 	.word	0x00003de1
		if (fdtable[fd].obj == NULL) {
   c:	00001ce1 	.word	0x00001ce1
  10:	00001ce1 	.word	0x00001ce1
  14:	00001ce1 	.word	0x00001ce1
	for (fd = 0; fd < ARRAY_SIZE(fdtable); fd++) {
  18:	00001ce1 	.word	0x00001ce1

#ifdef __cplusplus
extern "C" {
#endif

K_SYSCALL_DECLARE0(K_SYSCALL_Z_ERRNO, z_errno, int *)
  1c:	00001ce1 	.word	0x00001ce1
	errno = ENFILE;
  20:	00001ce1 	.word	0x00001ce1
	return -1;
  24:	00001ce1 	.word	0x00001ce1

K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_MUTEX_UNLOCK, k_mutex_unlock, struct k_mutex *, mutex)
  28:	00001ce1 	.word	0x00001ce1
  2c:	00001945 	.word	0x00001945
	}

	k_mutex_unlock(&fdtable_lock);

	return fd;
}
  30:	00001ce1 	.word	0x00001ce1
		fdtable[fd].obj = FD_OBJ_RESERVED;
  34:	00001ce1 	.word	0x00001ce1
  38:	000018ed 	.word	0x000018ed
  3c:	00003dc9 	.word	0x00003dc9

00000040 <_irq_vector_table>:
  40:	00001e11 00001e11 00001e11 00001e11     ................
  50:	00001e11 00001e11 00001e11 00001e11     ................
  60:	00001e11 00001e11 00001e11 00001e11     ................
  70:	00001e11 00001e11 00001e11 00001e11     ................
  80:	00001e11 00001e11 00001e11 00001e11     ................
  90:	00001e11 00001e11 00001e11 00001e11     ................
  a0:	00001e11 00001e11 00001e11 00001e11     ................
  b0:	00001e11 00001e11 00001e11 00001e11     ................
  c0:	00001e11 00001e11 00001e11 00001e11     ................
  d0:	00001e11 00001e11 00001e11              ............

Disassembly of section _TEXT_SECTION_NAME_2:

000000dc <__aeabi_ldivmod>:
      dc:	b97b      	cbnz	r3, fe <__aeabi_ldivmod+0x22>
      de:	b972      	cbnz	r2, fe <__aeabi_ldivmod+0x22>
      e0:	2900      	cmp	r1, #0
      e2:	bfbe      	ittt	lt
      e4:	2000      	movlt	r0, #0
      e6:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
      ea:	e006      	blt.n	fa <__aeabi_ldivmod+0x1e>
      ec:	bf08      	it	eq
      ee:	2800      	cmpeq	r0, #0
      f0:	bf1c      	itt	ne
      f2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
      f6:	f04f 30ff 	movne.w	r0, #4294967295
      fa:	f000 b9bd 	b.w	478 <__aeabi_idiv0>
      fe:	f1ad 0c08 	sub.w	ip, sp, #8
     102:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     106:	2900      	cmp	r1, #0
     108:	db09      	blt.n	11e <CONFIG_KOBJECT_TEXT_AREA+0x1e>
     10a:	2b00      	cmp	r3, #0
     10c:	db1a      	blt.n	144 <CONFIG_IDLE_STACK_SIZE+0x4>
     10e:	f000 f84d 	bl	1ac <__udivmoddi4>
     112:	f8dd e004 	ldr.w	lr, [sp, #4]
     116:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     11a:	b004      	add	sp, #16
     11c:	4770      	bx	lr
     11e:	4240      	negs	r0, r0
     120:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     124:	2b00      	cmp	r3, #0
     126:	db1b      	blt.n	160 <CONFIG_IDLE_STACK_SIZE+0x20>
     128:	f000 f840 	bl	1ac <__udivmoddi4>
     12c:	f8dd e004 	ldr.w	lr, [sp, #4]
     130:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     134:	b004      	add	sp, #16
     136:	4240      	negs	r0, r0
     138:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     13c:	4252      	negs	r2, r2
     13e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     142:	4770      	bx	lr
     144:	4252      	negs	r2, r2
     146:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     14a:	f000 f82f 	bl	1ac <__udivmoddi4>
     14e:	f8dd e004 	ldr.w	lr, [sp, #4]
     152:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     156:	b004      	add	sp, #16
     158:	4240      	negs	r0, r0
     15a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     15e:	4770      	bx	lr
     160:	4252      	negs	r2, r2
     162:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     166:	f000 f821 	bl	1ac <__udivmoddi4>
     16a:	f8dd e004 	ldr.w	lr, [sp, #4]
     16e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     172:	b004      	add	sp, #16
     174:	4252      	negs	r2, r2
     176:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     17a:	4770      	bx	lr

0000017c <__aeabi_uldivmod>:
     17c:	b953      	cbnz	r3, 194 <__aeabi_uldivmod+0x18>
     17e:	b94a      	cbnz	r2, 194 <__aeabi_uldivmod+0x18>
     180:	2900      	cmp	r1, #0
     182:	bf08      	it	eq
     184:	2800      	cmpeq	r0, #0
     186:	bf1c      	itt	ne
     188:	f04f 31ff 	movne.w	r1, #4294967295
     18c:	f04f 30ff 	movne.w	r0, #4294967295
     190:	f000 b972 	b.w	478 <__aeabi_idiv0>
     194:	f1ad 0c08 	sub.w	ip, sp, #8
     198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     19c:	f000 f806 	bl	1ac <__udivmoddi4>
     1a0:	f8dd e004 	ldr.w	lr, [sp, #4]
     1a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     1a8:	b004      	add	sp, #16
     1aa:	4770      	bx	lr

000001ac <__udivmoddi4>:
     1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     1b0:	9e08      	ldr	r6, [sp, #32]
     1b2:	4604      	mov	r4, r0
     1b4:	4688      	mov	r8, r1
     1b6:	2b00      	cmp	r3, #0
     1b8:	d14b      	bne.n	252 <CONFIG_FLASH_SIZE+0x52>
     1ba:	428a      	cmp	r2, r1
     1bc:	4615      	mov	r5, r2
     1be:	d967      	bls.n	290 <CONFIG_FLASH_SIZE+0x90>
     1c0:	fab2 f282 	clz	r2, r2
     1c4:	b14a      	cbz	r2, 1da <__udivmoddi4+0x2e>
     1c6:	f1c2 0720 	rsb	r7, r2, #32
     1ca:	fa01 f302 	lsl.w	r3, r1, r2
     1ce:	fa20 f707 	lsr.w	r7, r0, r7
     1d2:	4095      	lsls	r5, r2
     1d4:	ea47 0803 	orr.w	r8, r7, r3
     1d8:	4094      	lsls	r4, r2
     1da:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1de:	0c23      	lsrs	r3, r4, #16
     1e0:	fbb8 f7fe 	udiv	r7, r8, lr
     1e4:	fa1f fc85 	uxth.w	ip, r5
     1e8:	fb0e 8817 	mls	r8, lr, r7, r8
     1ec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
     1f0:	fb07 f10c 	mul.w	r1, r7, ip
     1f4:	4299      	cmp	r1, r3
     1f6:	d909      	bls.n	20c <CONFIG_FLASH_SIZE+0xc>
     1f8:	18eb      	adds	r3, r5, r3
     1fa:	f107 30ff 	add.w	r0, r7, #4294967295
     1fe:	f080 811b 	bcs.w	438 <CONFIG_MAIN_STACK_SIZE+0x38>
     202:	4299      	cmp	r1, r3
     204:	f240 8118 	bls.w	438 <CONFIG_MAIN_STACK_SIZE+0x38>
     208:	3f02      	subs	r7, #2
     20a:	442b      	add	r3, r5
     20c:	1a5b      	subs	r3, r3, r1
     20e:	b2a4      	uxth	r4, r4
     210:	fbb3 f0fe 	udiv	r0, r3, lr
     214:	fb0e 3310 	mls	r3, lr, r0, r3
     218:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     21c:	fb00 fc0c 	mul.w	ip, r0, ip
     220:	45a4      	cmp	ip, r4
     222:	d909      	bls.n	238 <CONFIG_FLASH_SIZE+0x38>
     224:	192c      	adds	r4, r5, r4
     226:	f100 33ff 	add.w	r3, r0, #4294967295
     22a:	f080 8107 	bcs.w	43c <CONFIG_MAIN_STACK_SIZE+0x3c>
     22e:	45a4      	cmp	ip, r4
     230:	f240 8104 	bls.w	43c <CONFIG_MAIN_STACK_SIZE+0x3c>
     234:	3802      	subs	r0, #2
     236:	442c      	add	r4, r5
     238:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
     23c:	eba4 040c 	sub.w	r4, r4, ip
     240:	2700      	movs	r7, #0
     242:	b11e      	cbz	r6, 24c <CONFIG_FLASH_SIZE+0x4c>
     244:	40d4      	lsrs	r4, r2
     246:	2300      	movs	r3, #0
     248:	e9c6 4300 	strd	r4, r3, [r6]
     24c:	4639      	mov	r1, r7
     24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     252:	428b      	cmp	r3, r1
     254:	d909      	bls.n	26a <CONFIG_FLASH_SIZE+0x6a>
     256:	2e00      	cmp	r6, #0
     258:	f000 80eb 	beq.w	432 <CONFIG_MAIN_STACK_SIZE+0x32>
     25c:	2700      	movs	r7, #0
     25e:	e9c6 0100 	strd	r0, r1, [r6]
     262:	4638      	mov	r0, r7
     264:	4639      	mov	r1, r7
     266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     26a:	fab3 f783 	clz	r7, r3
     26e:	2f00      	cmp	r7, #0
     270:	d147      	bne.n	302 <CONFIG_FLASH_SIZE+0x102>
     272:	428b      	cmp	r3, r1
     274:	d302      	bcc.n	27c <CONFIG_FLASH_SIZE+0x7c>
     276:	4282      	cmp	r2, r0
     278:	f200 80fa 	bhi.w	470 <CONFIG_MAIN_STACK_SIZE+0x70>
     27c:	1a84      	subs	r4, r0, r2
     27e:	eb61 0303 	sbc.w	r3, r1, r3
     282:	2001      	movs	r0, #1
     284:	4698      	mov	r8, r3
     286:	2e00      	cmp	r6, #0
     288:	d0e0      	beq.n	24c <CONFIG_FLASH_SIZE+0x4c>
     28a:	e9c6 4800 	strd	r4, r8, [r6]
     28e:	e7dd      	b.n	24c <CONFIG_FLASH_SIZE+0x4c>
     290:	b902      	cbnz	r2, 294 <CONFIG_FLASH_SIZE+0x94>
     292:	deff      	udf	#255	; 0xff
     294:	fab2 f282 	clz	r2, r2
     298:	2a00      	cmp	r2, #0
     29a:	f040 808f 	bne.w	3bc <CONFIG_FLASH_SIZE+0x1bc>
     29e:	1b49      	subs	r1, r1, r5
     2a0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     2a4:	fa1f f885 	uxth.w	r8, r5
     2a8:	2701      	movs	r7, #1
     2aa:	fbb1 fcfe 	udiv	ip, r1, lr
     2ae:	0c23      	lsrs	r3, r4, #16
     2b0:	fb0e 111c 	mls	r1, lr, ip, r1
     2b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2b8:	fb08 f10c 	mul.w	r1, r8, ip
     2bc:	4299      	cmp	r1, r3
     2be:	d907      	bls.n	2d0 <CONFIG_FLASH_SIZE+0xd0>
     2c0:	18eb      	adds	r3, r5, r3
     2c2:	f10c 30ff 	add.w	r0, ip, #4294967295
     2c6:	d202      	bcs.n	2ce <CONFIG_FLASH_SIZE+0xce>
     2c8:	4299      	cmp	r1, r3
     2ca:	f200 80cd 	bhi.w	468 <CONFIG_MAIN_STACK_SIZE+0x68>
     2ce:	4684      	mov	ip, r0
     2d0:	1a59      	subs	r1, r3, r1
     2d2:	b2a3      	uxth	r3, r4
     2d4:	fbb1 f0fe 	udiv	r0, r1, lr
     2d8:	fb0e 1410 	mls	r4, lr, r0, r1
     2dc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
     2e0:	fb08 f800 	mul.w	r8, r8, r0
     2e4:	45a0      	cmp	r8, r4
     2e6:	d907      	bls.n	2f8 <CONFIG_FLASH_SIZE+0xf8>
     2e8:	192c      	adds	r4, r5, r4
     2ea:	f100 33ff 	add.w	r3, r0, #4294967295
     2ee:	d202      	bcs.n	2f6 <CONFIG_FLASH_SIZE+0xf6>
     2f0:	45a0      	cmp	r8, r4
     2f2:	f200 80b6 	bhi.w	462 <CONFIG_MAIN_STACK_SIZE+0x62>
     2f6:	4618      	mov	r0, r3
     2f8:	eba4 0408 	sub.w	r4, r4, r8
     2fc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     300:	e79f      	b.n	242 <CONFIG_FLASH_SIZE+0x42>
     302:	f1c7 0c20 	rsb	ip, r7, #32
     306:	40bb      	lsls	r3, r7
     308:	fa22 fe0c 	lsr.w	lr, r2, ip
     30c:	ea4e 0e03 	orr.w	lr, lr, r3
     310:	fa01 f407 	lsl.w	r4, r1, r7
     314:	fa20 f50c 	lsr.w	r5, r0, ip
     318:	fa21 f30c 	lsr.w	r3, r1, ip
     31c:	ea4f 481e 	mov.w	r8, lr, lsr #16
     320:	4325      	orrs	r5, r4
     322:	fbb3 f9f8 	udiv	r9, r3, r8
     326:	0c2c      	lsrs	r4, r5, #16
     328:	fb08 3319 	mls	r3, r8, r9, r3
     32c:	fa1f fa8e 	uxth.w	sl, lr
     330:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
     334:	fb09 f40a 	mul.w	r4, r9, sl
     338:	429c      	cmp	r4, r3
     33a:	fa02 f207 	lsl.w	r2, r2, r7
     33e:	fa00 f107 	lsl.w	r1, r0, r7
     342:	d90b      	bls.n	35c <CONFIG_FLASH_SIZE+0x15c>
     344:	eb1e 0303 	adds.w	r3, lr, r3
     348:	f109 30ff 	add.w	r0, r9, #4294967295
     34c:	f080 8087 	bcs.w	45e <CONFIG_MAIN_STACK_SIZE+0x5e>
     350:	429c      	cmp	r4, r3
     352:	f240 8084 	bls.w	45e <CONFIG_MAIN_STACK_SIZE+0x5e>
     356:	f1a9 0902 	sub.w	r9, r9, #2
     35a:	4473      	add	r3, lr
     35c:	1b1b      	subs	r3, r3, r4
     35e:	b2ad      	uxth	r5, r5
     360:	fbb3 f0f8 	udiv	r0, r3, r8
     364:	fb08 3310 	mls	r3, r8, r0, r3
     368:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
     36c:	fb00 fa0a 	mul.w	sl, r0, sl
     370:	45a2      	cmp	sl, r4
     372:	d908      	bls.n	386 <CONFIG_FLASH_SIZE+0x186>
     374:	eb1e 0404 	adds.w	r4, lr, r4
     378:	f100 33ff 	add.w	r3, r0, #4294967295
     37c:	d26b      	bcs.n	456 <CONFIG_MAIN_STACK_SIZE+0x56>
     37e:	45a2      	cmp	sl, r4
     380:	d969      	bls.n	456 <CONFIG_MAIN_STACK_SIZE+0x56>
     382:	3802      	subs	r0, #2
     384:	4474      	add	r4, lr
     386:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     38a:	fba0 8902 	umull	r8, r9, r0, r2
     38e:	eba4 040a 	sub.w	r4, r4, sl
     392:	454c      	cmp	r4, r9
     394:	46c2      	mov	sl, r8
     396:	464b      	mov	r3, r9
     398:	d354      	bcc.n	444 <CONFIG_MAIN_STACK_SIZE+0x44>
     39a:	d051      	beq.n	440 <CONFIG_MAIN_STACK_SIZE+0x40>
     39c:	2e00      	cmp	r6, #0
     39e:	d069      	beq.n	474 <CONFIG_MAIN_STACK_SIZE+0x74>
     3a0:	ebb1 050a 	subs.w	r5, r1, sl
     3a4:	eb64 0403 	sbc.w	r4, r4, r3
     3a8:	fa04 fc0c 	lsl.w	ip, r4, ip
     3ac:	40fd      	lsrs	r5, r7
     3ae:	40fc      	lsrs	r4, r7
     3b0:	ea4c 0505 	orr.w	r5, ip, r5
     3b4:	e9c6 5400 	strd	r5, r4, [r6]
     3b8:	2700      	movs	r7, #0
     3ba:	e747      	b.n	24c <CONFIG_FLASH_SIZE+0x4c>
     3bc:	f1c2 0320 	rsb	r3, r2, #32
     3c0:	fa20 f703 	lsr.w	r7, r0, r3
     3c4:	4095      	lsls	r5, r2
     3c6:	fa01 f002 	lsl.w	r0, r1, r2
     3ca:	fa21 f303 	lsr.w	r3, r1, r3
     3ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     3d2:	4338      	orrs	r0, r7
     3d4:	0c01      	lsrs	r1, r0, #16
     3d6:	fbb3 f7fe 	udiv	r7, r3, lr
     3da:	fa1f f885 	uxth.w	r8, r5
     3de:	fb0e 3317 	mls	r3, lr, r7, r3
     3e2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     3e6:	fb07 f308 	mul.w	r3, r7, r8
     3ea:	428b      	cmp	r3, r1
     3ec:	fa04 f402 	lsl.w	r4, r4, r2
     3f0:	d907      	bls.n	402 <CONFIG_MAIN_STACK_SIZE+0x2>
     3f2:	1869      	adds	r1, r5, r1
     3f4:	f107 3cff 	add.w	ip, r7, #4294967295
     3f8:	d22f      	bcs.n	45a <CONFIG_MAIN_STACK_SIZE+0x5a>
     3fa:	428b      	cmp	r3, r1
     3fc:	d92d      	bls.n	45a <CONFIG_MAIN_STACK_SIZE+0x5a>
     3fe:	3f02      	subs	r7, #2
     400:	4429      	add	r1, r5
     402:	1acb      	subs	r3, r1, r3
     404:	b281      	uxth	r1, r0
     406:	fbb3 f0fe 	udiv	r0, r3, lr
     40a:	fb0e 3310 	mls	r3, lr, r0, r3
     40e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     412:	fb00 f308 	mul.w	r3, r0, r8
     416:	428b      	cmp	r3, r1
     418:	d907      	bls.n	42a <CONFIG_MAIN_STACK_SIZE+0x2a>
     41a:	1869      	adds	r1, r5, r1
     41c:	f100 3cff 	add.w	ip, r0, #4294967295
     420:	d217      	bcs.n	452 <CONFIG_MAIN_STACK_SIZE+0x52>
     422:	428b      	cmp	r3, r1
     424:	d915      	bls.n	452 <CONFIG_MAIN_STACK_SIZE+0x52>
     426:	3802      	subs	r0, #2
     428:	4429      	add	r1, r5
     42a:	1ac9      	subs	r1, r1, r3
     42c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
     430:	e73b      	b.n	2aa <CONFIG_FLASH_SIZE+0xaa>
     432:	4637      	mov	r7, r6
     434:	4630      	mov	r0, r6
     436:	e709      	b.n	24c <CONFIG_FLASH_SIZE+0x4c>
     438:	4607      	mov	r7, r0
     43a:	e6e7      	b.n	20c <CONFIG_FLASH_SIZE+0xc>
     43c:	4618      	mov	r0, r3
     43e:	e6fb      	b.n	238 <CONFIG_FLASH_SIZE+0x38>
     440:	4541      	cmp	r1, r8
     442:	d2ab      	bcs.n	39c <CONFIG_FLASH_SIZE+0x19c>
     444:	ebb8 0a02 	subs.w	sl, r8, r2
     448:	eb69 020e 	sbc.w	r2, r9, lr
     44c:	3801      	subs	r0, #1
     44e:	4613      	mov	r3, r2
     450:	e7a4      	b.n	39c <CONFIG_FLASH_SIZE+0x19c>
     452:	4660      	mov	r0, ip
     454:	e7e9      	b.n	42a <CONFIG_MAIN_STACK_SIZE+0x2a>
     456:	4618      	mov	r0, r3
     458:	e795      	b.n	386 <CONFIG_FLASH_SIZE+0x186>
     45a:	4667      	mov	r7, ip
     45c:	e7d1      	b.n	402 <CONFIG_MAIN_STACK_SIZE+0x2>
     45e:	4681      	mov	r9, r0
     460:	e77c      	b.n	35c <CONFIG_FLASH_SIZE+0x15c>
     462:	3802      	subs	r0, #2
     464:	442c      	add	r4, r5
     466:	e747      	b.n	2f8 <CONFIG_FLASH_SIZE+0xf8>
     468:	f1ac 0c02 	sub.w	ip, ip, #2
     46c:	442b      	add	r3, r5
     46e:	e72f      	b.n	2d0 <CONFIG_FLASH_SIZE+0xd0>
     470:	4638      	mov	r0, r7
     472:	e708      	b.n	286 <CONFIG_FLASH_SIZE+0x86>
     474:	4637      	mov	r7, r6
     476:	e6e9      	b.n	24c <CONFIG_FLASH_SIZE+0x4c>

00000478 <__aeabi_idiv0>:
     478:	4770      	bx	lr
     47a:	bf00      	nop

0000047c <dw_main>:

/**
 * Application entry point.
 */
int dw_main(void)
{
     47c:	b508      	push	{r3, lr}
    /* Display application name on console. */
	printk(APP_NAME);
     47e:	481f      	ldr	r0, [pc, #124]	; (4fc <dw_main+0x80>)
     480:	f003 fc2d 	bl	3cde <printk>
	printk("\nHello\n");
     484:	481e      	ldr	r0, [pc, #120]	; (500 <dw_main+0x84>)
     486:	f003 fc2a 	bl	3cde <printk>

    /* Reset and initialise DW1000. See NOTE 2 below.
     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
     * performance. */
    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
     48a:	f003 f9fc 	bl	3886 <reset_DW1000>

    port_set_dw1000_slowrate();
     48e:	f003 fa16 	bl	38be <port_set_dw1000_slowrate>
    
    /* Configure DW1000 SPI */
    openspi();
     492:	f000 fa9d 	bl	9d0 <openspi>

    if (dwt_initialise(DWT_LOADNONE) == DWT_ERROR)
     496:	2000      	movs	r0, #0
     498:	f000 f9d6 	bl	848 <dwt_initialise>
     49c:	3001      	adds	r0, #1
     49e:	d103      	bne.n	4a8 <dw_main+0x2c>
    {
        printk("INIT FAILED");
     4a0:	4818      	ldr	r0, [pc, #96]	; (504 <dw_main+0x88>)
     4a2:	f003 fc1c 	bl	3cde <printk>
     4a6:	e7fe      	b.n	4a6 <dw_main+0x2a>
        while (1)
        { };
    }
    port_set_dw1000_fastrate();
     4a8:	f003 fa0f 	bl	38ca <port_set_dw1000_fastrate>

    /* Configure DW1000. See NOTE 3 below. */
    dwt_configure(&config);
     4ac:	4816      	ldr	r0, [pc, #88]	; (508 <dw_main+0x8c>)

    /* Loop forever sending frames periodically. */
    while(1)
    {
        /* Write frame data to DW1000 and prepare transmission. See NOTE 4 below.*/
        dwt_writetxdata(sizeof(tx_msg), tx_msg, 0); /* Zero offset in TX buffer. */
     4ae:	4c17      	ldr	r4, [pc, #92]	; (50c <dw_main+0x90>)
    dwt_configure(&config);
     4b0:	f000 f83c 	bl	52c <dwt_configure>
    dwt_setleds(1);
     4b4:	2001      	movs	r0, #1
     4b6:	f000 f93b 	bl	730 <dwt_setleds>
        dwt_writetxdata(sizeof(tx_msg), tx_msg, 0); /* Zero offset in TX buffer. */
     4ba:	2200      	movs	r2, #0
     4bc:	4621      	mov	r1, r4
     4be:	200c      	movs	r0, #12
     4c0:	f003 f85e 	bl	3580 <dwt_writetxdata>
        dwt_writetxfctrl(sizeof(tx_msg), 0, 0); /* Zero offset in TX buffer, no ranging. */
     4c4:	2200      	movs	r2, #0
     4c6:	200c      	movs	r0, #12
     4c8:	4611      	mov	r1, r2
     4ca:	f000 f821 	bl	510 <dwt_writetxfctrl>

        /* Start transmission. */
        dwt_starttx(DWT_START_TX_IMMEDIATE);
     4ce:	2000      	movs	r0, #0
     4d0:	f000 f96a 	bl	7a8 <dwt_starttx>

        /* Poll DW1000 until TX frame sent event set. See NOTE 5 below.
         * STATUS register is 5 bytes long but, as the event we are looking at is in the first byte of the register, we can use this simplest API
         * function to access it.*/
        while (!(dwt_read32bitreg(SYS_STATUS_ID) & SYS_STATUS_TXFRS))
     4d4:	2100      	movs	r1, #0
     4d6:	200f      	movs	r0, #15
     4d8:	f003 f882 	bl	35e0 <dwt_read32bitoffsetreg>
     4dc:	0603      	lsls	r3, r0, #24
     4de:	d5f9      	bpl.n	4d4 <dw_main+0x58>
        { };

        /* Clear TX frame sent event. */
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
     4e0:	2280      	movs	r2, #128	; 0x80
     4e2:	2100      	movs	r1, #0
     4e4:	200f      	movs	r0, #15
     4e6:	f003 f8bd 	bl	3664 <dwt_write32bitoffsetreg>

        /* Execute a delay between transmissions. */
        Sleep(TX_DELAY_MS);
     4ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     4ee:	f003 f9be 	bl	386e <Sleep>

        /* Increment the blink frame sequence number (modulo 256). */
        tx_msg[BLINK_FRAME_SN_IDX]++;
     4f2:	7863      	ldrb	r3, [r4, #1]
     4f4:	3301      	adds	r3, #1
     4f6:	7063      	strb	r3, [r4, #1]
        dwt_writetxdata(sizeof(tx_msg), tx_msg, 0); /* Zero offset in TX buffer. */
     4f8:	e7df      	b.n	4ba <dw_main+0x3e>
     4fa:	bf00      	nop
     4fc:	000047f2 	.word	0x000047f2
     500:	00004801 	.word	0x00004801
     504:	00004809 	.word	0x00004809
     508:	20001670 	.word	0x20001670
     50c:	2000167c 	.word	0x2000167c

00000510 <dwt_writetxfctrl>:
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
     510:	4b05      	ldr	r3, [pc, #20]	; (528 <dwt_writetxfctrl+0x18>)
     512:	681b      	ldr	r3, [r3, #0]
     514:	68db      	ldr	r3, [r3, #12]
     516:	ea43 32c2 	orr.w	r2, r3, r2, lsl #15
     51a:	4302      	orrs	r2, r0
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
     51c:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
     520:	2008      	movs	r0, #8
     522:	2100      	movs	r1, #0
     524:	f003 b89e 	b.w	3664 <dwt_write32bitoffsetreg>
     528:	20001600 	.word	0x20001600

0000052c <dwt_configure>:
{
     52c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8 chan = config->chan ;
     530:	7806      	ldrb	r6, [r0, #0]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
     532:	7847      	ldrb	r7, [r0, #1]
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
     534:	7942      	ldrb	r2, [r0, #5]
     536:	4b72      	ldr	r3, [pc, #456]	; (700 <dwt_configure+0x1d4>)
    uint8 prfIndex = config->prf - DWT_PRF_16M;
     538:	3f01      	subs	r7, #1
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
     53a:	2e04      	cmp	r6, #4
{
     53c:	4604      	mov	r4, r0
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
     53e:	f833 8012 	ldrh.w	r8, [r3, r2, lsl #1]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
     542:	b2ff      	uxtb	r7, r7
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
     544:	f000 80be 	beq.w	6c4 <dwt_configure+0x198>
     548:	1ff3      	subs	r3, r6, #7
     54a:	f1d3 0900 	rsbs	r9, r3, #0
     54e:	eb49 0903 	adc.w	r9, r9, r3
     552:	4d6c      	ldr	r5, [pc, #432]	; (704 <dwt_configure+0x1d8>)
    if(DWT_BR_110K == config->dataRate)
     554:	79e1      	ldrb	r1, [r4, #7]
     556:	682b      	ldr	r3, [r5, #0]
     558:	691a      	ldr	r2, [r3, #16]
     55a:	2900      	cmp	r1, #0
     55c:	f040 80b5 	bne.w	6ca <dwt_configure+0x19e>
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
     560:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
     564:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
     566:	ea4f 08d8 	mov.w	r8, r8, lsr #3
    pdw1000local->longFrames = config->phrMode ;
     56a:	7a21      	ldrb	r1, [r4, #8]
    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
     56c:	691a      	ldr	r2, [r3, #16]
    pdw1000local->longFrames = config->phrMode ;
     56e:	7299      	strb	r1, [r3, #10]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
     570:	0409      	lsls	r1, r1, #16
     572:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
     576:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
     57a:	430a      	orrs	r2, r1
     57c:	611a      	str	r2, [r3, #16]
    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
     57e:	2100      	movs	r1, #0
     580:	2004      	movs	r0, #4
     582:	f003 f86f 	bl	3664 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
     586:	4642      	mov	r2, r8
     588:	f642 0104 	movw	r1, #10244	; 0x2804
     58c:	202e      	movs	r0, #46	; 0x2e
     58e:	f003 f85a 	bl	3646 <dwt_write16bitoffsetreg>
    _dwt_configlde(prfIndex);
     592:	4638      	mov	r0, r7
     594:	f003 f89e 	bl	36d4 <_dwt_configlde>
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
     598:	4b5b      	ldr	r3, [pc, #364]	; (708 <dwt_configure+0x1dc>)
     59a:	f813 8006 	ldrb.w	r8, [r3, r6]
     59e:	4b5b      	ldr	r3, [pc, #364]	; (70c <dwt_configure+0x1e0>)
     5a0:	2107      	movs	r1, #7
     5a2:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
     5a6:	202b      	movs	r0, #43	; 0x2b
     5a8:	f003 f85c 	bl	3664 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
     5ac:	4b58      	ldr	r3, [pc, #352]	; (710 <dwt_configure+0x1e4>)
     5ae:	210b      	movs	r1, #11
     5b0:	f813 2008 	ldrb.w	r2, [r3, r8]
     5b4:	202b      	movs	r0, #43	; 0x2b
     5b6:	f003 f83a 	bl	362e <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
     5ba:	4b56      	ldr	r3, [pc, #344]	; (714 <dwt_configure+0x1e8>)
     5bc:	210b      	movs	r1, #11
     5be:	f813 2009 	ldrb.w	r2, [r3, r9]
     5c2:	2028      	movs	r0, #40	; 0x28
     5c4:	f003 f833 	bl	362e <dwt_write8bitoffsetreg>
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
     5c8:	4b53      	ldr	r3, [pc, #332]	; (718 <dwt_configure+0x1ec>)
     5ca:	210c      	movs	r1, #12
     5cc:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
     5d0:	2028      	movs	r0, #40	; 0x28
     5d2:	f003 f847 	bl	3664 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
     5d6:	79e2      	ldrb	r2, [r4, #7]
     5d8:	79a3      	ldrb	r3, [r4, #6]
     5da:	eb03 0342 	add.w	r3, r3, r2, lsl #1
     5de:	4a4f      	ldr	r2, [pc, #316]	; (71c <dwt_configure+0x1f0>)
     5e0:	2102      	movs	r1, #2
     5e2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
     5e6:	2027      	movs	r0, #39	; 0x27
     5e8:	f003 f82d 	bl	3646 <dwt_write16bitoffsetreg>
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
     5ec:	4b4c      	ldr	r3, [pc, #304]	; (720 <dwt_configure+0x1f4>)
     5ee:	2104      	movs	r1, #4
     5f0:	f833 2017 	ldrh.w	r2, [r3, r7, lsl #1]
     5f4:	2027      	movs	r0, #39	; 0x27
     5f6:	f003 f826 	bl	3646 <dwt_write16bitoffsetreg>
    if(config->dataRate == DWT_BR_110K)
     5fa:	79e3      	ldrb	r3, [r4, #7]
     5fc:	2b00      	cmp	r3, #0
     5fe:	d168      	bne.n	6d2 <dwt_configure+0x1a6>
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
     600:	2264      	movs	r2, #100	; 0x64
     602:	2106      	movs	r1, #6
     604:	2027      	movs	r0, #39	; 0x27
     606:	f003 f81e 	bl	3646 <dwt_write16bitoffsetreg>
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
     60a:	78e3      	ldrb	r3, [r4, #3]
     60c:	4a45      	ldr	r2, [pc, #276]	; (724 <dwt_configure+0x1f8>)
     60e:	eb03 0387 	add.w	r3, r3, r7, lsl #2
     612:	2108      	movs	r1, #8
     614:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
     618:	2027      	movs	r0, #39	; 0x27
     61a:	f003 f823 	bl	3664 <dwt_write32bitoffsetreg>
    if(config->sfdTO == 0)
     61e:	8963      	ldrh	r3, [r4, #10]
     620:	b913      	cbnz	r3, 628 <dwt_configure+0xfc>
        config->sfdTO = DWT_SFDTOC_DEF;
     622:	f241 0341 	movw	r3, #4161	; 0x1041
     626:	8163      	strh	r3, [r4, #10]
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
     628:	f8df 8100 	ldr.w	r8, [pc, #256]	; 72c <dwt_configure+0x200>
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
     62c:	8962      	ldrh	r2, [r4, #10]
     62e:	2120      	movs	r1, #32
     630:	2027      	movs	r0, #39	; 0x27
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
     632:	eb08 0747 	add.w	r7, r8, r7, lsl #1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
     636:	f003 f806 	bl	3646 <dwt_write16bitoffsetreg>
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
     63a:	f8d8 2000 	ldr.w	r2, [r8]
     63e:	210c      	movs	r1, #12
     640:	2023      	movs	r0, #35	; 0x23
     642:	f003 f80f 	bl	3664 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
     646:	2023      	movs	r0, #35	; 0x23
     648:	88ba      	ldrh	r2, [r7, #4]
     64a:	2104      	movs	r1, #4
     64c:	f002 fffb 	bl	3646 <dwt_write16bitoffsetreg>
    if(config->nsSFD)
     650:	79a0      	ldrb	r0, [r4, #6]
     652:	2800      	cmp	r0, #0
     654:	d052      	beq.n	6fc <dwt_configure+0x1d0>
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
     656:	79e3      	ldrb	r3, [r4, #7]
     658:	4a33      	ldr	r2, [pc, #204]	; (728 <dwt_configure+0x1fc>)
     65a:	2021      	movs	r0, #33	; 0x21
     65c:	5cd2      	ldrb	r2, [r2, r3]
     65e:	2100      	movs	r1, #0
     660:	f002 ffe5 	bl	362e <dwt_write8bitoffsetreg>
        useDWnsSFD = 1 ;
     664:	2201      	movs	r2, #1
        nsSfd_result = 3 ;
     666:	2003      	movs	r0, #3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
     668:	7961      	ldrb	r1, [r4, #5]
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
     66a:	f006 030f 	and.w	r3, r6, #15
     66e:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
     672:	7861      	ldrb	r1, [r4, #1]
     674:	0489      	lsls	r1, r1, #18
     676:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
     67a:	430b      	orrs	r3, r1
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
     67c:	7921      	ldrb	r1, [r4, #4]
     67e:	0589      	lsls	r1, r1, #22
     680:	f001 61f8 	and.w	r1, r1, #130023424	; 0x7c00000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
     684:	0136      	lsls	r6, r6, #4
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
     686:	430b      	orrs	r3, r1
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
     688:	b2f6      	uxtb	r6, r6
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
     68a:	4333      	orrs	r3, r6
     68c:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
     690:	ea43 4242 	orr.w	r2, r3, r2, lsl #17
     694:	2100      	movs	r1, #0
     696:	201f      	movs	r0, #31
     698:	f002 ffe4 	bl	3664 <dwt_write32bitoffsetreg>
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
     69c:	78a2      	ldrb	r2, [r4, #2]
     69e:	7863      	ldrb	r3, [r4, #1]
     6a0:	4313      	orrs	r3, r2
     6a2:	79e2      	ldrb	r2, [r4, #7]
     6a4:	0352      	lsls	r2, r2, #13
     6a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     6aa:	682b      	ldr	r3, [r5, #0]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
     6ac:	2100      	movs	r1, #0
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
     6ae:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
     6b0:	2008      	movs	r0, #8
     6b2:	f002 ffd7 	bl	3664 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
     6b6:	2242      	movs	r2, #66	; 0x42
     6b8:	2100      	movs	r1, #0
     6ba:	200d      	movs	r0, #13
} // end dwt_configure()
     6bc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
     6c0:	f002 bfb5 	b.w	362e <dwt_write8bitoffsetreg>
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
     6c4:	f04f 0901 	mov.w	r9, #1
     6c8:	e743      	b.n	552 <dwt_configure+0x26>
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
     6ca:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
     6ce:	611a      	str	r2, [r3, #16]
     6d0:	e74b      	b.n	56a <dwt_configure+0x3e>
        if(config->txPreambLength == DWT_PLEN_64)
     6d2:	78a3      	ldrb	r3, [r4, #2]
     6d4:	2b04      	cmp	r3, #4
     6d6:	d10a      	bne.n	6ee <dwt_configure+0x1c2>
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
     6d8:	2210      	movs	r2, #16
     6da:	2106      	movs	r1, #6
     6dc:	2027      	movs	r0, #39	; 0x27
     6de:	f002 ffb2 	bl	3646 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
     6e2:	2210      	movs	r2, #16
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
     6e4:	2126      	movs	r1, #38	; 0x26
     6e6:	2027      	movs	r0, #39	; 0x27
     6e8:	f002 ffa1 	bl	362e <dwt_write8bitoffsetreg>
     6ec:	e78d      	b.n	60a <dwt_configure+0xde>
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
     6ee:	2220      	movs	r2, #32
     6f0:	2106      	movs	r1, #6
     6f2:	2027      	movs	r0, #39	; 0x27
     6f4:	f002 ffa7 	bl	3646 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
     6f8:	2228      	movs	r2, #40	; 0x28
     6fa:	e7f3      	b.n	6e4 <dwt_configure+0x1b8>
    uint8 useDWnsSFD = 0;
     6fc:	4602      	mov	r2, r0
     6fe:	e7b3      	b.n	668 <dwt_configure+0x13c>
     700:	000047b4 	.word	0x000047b4
     704:	20001600 	.word	0x20001600
     708:	00004815 	.word	0x00004815
     70c:	000046e0 	.word	0x000046e0
     710:	00004820 	.word	0x00004820
     714:	00004826 	.word	0x00004826
     718:	000046f8 	.word	0x000046f8
     71c:	000047e6 	.word	0x000047e6
     720:	000047b0 	.word	0x000047b0
     724:	000046c0 	.word	0x000046c0
     728:	0000481d 	.word	0x0000481d
     72c:	000046b8 	.word	0x000046b8

00000730 <dwt_setleds>:
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8 mode)
{
     730:	b538      	push	{r3, r4, r5, lr}
    uint32 reg;

    if (mode & DWT_LEDS_ENABLE)
     732:	f010 0501 	ands.w	r5, r0, #1
{
     736:	4604      	mov	r4, r0
    if (mode & DWT_LEDS_ENABLE)
     738:	d029      	beq.n	78e <dwt_setleds+0x5e>
    {
        // Set up MFIO for LED output.
        reg = dwt_read32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET);
     73a:	2100      	movs	r1, #0
     73c:	2026      	movs	r0, #38	; 0x26
     73e:	f002 ff4f 	bl	35e0 <dwt_read32bitoffsetreg>
        reg &= ~(GPIO_MSGP2_MASK | GPIO_MSGP3_MASK);
     742:	f420 5270 	bic.w	r2, r0, #15360	; 0x3c00
        reg |= (GPIO_PIN2_RXLED | GPIO_PIN3_TXLED);
        dwt_write32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET, reg);
     746:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
     74a:	2100      	movs	r1, #0
     74c:	2026      	movs	r0, #38	; 0x26
     74e:	f002 ff89 	bl	3664 <dwt_write32bitoffsetreg>

        // Enable LP Oscillator to run from counter and turn on de-bounce clock.
        reg = dwt_read32bitoffsetreg(PMSC_ID, PMSC_CTRL0_OFFSET);
     752:	2100      	movs	r1, #0
     754:	2036      	movs	r0, #54	; 0x36
     756:	f002 ff43 	bl	35e0 <dwt_read32bitoffsetreg>
        reg |= (PMSC_CTRL0_GPDCE | PMSC_CTRL0_KHZCLEN);
        dwt_write32bitoffsetreg(PMSC_ID, PMSC_CTRL0_OFFSET, reg);
     75a:	2100      	movs	r1, #0
     75c:	f440 0204 	orr.w	r2, r0, #8650752	; 0x840000
     760:	2036      	movs	r0, #54	; 0x36
     762:	f002 ff7f 	bl	3664 <dwt_write32bitoffsetreg>

        // Enable LEDs to blink and set default blink time.
        reg = PMSC_LEDC_BLNKEN | PMSC_LEDC_BLINK_TIME_DEF;
        // Make LEDs blink once if requested.
        if (mode & DWT_LEDS_INIT_BLINK)
     766:	f014 0402 	ands.w	r4, r4, #2
        {
            reg |= PMSC_LEDC_BLINK_NOW_ALL;
        }
        dwt_write32bitoffsetreg(PMSC_ID, PMSC_LEDC_OFFSET, reg);
     76a:	4a0e      	ldr	r2, [pc, #56]	; (7a4 <dwt_setleds+0x74>)
     76c:	f04f 0128 	mov.w	r1, #40	; 0x28
     770:	bf08      	it	eq
     772:	f44f 7288 	moveq.w	r2, #272	; 0x110
     776:	2036      	movs	r0, #54	; 0x36
     778:	f002 ff74 	bl	3664 <dwt_write32bitoffsetreg>
        // Clear force blink bits if needed.
        if(mode & DWT_LEDS_INIT_BLINK)
     77c:	b184      	cbz	r4, 7a0 <dwt_setleds+0x70>
        {
            reg &= ~PMSC_LEDC_BLINK_NOW_ALL;
            dwt_write32bitoffsetreg(PMSC_ID, PMSC_LEDC_OFFSET, reg);
     77e:	f44f 7288 	mov.w	r2, #272	; 0x110
     782:	2128      	movs	r1, #40	; 0x28
     784:	2036      	movs	r0, #54	; 0x36
        // Clear the GPIO bits that are used for LED control.
        reg = dwt_read32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET);
        reg &= ~(GPIO_MSGP2_MASK | GPIO_MSGP3_MASK);
        dwt_write32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET, reg);
    }
}
     786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        dwt_write32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET, reg);
     78a:	f002 bf6b 	b.w	3664 <dwt_write32bitoffsetreg>
        reg = dwt_read32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET);
     78e:	4629      	mov	r1, r5
     790:	2026      	movs	r0, #38	; 0x26
     792:	f002 ff25 	bl	35e0 <dwt_read32bitoffsetreg>
        dwt_write32bitoffsetreg(GPIO_CTRL_ID, GPIO_MODE_OFFSET, reg);
     796:	4629      	mov	r1, r5
     798:	f420 5270 	bic.w	r2, r0, #15360	; 0x3c00
     79c:	2026      	movs	r0, #38	; 0x26
     79e:	e7f2      	b.n	786 <dwt_setleds+0x56>
}
     7a0:	bd38      	pop	{r3, r4, r5, pc}
     7a2:	bf00      	nop
     7a4:	000f0110 	.word	0x000f0110

000007a8 <dwt_starttx>:
{
    int retval = DWT_SUCCESS ;
    uint8 temp  = 0x00;
    uint16 checkTxOK = 0 ;

    if(mode & DWT_RESPONSE_EXPECTED)
     7a8:	f010 0202 	ands.w	r2, r0, #2
{
     7ac:	b510      	push	{r4, lr}
    if(mode & DWT_RESPONSE_EXPECTED)
     7ae:	d004      	beq.n	7ba <dwt_starttx+0x12>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
        pdw1000local->wait4resp = 1;
     7b0:	4b12      	ldr	r3, [pc, #72]	; (7fc <dwt_starttx+0x54>)
     7b2:	681b      	ldr	r3, [r3, #0]
     7b4:	2201      	movs	r2, #1
     7b6:	755a      	strb	r2, [r3, #21]
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
     7b8:	2280      	movs	r2, #128	; 0x80
    }

    if (mode & DWT_START_TX_DELAYED)
     7ba:	f010 0401 	ands.w	r4, r0, #1
     7be:	d014      	beq.n	7ea <dwt_starttx+0x42>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
     7c0:	f042 0206 	orr.w	r2, r2, #6
     7c4:	2100      	movs	r1, #0
     7c6:	200d      	movs	r0, #13
     7c8:	f002 ff31 	bl	362e <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
     7cc:	2103      	movs	r1, #3
     7ce:	200f      	movs	r0, #15
     7d0:	f002 ff1c 	bl	360c <dwt_read16bitoffsetreg>
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
     7d4:	f410 6081 	ands.w	r0, r0, #1032	; 0x408
     7d8:	d006      	beq.n	7e8 <dwt_starttx+0x40>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
     7da:	200d      	movs	r0, #13
     7dc:	2240      	movs	r2, #64	; 0x40
     7de:	2100      	movs	r1, #0
     7e0:	f002 ff25 	bl	362e <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
     7e4:	f04f 30ff 	mov.w	r0, #4294967295
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
    }

    return retval;

} // end dwt_starttx()
     7e8:	bd10      	pop	{r4, pc}
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
     7ea:	200d      	movs	r0, #13
     7ec:	f042 0202 	orr.w	r2, r2, #2
     7f0:	4621      	mov	r1, r4
     7f2:	f002 ff1c 	bl	362e <dwt_write8bitoffsetreg>
    int retval = DWT_SUCCESS ;
     7f6:	4620      	mov	r0, r4
     7f8:	e7f6      	b.n	7e8 <dwt_starttx+0x40>
     7fa:	bf00      	nop
     7fc:	20001600 	.word	0x20001600

00000800 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
     800:	b508      	push	{r3, lr}
    _dwt_disablesequencing();
     802:	f002 fff8 	bl	37f6 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
     806:	2200      	movs	r2, #0
     808:	4611      	mov	r1, r2
     80a:	202c      	movs	r0, #44	; 0x2c
     80c:	f002 ff1b 	bl	3646 <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
     810:	2200      	movs	r2, #0
     812:	2106      	movs	r1, #6
     814:	202c      	movs	r0, #44	; 0x2c
     816:	f002 ff0a 	bl	362e <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
     81a:	f002 ff4e 	bl	36ba <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
     81e:	2200      	movs	r2, #0
     820:	2103      	movs	r1, #3
     822:	2036      	movs	r0, #54	; 0x36
     824:	f002 ff03 	bl	362e <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
     828:	2001      	movs	r0, #1
     82a:	f003 f872 	bl	3912 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
     82e:	22f0      	movs	r2, #240	; 0xf0
     830:	2103      	movs	r1, #3
     832:	2036      	movs	r0, #54	; 0x36
     834:	f002 fefb 	bl	362e <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
     838:	4b02      	ldr	r3, [pc, #8]	; (844 <CONFIG_ISR_STACK_SIZE+0x44>)
     83a:	681b      	ldr	r3, [r3, #0]
     83c:	2200      	movs	r2, #0
     83e:	755a      	strb	r2, [r3, #21]
}
     840:	bd08      	pop	{r3, pc}
     842:	bf00      	nop
     844:	20001600 	.word	0x20001600

00000848 <dwt_initialise>:
{
     848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
     84a:	4c5f      	ldr	r4, [pc, #380]	; (9c8 <dwt_initialise+0x180>)
     84c:	6823      	ldr	r3, [r4, #0]
     84e:	2200      	movs	r2, #0
     850:	615a      	str	r2, [r3, #20]
    pdw1000local->cbRxOk = NULL;
     852:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    pdw1000local->cbRxErr = NULL;
     856:	e9c3 220c 	strd	r2, r2, [r3, #48]	; 0x30
{
     85a:	4605      	mov	r5, r0
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
     85c:	f002 fed2 	bl	3604 <dwt_readdevid>
     860:	4b5a      	ldr	r3, [pc, #360]	; (9cc <dwt_initialise+0x184>)
     862:	4298      	cmp	r0, r3
     864:	f040 80a8 	bne.w	9b8 <dwt_initialise+0x170>
    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
     868:	f015 0602 	ands.w	r6, r5, #2
     86c:	f040 80a7 	bne.w	9be <dwt_initialise+0x176>
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
     870:	f7ff ffc6 	bl	800 <dwt_softreset>
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
     874:	2000      	movs	r0, #0
     876:	f002 ff42 	bl	36fe <_dwt_enableclocks>
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
     87a:	2204      	movs	r2, #4
     87c:	2100      	movs	r1, #0
     87e:	2024      	movs	r0, #36	; 0x24
     880:	f002 fed5 	bl	362e <dwt_write8bitoffsetreg>
    if(!(DWT_DW_WAKE_UP & config))
     884:	b9fe      	cbnz	r6, 8c6 <dwt_initialise+0x7e>
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
     886:	2004      	movs	r0, #4
     888:	f002 ff01 	bl	368e <_dwt_otpread>
        if((ldo_tune & 0xFF) != 0)
     88c:	f010 0fff 	tst.w	r0, #255	; 0xff
     890:	d009      	beq.n	8a6 <dwt_initialise+0x5e>
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
     892:	2202      	movs	r2, #2
     894:	2112      	movs	r1, #18
     896:	202d      	movs	r0, #45	; 0x2d
     898:	f002 fec9 	bl	362e <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
     89c:	6822      	ldr	r2, [r4, #0]
     89e:	8ad3      	ldrh	r3, [r2, #22]
     8a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     8a4:	82d3      	strh	r3, [r2, #22]
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
     8a6:	201e      	movs	r0, #30
     8a8:	f002 fef1 	bl	368e <_dwt_otpread>
     8ac:	b280      	uxth	r0, r0
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
     8ae:	f010 0f1f 	tst.w	r0, #31
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
     8b2:	6823      	ldr	r3, [r4, #0]
     8b4:	ea4f 2210 	mov.w	r2, r0, lsr #8
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
     8b8:	bf08      	it	eq
     8ba:	2010      	moveq	r0, #16
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
     8bc:	72da      	strb	r2, [r3, #11]
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
     8be:	b2c0      	uxtb	r0, r0
     8c0:	f002 ffa4 	bl	380c <dwt_setxtaltrim>
     8c4:	e01a      	b.n	8fc <dwt_initialise+0xb4>
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
     8c6:	2130      	movs	r1, #48	; 0x30
     8c8:	2028      	movs	r0, #40	; 0x28
     8ca:	f002 fe89 	bl	35e0 <dwt_read32bitoffsetreg>
     8ce:	f1b0 3f88 	cmp.w	r0, #2290649224	; 0x88888888
     8d2:	d004      	beq.n	8de <dwt_initialise+0x96>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
     8d4:	6822      	ldr	r2, [r4, #0]
     8d6:	8ad3      	ldrh	r3, [r2, #22]
     8d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     8dc:	82d3      	strh	r3, [r2, #22]
    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
     8de:	f005 030a 	and.w	r3, r5, #10
     8e2:	2b0a      	cmp	r3, #10
     8e4:	d107      	bne.n	8f6 <dwt_initialise+0xae>
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
     8e6:	201e      	movs	r0, #30
     8e8:	f002 fed1 	bl	368e <_dwt_otpread>
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
     8ec:	6823      	ldr	r3, [r4, #0]
     8ee:	f3c0 2007 	ubfx	r0, r0, #8, #8
     8f2:	72d8      	strb	r0, [r3, #11]
     8f4:	e002      	b.n	8fc <dwt_initialise+0xb4>
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
     8f6:	6823      	ldr	r3, [r4, #0]
     8f8:	2200      	movs	r2, #0
     8fa:	72da      	strb	r2, [r3, #11]
    if(DWT_READ_OTP_PID & config)
     8fc:	f015 0310 	ands.w	r3, r5, #16
     900:	6827      	ldr	r7, [r4, #0]
     902:	d027      	beq.n	954 <dwt_initialise+0x10c>
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
     904:	2006      	movs	r0, #6
     906:	f002 fec2 	bl	368e <_dwt_otpread>
     90a:	6038      	str	r0, [r7, #0]
    if(DWT_READ_OTP_LID & config)
     90c:	f015 0320 	ands.w	r3, r5, #32
     910:	6827      	ldr	r7, [r4, #0]
     912:	d021      	beq.n	958 <dwt_initialise+0x110>
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
     914:	2007      	movs	r0, #7
     916:	f002 feba 	bl	368e <_dwt_otpread>
     91a:	6078      	str	r0, [r7, #4]
    if(DWT_READ_OTP_BAT & config)
     91c:	f015 0240 	ands.w	r2, r5, #64	; 0x40
     920:	d01c      	beq.n	95c <dwt_initialise+0x114>
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
     922:	2008      	movs	r0, #8
     924:	f002 feb3 	bl	368e <_dwt_otpread>
     928:	6823      	ldr	r3, [r4, #0]
     92a:	7218      	strb	r0, [r3, #8]
    if(DWT_READ_OTP_TMP & config)
     92c:	f015 0280 	ands.w	r2, r5, #128	; 0x80
     930:	d017      	beq.n	962 <dwt_initialise+0x11a>
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
     932:	2009      	movs	r0, #9
     934:	f002 feab 	bl	368e <_dwt_otpread>
     938:	6823      	ldr	r3, [r4, #0]
     93a:	7258      	strb	r0, [r3, #9]
    if(!(DWT_DW_WAKE_UP & config))
     93c:	2e00      	cmp	r6, #0
     93e:	d138      	bne.n	9b2 <dwt_initialise+0x16a>
        if(DWT_LOADUCODE & config)
     940:	07ea      	lsls	r2, r5, #31
     942:	d511      	bpl.n	968 <dwt_initialise+0x120>
            _dwt_loaducodefromrom();
     944:	f002 ff45 	bl	37d2 <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
     948:	6822      	ldr	r2, [r4, #0]
     94a:	8ad3      	ldrh	r3, [r2, #22]
     94c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     950:	82d3      	strh	r3, [r2, #22]
     952:	e014      	b.n	97e <dwt_initialise+0x136>
        pdw1000local->partID = 0;
     954:	603b      	str	r3, [r7, #0]
     956:	e7d9      	b.n	90c <dwt_initialise+0xc4>
        pdw1000local->lotID = 0;
     958:	607b      	str	r3, [r7, #4]
     95a:	e7df      	b.n	91c <dwt_initialise+0xd4>
        pdw1000local->vBatP = 0;
     95c:	6823      	ldr	r3, [r4, #0]
     95e:	721a      	strb	r2, [r3, #8]
     960:	e7e4      	b.n	92c <dwt_initialise+0xe4>
        pdw1000local->tempP = 0;
     962:	6823      	ldr	r3, [r4, #0]
     964:	725a      	strb	r2, [r3, #9]
     966:	e7e9      	b.n	93c <dwt_initialise+0xf4>
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
     968:	2105      	movs	r1, #5
     96a:	2036      	movs	r0, #54	; 0x36
     96c:	f002 fe4e 	bl	360c <dwt_read16bitoffsetreg>
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
     970:	f64f 52ff 	movw	r2, #65023	; 0xfdff
     974:	4002      	ands	r2, r0
     976:	2105      	movs	r1, #5
     978:	2036      	movs	r0, #54	; 0x36
     97a:	f002 fe64 	bl	3646 <dwt_write16bitoffsetreg>
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
     97e:	2001      	movs	r0, #1
     980:	f002 febd 	bl	36fe <_dwt_enableclocks>
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
     984:	2200      	movs	r2, #0
     986:	210a      	movs	r1, #10
     988:	202c      	movs	r0, #44	; 0x2c
     98a:	f002 fe50 	bl	362e <dwt_write8bitoffsetreg>
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
     98e:	2100      	movs	r1, #0
     990:	2004      	movs	r0, #4
     992:	6825      	ldr	r5, [r4, #0]
     994:	f002 fe24 	bl	35e0 <dwt_read32bitoffsetreg>
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
     998:	6824      	ldr	r4, [r4, #0]
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
     99a:	6128      	str	r0, [r5, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
     99c:	8a63      	ldrh	r3, [r4, #18]
     99e:	f003 0303 	and.w	r3, r3, #3
     9a2:	72a3      	strb	r3, [r4, #10]
    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
     9a4:	2100      	movs	r1, #0
     9a6:	2008      	movs	r0, #8
     9a8:	f002 fe1a 	bl	35e0 <dwt_read32bitoffsetreg>
     9ac:	60e0      	str	r0, [r4, #12]
    return DWT_SUCCESS ;
     9ae:	2000      	movs	r0, #0
} // end dwt_initialise()
     9b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
     9b2:	076b      	lsls	r3, r5, #29
     9b4:	d4e3      	bmi.n	97e <dwt_initialise+0x136>
     9b6:	e7c7      	b.n	948 <dwt_initialise+0x100>
        return DWT_ERROR ;
     9b8:	f04f 30ff 	mov.w	r0, #4294967295
     9bc:	e7f8      	b.n	9b0 <dwt_initialise+0x168>
    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
     9be:	f015 0ff8 	tst.w	r5, #248	; 0xf8
     9c2:	f43f af57 	beq.w	874 <dwt_initialise+0x2c>
     9c6:	e758      	b.n	87a <dwt_initialise+0x32>
     9c8:	20001600 	.word	0x20001600
     9cc:	deca0130 	.word	0xdeca0130

000009d0 <openspi>:
 *
 * Low level abstract function to open and initialise access to the SPI device.
 * returns 0 for success, or -1 for error
 */
int openspi()
{
     9d0:	b538      	push	{r3, r4, r5, lr}
    spi_cfg = &spi_cfgs[0];
     9d2:	4c17      	ldr	r4, [pc, #92]	; (a30 <openspi+0x60>)
     9d4:	4b17      	ldr	r3, [pc, #92]	; (a34 <openspi+0x64>)

#ifdef __cplusplus
extern "C" {
#endif

K_SYSCALL_DECLARE1(K_SYSCALL_DEVICE_GET_BINDING, device_get_binding, struct device *, const char *, name)
     9d6:	4818      	ldr	r0, [pc, #96]	; (a38 <openspi+0x68>)
     9d8:	6023      	str	r3, [r4, #0]
     9da:	f001 ff03 	bl	27e4 <z_impl_device_get_binding>

	spi = device_get_binding(DT_SPI_1_NAME);
     9de:	4b17      	ldr	r3, [pc, #92]	; (a3c <openspi+0x6c>)
     9e0:	6018      	str	r0, [r3, #0]
	if (!spi) {
     9e2:	b928      	cbnz	r0, 9f0 <openspi+0x20>
		printk("Could not find SPI driver\n");
     9e4:	4816      	ldr	r0, [pc, #88]	; (a40 <openspi+0x70>)
     9e6:	f003 f97a 	bl	3cde <printk>
		return -1;
     9ea:	f04f 30ff 	mov.w	r0, #4294967295
	tx.buffers = &bufs[0];
	rx.buffers = &bufs[1];
	tx.count = 1;
	rx.count = 1;
    return 0;
} // end openspi()
     9ee:	bd38      	pop	{r3, r4, r5, pc}
	spi_cfg->operation = SPI_WORD_SET(8);
     9f0:	6823      	ldr	r3, [r4, #0]
	memset(&tx_buf[0], 0, 255);
     9f2:	4d14      	ldr	r5, [pc, #80]	; (a44 <openspi+0x74>)
	memset(&rx_buf[0], 0, 255);
     9f4:	4c14      	ldr	r4, [pc, #80]	; (a48 <openspi+0x78>)
	spi_cfg->operation = SPI_WORD_SET(8);
     9f6:	f44f 7280 	mov.w	r2, #256	; 0x100
     9fa:	809a      	strh	r2, [r3, #4]
	spi_cfg->frequency = 2000000;
     9fc:	4a13      	ldr	r2, [pc, #76]	; (a4c <openspi+0x7c>)
     9fe:	601a      	str	r2, [r3, #0]
	memset(&tx_buf[0], 0, 255);
     a00:	2100      	movs	r1, #0
     a02:	22ff      	movs	r2, #255	; 0xff
     a04:	4628      	mov	r0, r5
     a06:	f003 fa3e 	bl	3e86 <memset>
	memset(&rx_buf[0], 0, 255);
     a0a:	22ff      	movs	r2, #255	; 0xff
     a0c:	2100      	movs	r1, #0
     a0e:	4620      	mov	r0, r4
     a10:	f003 fa39 	bl	3e86 <memset>
	bufs[0].buf = &tx_buf[0];
     a14:	4b0e      	ldr	r3, [pc, #56]	; (a50 <openspi+0x80>)
	tx.buffers = &bufs[0];
     a16:	490f      	ldr	r1, [pc, #60]	; (a54 <openspi+0x84>)
	rx.buffers = &bufs[1];
     a18:	4a0f      	ldr	r2, [pc, #60]	; (a58 <openspi+0x88>)
	bufs[0].buf = &tx_buf[0];
     a1a:	601d      	str	r5, [r3, #0]
	bufs[1].buf = &rx_buf[0];	
     a1c:	609c      	str	r4, [r3, #8]
	tx.buffers = &bufs[0];
     a1e:	600b      	str	r3, [r1, #0]
	rx.buffers = &bufs[1];
     a20:	3308      	adds	r3, #8
     a22:	6013      	str	r3, [r2, #0]
	tx.count = 1;
     a24:	2301      	movs	r3, #1
     a26:	604b      	str	r3, [r1, #4]
	rx.count = 1;
     a28:	6053      	str	r3, [r2, #4]
    return 0;
     a2a:	2000      	movs	r0, #0
     a2c:	e7df      	b.n	9ee <openspi+0x1e>
     a2e:	bf00      	nop
     a30:	2000005c 	.word	0x2000005c
     a34:	20000060 	.word	0x20000060
     a38:	00004828 	.word	0x00004828
     a3c:	20000058 	.word	0x20000058
     a40:	0000482e 	.word	0x0000482e
     a44:	200003a3 	.word	0x200003a3
     a48:	200002a4 	.word	0x200002a4
     a4c:	001e8480 	.word	0x001e8480
     a50:	20000040 	.word	0x20000040
     a54:	20000090 	.word	0x20000090
     a58:	20000050 	.word	0x20000050

00000a5c <set_spi_speed_slow>:

int set_spi_speed_slow()
{
     a5c:	b508      	push	{r3, lr}
	spi_cfg = &spi_cfgs[0];
     a5e:	4a0a      	ldr	r2, [pc, #40]	; (a88 <set_spi_speed_slow+0x2c>)
     a60:	4b0a      	ldr	r3, [pc, #40]	; (a8c <set_spi_speed_slow+0x30>)
     a62:	6013      	str	r3, [r2, #0]
	spi_cfg->operation = SPI_WORD_SET(8);
     a64:	f44f 7280 	mov.w	r2, #256	; 0x100
     a68:	809a      	strh	r2, [r3, #4]
	spi_cfg->frequency = 2000000;
     a6a:	4a09      	ldr	r2, [pc, #36]	; (a90 <set_spi_speed_slow+0x34>)
     a6c:	601a      	str	r2, [r3, #0]

	memset(&tx_buf[0], 0, 255);
     a6e:	2100      	movs	r1, #0
     a70:	22ff      	movs	r2, #255	; 0xff
     a72:	4808      	ldr	r0, [pc, #32]	; (a94 <set_spi_speed_slow+0x38>)
     a74:	f003 fa07 	bl	3e86 <memset>
	memset(&rx_buf[0], 0, 255);
     a78:	22ff      	movs	r2, #255	; 0xff
     a7a:	2100      	movs	r1, #0
     a7c:	4806      	ldr	r0, [pc, #24]	; (a98 <set_spi_speed_slow+0x3c>)
}
     a7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	memset(&rx_buf[0], 0, 255);
     a82:	f003 ba00 	b.w	3e86 <memset>
     a86:	bf00      	nop
     a88:	2000005c 	.word	0x2000005c
     a8c:	20000060 	.word	0x20000060
     a90:	001e8480 	.word	0x001e8480
     a94:	200003a3 	.word	0x200003a3
     a98:	200002a4 	.word	0x200002a4

00000a9c <set_spi_speed_fast>:

int set_spi_speed_fast()
{
     a9c:	b508      	push	{r3, lr}
	spi_cfg = &spi_cfgs[1];
     a9e:	4b0b      	ldr	r3, [pc, #44]	; (acc <set_spi_speed_fast+0x30>)
     aa0:	4a0b      	ldr	r2, [pc, #44]	; (ad0 <set_spi_speed_fast+0x34>)
	spi_cfg->operation = SPI_WORD_SET(8);
	spi_cfg->frequency = 8000000;

	memset(&tx_buf[0], 0, 255);
     aa2:	480c      	ldr	r0, [pc, #48]	; (ad4 <set_spi_speed_fast+0x38>)
	spi_cfg = &spi_cfgs[1];
     aa4:	f103 010c 	add.w	r1, r3, #12
     aa8:	6011      	str	r1, [r2, #0]
	spi_cfg->operation = SPI_WORD_SET(8);
     aaa:	f44f 7280 	mov.w	r2, #256	; 0x100
     aae:	821a      	strh	r2, [r3, #16]
	spi_cfg->frequency = 8000000;
     ab0:	4a09      	ldr	r2, [pc, #36]	; (ad8 <set_spi_speed_fast+0x3c>)
     ab2:	60da      	str	r2, [r3, #12]
	memset(&tx_buf[0], 0, 255);
     ab4:	2100      	movs	r1, #0
     ab6:	22ff      	movs	r2, #255	; 0xff
     ab8:	f003 f9e5 	bl	3e86 <memset>
	memset(&rx_buf[0], 0, 255);
     abc:	22ff      	movs	r2, #255	; 0xff
     abe:	2100      	movs	r1, #0
     ac0:	4806      	ldr	r0, [pc, #24]	; (adc <set_spi_speed_fast+0x40>)
}
     ac2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	memset(&rx_buf[0], 0, 255);
     ac6:	f003 b9de 	b.w	3e86 <memset>
     aca:	bf00      	nop
     acc:	20000060 	.word	0x20000060
     ad0:	2000005c 	.word	0x2000005c
     ad4:	200003a3 	.word	0x200003a3
     ad8:	007a1200 	.word	0x007a1200
     adc:	200002a4 	.word	0x200002a4

00000ae0 <writetospi>:
 */
int writetospi(uint16 headerLength,
               const    uint8 *headerBuffer,
               uint32 bodyLength,
               const    uint8 *bodyBuffer)
{
     ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     ae4:	4698      	mov	r8, r3
     ae6:	4615      	mov	r5, r2
     ae8:	4604      	mov	r4, r0
     aea:	4689      	mov	r9, r1
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
     aec:	f002 ff04 	bl	38f8 <decamutexon>

	memcpy(&tx_buf[0], headerBuffer, headerLength);
     af0:	4e0f      	ldr	r6, [pc, #60]	; (b30 <writetospi+0x50>)
    stat = decamutexon() ;
     af2:	4607      	mov	r7, r0
	memcpy(&tx_buf[0], headerBuffer, headerLength);
     af4:	4622      	mov	r2, r4
     af6:	4649      	mov	r1, r9
     af8:	4630      	mov	r0, r6
     afa:	f003 f997 	bl	3e2c <memcpy>
	memcpy(&tx_buf[headerLength], bodyBuffer, bodyLength);
     afe:	462a      	mov	r2, r5
     b00:	4641      	mov	r1, r8
     b02:	1930      	adds	r0, r6, r4
     b04:	f003 f992 	bl	3e2c <memcpy>

    bufs[0].len = headerLength+bodyLength;
     b08:	4b0a      	ldr	r3, [pc, #40]	; (b34 <writetospi+0x54>)
				       const struct spi_buf_set *rx_bufs)
{
	const struct spi_driver_api *api =
		(const struct spi_driver_api *)dev->driver_api;

	return api->transceive(dev, config, tx_bufs, rx_bufs);
     b0a:	490b      	ldr	r1, [pc, #44]	; (b38 <writetospi+0x58>)
     b0c:	4a0b      	ldr	r2, [pc, #44]	; (b3c <writetospi+0x5c>)
     b0e:	6809      	ldr	r1, [r1, #0]
     b10:	442c      	add	r4, r5
     b12:	605c      	str	r4, [r3, #4]
    bufs[1].len = headerLength+bodyLength;
     b14:	60dc      	str	r4, [r3, #12]

    spi_transceive(spi, spi_cfg, &tx, &rx);
     b16:	4b0a      	ldr	r3, [pc, #40]	; (b40 <writetospi+0x60>)
     b18:	6818      	ldr	r0, [r3, #0]
     b1a:	6843      	ldr	r3, [r0, #4]
     b1c:	681c      	ldr	r4, [r3, #0]
     b1e:	4b09      	ldr	r3, [pc, #36]	; (b44 <writetospi+0x64>)
     b20:	47a0      	blx	r4
    decamutexoff(stat);
     b22:	4638      	mov	r0, r7
     b24:	f002 fef1 	bl	390a <decamutexoff>

    return 0;
} // end writetospi()
     b28:	2000      	movs	r0, #0
     b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     b2e:	bf00      	nop
     b30:	200003a3 	.word	0x200003a3
     b34:	20000040 	.word	0x20000040
     b38:	2000005c 	.word	0x2000005c
     b3c:	20000090 	.word	0x20000090
     b40:	20000058 	.word	0x20000058
     b44:	20000050 	.word	0x20000050

00000b48 <readfromspi>:
 */
int readfromspi(uint16 headerLength,
                const uint8 *headerBuffer,
                uint32 readlength,
                uint8 *readBuffer)
{
     b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     b4c:	4699      	mov	r9, r3
     b4e:	4604      	mov	r4, r0
     b50:	4616      	mov	r6, r2
     b52:	468a      	mov	sl, r1
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
     b54:	f002 fed0 	bl	38f8 <decamutexon>

	memset(&tx_buf[0], 0, headerLength+readlength);
     b58:	4f12      	ldr	r7, [pc, #72]	; (ba4 <readfromspi+0x5c>)
     b5a:	19a5      	adds	r5, r4, r6
    stat = decamutexon() ;
     b5c:	4680      	mov	r8, r0
	memset(&tx_buf[0], 0, headerLength+readlength);
     b5e:	462a      	mov	r2, r5
     b60:	2100      	movs	r1, #0
     b62:	4638      	mov	r0, r7
     b64:	f003 f98f 	bl	3e86 <memset>
	memcpy(&tx_buf[0], headerBuffer, headerLength);
     b68:	4622      	mov	r2, r4
     b6a:	4651      	mov	r1, sl
     b6c:	4638      	mov	r0, r7
     b6e:	f003 f95d 	bl	3e2c <memcpy>

    bufs[0].len = headerLength+readlength;
     b72:	4b0d      	ldr	r3, [pc, #52]	; (ba8 <readfromspi+0x60>)
     b74:	490d      	ldr	r1, [pc, #52]	; (bac <readfromspi+0x64>)
     b76:	605d      	str	r5, [r3, #4]
    bufs[1].len = headerLength+readlength;
     b78:	60dd      	str	r5, [r3, #12]
    spi_transceive(spi, spi_cfg, &tx, &rx);
     b7a:	4b0d      	ldr	r3, [pc, #52]	; (bb0 <readfromspi+0x68>)
     b7c:	4a0d      	ldr	r2, [pc, #52]	; (bb4 <readfromspi+0x6c>)
     b7e:	6818      	ldr	r0, [r3, #0]
     b80:	6809      	ldr	r1, [r1, #0]
     b82:	6843      	ldr	r3, [r0, #4]
     b84:	681d      	ldr	r5, [r3, #0]
     b86:	4b0c      	ldr	r3, [pc, #48]	; (bb8 <readfromspi+0x70>)
     b88:	47a8      	blx	r5

	memcpy(readBuffer, rx_buf+headerLength, readlength);
     b8a:	490c      	ldr	r1, [pc, #48]	; (bbc <readfromspi+0x74>)
     b8c:	4632      	mov	r2, r6
     b8e:	4421      	add	r1, r4
     b90:	4648      	mov	r0, r9
     b92:	f003 f94b 	bl	3e2c <memcpy>

    decamutexoff(stat);
     b96:	4640      	mov	r0, r8
     b98:	f002 feb7 	bl	390a <decamutexoff>

    return 0;
} // end readfromspi()
     b9c:	2000      	movs	r0, #0
     b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     ba2:	bf00      	nop
     ba4:	200003a3 	.word	0x200003a3
     ba8:	20000040 	.word	0x20000040
     bac:	2000005c 	.word	0x2000005c
     bb0:	20000058 	.word	0x20000058
     bb4:	20000090 	.word	0x20000090
     bb8:	20000050 	.word	0x20000050
     bbc:	200002a4 	.word	0x200002a4

00000bc0 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     bc0:	680b      	ldr	r3, [r1, #0]
     bc2:	3301      	adds	r3, #1
     bc4:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     bc6:	4b01      	ldr	r3, [pc, #4]	; (bcc <char_out+0xc>)
     bc8:	681b      	ldr	r3, [r3, #0]
     bca:	4718      	bx	r3
     bcc:	20001604 	.word	0x20001604

00000bd0 <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
     bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     bd4:	b085      	sub	sp, #20
     bd6:	469b      	mov	fp, r3
     bd8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
     bda:	f8df a090 	ldr.w	sl, [pc, #144]	; c6c <_printk_dec_ulong+0x9c>
     bde:	2c01      	cmp	r4, #1
     be0:	bfb8      	it	lt
     be2:	2401      	movlt	r4, #1
     be4:	2b01      	cmp	r3, #1
     be6:	bf0c      	ite	eq
     be8:	2330      	moveq	r3, #48	; 0x30
     bea:	2320      	movne	r3, #32
     bec:	4615      	mov	r5, r2
     bee:	4680      	mov	r8, r0
     bf0:	4689      	mov	r9, r1
     bf2:	9401      	str	r4, [sp, #4]
     bf4:	9302      	str	r3, [sp, #8]
     bf6:	2601      	movs	r6, #1
     bf8:	270a      	movs	r7, #10
     bfa:	2200      	movs	r2, #0
     bfc:	f10a 0401 	add.w	r4, sl, #1
	if (min_width <= 0) {
		min_width = 1;
	}

	while (pos >= 9) {
		if (found_largest_digit != 0 || remainder > pos) {
     c00:	b90a      	cbnz	r2, c06 <_printk_dec_ulong+0x36>
     c02:	45aa      	cmp	sl, r5
     c04:	d21f      	bcs.n	c46 <_printk_dec_ulong+0x76>
			found_largest_digit = 1;
			out((int)((remainder / (pos + 1)) + 48), ctx);
     c06:	fbb5 f0f4 	udiv	r0, r5, r4
     c0a:	4649      	mov	r1, r9
     c0c:	3030      	adds	r0, #48	; 0x30
     c0e:	47c0      	blx	r8
			digits++;
     c10:	3601      	adds	r6, #1
			found_largest_digit = 1;
     c12:	2201      	movs	r2, #1
		} else if (remaining <= min_width
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
		}
		remaining--;
     c14:	3f01      	subs	r7, #1
	while (pos >= 9) {
     c16:	2f01      	cmp	r7, #1
		remainder %= (pos + 1);
     c18:	fbb5 f1f4 	udiv	r1, r5, r4
		pos /= 10;
     c1c:	f04f 030a 	mov.w	r3, #10
		remainder %= (pos + 1);
     c20:	fb04 5511 	mls	r5, r4, r1, r5
		pos /= 10;
     c24:	fbba faf3 	udiv	sl, sl, r3
	while (pos >= 9) {
     c28:	d1e8      	bne.n	bfc <_printk_dec_ulong+0x2c>
	}
	out((int)(remainder + 48), ctx);
     c2a:	4649      	mov	r1, r9
     c2c:	f105 0030 	add.w	r0, r5, #48	; 0x30
     c30:	47c0      	blx	r8

	if (padding == PAD_SPACE_AFTER) {
     c32:	f1bb 0f03 	cmp.w	fp, #3
     c36:	d103      	bne.n	c40 <_printk_dec_ulong+0x70>
		remaining = min_width - digits;
     c38:	9b01      	ldr	r3, [sp, #4]
     c3a:	1b9c      	subs	r4, r3, r6
		while (remaining-- > 0) {
     c3c:	2c00      	cmp	r4, #0
     c3e:	dc0f      	bgt.n	c60 <_printk_dec_ulong+0x90>
			out(' ', ctx);
		}
	}
}
     c40:	b005      	add	sp, #20
     c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if (remaining <= min_width
     c46:	9b01      	ldr	r3, [sp, #4]
     c48:	42bb      	cmp	r3, r7
     c4a:	dbe3      	blt.n	c14 <_printk_dec_ulong+0x44>
				&& padding < PAD_SPACE_AFTER) {
     c4c:	f1bb 0f02 	cmp.w	fp, #2
     c50:	d8e0      	bhi.n	c14 <_printk_dec_ulong+0x44>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     c52:	4649      	mov	r1, r9
     c54:	9802      	ldr	r0, [sp, #8]
     c56:	9203      	str	r2, [sp, #12]
			digits++;
     c58:	3601      	adds	r6, #1
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     c5a:	47c0      	blx	r8
			digits++;
     c5c:	9a03      	ldr	r2, [sp, #12]
     c5e:	e7d9      	b.n	c14 <_printk_dec_ulong+0x44>
			out(' ', ctx);
     c60:	4649      	mov	r1, r9
     c62:	2020      	movs	r0, #32
     c64:	47c0      	blx	r8
     c66:	3c01      	subs	r4, #1
     c68:	e7e8      	b.n	c3c <_printk_dec_ulong+0x6c>
     c6a:	bf00      	nop
     c6c:	3b9ac9ff 	.word	0x3b9ac9ff

00000c70 <__printk_hook_install>:
	_char_out = fn;
     c70:	4b01      	ldr	r3, [pc, #4]	; (c78 <__printk_hook_install+0x8>)
     c72:	6018      	str	r0, [r3, #0]
}
     c74:	4770      	bx	lr
     c76:	bf00      	nop
     c78:	20001604 	.word	0x20001604

00000c7c <vprintk>:
{
     c7c:	b513      	push	{r0, r1, r4, lr}
	struct out_context ctx = { 0 };
     c7e:	ac02      	add	r4, sp, #8
     c80:	2300      	movs	r3, #0
     c82:	f844 3d04 	str.w	r3, [r4, #-4]!
	_vprintk(char_out, &ctx, fmt, ap);
     c86:	4602      	mov	r2, r0
     c88:	460b      	mov	r3, r1
     c8a:	4803      	ldr	r0, [pc, #12]	; (c98 <vprintk+0x1c>)
     c8c:	4621      	mov	r1, r4
     c8e:	f002 feca 	bl	3a26 <_vprintk>
}
     c92:	b002      	add	sp, #8
     c94:	bd10      	pop	{r4, pc}
     c96:	bf00      	nop
     c98:	00000bc1 	.word	0x00000bc1

00000c9c <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set((uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(struct device *arg)
{
     c9c:	b510      	push	{r4, lr}
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     c9e:	f04f 0320 	mov.w	r3, #32
     ca2:	f3ef 8411 	mrs	r4, BASEPRI
     ca6:	f383 8811 	msr	BASEPRI, r3
     caa:	f3bf 8f6f 	isb	sy

	ARG_UNUSED(arg);

	key = irq_lock();

	SystemInit();
     cae:	f000 f85b 	bl	d68 <SystemInit>

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
     cb2:	4a09      	ldr	r2, [pc, #36]	; (cd8 <nordicsemi_nrf52_init+0x3c>)
     cb4:	2301      	movs	r3, #1
     cb6:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
__STATIC_INLINE void nrf_power_dcdcen_set(bool enable)
{
    NRF_POWER->DCDCEN = (enable ?
     cba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     cbe:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
static ALWAYS_INLINE void _ClearFaults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
     cc2:	4b06      	ldr	r3, [pc, #24]	; (cdc <nordicsemi_nrf52_init+0x40>)
     cc4:	f04f 32ff 	mov.w	r2, #4294967295
     cc8:	629a      	str	r2, [r3, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
     cca:	62da      	str	r2, [r3, #44]	; 0x2c
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     ccc:	f384 8811 	msr	BASEPRI, r4
     cd0:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     cd4:	2000      	movs	r0, #0
     cd6:	bd10      	pop	{r4, pc}
     cd8:	4001e000 	.word	0x4001e000
     cdc:	e000ed00 	.word	0xe000ed00

00000ce0 <z_arch_busy_wait>:
#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)


__STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     ce0:	b120      	cbz	r0, cec <z_arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     ce2:	4b03      	ldr	r3, [pc, #12]	; (cf0 <z_arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
     ce4:	0180      	lsls	r0, r0, #6
     ce6:	f043 0301 	orr.w	r3, r3, #1
     cea:	4718      	bx	r3

void z_arch_busy_wait(u32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
     cec:	4770      	bx	lr
     cee:	bf00      	nop
     cf0:	000046b0 	.word	0x000046b0

00000cf4 <errata_108>:
}


static bool errata_12(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     cf4:	4b0c      	ldr	r3, [pc, #48]	; (d28 <errata_108+0x34>)
     cf6:	781b      	ldrb	r3, [r3, #0]
     cf8:	2b06      	cmp	r3, #6
     cfa:	d110      	bne.n	d1e <errata_108+0x2a>
     cfc:	4b0b      	ldr	r3, [pc, #44]	; (d2c <errata_108+0x38>)
     cfe:	681b      	ldr	r3, [r3, #0]
     d00:	071a      	lsls	r2, r3, #28
     d02:	d10c      	bne.n	d1e <errata_108+0x2a>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     d04:	4b0a      	ldr	r3, [pc, #40]	; (d30 <errata_108+0x3c>)
     d06:	6818      	ldr	r0, [r3, #0]
     d08:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
     d0c:	2b30      	cmp	r3, #48	; 0x30
     d0e:	d008      	beq.n	d22 <errata_108+0x2e>
            return true;
        }
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x40){
     d10:	f000 00e0 	and.w	r0, r0, #224	; 0xe0
     d14:	f1a0 0340 	sub.w	r3, r0, #64	; 0x40
     d18:	4258      	negs	r0, r3
     d1a:	4158      	adcs	r0, r3
     d1c:	4770      	bx	lr
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
            return true;
        }
    }

    return false;
     d1e:	2000      	movs	r0, #0
     d20:	4770      	bx	lr
            return true;
     d22:	2001      	movs	r0, #1
}
     d24:	4770      	bx	lr
     d26:	bf00      	nop
     d28:	f0000fe0 	.word	0xf0000fe0
     d2c:	f0000fe4 	.word	0xf0000fe4
     d30:	f0000fe8 	.word	0xf0000fe8

00000d34 <errata_16>:

static bool errata_16(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     d34:	4b09      	ldr	r3, [pc, #36]	; (d5c <errata_16+0x28>)
     d36:	781b      	ldrb	r3, [r3, #0]
     d38:	2b06      	cmp	r3, #6
     d3a:	d10c      	bne.n	d56 <errata_16+0x22>
     d3c:	4b08      	ldr	r3, [pc, #32]	; (d60 <errata_16+0x2c>)
     d3e:	681b      	ldr	r3, [r3, #0]
     d40:	071a      	lsls	r2, r3, #28
     d42:	d108      	bne.n	d56 <errata_16+0x22>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     d44:	4b07      	ldr	r3, [pc, #28]	; (d64 <errata_16+0x30>)
     d46:	6818      	ldr	r0, [r3, #0]
     d48:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
     d4c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
     d50:	4258      	negs	r0, r3
     d52:	4158      	adcs	r0, r3
     d54:	4770      	bx	lr
            return true;
        }
    }

    return false;
     d56:	2000      	movs	r0, #0
}
     d58:	4770      	bx	lr
     d5a:	bf00      	nop
     d5c:	f0000fe0 	.word	0xf0000fe0
     d60:	f0000fe4 	.word	0xf0000fe4
     d64:	f0000fe8 	.word	0xf0000fe8

00000d68 <SystemInit>:
{
     d68:	b508      	push	{r3, lr}
    if (errata_12()){
     d6a:	f7ff ffc3 	bl	cf4 <errata_108>
     d6e:	b128      	cbz	r0, d7c <SystemInit+0x14>
        *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
     d70:	4b78      	ldr	r3, [pc, #480]	; (f54 <SystemInit+0x1ec>)
     d72:	4a79      	ldr	r2, [pc, #484]	; (f58 <SystemInit+0x1f0>)
     d74:	681b      	ldr	r3, [r3, #0]
     d76:	f3c3 2304 	ubfx	r3, r3, #8, #5
     d7a:	6013      	str	r3, [r2, #0]
    if (errata_16()){
     d7c:	f7ff ffda 	bl	d34 <errata_16>
     d80:	b110      	cbz	r0, d88 <SystemInit+0x20>
        *(volatile uint32_t *)0x4007C074 = 3131961357ul;
     d82:	4b76      	ldr	r3, [pc, #472]	; (f5c <SystemInit+0x1f4>)
     d84:	4a76      	ldr	r2, [pc, #472]	; (f60 <SystemInit+0x1f8>)
     d86:	601a      	str	r2, [r3, #0]
    if (errata_31()){
     d88:	f7ff ffb4 	bl	cf4 <errata_108>
     d8c:	b128      	cbz	r0, d9a <SystemInit+0x32>
        *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
     d8e:	4b75      	ldr	r3, [pc, #468]	; (f64 <SystemInit+0x1fc>)
     d90:	4a75      	ldr	r2, [pc, #468]	; (f68 <SystemInit+0x200>)
     d92:	681b      	ldr	r3, [r3, #0]
     d94:	f3c3 3342 	ubfx	r3, r3, #13, #3
     d98:	6013      	str	r3, [r2, #0]
    if (errata_32()){
     d9a:	f7ff ffcb 	bl	d34 <errata_16>
     d9e:	b120      	cbz	r0, daa <SystemInit+0x42>
        CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
     da0:	4a72      	ldr	r2, [pc, #456]	; (f6c <SystemInit+0x204>)
     da2:	68d3      	ldr	r3, [r2, #12]
     da4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
     da8:	60d3      	str	r3, [r2, #12]
    if (errata_36()){
     daa:	f7ff ffa3 	bl	cf4 <errata_108>
     dae:	b140      	cbz	r0, dc2 <SystemInit+0x5a>
        NRF_CLOCK->EVENTS_DONE = 0;
     db0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     db4:	2200      	movs	r2, #0
     db6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
        NRF_CLOCK->EVENTS_CTTO = 0;
     dba:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
        NRF_CLOCK->CTIV = 0;
     dbe:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    if (errata_37()){
     dc2:	f7ff ffb7 	bl	d34 <errata_16>
     dc6:	b110      	cbz	r0, dce <SystemInit+0x66>
        *(volatile uint32_t *)0x400005A0 = 0x3;
     dc8:	4b69      	ldr	r3, [pc, #420]	; (f70 <SystemInit+0x208>)
     dca:	2203      	movs	r2, #3
     dcc:	601a      	str	r2, [r3, #0]
    if (errata_57()){
     dce:	f7ff ffb1 	bl	d34 <errata_16>
     dd2:	b140      	cbz	r0, de6 <SystemInit+0x7e>
        *(volatile uint32_t *)0x40005610 = 0x00000005;
     dd4:	4b67      	ldr	r3, [pc, #412]	; (f74 <SystemInit+0x20c>)
     dd6:	2205      	movs	r2, #5
     dd8:	601a      	str	r2, [r3, #0]
        *(volatile uint32_t *)0x40005688 = 0x00000001;
     dda:	2201      	movs	r2, #1
     ddc:	679a      	str	r2, [r3, #120]	; 0x78
        *(volatile uint32_t *)0x40005618 = 0x00000000;
     dde:	2200      	movs	r2, #0
     de0:	609a      	str	r2, [r3, #8]
        *(volatile uint32_t *)0x40005614 = 0x0000003F;
     de2:	223f      	movs	r2, #63	; 0x3f
     de4:	605a      	str	r2, [r3, #4]
    return false;
}

static bool errata_66(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     de6:	4b64      	ldr	r3, [pc, #400]	; (f78 <SystemInit+0x210>)
     de8:	781b      	ldrb	r3, [r3, #0]
     dea:	2b06      	cmp	r3, #6
     dec:	d150      	bne.n	e90 <SystemInit+0x128>
     dee:	4b63      	ldr	r3, [pc, #396]	; (f7c <SystemInit+0x214>)
     df0:	681b      	ldr	r3, [r3, #0]
     df2:	0719      	lsls	r1, r3, #28
     df4:	d14c      	bne.n	e90 <SystemInit+0x128>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
     df6:	4b62      	ldr	r3, [pc, #392]	; (f80 <SystemInit+0x218>)
     df8:	681b      	ldr	r3, [r3, #0]
     dfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     dfe:	2b50      	cmp	r3, #80	; 0x50
     e00:	d146      	bne.n	e90 <SystemInit+0x128>
        NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
     e02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     e06:	4b5f      	ldr	r3, [pc, #380]	; (f84 <SystemInit+0x21c>)
     e08:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
     e0c:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
        NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
     e10:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
     e14:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
        NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
     e18:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
     e1c:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
        NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
     e20:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
     e24:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
        NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
     e28:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
     e2c:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
        NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
     e30:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
     e34:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
        NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
     e38:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
     e3c:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
        NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
     e40:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
     e44:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
        NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
     e48:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
     e4c:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
        NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
     e50:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
     e54:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
        NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
     e58:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
     e5c:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
        NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
     e60:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
     e64:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
        NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
     e68:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
     e6c:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
        NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
     e70:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
     e74:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
        NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
     e78:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
     e7c:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
        NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
     e80:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
     e84:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
        NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
     e88:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
     e8c:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    if (errata_108()){
     e90:	f7ff ff30 	bl	cf4 <errata_108>
     e94:	b128      	cbz	r0, ea2 <SystemInit+0x13a>
        *(volatile uint32_t *)0x40000EE4 = *(volatile uint32_t *)0x10000258 & 0x0000004F;
     e96:	4b3c      	ldr	r3, [pc, #240]	; (f88 <SystemInit+0x220>)
     e98:	4a3c      	ldr	r2, [pc, #240]	; (f8c <SystemInit+0x224>)
     e9a:	681b      	ldr	r3, [r3, #0]
     e9c:	f003 034f 	and.w	r3, r3, #79	; 0x4f
     ea0:	6013      	str	r3, [r2, #0]
    if (errata_136()){
     ea2:	f7ff ff27 	bl	cf4 <errata_108>
     ea6:	b148      	cbz	r0, ebc <SystemInit+0x154>
        if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
     ea8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     eac:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
     eb0:	07d2      	lsls	r2, r2, #31
            NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
     eb2:	bf44      	itt	mi
     eb4:	f06f 0201 	mvnmi.w	r2, #1
     eb8:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
}


static bool errata_182(void)
{
    if (*(uint32_t *)0x10000130ul == 0x6ul){
     ebc:	4b34      	ldr	r3, [pc, #208]	; (f90 <SystemInit+0x228>)
     ebe:	681b      	ldr	r3, [r3, #0]
     ec0:	2b06      	cmp	r3, #6
     ec2:	d108      	bne.n	ed6 <SystemInit+0x16e>
        if (*(uint32_t *)0x10000134ul == 0x6ul){
     ec4:	4b33      	ldr	r3, [pc, #204]	; (f94 <SystemInit+0x22c>)
     ec6:	681b      	ldr	r3, [r3, #0]
     ec8:	2b06      	cmp	r3, #6
        *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
     eca:	bf01      	itttt	eq
     ecc:	4a32      	ldreq	r2, [pc, #200]	; (f98 <SystemInit+0x230>)
     ece:	6813      	ldreq	r3, [r2, #0]
     ed0:	f443 6380 	orreq.w	r3, r3, #1024	; 0x400
     ed4:	6013      	streq	r3, [r2, #0]
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
     ed6:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
     eda:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
     ede:	2a00      	cmp	r2, #0
     ee0:	db03      	blt.n	eea <SystemInit+0x182>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
     ee2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
     ee6:	2b00      	cmp	r3, #0
     ee8:	da2f      	bge.n	f4a <SystemInit+0x1e2>
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Wen << NVMC_CONFIG_WEN_Pos;
     eea:	4b2c      	ldr	r3, [pc, #176]	; (f9c <SystemInit+0x234>)
     eec:	2201      	movs	r2, #1
     eee:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
     ef2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
     ef6:	2a00      	cmp	r2, #0
     ef8:	d0fb      	beq.n	ef2 <SystemInit+0x18a>
            NRF_UICR->PSELRESET[0] = 21;
     efa:	f04f 2210 	mov.w	r2, #268439552	; 0x10001000
     efe:	2115      	movs	r1, #21
     f00:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
     f04:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
     f08:	2a00      	cmp	r2, #0
     f0a:	d0fb      	beq.n	f04 <SystemInit+0x19c>
            NRF_UICR->PSELRESET[1] = 21;
     f0c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
     f10:	2215      	movs	r2, #21
     f12:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
     f16:	4b21      	ldr	r3, [pc, #132]	; (f9c <SystemInit+0x234>)
     f18:	461a      	mov	r2, r3
     f1a:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
     f1e:	2900      	cmp	r1, #0
     f20:	d0fb      	beq.n	f1a <SystemInit+0x1b2>
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Ren << NVMC_CONFIG_WEN_Pos;
     f22:	2100      	movs	r1, #0
     f24:	f8c3 1504 	str.w	r1, [r3, #1284]	; 0x504
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
     f28:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
     f2c:	2b00      	cmp	r3, #0
     f2e:	d0fb      	beq.n	f28 <SystemInit+0x1c0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     f30:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
     f34:	491a      	ldr	r1, [pc, #104]	; (fa0 <SystemInit+0x238>)
     f36:	4b1b      	ldr	r3, [pc, #108]	; (fa4 <SystemInit+0x23c>)
     f38:	68ca      	ldr	r2, [r1, #12]
     f3a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
     f3e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
     f40:	60cb      	str	r3, [r1, #12]
     f42:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
     f46:	bf00      	nop
     f48:	e7fd      	b.n	f46 <SystemInit+0x1de>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
     f4a:	4b17      	ldr	r3, [pc, #92]	; (fa8 <SystemInit+0x240>)
     f4c:	4a17      	ldr	r2, [pc, #92]	; (fac <SystemInit+0x244>)
     f4e:	601a      	str	r2, [r3, #0]
}
     f50:	bd08      	pop	{r3, pc}
     f52:	bf00      	nop
     f54:	10000324 	.word	0x10000324
     f58:	40013540 	.word	0x40013540
     f5c:	4007c074 	.word	0x4007c074
     f60:	baadf00d 	.word	0xbaadf00d
     f64:	10000244 	.word	0x10000244
     f68:	4000053c 	.word	0x4000053c
     f6c:	e000edf0 	.word	0xe000edf0
     f70:	400005a0 	.word	0x400005a0
     f74:	40005610 	.word	0x40005610
     f78:	f0000fe0 	.word	0xf0000fe0
     f7c:	f0000fe4 	.word	0xf0000fe4
     f80:	f0000fe8 	.word	0xf0000fe8
     f84:	4000c000 	.word	0x4000c000
     f88:	10000258 	.word	0x10000258
     f8c:	40000ee4 	.word	0x40000ee4
     f90:	10000130 	.word	0x10000130
     f94:	10000134 	.word	0x10000134
     f98:	4000173c 	.word	0x4000173c
     f9c:	4001e000 	.word	0x4001e000
     fa0:	e000ed00 	.word	0xe000ed00
     fa4:	05fa0004 	.word	0x05fa0004
     fa8:	20001608 	.word	0x20001608
     fac:	03d09000 	.word	0x03d09000

00000fb0 <nrfx_spim_init>:

nrfx_err_t nrfx_spim_init(nrfx_spim_t  const * const p_instance,
                          nrfx_spim_config_t const * p_config,
                          nrfx_spim_evt_handler_t    handler,
                          void                     * p_context)
{
     fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    NRFX_ASSERT(p_config);
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
     fb4:	7904      	ldrb	r4, [r0, #4]
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
     fb6:	4d4f      	ldr	r5, [pc, #316]	; (10f4 <nrfx_spim_init+0x144>)
{
     fb8:	4694      	mov	ip, r2
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
     fba:	2224      	movs	r2, #36	; 0x24
     fbc:	4362      	muls	r2, r4
     fbe:	18ae      	adds	r6, r5, r2
     fc0:	7f37      	ldrb	r7, [r6, #28]
     fc2:	2f00      	cmp	r7, #0
     fc4:	f040 8093 	bne.w	10ee <nrfx_spim_init+0x13e>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
#endif

    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
     fc8:	6800      	ldr	r0, [r0, #0]
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
     fca:	f845 c002 	str.w	ip, [r5, r2]
    p_cb->p_context = p_context;
     fce:	6073      	str	r3, [r6, #4]
     fd0:	f891 e000 	ldrb.w	lr, [r1]
    // Configure pins used by the peripheral:
    // - SCK - output with initial value corresponding with the SPI mode used:
    //   0 - for modes 0 and 1 (CPOL = 0), 1 - for modes 2 and 3 (CPOL = 1);
    //   according to the reference manual guidelines this pin and its input
    //   buffer must always be connected for the SPI to work.
    if (p_config->mode <= NRF_SPIM_MODE_1)
     fd4:	7b0f      	ldrb	r7, [r1, #12]
     fd6:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
     fda:	2301      	movs	r3, #1
     fdc:	fa03 f30e 	lsl.w	r3, r3, lr
     fe0:	2f01      	cmp	r7, #1
}


__STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
{
    p_reg->OUTCLR = clr_mask;
     fe2:	bf94      	ite	ls
     fe4:	f8c6 350c 	strls.w	r3, [r6, #1292]	; 0x50c
    p_reg->OUTSET = set_mask;
     fe8:	f8c6 3508 	strhi.w	r3, [r6, #1288]	; 0x508
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
     fec:	f50e 73e0 	add.w	r3, lr, #448	; 0x1c0
     ff0:	2201      	movs	r2, #1
     ff2:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
                 NRF_GPIO_PIN_INPUT_CONNECT,
                 NRF_GPIO_PIN_NOPULL,
                 NRF_GPIO_PIN_S0S1,
                 NRF_GPIO_PIN_NOSENSE);
    // - MOSI (optional) - output with initial value 0,
    if (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
     ff6:	784b      	ldrb	r3, [r1, #1]
     ff8:	2bff      	cmp	r3, #255	; 0xff
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
     ffa:	bf1f      	itttt	ne
     ffc:	409a      	lslne	r2, r3
    p_reg->OUTCLR = clr_mask;
     ffe:	f8c6 250c 	strne.w	r2, [r6, #1292]	; 0x50c
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1002:	f503 72e0 	addne.w	r2, r3, #448	; 0x1c0
    1006:	f04f 0803 	movne.w	r8, #3
    100a:	bf18      	it	ne
    100c:	f846 8022 	strne.w	r8, [r6, r2, lsl #2]
    else
    {
        mosi_pin = NRF_SPIM_PIN_NOT_CONNECTED;
    }
    // - MISO (optional) - input,
    if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
    1010:	788e      	ldrb	r6, [r1, #2]
        mosi_pin = NRF_SPIM_PIN_NOT_CONNECTED;
    1012:	bf08      	it	eq
    1014:	f04f 33ff 	moveq.w	r3, #4294967295
    if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
    1018:	2eff      	cmp	r6, #255	; 0xff
    101a:	bf1f      	itttt	ne
    101c:	f506 72e0 	addne.w	r2, r6, #448	; 0x1c0
    1020:	f04f 49a0 	movne.w	r9, #1342177280	; 0x50000000
    1024:	f04f 0a04 	movne.w	sl, #4
    1028:	f849 a022 	strne.w	sl, [r9, r2, lsl #2]
    }
    else
    {
        miso_pin = NRF_SPIM_PIN_NOT_CONNECTED;
    }
    p_cb->miso_pin = p_config->miso_pin;
    102c:	f04f 0224 	mov.w	r2, #36	; 0x24
    1030:	fb02 5204 	mla	r2, r2, r4, r5
        miso_pin = p_config->miso_pin;
    1034:	bf18      	it	ne
    1036:	46b0      	movne	r8, r6
    p_cb->miso_pin = p_config->miso_pin;
    1038:	f882 6020 	strb.w	r6, [r2, #32]
    // - Slave Select (optional) - output with initial value 1 (inactive).

    // 'p_cb->ss_pin' variable is used during transfers to check if SS pin should be toggled,
    // so this field needs to be initialized even if the pin is not used.
    p_cb->ss_pin = p_config->ss_pin;
    103c:	78ce      	ldrb	r6, [r1, #3]
    103e:	77d6      	strb	r6, [r2, #31]
        miso_pin = NRF_SPIM_PIN_NOT_CONNECTED;
    1040:	bf08      	it	eq
    1042:	f04f 38ff 	moveq.w	r8, #4294967295

    if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    1046:	2eff      	cmp	r6, #255	; 0xff
    1048:	d014      	beq.n	1074 <nrfx_spim_init+0xc4>
    {
        if (p_config->ss_active_high)
    104a:	f891 9004 	ldrb.w	r9, [r1, #4]
    104e:	2201      	movs	r2, #1
    1050:	40b2      	lsls	r2, r6
    1052:	f04f 4aa0 	mov.w	sl, #1342177280	; 0x50000000
    1056:	f1b9 0f00 	cmp.w	r9, #0
    105a:	d03f      	beq.n	10dc <nrfx_spim_init+0x12c>
    p_reg->OUTCLR = clr_mask;
    105c:	f8ca 250c 	str.w	r2, [sl, #1292]	; 0x50c
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1060:	f506 76e0 	add.w	r6, r6, #448	; 0x1c0
    1064:	2203      	movs	r2, #3
    1066:	f84a 2026 	str.w	r2, [sl, r6, lsl #2]
                                   (p_config->ss_active_high == true ?
                                        NRF_SPIM_CSN_POL_HIGH : NRF_SPIM_CSN_POL_LOW),
                                   p_config->ss_duration);
        }
#endif
        p_cb->ss_active_high = p_config->ss_active_high;
    106a:	2224      	movs	r2, #36	; 0x24
    106c:	fb02 5204 	mla	r2, r2, r4, r5
    1070:	f882 901e 	strb.w	r9, [r2, #30]
__STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
                                       uint32_t sck_pin,
                                       uint32_t mosi_pin,
                                       uint32_t miso_pin)
{
    p_reg->PSEL.SCK  = sck_pin;
    1074:	f8c0 e508 	str.w	lr, [r0, #1288]	; 0x508
    p_reg->PSEL.MOSI = mosi_pin;
    1078:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
#endif // defined(SPIM_STALLSTAT_TX_Msk)

__STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type * p_reg,
                                            nrf_spim_frequency_t frequency)
{
    p_reg->FREQUENCY = frequency;
    107c:	688b      	ldr	r3, [r1, #8]
    p_reg->PSEL.MISO = miso_pin;
    107e:	f8c0 8510 	str.w	r8, [r0, #1296]	; 0x510
    p_reg->FREQUENCY = frequency;
    1082:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
__STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type * p_reg,
                                        nrf_spim_mode_t spi_mode,
                                        nrf_spim_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
        SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
    1086:	7b4b      	ldrb	r3, [r1, #13]
    1088:	3300      	adds	r3, #0
    108a:	bf18      	it	ne
    108c:	2301      	movne	r3, #1
    switch (spi_mode)
    108e:	2f02      	cmp	r7, #2
    1090:	d027      	beq.n	10e2 <nrfx_spim_init+0x132>
    1092:	2f03      	cmp	r7, #3
    1094:	d028      	beq.n	10e8 <nrfx_spim_init+0x138>
    1096:	2f01      	cmp	r7, #1
    1098:	d101      	bne.n	109e <nrfx_spim_init+0xee>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
        break;

    case NRF_SPIM_MODE_1:
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
    109a:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPIM_MODE_3:
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
    109e:	f8c0 3554 	str.w	r3, [r0, #1364]	; 0x554
}

__STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
                                      uint8_t orc)
{
    p_reg->ORC = orc;
    10a2:	798b      	ldrb	r3, [r1, #6]
    10a4:	f8c0 35c0 	str.w	r3, [r0, #1472]	; 0x5c0
    nrf_spim_frequency_set(p_spim, p_config->frequency);
    nrf_spim_configure(p_spim, p_config->mode, p_config->bit_order);

    nrf_spim_orc_set(p_spim, p_config->orc);

    if (p_cb->handler)
    10a8:	f1bc 0f00 	cmp.w	ip, #0
    10ac:	d002      	beq.n	10b4 <nrfx_spim_init+0x104>
    p_reg->INTENSET = spim_int_mask;
    10ae:	2340      	movs	r3, #64	; 0x40
    10b0:	f8c0 3304 	str.w	r3, [r0, #772]	; 0x304
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
    10b4:	2307      	movs	r3, #7
    10b6:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500
        nrf_spim_int_enable(p_spim, NRF_SPIM_INT_END_MASK);
    }

    nrf_spim_enable(p_spim);

    if (p_cb->handler)
    10ba:	f1bc 0f00 	cmp.w	ip, #0
    10be:	d003      	beq.n	10c8 <nrfx_spim_init+0x118>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
    10c0:	f340 3007 	sbfx	r0, r0, #12, #8
    10c4:	f000 fd9a 	bl	1bfc <z_arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
    10c8:	2324      	movs	r3, #36	; 0x24
    10ca:	fb03 5404 	mla	r4, r3, r4, r5
    10ce:	2300      	movs	r3, #0
    10d0:	7763      	strb	r3, [r4, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    10d2:	4809      	ldr	r0, [pc, #36]	; (10f8 <nrfx_spim_init+0x148>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    10d4:	2301      	movs	r3, #1
    10d6:	7723      	strb	r3, [r4, #28]
}
    10d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    p_reg->OUTSET = set_mask;
    10dc:	f8ca 2508 	str.w	r2, [sl, #1288]	; 0x508
    10e0:	e7be      	b.n	1060 <nrfx_spim_init+0xb0>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    10e2:	f043 0304 	orr.w	r3, r3, #4
    10e6:	e7da      	b.n	109e <nrfx_spim_init+0xee>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    10e8:	f043 0306 	orr.w	r3, r3, #6
    10ec:	e7d7      	b.n	109e <nrfx_spim_init+0xee>
        return err_code;
    10ee:	4803      	ldr	r0, [pc, #12]	; (10fc <nrfx_spim_init+0x14c>)
    10f0:	e7f2      	b.n	10d8 <nrfx_spim_init+0x128>
    10f2:	bf00      	nop
    10f4:	20000098 	.word	0x20000098
    10f8:	0bad0000 	.word	0x0bad0000
    10fc:	0bad0005 	.word	0x0bad0005

00001100 <nrfx_spim_xfer>:
}

nrfx_err_t nrfx_spim_xfer(nrfx_spim_t     const * const p_instance,
                          nrfx_spim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    1100:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    1104:	7904      	ldrb	r4, [r0, #4]
                                     p_xfer_desc->rx_length,
                                     p_xfer_desc->tx_length));

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
    1106:	4d46      	ldr	r5, [pc, #280]	; (1220 <nrfx_spim_xfer+0x120>)
    1108:	2324      	movs	r3, #36	; 0x24
    110a:	4363      	muls	r3, r4
{
    110c:	4617      	mov	r7, r2
    if (p_cb->transfer_in_progress)
    110e:	18ea      	adds	r2, r5, r3
{
    1110:	460e      	mov	r6, r1
    if (p_cb->transfer_in_progress)
    1112:	7f51      	ldrb	r1, [r2, #29]
{
    1114:	4680      	mov	r8, r0
    if (p_cb->transfer_in_progress)
    1116:	2900      	cmp	r1, #0
    1118:	d17f      	bne.n	121a <nrfx_spim_xfer+0x11a>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler && !(flags & (NRFX_SPIM_FLAG_REPEATED_XFER |
    111a:	58eb      	ldr	r3, [r5, r3]
    111c:	b123      	cbz	r3, 1128 <nrfx_spim_xfer+0x28>
    111e:	f017 0f14 	tst.w	r7, #20
                                        NRFX_SPIM_FLAG_NO_XFER_EVT_HANDLER)))
        {
            p_cb->transfer_in_progress = true;
    1122:	bf04      	itt	eq
    1124:	2301      	moveq	r3, #1
    1126:	7753      	strbeq	r3, [r2, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
    1128:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    112c:	f04f 0c24 	mov.w	ip, #36	; 0x24
    1130:	fb0c 5c04 	mla	ip, ip, r4, r5
    1134:	f10c 0e0c 	add.w	lr, ip, #12
    1138:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}

    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    113c:	f89c 201f 	ldrb.w	r2, [ip, #31]
    1140:	2aff      	cmp	r2, #255	; 0xff
    1142:	d008      	beq.n	1156 <nrfx_spim_xfer+0x56>
    {
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
        if (!p_cb->use_hw_ss)
#endif
        {
            if (p_cb->ss_active_high)
    1144:	f89c 101e 	ldrb.w	r1, [ip, #30]
    1148:	2301      	movs	r3, #1
    114a:	4093      	lsls	r3, r2
    114c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    1150:	b1c1      	cbz	r1, 1184 <nrfx_spim_xfer+0x84>
    1152:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    1156:	6831      	ldr	r1, [r6, #0]
    1158:	b121      	cbz	r1, 1164 <nrfx_spim_xfer+0x64>

#ifndef SUPPRESS_INLINE_IMPLEMENTATION

__STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    115a:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
    115e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    1162:	d106      	bne.n	1172 <nrfx_spim_xfer+0x72>
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
    1164:	68b2      	ldr	r2, [r6, #8]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    1166:	b182      	cbz	r2, 118a <nrfx_spim_xfer+0x8a>
    1168:	f002 4360 	and.w	r3, r2, #3758096384	; 0xe0000000
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
    116c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    1170:	d00b      	beq.n	118a <nrfx_spim_xfer+0x8a>
        p_cb->transfer_in_progress = false;
    1172:	2324      	movs	r3, #36	; 0x24
    1174:	fb03 5404 	mla	r4, r3, r4, r5
        return err_code;
    1178:	482a      	ldr	r0, [pc, #168]	; (1224 <nrfx_spim_xfer+0x124>)
        p_cb->transfer_in_progress = false;
    117a:	2300      	movs	r3, #0
    117c:	7763      	strb	r3, [r4, #29]
            }
        }
    }

    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
}
    117e:	b002      	add	sp, #8
    1180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    p_reg->OUTCLR = clr_mask;
    1184:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    1188:	e7e5      	b.n	1156 <nrfx_spim_xfer+0x56>
    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
    118a:	f8d8 3000 	ldr.w	r3, [r8]
    nrf_spim_tx_buffer_set(p_spim, p_xfer_desc->p_tx_buffer, p_xfer_desc->tx_length);
    118e:	6870      	ldr	r0, [r6, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    1190:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    1194:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
    nrf_spim_rx_buffer_set(p_spim, p_xfer_desc->p_rx_buffer, p_xfer_desc->rx_length);
    1198:	68f1      	ldr	r1, [r6, #12]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    119a:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)spim_event)) = 0x0UL;
    119e:	2200      	movs	r2, #0
    p_reg->RXD.MAXCNT = length;
    11a0:	f8c3 1538 	str.w	r1, [r3, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)spim_event)) = 0x0UL;
    11a4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)spim_event));
    11a8:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    11ac:	9201      	str	r2, [sp, #4]
    (void)dummy;
    11ae:	9a01      	ldr	r2, [sp, #4]
    if (NRFX_SPIM_FLAG_TX_POSTINC & flags)
    11b0:	f017 0201 	ands.w	r2, r7, #1
}


__STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = 1;
    11b4:	bf18      	it	ne
    11b6:	2201      	movne	r2, #1
}

__STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = 0;
    11b8:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    if (NRFX_SPIM_FLAG_RX_POSTINC & flags)
    11bc:	f017 0202 	ands.w	r2, r7, #2
}

__STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = 1;
    11c0:	bf18      	it	ne
    11c2:	2201      	movne	r2, #1
}

__STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = 0;
    11c4:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
    11c8:	073a      	lsls	r2, r7, #28
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)spim_task)) = 0x1UL;
    11ca:	bf5c      	itt	pl
    11cc:	2201      	movpl	r2, #1
    11ce:	611a      	strpl	r2, [r3, #16]
    if (!p_cb->handler)
    11d0:	2224      	movs	r2, #36	; 0x24
    11d2:	4362      	muls	r2, r4
    11d4:	58aa      	ldr	r2, [r5, r2]
    11d6:	b9b2      	cbnz	r2, 1206 <nrfx_spim_xfer+0x106>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)spim_event);
    11d8:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
        while (!nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END)){}
    11dc:	2a00      	cmp	r2, #0
    11de:	d0fb      	beq.n	11d8 <nrfx_spim_xfer+0xd8>
        if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    11e0:	2324      	movs	r3, #36	; 0x24
    11e2:	fb03 5404 	mla	r4, r3, r4, r5
    11e6:	7fe2      	ldrb	r2, [r4, #31]
    11e8:	2aff      	cmp	r2, #255	; 0xff
    11ea:	d007      	beq.n	11fc <nrfx_spim_xfer+0xfc>
                if (p_cb->ss_active_high)
    11ec:	7fa1      	ldrb	r1, [r4, #30]
    11ee:	2301      	movs	r3, #1
    11f0:	4093      	lsls	r3, r2
    11f2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    11f6:	b119      	cbz	r1, 1200 <nrfx_spim_xfer+0x100>
    11f8:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    return err_code;
    11fc:	480a      	ldr	r0, [pc, #40]	; (1228 <nrfx_spim_xfer+0x128>)
    11fe:	e7be      	b.n	117e <nrfx_spim_xfer+0x7e>
    p_reg->OUTSET = set_mask;
    1200:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    1204:	e7fa      	b.n	11fc <nrfx_spim_xfer+0xfc>
    if (!enable)
    1206:	f017 0f04 	tst.w	r7, #4
    120a:	f04f 0240 	mov.w	r2, #64	; 0x40
    p_reg->INTENCLR = spim_int_mask;
    120e:	bf14      	ite	ne
    1210:	f8c3 2308 	strne.w	r2, [r3, #776]	; 0x308
    p_reg->INTENSET = spim_int_mask;
    1214:	f8c3 2304 	streq.w	r2, [r3, #772]	; 0x304
    1218:	e7f0      	b.n	11fc <nrfx_spim_xfer+0xfc>
        return err_code;
    121a:	4804      	ldr	r0, [pc, #16]	; (122c <nrfx_spim_xfer+0x12c>)
    121c:	e7af      	b.n	117e <nrfx_spim_xfer+0x7e>
    121e:	bf00      	nop
    1220:	20000098 	.word	0x20000098
    1224:	0bad000a 	.word	0x0bad000a
    1228:	0bad0000 	.word	0x0bad0000
    122c:	0bad000b 	.word	0x0bad000b

00001230 <nrfx_spim_1_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)spim_event);
    1230:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
}
#endif

#if NRFX_CHECK(NRFX_SPIM1_ENABLED)
void nrfx_spim_1_irq_handler(void)
{
    1234:	b082      	sub	sp, #8
    1236:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
    if (nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
    123a:	b1e3      	cbz	r3, 1276 <nrfx_spim_1_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)spim_event)) = 0x0UL;
    123c:	4b0f      	ldr	r3, [pc, #60]	; (127c <nrfx_spim_1_irq_handler+0x4c>)
    123e:	2200      	movs	r2, #0
    1240:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)spim_event));
    1242:	681b      	ldr	r3, [r3, #0]
    1244:	9301      	str	r3, [sp, #4]
    (void)dummy;
    1246:	9b01      	ldr	r3, [sp, #4]
    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    1248:	4b0d      	ldr	r3, [pc, #52]	; (1280 <nrfx_spim_1_irq_handler+0x50>)
    124a:	7fd9      	ldrb	r1, [r3, #31]
    124c:	29ff      	cmp	r1, #255	; 0xff
    124e:	d007      	beq.n	1260 <nrfx_spim_1_irq_handler+0x30>
            if (p_cb->ss_active_high)
    1250:	7f98      	ldrb	r0, [r3, #30]
    1252:	2201      	movs	r2, #1
    1254:	408a      	lsls	r2, r1
    1256:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    125a:	b148      	cbz	r0, 1270 <nrfx_spim_1_irq_handler+0x40>
    p_reg->OUTCLR = clr_mask;
    125c:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
    p_cb->transfer_in_progress = false;
    1260:	2200      	movs	r2, #0
    1262:	775a      	strb	r2, [r3, #29]
    p_cb->evt.type = NRFX_SPIM_EVENT_DONE;
    1264:	721a      	strb	r2, [r3, #8]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    1266:	e9d3 2100 	ldrd	r2, r1, [r3]
    126a:	4806      	ldr	r0, [pc, #24]	; (1284 <nrfx_spim_1_irq_handler+0x54>)
    irq_handler(NRF_SPIM1, &m_cb[NRFX_SPIM1_INST_IDX]);
}
    126c:	b002      	add	sp, #8
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    126e:	4710      	bx	r2
    p_reg->OUTSET = set_mask;
    1270:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
    1274:	e7f4      	b.n	1260 <nrfx_spim_1_irq_handler+0x30>
}
    1276:	b002      	add	sp, #8
    1278:	4770      	bx	lr
    127a:	bf00      	nop
    127c:	40004118 	.word	0x40004118
    1280:	20000098 	.word	0x20000098
    1284:	200000a0 	.word	0x200000a0

00001288 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
    1288:	b510      	push	{r4, lr}
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    128a:	4c11      	ldr	r4, [pc, #68]	; (12d0 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    128c:	4a11      	ldr	r2, [pc, #68]	; (12d4 <_DoInit+0x4c>)
    128e:	61a2      	str	r2, [r4, #24]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    1290:	2303      	movs	r3, #3
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    1292:	e9c4 3304 	strd	r3, r3, [r4, #16]
  p->aUp[0].pBuffer       = _acUpBuffer;
    1296:	4b10      	ldr	r3, [pc, #64]	; (12d8 <_DoInit+0x50>)
    1298:	61e3      	str	r3, [r4, #28]
  p->aUp[0].WrOff         = 0u;
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    129a:	6622      	str	r2, [r4, #96]	; 0x60
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
    129c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  p->aDown[0].pBuffer       = _acDownBuffer;
    12a0:	4a0e      	ldr	r2, [pc, #56]	; (12dc <_DoInit+0x54>)
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
    12a2:	6223      	str	r3, [r4, #32]
  p->aDown[0].pBuffer       = _acDownBuffer;
    12a4:	6662      	str	r2, [r4, #100]	; 0x64
  p->aUp[0].RdOff         = 0u;
    12a6:	2300      	movs	r3, #0
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
    12a8:	2210      	movs	r2, #16
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
    12aa:	490d      	ldr	r1, [pc, #52]	; (12e0 <_DoInit+0x58>)
  p->aUp[0].RdOff         = 0u;
    12ac:	62a3      	str	r3, [r4, #40]	; 0x28
  strcpy(&p->acID[7], "RTT");
    12ae:	1de0      	adds	r0, r4, #7
  p->aUp[0].WrOff         = 0u;
    12b0:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    12b2:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].RdOff         = 0u;
    12b4:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    12b6:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    12b8:	6763      	str	r3, [r4, #116]	; 0x74
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
    12ba:	66a2      	str	r2, [r4, #104]	; 0x68
  strcpy(&p->acID[7], "RTT");
    12bc:	f002 fd9f 	bl	3dfe <strcpy>
  strcpy(&p->acID[0], "SEGGER");
    12c0:	4908      	ldr	r1, [pc, #32]	; (12e4 <_DoInit+0x5c>)
    12c2:	4620      	mov	r0, r4
    12c4:	f002 fd9b 	bl	3dfe <strcpy>
  p->acID[6] = ' ';
    12c8:	2320      	movs	r3, #32
    12ca:	71a3      	strb	r3, [r4, #6]
}
    12cc:	bd10      	pop	{r4, pc}
    12ce:	bf00      	nop
    12d0:	200000bc 	.word	0x200000bc
    12d4:	00004858 	.word	0x00004858
    12d8:	200004b2 	.word	0x200004b2
    12dc:	200004a2 	.word	0x200004a2
    12e0:	00004861 	.word	0x00004861
    12e4:	00004865 	.word	0x00004865

000012e8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    12e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  pData = (const char *)pBuffer;
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
    12ea:	4c18      	ldr	r4, [pc, #96]	; (134c <SEGGER_RTT_WriteNoLock+0x64>)
    12ec:	2318      	movs	r3, #24
    12ee:	fb00 3503 	mla	r5, r0, r3, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    12f2:	fb03 4000 	mla	r0, r3, r0, r4
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
    12f6:	4425      	add	r5, r4
  switch (pRing->Flags) {
    12f8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    12fa:	2c01      	cmp	r4, #1
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    12fc:	460f      	mov	r7, r1
    12fe:	4616      	mov	r6, r2
  switch (pRing->Flags) {
    1300:	d011      	beq.n	1326 <SEGGER_RTT_WriteNoLock+0x3e>
    1302:	d303      	bcc.n	130c <SEGGER_RTT_WriteNoLock+0x24>
    1304:	2c02      	cmp	r4, #2
    1306:	d01b      	beq.n	1340 <SEGGER_RTT_WriteNoLock+0x58>
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    break;
  default:
    Status = 0u;
    1308:	2400      	movs	r4, #0
    break;
  }
  //
  // Finish up.
  //
  return Status;
    130a:	e00a      	b.n	1322 <SEGGER_RTT_WriteNoLock+0x3a>
    Avail = _GetAvailWriteSpace(pRing);
    130c:	4628      	mov	r0, r5
    130e:	f002 fcf5 	bl	3cfc <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    1312:	4286      	cmp	r6, r0
    1314:	d805      	bhi.n	1322 <SEGGER_RTT_WriteNoLock+0x3a>
      _WriteNoCheck(pRing, pData, NumBytes);
    1316:	4632      	mov	r2, r6
    1318:	4639      	mov	r1, r7
    131a:	4628      	mov	r0, r5
    131c:	f002 fcfc 	bl	3d18 <_WriteNoCheck>
    1320:	4634      	mov	r4, r6
}
    1322:	4620      	mov	r0, r4
    1324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
    1326:	4628      	mov	r0, r5
    1328:	f002 fce8 	bl	3cfc <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    132c:	4286      	cmp	r6, r0
    132e:	4634      	mov	r4, r6
    1330:	bf28      	it	cs
    1332:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    1334:	4622      	mov	r2, r4
    1336:	4639      	mov	r1, r7
    1338:	4628      	mov	r0, r5
    133a:	f002 fced 	bl	3d18 <_WriteNoCheck>
    break;
    133e:	e7f0      	b.n	1322 <SEGGER_RTT_WriteNoLock+0x3a>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    1340:	4628      	mov	r0, r5
}
    1342:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
    1346:	f002 bd04 	b.w	3d52 <_WriteBlocking>
    134a:	bf00      	nop
    134c:	200000bc 	.word	0x200000bc

00001350 <console_out>:
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1350:	280a      	cmp	r0, #10
{
    1352:	b538      	push	{r3, r4, r5, lr}
    1354:	4604      	mov	r4, r0
    1356:	4d07      	ldr	r5, [pc, #28]	; (1374 <console_out+0x24>)
	if ('\n' == c) {
    1358:	d104      	bne.n	1364 <console_out+0x14>
    135a:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->driver_api;

	api->poll_out(dev, out_char);
    135c:	6843      	ldr	r3, [r0, #4]
    135e:	210d      	movs	r1, #13
    1360:	685b      	ldr	r3, [r3, #4]
    1362:	4798      	blx	r3
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1364:	6828      	ldr	r0, [r5, #0]
    1366:	6843      	ldr	r3, [r0, #4]
    1368:	b2e1      	uxtb	r1, r4
    136a:	685b      	ldr	r3, [r3, #4]
    136c:	4798      	blx	r3

	return c;
}
    136e:	4620      	mov	r0, r4
    1370:	bd38      	pop	{r3, r4, r5, pc}
    1372:	bf00      	nop
    1374:	20000164 	.word	0x20000164

00001378 <uart_console_hook_install>:
 *
 * @return N/A
 */

void uart_console_hook_install(void)
{
    1378:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    137a:	4c04      	ldr	r4, [pc, #16]	; (138c <uart_console_hook_install+0x14>)
    137c:	4620      	mov	r0, r4
    137e:	f000 fe63 	bl	2048 <__stdout_hook_install>
	__printk_hook_install(console_out);
    1382:	4620      	mov	r0, r4
}
    1384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__printk_hook_install(console_out);
    1388:	f7ff bc72 	b.w	c70 <__printk_hook_install>
    138c:	00001351 	.word	0x00001351

00001390 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(struct device *arg)
{
    1390:	b508      	push	{r3, lr}
    1392:	4804      	ldr	r0, [pc, #16]	; (13a4 <uart_console_init+0x14>)
    1394:	f001 fa26 	bl	27e4 <z_impl_device_get_binding>

	ARG_UNUSED(arg);

	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
    1398:	4b03      	ldr	r3, [pc, #12]	; (13a8 <uart_console_init+0x18>)
    139a:	6018      	str	r0, [r3, #0]
		}
	}
	k_busy_wait(1000000);
#endif

	uart_console_hook_install();
    139c:	f7ff ffec 	bl	1378 <uart_console_hook_install>

	return 0;
}
    13a0:	2000      	movs	r0, #0
    13a2:	bd08      	pop	{r3, pc}
    13a4:	0000486c 	.word	0x0000486c
    13a8:	20000164 	.word	0x20000164

000013ac <rtt_console_init>:

	return character;
}

static int rtt_console_init(struct device *d)
{
    13ac:	b510      	push	{r4, lr}
	ARG_UNUSED(d);

	__printk_hook_install(rtt_console_out);
    13ae:	4c04      	ldr	r4, [pc, #16]	; (13c0 <rtt_console_init+0x14>)
    13b0:	4620      	mov	r0, r4
    13b2:	f7ff fc5d 	bl	c70 <__printk_hook_install>
	__stdout_hook_install(rtt_console_out);
    13b6:	4620      	mov	r0, r4
    13b8:	f000 fe46 	bl	2048 <__stdout_hook_install>

	return 0;
}
    13bc:	2000      	movs	r0, #0
    13be:	bd10      	pop	{r4, pc}
    13c0:	000013c5 	.word	0x000013c5

000013c4 <rtt_console_out>:
{
    13c4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
K_SYSCALL_DECLARE2(K_SYSCALL_K_MUTEX_LOCK, k_mutex_lock, int, struct k_mutex *, mutex, s32_t, timeout)
    13c8:	4f16      	ldr	r7, [pc, #88]	; (1424 <rtt_console_out+0x60>)
    13ca:	4d17      	ldr	r5, [pc, #92]	; (1428 <rtt_console_out+0x64>)
	char c = (char)character;
    13cc:	f88d 0007 	strb.w	r0, [sp, #7]
{
    13d0:	4606      	mov	r6, r0
	char c = (char)character;
    13d2:	2403      	movs	r4, #3
    13d4:	f04f 31ff 	mov.w	r1, #4294967295
    13d8:	4638      	mov	r0, r7
    13da:	f001 fb15 	bl	2a08 <z_impl_k_mutex_lock>
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    13de:	2201      	movs	r2, #1
    13e0:	f10d 0107 	add.w	r1, sp, #7
    13e4:	2000      	movs	r0, #0
    13e6:	f7ff ff7f 	bl	12e8 <SEGGER_RTT_WriteNoLock>
    13ea:	4680      	mov	r8, r0
K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_MUTEX_UNLOCK, k_mutex_unlock, struct k_mutex *, mutex)
    13ec:	4638      	mov	r0, r7
    13ee:	f001 fb7b 	bl	2ae8 <z_impl_k_mutex_unlock>
		if (cnt) {
    13f2:	f1b8 0f00 	cmp.w	r8, #0
    13f6:	d005      	beq.n	1404 <rtt_console_out+0x40>
			host_present = true;
    13f8:	2301      	movs	r3, #1
    13fa:	702b      	strb	r3, [r5, #0]
}
    13fc:	4630      	mov	r0, r6
    13fe:	b002      	add	sp, #8
    1400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else if (host_present) {
    1404:	782b      	ldrb	r3, [r5, #0]
    1406:	2b00      	cmp	r3, #0
    1408:	d0f8      	beq.n	13fc <rtt_console_out+0x38>
			if (max_cnt) {
    140a:	3c01      	subs	r4, #1
    140c:	d007      	beq.n	141e <rtt_console_out+0x5a>
	if (k_is_in_isr()) {
    140e:	f001 fecb 	bl	31a8 <k_is_in_isr>
    1412:	2800      	cmp	r0, #0
    1414:	d1de      	bne.n	13d4 <rtt_console_out+0x10>
K_SYSCALL_DECLARE1(K_SYSCALL_K_SLEEP, k_sleep, s32_t, s32_t, duration)
    1416:	2002      	movs	r0, #2
    1418:	f001 fe2a 	bl	3070 <z_impl_k_sleep>
		SEGGER_RTT_LOCK();
    141c:	e7da      	b.n	13d4 <rtt_console_out+0x10>
				host_present = false;
    141e:	702c      	strb	r4, [r5, #0]
    1420:	e7ec      	b.n	13fc <rtt_console_out+0x38>
    1422:	bf00      	nop
    1424:	2000172c 	.word	0x2000172c
    1428:	200008b2 	.word	0x200008b2

0000142c <_m16src_stop>:
		return -EINPROGRESS;
	}
}

static int _m16src_stop(struct device *dev, clock_control_subsys_t sub_system)
{
    142c:	b510      	push	{r4, lr}
	__asm__ volatile(
    142e:	f04f 0320 	mov.w	r3, #32
    1432:	f3ef 8211 	mrs	r2, BASEPRI
    1436:	f383 8811 	msr	BASEPRI, r3
    143a:	f3bf 8f6f 	isb	sy
	/* Test for started resource, if so, decrement reference and acquire
	 * resource guard.
	 */
	imask = irq_lock();

	if (!m16src_ref) {
    143e:	4c15      	ldr	r4, [pc, #84]	; (1494 <_m16src_stop+0x68>)
    1440:	7823      	ldrb	r3, [r4, #0]
    1442:	b933      	cbnz	r3, 1452 <_m16src_stop+0x26>
	__asm__ volatile(
    1444:	f382 8811 	msr	BASEPRI, r2
    1448:	f3bf 8f6f 	isb	sy
		irq_unlock(imask);
		return -EALREADY;
    144c:	f06f 0044 	mvn.w	r0, #68	; 0x44

	/* release resource guard */
	m16src_grd = 0U;

	return 0;
}
    1450:	bd10      	pop	{r4, pc}
	if (--m16src_ref) {
    1452:	3b01      	subs	r3, #1
    1454:	b2db      	uxtb	r3, r3
    1456:	7023      	strb	r3, [r4, #0]
    1458:	b133      	cbz	r3, 1468 <_m16src_stop+0x3c>
    145a:	f382 8811 	msr	BASEPRI, r2
    145e:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    1462:	f06f 000f 	mvn.w	r0, #15
    1466:	e7f3      	b.n	1450 <_m16src_stop+0x24>
	if (m16src_grd) {
    1468:	4b0b      	ldr	r3, [pc, #44]	; (1498 <_m16src_stop+0x6c>)
    146a:	7818      	ldrb	r0, [r3, #0]
    146c:	2101      	movs	r1, #1
    146e:	b138      	cbz	r0, 1480 <_m16src_stop+0x54>
		m16src_ref++;
    1470:	7021      	strb	r1, [r4, #0]
    1472:	f382 8811 	msr	BASEPRI, r2
    1476:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
    147a:	f06f 000a 	mvn.w	r0, #10
    147e:	e7e7      	b.n	1450 <_m16src_stop+0x24>
	m16src_grd = 1U;
    1480:	7019      	strb	r1, [r3, #0]
    1482:	f382 8811 	msr	BASEPRI, r2
    1486:	f3bf 8f6f 	isb	sy
    return ((uint32_t )NRF_CLOCK + task);
}

__STATIC_INLINE void nrf_clock_task_trigger(nrf_clock_task_t task)
{
    *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + task)) = NRF_CLOCK_TASK_TRIGGER;
    148a:	4a04      	ldr	r2, [pc, #16]	; (149c <_m16src_stop+0x70>)
    148c:	6011      	str	r1, [r2, #0]
	m16src_grd = 0U;
    148e:	7018      	strb	r0, [r3, #0]
	return 0;
    1490:	e7de      	b.n	1450 <_m16src_stop+0x24>
    1492:	bf00      	nop
    1494:	200008b5 	.word	0x200008b5
    1498:	200008b4 	.word	0x200008b4
    149c:	40000004 	.word	0x40000004

000014a0 <_m16src_start>:
{
    14a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    14a2:	f04f 0220 	mov.w	r2, #32
    14a6:	f3ef 8311 	mrs	r3, BASEPRI
    14aa:	f382 8811 	msr	BASEPRI, r2
    14ae:	f3bf 8f6f 	isb	sy
	if (m16src_ref++) {
    14b2:	4a29      	ldr	r2, [pc, #164]	; (1558 <_m16src_start+0xb8>)
    14b4:	7810      	ldrb	r0, [r2, #0]
    14b6:	1c44      	adds	r4, r0, #1
    14b8:	7014      	strb	r4, [r2, #0]
    14ba:	b180      	cbz	r0, 14de <_m16src_start+0x3e>
	__asm__ volatile(
    14bc:	f383 8811 	msr	BASEPRI, r3
    14c0:	f3bf 8f6f 	isb	sy
	if ((NRF_CLOCK->HFCLKSTAT & stat) == stat) {
    14c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    14c8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    14cc:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
		return -EINPROGRESS;
    14d0:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
    14d4:	bf0c      	ite	eq
    14d6:	2000      	moveq	r0, #0
    14d8:	f06f 0043 	mvnne.w	r0, #67	; 0x43
    14dc:	e009      	b.n	14f2 <_m16src_start+0x52>
	if (m16src_grd) {
    14de:	4d1f      	ldr	r5, [pc, #124]	; (155c <_m16src_start+0xbc>)
    14e0:	782f      	ldrb	r7, [r5, #0]
    14e2:	b13f      	cbz	r7, 14f4 <_m16src_start+0x54>
		m16src_ref--;
    14e4:	7010      	strb	r0, [r2, #0]
    14e6:	f383 8811 	msr	BASEPRI, r3
    14ea:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
    14ee:	f06f 000a 	mvn.w	r0, #10
}
    14f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	m16src_grd = 1U;
    14f4:	2601      	movs	r6, #1
    14f6:	702e      	strb	r6, [r5, #0]
    14f8:	f383 8811 	msr	BASEPRI, r3
    14fc:	f3bf 8f6f 	isb	sy
    1500:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	if (blocking) {
    1504:	b319      	cbz	r1, 154e <_m16src_start+0xae>
		irq_disable(DT_NORDIC_NRF_CLOCK_0_IRQ_0);
    1506:	4638      	mov	r0, r7
    1508:	f000 fb88 	bl	1c1c <z_arch_irq_disable>
		NRF_CLOCK->EVENTS_HFCLKSTARTED = 0;
    150c:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
		intenset = NRF_CLOCK->INTENSET;
    1510:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
    NRF_CLOCK->INTENSET = int_mask;
    1514:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + task)) = NRF_CLOCK_TASK_TRIGGER;
    1518:	6026      	str	r6, [r4, #0]
		while (NRF_CLOCK->EVENTS_HFCLKSTARTED == 0) {
    151a:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
    151e:	b192      	cbz	r2, 1546 <_m16src_start+0xa6>
		NRF_CLOCK->EVENTS_HFCLKSTARTED = 0;
    1520:	2200      	movs	r2, #0
    1522:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1526:	4a0e      	ldr	r2, [pc, #56]	; (1560 <_m16src_start+0xc0>)
		if (!(intenset & CLOCK_INTENSET_HFCLKSTARTED_Msk)) {
    1528:	f013 0f01 	tst.w	r3, #1
    152c:	f04f 0301 	mov.w	r3, #1
    NRF_CLOCK->INTENCLR = int_mask;
    1530:	bf08      	it	eq
    1532:	f8c4 3308 	streq.w	r3, [r4, #776]	; 0x308
		irq_enable(DT_NORDIC_NRF_CLOCK_0_IRQ_0);
    1536:	2000      	movs	r0, #0
    1538:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    153c:	f000 fb5e 	bl	1bfc <z_arch_irq_enable>
	m16src_grd = 0U;
    1540:	2300      	movs	r3, #0
    1542:	702b      	strb	r3, [r5, #0]
    1544:	e7be      	b.n	14c4 <_m16src_start+0x24>
			__WFE();
    1546:	bf20      	wfe
			__SEV();
    1548:	bf40      	sev
			__WFE();
    154a:	bf20      	wfe
    154c:	e7e5      	b.n	151a <_m16src_start+0x7a>
		NRF_CLOCK->EVENTS_HFCLKSTARTED = 0;
    154e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + task)) = NRF_CLOCK_TASK_TRIGGER;
    1552:	6026      	str	r6, [r4, #0]
    1554:	e7f4      	b.n	1540 <_m16src_start+0xa0>
    1556:	bf00      	nop
    1558:	200008b5 	.word	0x200008b5
    155c:	200008b4 	.word	0x200008b4
    1560:	e000e100 	.word	0xe000e100

00001564 <_k32src_start>:

static int _k32src_start(struct device *dev, clock_control_subsys_t sub_system)
{
    1564:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile(
    1566:	f04f 0220 	mov.w	r2, #32
    156a:	f3ef 8311 	mrs	r3, BASEPRI
    156e:	f382 8811 	msr	BASEPRI, r2
    1572:	f3bf 8f6f 	isb	sy
	 * initialized flag.
	 */

	imask = irq_lock();

	if (k32src_initialized) {
    1576:	4d24      	ldr	r5, [pc, #144]	; (1608 <_k32src_start+0xa4>)
    1578:	782a      	ldrb	r2, [r5, #0]
    157a:	b19a      	cbz	r2, 15a4 <_k32src_start+0x40>
	__asm__ volatile(
    157c:	f383 8811 	msr	BASEPRI, r3
    1580:	f3bf 8f6f 	isb	sy
		}
	}
#endif /* NRF_CLOCK_HAS_CALIBRATION */

lf_already_started:
	stat = (NRF_CLOCK->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk) |
    1584:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1588:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
	       CLOCK_LFCLKSTAT_STATE_Msk;
	if ((NRF_CLOCK->LFCLKSTAT & stat) == stat) {
    158c:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
	stat = (NRF_CLOCK->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk) |
    1590:	f003 0303 	and.w	r3, r3, #3
    1594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
	if ((NRF_CLOCK->LFCLKSTAT & stat) == stat) {
    1598:	4393      	bics	r3, r2
		return 0;
	} else {
		return -EINPROGRESS;
	}
}
    159a:	bf14      	ite	ne
    159c:	f06f 0043 	mvnne.w	r0, #67	; 0x43
    15a0:	2000      	moveq	r0, #0
    15a2:	bd70      	pop	{r4, r5, r6, pc}
	k32src_initialized = 1U;
    15a4:	2401      	movs	r4, #1
    15a6:	702c      	strb	r4, [r5, #0]
    15a8:	f383 8811 	msr	BASEPRI, r3
    15ac:	f3bf 8f6f 	isb	sy
	NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
    15b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    15b4:	4e15      	ldr	r6, [pc, #84]	; (160c <_k32src_start+0xa8>)
    15b6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    NRF_CLOCK->INTENSET = int_mask;
    15ba:	2502      	movs	r5, #2
	NRF_CLOCK->LFCLKSRC = lf_clk_src;
    15bc:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    15c0:	f8c3 5304 	str.w	r5, [r3, #772]	; 0x304
	if ((lf_clk_src & CLOCK_LFCLKSRC_SRC_Msk) == CLOCK_LFCLKSRC_SRC_RC) {
    15c4:	f011 0103 	ands.w	r1, r1, #3
    *((volatile uint32_t *)((uint8_t *)NRF_CLOCK + task)) = NRF_CLOCK_TASK_TRIGGER;
    15c8:	6034      	str	r4, [r6, #0]
    NRF_CLOCK->INTENCLR = int_mask;
    15ca:	f04f 0618 	mov.w	r6, #24
    15ce:	f8c3 6308 	str.w	r6, [r3, #776]	; 0x308
	NRF_CLOCK->EVENTS_DONE = 0;
    15d2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	NRF_CLOCK->EVENTS_CTTO = 0;
    15d6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	if ((lf_clk_src & CLOCK_LFCLKSRC_SRC_Msk) == CLOCK_LFCLKSRC_SRC_RC) {
    15da:	d1d3      	bne.n	1584 <_k32src_start+0x20>
		NRF_CLOCK->CTIV = 16;	/* 4s in 0.25s units */
    15dc:	2210      	movs	r2, #16
    15de:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    NRF_CLOCK->INTENSET = int_mask;
    15e2:	f8c3 6304 	str.w	r6, [r3, #772]	; 0x304
		if ((NRF_CLOCK->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk) == 0) {
    15e6:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
    15ea:	03d2      	lsls	r2, r2, #15
    15ec:	d402      	bmi.n	15f4 <_k32src_start+0x90>
    15ee:	f8c3 5304 	str.w	r5, [r3, #772]	; 0x304
    15f2:	e7c7      	b.n	1584 <_k32src_start+0x20>
    15f4:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
		err = _m16src_start(dev, false);
    15f8:	f7ff ff52 	bl	14a0 <_m16src_start>
		if (!err) {
    15fc:	2800      	cmp	r0, #0
    15fe:	d1c1      	bne.n	1584 <_k32src_start+0x20>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1600:	4b03      	ldr	r3, [pc, #12]	; (1610 <_k32src_start+0xac>)
    1602:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
    1606:	e7bd      	b.n	1584 <_k32src_start+0x20>
    1608:	200008b3 	.word	0x200008b3
    160c:	40000008 	.word	0x40000008
    1610:	e000e100 	.word	0xe000e100

00001614 <nrf_power_clock_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void nrf_power_clock_isr(void *arg)
{
    1614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
#if defined(CONFIG_USB) && defined(CONFIG_SOC_NRF52840)
	bool usb_detected, usb_pwr_rdy, usb_removed;
#endif

	pof = (NRF_POWER->EVENTS_POFWARN != 0);
    1616:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
{
    161a:	4605      	mov	r5, r0
	pof = (NRF_POWER->EVENTS_POFWARN != 0);
    161c:	f8d3 c108 	ldr.w	ip, [r3, #264]	; 0x108

	hf_intenset = ((NRF_CLOCK->INTENSET &
    1620:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
		       CLOCK_INTENSET_HFCLKSTARTED_Msk) != 0);
	hf = (NRF_CLOCK->EVENTS_HFCLKSTARTED != 0);
    1624:	f8d3 7100 	ldr.w	r7, [r3, #256]	; 0x100

	lf_intenset = ((NRF_CLOCK->INTENSET &
    1628:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
		       CLOCK_INTENSET_LFCLKSTARTED_Msk) != 0);
	lf = (NRF_CLOCK->EVENTS_LFCLKSTARTED != 0);
    162c:	f8d3 6104 	ldr.w	r6, [r3, #260]	; 0x104

#if NRF_CLOCK_HAS_CALIBRATION
	done = (NRF_CLOCK->EVENTS_DONE != 0);
    1630:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
	ctto = (NRF_CLOCK->EVENTS_CTTO != 0);
    1634:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
    1638:	3400      	adds	r4, #0
	hf_intenset = ((NRF_CLOCK->INTENSET &
    163a:	f002 0201 	and.w	r2, r2, #1
	ctto = (NRF_CLOCK->EVENTS_CTTO != 0);
    163e:	bf18      	it	ne
    1640:	2401      	movne	r4, #1
#if defined(CONFIG_USB) && defined(CONFIG_SOC_NRF52840)
			|| usb_detected || usb_pwr_rdy || usb_removed
#endif
	);

	if (pof) {
    1642:	f1bc 0f00 	cmp.w	ip, #0
    1646:	d003      	beq.n	1650 <nrf_power_clock_isr+0x3c>
		NRF_POWER->EVENTS_POFWARN = 0;
    1648:	f04f 0c00 	mov.w	ip, #0
    164c:	f8c3 c108 	str.w	ip, [r3, #264]	; 0x108
	}

	if (hf) {
    1650:	2f00      	cmp	r7, #0
    1652:	d041      	beq.n	16d8 <nrf_power_clock_isr+0xc4>
		NRF_CLOCK->EVENTS_HFCLKSTARTED = 0;
    1654:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1658:	2700      	movs	r7, #0
    165a:	f8c3 7100 	str.w	r7, [r3, #256]	; 0x100
	}

	if (hf_intenset && (hf || ((NRF_CLOCK->HFCLKSTAT &
    165e:	b152      	cbz	r2, 1676 <nrf_power_clock_isr+0x62>
				   (CLOCK_HFCLKSTAT_STATE_Msk |
				    CLOCK_HFCLKSTAT_SRC_Msk)))){
		/* INTENSET is used as state flag to start calibration,
		 * hence clear it here.
		 */
		NRF_CLOCK->INTENCLR = CLOCK_INTENCLR_HFCLKSTARTED_Msk;
    1660:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
#if defined(CONFIG_SOC_SERIES_NRF52X)
		/* NOTE: Errata [192] CLOCK: LFRC frequency offset after
		 * calibration.
		 * Calibration start, workaround.
		 */
		*(volatile u32_t *)0x40000C34 = 0x00000002;
    1664:	4f22      	ldr	r7, [pc, #136]	; (16f0 <nrf_power_clock_isr+0xdc>)
		NRF_CLOCK->INTENCLR = CLOCK_INTENCLR_HFCLKSTARTED_Msk;
    1666:	2201      	movs	r2, #1
		*(volatile u32_t *)0x40000C34 = 0x00000002;
    1668:	f04f 0c02 	mov.w	ip, #2
		NRF_CLOCK->INTENCLR = CLOCK_INTENCLR_HFCLKSTARTED_Msk;
    166c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
		*(volatile u32_t *)0x40000C34 = 0x00000002;
    1670:	f8c7 c000 	str.w	ip, [r7]
#endif /* CONFIG_SOC_SERIES_NRF52X */

#if NRF_CLOCK_HAS_CALIBRATION
		/* Start Calibration */
		NRF_CLOCK->TASKS_CAL = 1;
    1674:	611a      	str	r2, [r3, #16]
#endif
	}

	if (lf) {
    1676:	b9ee      	cbnz	r6, 16b4 <nrf_power_clock_isr+0xa0>
#endif
		}
	}

#if NRF_CLOCK_HAS_CALIBRATION
	if (done) {
    1678:	b159      	cbz	r1, 1692 <nrf_power_clock_isr+0x7e>
#if defined(CONFIG_SOC_SERIES_NRF52X)
		/* NOTE: Errata [192] CLOCK: LFRC frequency offset after
		 * calibration.
		 * Calibration done, workaround.
		 */
		*(volatile u32_t *)0x40000C34 = 0x00000000;
    167a:	4b1d      	ldr	r3, [pc, #116]	; (16f0 <nrf_power_clock_isr+0xdc>)
#endif /* CONFIG_SOC_SERIES_NRF52X */

		NRF_CLOCK->EVENTS_DONE = 0;
    167c:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
		*(volatile u32_t *)0x40000C34 = 0x00000000;
    1680:	2100      	movs	r1, #0
    1682:	6019      	str	r1, [r3, #0]

		/* Calibration done, stop 16M Xtal. */
		err = _m16src_stop(dev, NULL);
    1684:	4628      	mov	r0, r5
		NRF_CLOCK->EVENTS_DONE = 0;
    1686:	f8c6 110c 	str.w	r1, [r6, #268]	; 0x10c
		err = _m16src_stop(dev, NULL);
    168a:	f7ff fecf 	bl	142c <_m16src_stop>
		__ASSERT_NO_MSG(!err || err == -EBUSY);

		/* Start timer for next calibration. */
		NRF_CLOCK->TASKS_CTSTART = 1;
    168e:	2301      	movs	r3, #1
    1690:	6173      	str	r3, [r6, #20]
	}

	if (ctto) {
    1692:	b174      	cbz	r4, 16b2 <nrf_power_clock_isr+0x9e>
		int err;

		NRF_CLOCK->EVENTS_CTTO = 0;
    1694:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1698:	2100      	movs	r1, #0

		/* Start HF clock, if already started
		 * then explicitly assert IRQ; we use the INTENSET
		 * as a state flag to start calibration.
		 */
		NRF_CLOCK->INTENSET = CLOCK_INTENSET_HFCLKSTARTED_Msk;
    169a:	2401      	movs	r4, #1
		NRF_CLOCK->EVENTS_CTTO = 0;
    169c:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110

		err = _m16src_start(dev, false);
    16a0:	4628      	mov	r0, r5
		NRF_CLOCK->INTENSET = CLOCK_INTENSET_HFCLKSTARTED_Msk;
    16a2:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
		err = _m16src_start(dev, false);
    16a6:	f7ff fefb 	bl	14a0 <_m16src_start>
		if (!err) {
    16aa:	b910      	cbnz	r0, 16b2 <nrf_power_clock_isr+0x9e>
    16ac:	4b11      	ldr	r3, [pc, #68]	; (16f4 <nrf_power_clock_isr+0xe0>)
    16ae:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	if (usb_removed) {
		nrf_power_event_clear(NRF_POWER_EVENT_USBREMOVED);
		power_event_cb(NRF_POWER_EVENT_USBREMOVED);
	}
#endif
}
    16b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
    16b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    16b8:	2200      	movs	r2, #0
    16ba:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		if (lf_intenset) {
    16be:	0782      	lsls	r2, r0, #30
    16c0:	d5da      	bpl.n	1678 <nrf_power_clock_isr+0x64>
			NRF_CLOCK->INTENCLR = CLOCK_INTENCLR_LFCLKSTARTED_Msk;
    16c2:	2202      	movs	r2, #2
    16c4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
			if ((NRF_CLOCK->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk) ==
    16c8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    16cc:	079b      	lsls	r3, r3, #30
    16ce:	d1d3      	bne.n	1678 <nrf_power_clock_isr+0x64>
	if (done) {
    16d0:	2900      	cmp	r1, #0
    16d2:	d0df      	beq.n	1694 <nrf_power_clock_isr+0x80>
				ctto = 1U;
    16d4:	2401      	movs	r4, #1
    16d6:	e7d0      	b.n	167a <nrf_power_clock_isr+0x66>
	if (hf_intenset && (hf || ((NRF_CLOCK->HFCLKSTAT &
    16d8:	2a00      	cmp	r2, #0
    16da:	d0cc      	beq.n	1676 <nrf_power_clock_isr+0x62>
    16dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    16e0:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    16e4:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
    16e8:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
    16ec:	d1c3      	bne.n	1676 <nrf_power_clock_isr+0x62>
    16ee:	e7b7      	b.n	1660 <nrf_power_clock_isr+0x4c>
    16f0:	40000c34 	.word	0x40000c34
    16f4:	e000e100 	.word	0xe000e100

000016f8 <rtc1_nrf_isr>:
 * symbol.
 */
void rtc1_nrf_isr(void *arg)
{
	ARG_UNUSED(arg);
	RTC->EVENTS_COMPARE[0] = 0;
    16f8:	4b10      	ldr	r3, [pc, #64]	; (173c <rtc1_nrf_isr+0x44>)
    16fa:	2200      	movs	r2, #0
{
    16fc:	b410      	push	{r4}
	RTC->EVENTS_COMPARE[0] = 0;
    16fe:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	__asm__ volatile(
    1702:	f04f 0220 	mov.w	r2, #32
    1706:	f3ef 8411 	mrs	r4, BASEPRI
    170a:	f382 8811 	msr	BASEPRI, r2
    170e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t t = counter();
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
    1712:	4a0b      	ldr	r2, [pc, #44]	; (1740 <rtc1_nrf_isr+0x48>)
#endif
}

__STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type * p_reg)
{
     return p_reg->COUNTER;
    1714:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
    1718:	6811      	ldr	r1, [r2, #0]
    171a:	f240 1347 	movw	r3, #327	; 0x147
	return (a - b) & COUNTER_MAX;
    171e:	1a40      	subs	r0, r0, r1
    1720:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
    1724:	fbb0 f0f3 	udiv	r0, r0, r3

	last_count += dticks * CYC_PER_TICK;
    1728:	fb03 1300 	mla	r3, r3, r0, r1
    172c:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    172e:	f384 8811 	msr	BASEPRI, r4
    1732:	f3bf 8f6f 	isb	sy
		set_comparator(next);
	}

	k_spin_unlock(&lock, key);
	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
}
    1736:	bc10      	pop	{r4}
	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
    1738:	f001 be74 	b.w	3424 <z_clock_announce>
    173c:	40011000 	.word	0x40011000
    1740:	20000168 	.word	0x20000168

00001744 <z_clock_driver_init>:

int z_clock_driver_init(struct device *device)
{
    1744:	b537      	push	{r0, r1, r2, r4, r5, lr}
    1746:	481f      	ldr	r0, [pc, #124]	; (17c4 <z_clock_driver_init+0x80>)
    1748:	f001 f84c 	bl	27e4 <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_NORDIC_NRF_CLOCK_0_LABEL "_32K");
	if (!clock) {
    174c:	2800      	cmp	r0, #0
    174e:	d035      	beq.n	17bc <z_clock_driver_init+0x78>
static inline int clock_control_on(struct device *dev,
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api = dev->driver_api;

	return api->on(dev, sys);
    1750:	6843      	ldr	r3, [r0, #4]
}

__STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
    1752:	4d1d      	ldr	r5, [pc, #116]	; (17c8 <z_clock_driver_init+0x84>)
    1754:	681b      	ldr	r3, [r3, #0]
    1756:	2101      	movs	r1, #1
    1758:	4798      	blx	r3
    175a:	2400      	movs	r4, #0
    p_reg->CC[ch] = cc_val;
    175c:	f240 1347 	movw	r3, #327	; 0x147
    p_reg->PRESCALER = val;
    1760:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->CC[ch] = cc_val;
    1764:	f8c5 3540 	str.w	r3, [r5, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

__STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    1768:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    176c:	f8c5 3344 	str.w	r3, [r5, #836]	; 0x344
    p_reg->INTENSET = mask;
    1770:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    1774:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    1778:	f503 538a 	add.w	r3, r3, #4416	; 0x1140
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    177c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    1780:	601c      	str	r4, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    1782:	681b      	ldr	r3, [r3, #0]
    1784:	9301      	str	r3, [sp, #4]
    (void)dummy;
    1786:	9b01      	ldr	r3, [sp, #4]
    1788:	4b10      	ldr	r3, [pc, #64]	; (17cc <z_clock_driver_init+0x88>)

	/* Clear the event flag and possible pending interrupt */
	nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_COMPARE_0);
	NVIC_ClearPendingIRQ(RTC1_IRQn);

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
    178a:	2101      	movs	r1, #1
    178c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1790:	2011      	movs	r0, #17
    1792:	4622      	mov	r2, r4
    1794:	f000 fa56 	bl	1c44 <z_irq_priority_set>
	irq_enable(RTC1_IRQn);
    1798:	2011      	movs	r0, #17
    179a:	f000 fa2f 	bl	1bfc <z_arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    179e:	4a0c      	ldr	r2, [pc, #48]	; (17d0 <z_clock_driver_init+0x8c>)
    17a0:	2301      	movs	r3, #1
    17a2:	6013      	str	r3, [r2, #0]
    17a4:	602b      	str	r3, [r5, #0]
     return p_reg->COUNTER;
    17a6:	f8d5 3504 	ldr.w	r3, [r5, #1284]	; 0x504

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	if (!IS_ENABLED(TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
    17aa:	f203 1347 	addw	r3, r3, #327	; 0x147
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    17ae:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    17b2:	f8c5 3540 	str.w	r3, [r5, #1344]	; 0x540
	}

	return 0;
    17b6:	4620      	mov	r0, r4
}
    17b8:	b003      	add	sp, #12
    17ba:	bd30      	pop	{r4, r5, pc}
		return -1;
    17bc:	f04f 30ff 	mov.w	r0, #4294967295
    17c0:	e7fa      	b.n	17b8 <z_clock_driver_init+0x74>
    17c2:	bf00      	nop
    17c4:	00004873 	.word	0x00004873
    17c8:	40011000 	.word	0x40011000
    17cc:	e000e100 	.word	0xe000e100
    17d0:	40011008 	.word	0x40011008

000017d4 <z_clock_set_timeout>:
void z_clock_set_timeout(s32_t ticks, bool idle)
{
	ARG_UNUSED(idle);

#ifdef CONFIG_TICKLESS_KERNEL
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
    17d4:	f64c 0269 	movw	r2, #51305	; 0xc869
{
    17d8:	b570      	push	{r4, r5, r6, lr}
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
    17da:	f1b0 3fff 	cmp.w	r0, #4294967295
    17de:	bf08      	it	eq
    17e0:	4610      	moveq	r0, r2
	__asm__ volatile(
    17e2:	f04f 0320 	mov.w	r3, #32
    17e6:	f3ef 8411 	mrs	r4, BASEPRI
    17ea:	f383 8811 	msr	BASEPRI, r3
    17ee:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
    17f2:	4913      	ldr	r1, [pc, #76]	; (1840 <z_clock_set_timeout+0x6c>)

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t cyc, t = counter();

	/* Round up to next tick boundary */
	cyc = ticks * CYC_PER_TICK + counter_sub(t, last_count);
    17f4:	4d13      	ldr	r5, [pc, #76]	; (1844 <z_clock_set_timeout+0x70>)
    17f6:	f8d1 3504 	ldr.w	r3, [r1, #1284]	; 0x504
    17fa:	682e      	ldr	r6, [r5, #0]
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
    17fc:	3801      	subs	r0, #1
    17fe:	4290      	cmp	r0, r2
    1800:	bfa8      	it	ge
    1802:	4610      	movge	r0, r2
	return (a - b) & COUNTER_MAX;
    1804:	1b9a      	subs	r2, r3, r6
    1806:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	cyc = ticks * CYC_PER_TICK + counter_sub(t, last_count);
    180a:	f240 1547 	movw	r5, #327	; 0x147
	cyc += (CYC_PER_TICK - 1);
    180e:	f502 72a3 	add.w	r2, r2, #326	; 0x146
	cyc = ticks * CYC_PER_TICK + counter_sub(t, last_count);
    1812:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
	cyc += (CYC_PER_TICK - 1);
    1816:	fb05 2000 	mla	r0, r5, r0, r2
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;
    181a:	fbb0 f0f5 	udiv	r0, r0, r5
	cyc += last_count;
    181e:	fb05 6000 	mla	r0, r5, r0, r6
	return (a - b) & COUNTER_MAX;
    1822:	1ac3      	subs	r3, r0, r3
    1824:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000

	if (counter_sub(cyc, t) < MIN_DELAY) {
    1828:	2b1f      	cmp	r3, #31
		cyc += CYC_PER_TICK;
    182a:	bf98      	it	ls
    182c:	1940      	addls	r0, r0, r5
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    182e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    1832:	f8c1 0540 	str.w	r0, [r1, #1344]	; 0x540
	__asm__ volatile(
    1836:	f384 8811 	msr	BASEPRI, r4
    183a:	f3bf 8f6f 	isb	sy
	}

	set_comparator(cyc);
	k_spin_unlock(&lock, key);
#endif
}
    183e:	bd70      	pop	{r4, r5, r6, pc}
    1840:	40011000 	.word	0x40011000
    1844:	20000168 	.word	0x20000168

00001848 <z_clock_elapsed>:
	__asm__ volatile(
    1848:	f04f 0220 	mov.w	r2, #32
    184c:	f3ef 8311 	mrs	r3, BASEPRI
    1850:	f382 8811 	msr	BASEPRI, r2
    1854:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
    1858:	4a08      	ldr	r2, [pc, #32]	; (187c <z_clock_elapsed+0x34>)
    185a:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
    185e:	4a08      	ldr	r2, [pc, #32]	; (1880 <z_clock_elapsed+0x38>)
	return (a - b) & COUNTER_MAX;
    1860:	6812      	ldr	r2, [r2, #0]
    1862:	1a80      	subs	r0, r0, r2
    1864:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
    1868:	f240 1247 	movw	r2, #327	; 0x147
    186c:	fbb0 f0f2 	udiv	r0, r0, r2
	__asm__ volatile(
    1870:	f383 8811 	msr	BASEPRI, r3
    1874:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    1878:	4770      	bx	lr
    187a:	bf00      	nop
    187c:	40011000 	.word	0x40011000
    1880:	20000168 	.word	0x20000168

00001884 <_IntExit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_ExcExit)

#ifdef CONFIG_PREEMPT_ENABLED
    ldr r0, =_kernel
    1884:	4804      	ldr	r0, [pc, #16]	; (1898 <_EXIT_EXC+0x2>)

    ldr r1, [r0, #_kernel_offset_to_current]
    1886:	6881      	ldr	r1, [r0, #8]

    ldr r0, [r0, #_kernel_offset_to_ready_q_cache]
    1888:	6a40      	ldr	r0, [r0, #36]	; 0x24
    cmp r0, r1
    188a:	4288      	cmp	r0, r1
    beq _EXIT_EXC
    188c:	d003      	beq.n	1896 <_EXIT_EXC>

    /* context switch required, pend the PendSV exception */
    ldr r1, =_SCS_ICSR
    188e:	4903      	ldr	r1, [pc, #12]	; (189c <_EXIT_EXC+0x6>)
    ldr r2, =_SCS_ICSR_PENDSV
    1890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    str r2, [r1]
    1894:	600a      	str	r2, [r1, #0]

00001896 <_EXIT_EXC>:
    mov lr, r1
#else
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */
    bx lr
    1896:	4770      	bx	lr
    ldr r0, =_kernel
    1898:	20000264 	.word	0x20000264
    ldr r1, =_SCS_ICSR
    189c:	e000ed04 	.word	0xe000ed04

000018a0 <_IntLibInit>:
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    18a0:	4804      	ldr	r0, [pc, #16]	; (18b4 <_IntLibInit+0x14>)
 * @return N/A
 */

void _IntLibInit(void)
{
	int irq = 0;
    18a2:	2300      	movs	r3, #0
    18a4:	2120      	movs	r1, #32
    18a6:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    18a8:	3301      	adds	r3, #1
    18aa:	2b27      	cmp	r3, #39	; 0x27
    18ac:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    18b0:	d1f9      	bne.n	18a6 <_IntLibInit+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    18b2:	4770      	bx	lr
    18b4:	e000e100 	.word	0xe000e100

000018b8 <__swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
    18b8:	4a09      	ldr	r2, [pc, #36]	; (18e0 <__swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    18ba:	490a      	ldr	r1, [pc, #40]	; (18e4 <__swap+0x2c>)
	_current->arch.basepri = key;
    18bc:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    18be:	6809      	ldr	r1, [r1, #0]
    18c0:	6699      	str	r1, [r3, #104]	; 0x68

	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    18c2:	4909      	ldr	r1, [pc, #36]	; (18e8 <__swap+0x30>)
	_current->arch.basepri = key;
    18c4:	6658      	str	r0, [r3, #100]	; 0x64
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    18c6:	684b      	ldr	r3, [r1, #4]
    18c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    18cc:	604b      	str	r3, [r1, #4]
    18ce:	2300      	movs	r3, #0
    18d0:	f383 8811 	msr	BASEPRI, r3
    18d4:	f3bf 8f6f 	isb	sy
	irq_unlock(0);

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    18d8:	6893      	ldr	r3, [r2, #8]
}
    18da:	6e98      	ldr	r0, [r3, #104]	; 0x68
    18dc:	4770      	bx	lr
    18de:	bf00      	nop
    18e0:	20000264 	.word	0x20000264
    18e4:	000047a8 	.word	0x000047a8
    18e8:	e000ed00 	.word	0xe000ed00

000018ec <__pendsv>:

    /* protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    18ec:	2020      	movs	r0, #32
    msr BASEPRI, r0
    18ee:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    18f2:	f3bf 8f6f 	isb	sy
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    18f6:	4911      	ldr	r1, [pc, #68]	; (193c <__pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    18f8:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    18fa:	f04f 0028 	mov.w	r0, #40	; 0x28
    add r0, r2
    18fe:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
    mrs ip, PSP
    1900:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1904:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
     * don't clear it yet. PendSV must not be cleared until
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
    ldr v4, =_SCS_ICSR
    1908:	4f0d      	ldr	r7, [pc, #52]	; (1940 <__pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    190a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    190e:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
    1910:	608a      	str	r2, [r1, #8]
     * since they were based on the previous kernel state and this
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
    str v3, [v4, #0]
    1912:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1914:	6e50      	ldr	r0, [r2, #100]	; 0x64
    movs.n r3, #0
    1916:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1918:	6653      	str	r3, [r2, #100]	; 0x64
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    191a:	f380 8811 	msr	BASEPRI, r0
    vldmia r0, {s16-s31}
#endif

#if defined (CONFIG_ARM_MPU)
    /* Re-program dynamic memory map */
    push {r2,lr}
    191e:	b504      	push	{r2, lr}
    ldr r0, =_kernel
    1920:	4806      	ldr	r0, [pc, #24]	; (193c <__pendsv+0x50>)
    ldr r0, [r0, #_kernel_offset_to_current]
    1922:	6880      	ldr	r0, [r0, #8]
    bl z_arch_configure_dynamic_mpu_regions
    1924:	f002 fa63 	bl	3dee <z_arch_configure_dynamic_mpu_regions>
    pop {r2,lr}
    1928:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    192c:	f102 0028 	add.w	r0, r2, #40	; 0x28
    ldmia r0, {v1-v8, ip}
    1930:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
    /* clear stack pointer limit before setting the PSP */
    mov r0, #0
    msr PSPLIM, r0
#endif /* CONFIG_BUILTIN_STACK_GUARD */

    msr PSP, ip
    1934:	f38c 8809 	msr	PSP, ip
    pop {r0, lr}
#endif
#endif /* CONFIG_TRACING */

    /* exc return */
    bx lr
    1938:	4770      	bx	lr
    193a:	0000      	.short	0x0000
    ldr r1, =_kernel
    193c:	20000264 	.word	0x20000264
    ldr v4, =_SCS_ICSR
    1940:	e000ed04 	.word	0xe000ed04

00001944 <__svc>:
 * - System Calls (User mode)
 *
 * @return N/A
 */
SECTION_FUNC(TEXT, __svc)
    tst lr, #0x4    /* did we come from thread mode ? */
    1944:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1948:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    194a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    194e:	f3ef 8009 	mrsne	r0, PSP

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1952:	6981      	ldr	r1, [r0, #24]
    /* SVC is a two-byte instruction, point to it and read encoding */
    ldrh r1, [r1, #-2]
    1954:	f831 1c02 	ldrh.w	r1, [r1, #-2]
    * 2: kernel panic or oops (software generated fatal exception)
    * 3: System call (if user mode supported)
    * Planned implementation of system calls for memory protection will
    * expand this case.
    */
    ands r1, #0xff
    1958:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
    tst r2, #0x1
    bne _oops

#endif

    cmp r1, #2
    195c:	2902      	cmp	r1, #2
    beq _oops
    195e:	d0ff      	beq.n	1960 <_oops>

00001960 <_oops>:
    /* exception return is done in _IntExit() */
    b _IntExit
#endif

_oops:
    push {r0, lr}
    1960:	b501      	push	{r0, lr}
    bl _do_kernel_oops
    1962:	f002 fa35 	bl	3dd0 <_do_kernel_oops>
    pop {r0, pc}
    1966:	bd01      	pop	{r0, pc}

00001968 <_MpuFault.isra.2>:
 *
 * See _FaultDump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static u32_t _MpuFault(NANO_ESF *esf, int fromHardFault)
    1968:	b538      	push	{r3, r4, r5, lr}
	u32_t reason = _NANO_ERR_HW_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****\n");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    196a:	4c1b      	ldr	r4, [pc, #108]	; (19d8 <_MpuFault.isra.2+0x70>)
static u32_t _MpuFault(NANO_ESF *esf, int fromHardFault)
    196c:	4605      	mov	r5, r0
	PR_FAULT_INFO("***** MPU FAULT *****\n");
    196e:	481b      	ldr	r0, [pc, #108]	; (19dc <_MpuFault.isra.2+0x74>)
    1970:	f002 f9b5 	bl	3cde <printk>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1974:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1976:	06d9      	lsls	r1, r3, #27
    1978:	d502      	bpl.n	1980 <_MpuFault.isra.2+0x18>
		PR_FAULT_INFO("  Stacking error (context area might be"
    197a:	4819      	ldr	r0, [pc, #100]	; (19e0 <_MpuFault.isra.2+0x78>)
    197c:	f002 f9af 	bl	3cde <printk>
			" not valid)\n");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1980:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1982:	071a      	lsls	r2, r3, #28
    1984:	d502      	bpl.n	198c <_MpuFault.isra.2+0x24>
		PR_FAULT_INFO("  Unstacking error\n");
    1986:	4817      	ldr	r0, [pc, #92]	; (19e4 <_MpuFault.isra.2+0x7c>)
    1988:	f002 f9a9 	bl	3cde <printk>
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    198c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    198e:	079b      	lsls	r3, r3, #30
    1990:	d50e      	bpl.n	19b0 <_MpuFault.isra.2+0x48>
		PR_FAULT_INFO("  Data Access Violation\n");
    1992:	4815      	ldr	r0, [pc, #84]	; (19e8 <_MpuFault.isra.2+0x80>)
    1994:	f002 f9a3 	bl	3cde <printk>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    1998:	6b61      	ldr	r1, [r4, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    199a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    199c:	0618      	lsls	r0, r3, #24
    199e:	d507      	bpl.n	19b0 <_MpuFault.isra.2+0x48>
			PR_EXC("  MMFAR Address: 0x%x\n", mmfar);
    19a0:	4812      	ldr	r0, [pc, #72]	; (19ec <_MpuFault.isra.2+0x84>)
    19a2:	f002 f99c 	bl	3cde <printk>
			if (fromHardFault) {
    19a6:	b11d      	cbz	r5, 19b0 <_MpuFault.isra.2+0x48>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    19a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    19aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    19ae:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    19b0:	4c09      	ldr	r4, [pc, #36]	; (19d8 <_MpuFault.isra.2+0x70>)
    19b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    19b4:	07da      	lsls	r2, r3, #31
    19b6:	d502      	bpl.n	19be <_MpuFault.isra.2+0x56>
		PR_FAULT_INFO("  Instruction Access Violation\n");
    19b8:	480d      	ldr	r0, [pc, #52]	; (19f0 <_MpuFault.isra.2+0x88>)
    19ba:	f002 f990 	bl	3cde <printk>
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    19be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    19c0:	069b      	lsls	r3, r3, #26
    19c2:	d502      	bpl.n	19ca <_MpuFault.isra.2+0x62>
		PR_FAULT_INFO(
    19c4:	480b      	ldr	r0, [pc, #44]	; (19f4 <_MpuFault.isra.2+0x8c>)
    19c6:	f002 f98a 	bl	3cde <printk>
	 * if the memory violation error is a stack corruption.
	 *
	 * By design, being a Stacking MemManage fault is a necessary
	 * and sufficient condition for a thread stack corruption.
	 */
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    19ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
		"Stacking error without stack guard / User-mode support\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    19cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    19ce:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    19d2:	62a3      	str	r3, [r4, #40]	; 0x28
	if (_MemoryFaultIsRecoverable(esf)) {
		reason = _NANO_ERR_RECOVERABLE;
	}

	return reason;
}
    19d4:	2000      	movs	r0, #0
    19d6:	bd38      	pop	{r3, r4, r5, pc}
    19d8:	e000ed00 	.word	0xe000ed00
    19dc:	000049f2 	.word	0x000049f2
    19e0:	00004a09 	.word	0x00004a09
    19e4:	00004a3d 	.word	0x00004a3d
    19e8:	00004a51 	.word	0x00004a51
    19ec:	00004a6a 	.word	0x00004a6a
    19f0:	00004a81 	.word	0x00004a81
    19f4:	00004aa1 	.word	0x00004aa1

000019f8 <_BusFault.isra.3>:
 *
 * See _FaultDump() for example.
 *
 * @return N/A
 */
static int _BusFault(NANO_ESF *esf, int fromHardFault)
    19f8:	b538      	push	{r3, r4, r5, lr}
{
	u32_t reason = _NANO_ERR_HW_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****\n");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    19fa:	4c1e      	ldr	r4, [pc, #120]	; (1a74 <_BusFault.isra.3+0x7c>)
static int _BusFault(NANO_ESF *esf, int fromHardFault)
    19fc:	4605      	mov	r5, r0
	PR_FAULT_INFO("***** BUS FAULT *****\n");
    19fe:	481e      	ldr	r0, [pc, #120]	; (1a78 <_BusFault.isra.3+0x80>)
    1a00:	f002 f96d 	bl	3cde <printk>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1a04:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a06:	04d9      	lsls	r1, r3, #19
    1a08:	d502      	bpl.n	1a10 <_BusFault.isra.3+0x18>
		PR_FAULT_INFO("  Stacking error\n");
    1a0a:	481c      	ldr	r0, [pc, #112]	; (1a7c <_BusFault.isra.3+0x84>)
    1a0c:	f002 f967 	bl	3cde <printk>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1a10:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a12:	051a      	lsls	r2, r3, #20
    1a14:	d502      	bpl.n	1a1c <_BusFault.isra.3+0x24>
		PR_FAULT_INFO("  Unstacking error\n");
    1a16:	481a      	ldr	r0, [pc, #104]	; (1a80 <_BusFault.isra.3+0x88>)
    1a18:	f002 f961 	bl	3cde <printk>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1a1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a1e:	059b      	lsls	r3, r3, #22
    1a20:	d50e      	bpl.n	1a40 <_BusFault.isra.3+0x48>
		PR_FAULT_INFO("  Precise data bus error\n");
    1a22:	4818      	ldr	r0, [pc, #96]	; (1a84 <_BusFault.isra.3+0x8c>)
    1a24:	f002 f95b 	bl	3cde <printk>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1a28:	6ba1      	ldr	r1, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1a2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a2c:	0418      	lsls	r0, r3, #16
    1a2e:	d507      	bpl.n	1a40 <_BusFault.isra.3+0x48>
			PR_EXC("  BFAR Address: 0x%x\n", bfar);
    1a30:	4815      	ldr	r0, [pc, #84]	; (1a88 <_BusFault.isra.3+0x90>)
    1a32:	f002 f954 	bl	3cde <printk>
			if (fromHardFault) {
    1a36:	b11d      	cbz	r5, 1a40 <_BusFault.isra.3+0x48>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1a38:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a3a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    1a3e:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1a40:	4c0c      	ldr	r4, [pc, #48]	; (1a74 <_BusFault.isra.3+0x7c>)
    1a42:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a44:	0559      	lsls	r1, r3, #21
    1a46:	d502      	bpl.n	1a4e <_BusFault.isra.3+0x56>
		PR_FAULT_INFO("  Imprecise data bus error\n");
    1a48:	4810      	ldr	r0, [pc, #64]	; (1a8c <_BusFault.isra.3+0x94>)
    1a4a:	f002 f948 	bl	3cde <printk>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1a4e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a50:	05da      	lsls	r2, r3, #23
    1a52:	d509      	bpl.n	1a68 <_BusFault.isra.3+0x70>
		PR_FAULT_INFO("  Instruction bus error\n");
    1a54:	480e      	ldr	r0, [pc, #56]	; (1a90 <_BusFault.isra.3+0x98>)
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error\n");
    1a56:	f002 f942 	bl	3cde <printk>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1a5a:	4a06      	ldr	r2, [pc, #24]	; (1a74 <_BusFault.isra.3+0x7c>)
    1a5c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1a5e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    1a62:	6293      	str	r3, [r2, #40]	; 0x28
	if (_MemoryFaultIsRecoverable(esf)) {
		reason = _NANO_ERR_RECOVERABLE;
	}

	return reason;
}
    1a64:	2000      	movs	r0, #0
    1a66:	bd38      	pop	{r3, r4, r5, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1a68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a6a:	049b      	lsls	r3, r3, #18
    1a6c:	d5f5      	bpl.n	1a5a <_BusFault.isra.3+0x62>
		PR_FAULT_INFO("  Floating-point lazy state preservation error\n");
    1a6e:	4809      	ldr	r0, [pc, #36]	; (1a94 <_BusFault.isra.3+0x9c>)
    1a70:	e7f1      	b.n	1a56 <_BusFault.isra.3+0x5e>
    1a72:	bf00      	nop
    1a74:	e000ed00 	.word	0xe000ed00
    1a78:	00004891 	.word	0x00004891
    1a7c:	000048a8 	.word	0x000048a8
    1a80:	00004a3d 	.word	0x00004a3d
    1a84:	000048ba 	.word	0x000048ba
    1a88:	000048d4 	.word	0x000048d4
    1a8c:	000048ea 	.word	0x000048ea
    1a90:	00004906 	.word	0x00004906
    1a94:	00004aa1 	.word	0x00004aa1

00001a98 <_UsageFault.isra.4>:
 *
 * See _FaultDump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static u32_t _UsageFault(const NANO_ESF *esf)
    1a98:	b510      	push	{r4, lr}
	u32_t reason = _NANO_ERR_HW_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****\n");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1a9a:	4c19      	ldr	r4, [pc, #100]	; (1b00 <_UsageFault.isra.4+0x68>)
	PR_FAULT_INFO("***** USAGE FAULT *****\n");
    1a9c:	4819      	ldr	r0, [pc, #100]	; (1b04 <_UsageFault.isra.4+0x6c>)
    1a9e:	f002 f91e 	bl	3cde <printk>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1aa2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1aa4:	019a      	lsls	r2, r3, #6
    1aa6:	d502      	bpl.n	1aae <_UsageFault.isra.4+0x16>
		PR_FAULT_INFO("  Division by zero\n");
    1aa8:	4817      	ldr	r0, [pc, #92]	; (1b08 <_UsageFault.isra.4+0x70>)
    1aaa:	f002 f918 	bl	3cde <printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1aae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1ab0:	01db      	lsls	r3, r3, #7
    1ab2:	d502      	bpl.n	1aba <_UsageFault.isra.4+0x22>
		PR_FAULT_INFO("  Unaligned memory access\n");
    1ab4:	4815      	ldr	r0, [pc, #84]	; (1b0c <_UsageFault.isra.4+0x74>)
    1ab6:	f002 f912 	bl	3cde <printk>
		 */
		reason = _NANO_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1aba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1abc:	0318      	lsls	r0, r3, #12
    1abe:	d502      	bpl.n	1ac6 <_UsageFault.isra.4+0x2e>
		PR_FAULT_INFO("  No coprocessor instructions\n");
    1ac0:	4813      	ldr	r0, [pc, #76]	; (1b10 <_UsageFault.isra.4+0x78>)
    1ac2:	f002 f90c 	bl	3cde <printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1ac6:	4c0e      	ldr	r4, [pc, #56]	; (1b00 <_UsageFault.isra.4+0x68>)
    1ac8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1aca:	0359      	lsls	r1, r3, #13
    1acc:	d502      	bpl.n	1ad4 <_UsageFault.isra.4+0x3c>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC\n");
    1ace:	4811      	ldr	r0, [pc, #68]	; (1b14 <_UsageFault.isra.4+0x7c>)
    1ad0:	f002 f905 	bl	3cde <printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1ad4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1ad6:	039a      	lsls	r2, r3, #14
    1ad8:	d502      	bpl.n	1ae0 <_UsageFault.isra.4+0x48>
		PR_FAULT_INFO("  Illegal use of the EPSR\n");
    1ada:	480f      	ldr	r0, [pc, #60]	; (1b18 <_UsageFault.isra.4+0x80>)
    1adc:	f002 f8ff 	bl	3cde <printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1ae0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1ae2:	03db      	lsls	r3, r3, #15
    1ae4:	d502      	bpl.n	1aec <_UsageFault.isra.4+0x54>
		PR_FAULT_INFO("  Attempt to execute undefined instruction\n");
    1ae6:	480d      	ldr	r0, [pc, #52]	; (1b1c <_UsageFault.isra.4+0x84>)
    1ae8:	f002 f8f9 	bl	3cde <printk>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1aec:	4a04      	ldr	r2, [pc, #16]	; (1b00 <_UsageFault.isra.4+0x68>)
    1aee:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1af0:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    1af4:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    1af8:	6293      	str	r3, [r2, #40]	; 0x28

	return reason;
}
    1afa:	2000      	movs	r0, #0
    1afc:	bd10      	pop	{r4, pc}
    1afe:	bf00      	nop
    1b00:	e000ed00 	.word	0xe000ed00
    1b04:	00004ad1 	.word	0x00004ad1
    1b08:	00004aea 	.word	0x00004aea
    1b0c:	00004afe 	.word	0x00004afe
    1b10:	00004b19 	.word	0x00004b19
    1b14:	00004b38 	.word	0x00004b38
    1b18:	00004b5e 	.word	0x00004b5e
    1b1c:	00004b79 	.word	0x00004b79

00001b20 <_Fault>:
 *
 * Note: exc_return argument shall only be used by the Fault handler if we are
 * running a Secure Firmware.
 */
void _Fault(NANO_ESF *esf, u32_t exc_return)
{
    1b20:	b538      	push	{r3, r4, r5, lr}
	u32_t reason = _NANO_ERR_HW_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1b22:	4c27      	ldr	r4, [pc, #156]	; (1bc0 <_Fault+0xa0>)
    1b24:	6863      	ldr	r3, [r4, #4]
    1b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
	switch (fault) {
    1b2a:	1eda      	subs	r2, r3, #3
{
    1b2c:	4605      	mov	r5, r0
	switch (fault) {
    1b2e:	2a09      	cmp	r2, #9
    1b30:	d83a      	bhi.n	1ba8 <_Fault+0x88>
    1b32:	e8df f002 	tbb	[pc, r2]
    1b36:	3305      	.short	0x3305
    1b38:	39393035 	.word	0x39393035
    1b3c:	37393939 	.word	0x37393939
	PR_FAULT_INFO("***** HARD FAULT *****\n");
    1b40:	4820      	ldr	r0, [pc, #128]	; (1bc4 <_Fault+0xa4>)
    1b42:	f002 f8cc 	bl	3cde <printk>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1b46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1b48:	079a      	lsls	r2, r3, #30
    1b4a:	d503      	bpl.n	1b54 <_Fault+0x34>
		PR_EXC("  Bus fault on vector table read\n");
    1b4c:	481e      	ldr	r0, [pc, #120]	; (1bc8 <_Fault+0xa8>)
	PR_FAULT_INFO(
    1b4e:	f002 f8c6 	bl	3cde <printk>
    1b52:	e002      	b.n	1b5a <_Fault+0x3a>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1b54:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1b56:	005b      	lsls	r3, r3, #1
    1b58:	d405      	bmi.n	1b66 <_Fault+0x46>
	u32_t reason = _NANO_ERR_HW_EXCEPTION;
    1b5a:	2000      	movs	r0, #0

#if defined(CONFIG_ARM_SECURE_FIRMWARE) || \
	defined(CONFIG_ARM_NONSECURE_FIRMWARE)
_exit_fatal:
#endif
	z_NanoFatalErrorHandler(reason, esf);
    1b5c:	4629      	mov	r1, r5
}
    1b5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_NanoFatalErrorHandler(reason, esf);
    1b62:	f000 b8d1 	b.w	1d08 <z_NanoFatalErrorHandler>
		PR_EXC("  Fault escalation (see below)\n");
    1b66:	4819      	ldr	r0, [pc, #100]	; (1bcc <_Fault+0xac>)
    1b68:	f002 f8b9 	bl	3cde <printk>
		if (SCB_MMFSR != 0) {
    1b6c:	4b18      	ldr	r3, [pc, #96]	; (1bd0 <_Fault+0xb0>)
    1b6e:	781b      	ldrb	r3, [r3, #0]
    1b70:	b12b      	cbz	r3, 1b7e <_Fault+0x5e>
			reason = _MpuFault(esf, 1);
    1b72:	2001      	movs	r0, #1
		reason = _MpuFault(esf, 0);
    1b74:	f7ff fef8 	bl	1968 <_MpuFault.isra.2>
	if (reason == _NANO_ERR_RECOVERABLE) {
    1b78:	2806      	cmp	r0, #6
    1b7a:	d1ef      	bne.n	1b5c <_Fault+0x3c>
}
    1b7c:	bd38      	pop	{r3, r4, r5, pc}
		} else if (SCB_BFSR != 0) {
    1b7e:	4b15      	ldr	r3, [pc, #84]	; (1bd4 <_Fault+0xb4>)
    1b80:	781b      	ldrb	r3, [r3, #0]
    1b82:	b11b      	cbz	r3, 1b8c <_Fault+0x6c>
			reason = _BusFault(esf, 1);
    1b84:	2001      	movs	r0, #1
		reason = _BusFault(esf, 0);
    1b86:	f7ff ff37 	bl	19f8 <_BusFault.isra.3>
    1b8a:	e7f5      	b.n	1b78 <_Fault+0x58>
		} else if (SCB_UFSR != 0) {
    1b8c:	4b12      	ldr	r3, [pc, #72]	; (1bd8 <_Fault+0xb8>)
    1b8e:	881b      	ldrh	r3, [r3, #0]
    1b90:	b29b      	uxth	r3, r3
    1b92:	2b00      	cmp	r3, #0
    1b94:	d0e1      	beq.n	1b5a <_Fault+0x3a>
		reason = _UsageFault(esf);
    1b96:	f7ff ff7f 	bl	1a98 <_UsageFault.isra.4>
    1b9a:	e7ed      	b.n	1b78 <_Fault+0x58>
		reason = _MpuFault(esf, 0);
    1b9c:	2000      	movs	r0, #0
    1b9e:	e7e9      	b.n	1b74 <_Fault+0x54>
		reason = _BusFault(esf, 0);
    1ba0:	2000      	movs	r0, #0
    1ba2:	e7f0      	b.n	1b86 <_Fault+0x66>
	PR_FAULT_INFO(
    1ba4:	480d      	ldr	r0, [pc, #52]	; (1bdc <_Fault+0xbc>)
    1ba6:	e7d2      	b.n	1b4e <_Fault+0x2e>
	PR_FAULT_INFO("***** %s %d) *****\n",
    1ba8:	480d      	ldr	r0, [pc, #52]	; (1be0 <_Fault+0xc0>)
    1baa:	490e      	ldr	r1, [pc, #56]	; (1be4 <_Fault+0xc4>)
    1bac:	f1a3 0210 	sub.w	r2, r3, #16
    1bb0:	2b0f      	cmp	r3, #15
    1bb2:	bfd8      	it	le
    1bb4:	4601      	movle	r1, r0
    1bb6:	480c      	ldr	r0, [pc, #48]	; (1be8 <_Fault+0xc8>)
    1bb8:	f002 f891 	bl	3cde <printk>
    1bbc:	e7cd      	b.n	1b5a <_Fault+0x3a>
    1bbe:	bf00      	nop
    1bc0:	e000ed00 	.word	0xe000ed00
    1bc4:	0000494d 	.word	0x0000494d
    1bc8:	00004965 	.word	0x00004965
    1bcc:	00004987 	.word	0x00004987
    1bd0:	e000ed28 	.word	0xe000ed28
    1bd4:	e000ed29 	.word	0xe000ed29
    1bd8:	e000ed2a 	.word	0xe000ed2a
    1bdc:	000049a7 	.word	0x000049a7
    1be0:	0000491f 	.word	0x0000491f
    1be4:	00004934 	.word	0x00004934
    1be8:	000049de 	.word	0x000049de

00001bec <_FaultInit>:
 */
void _FaultInit(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1bec:	4a02      	ldr	r2, [pc, #8]	; (1bf8 <_FaultInit+0xc>)
    1bee:	6953      	ldr	r3, [r2, #20]
    1bf0:	f043 0310 	orr.w	r3, r3, #16
    1bf4:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    1bf6:	4770      	bx	lr
    1bf8:	e000ed00 	.word	0xe000ed00

00001bfc <z_arch_irq_enable>:
 *
 * @return N/A
 */
void z_arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1bfc:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    1bfe:	2b00      	cmp	r3, #0
    1c00:	db08      	blt.n	1c14 <z_arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1c02:	2201      	movs	r2, #1
    1c04:	f000 001f 	and.w	r0, r0, #31
    1c08:	fa02 f000 	lsl.w	r0, r2, r0
    1c0c:	095b      	lsrs	r3, r3, #5
    1c0e:	4a02      	ldr	r2, [pc, #8]	; (1c18 <z_arch_irq_enable+0x1c>)
    1c10:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1c14:	4770      	bx	lr
    1c16:	bf00      	nop
    1c18:	e000e100 	.word	0xe000e100

00001c1c <z_arch_irq_disable>:
 *
 * @return N/A
 */
void z_arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    1c1c:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    1c1e:	2b00      	cmp	r3, #0
    1c20:	db0d      	blt.n	1c3e <z_arch_irq_disable+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1c22:	2201      	movs	r2, #1
    1c24:	095b      	lsrs	r3, r3, #5
    1c26:	f000 001f 	and.w	r0, r0, #31
    1c2a:	fa02 f000 	lsl.w	r0, r2, r0
    1c2e:	3320      	adds	r3, #32
    1c30:	4a03      	ldr	r2, [pc, #12]	; (1c40 <z_arch_irq_disable+0x24>)
    1c32:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    1c36:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1c3a:	f3bf 8f6f 	isb	sy
}
    1c3e:	4770      	bx	lr
    1c40:	e000e100 	.word	0xe000e100

00001c44 <z_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(DT_NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(DT_NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1c44:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    1c46:	2b00      	cmp	r3, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1c48:	bfa8      	it	ge
    1c4a:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
	prio += _IRQ_PRIO_OFFSET;
    1c4e:	f101 0101 	add.w	r1, r1, #1
    1c52:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1c56:	bfae      	itee	ge
    1c58:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1c5c:	f000 000f 	andlt.w	r0, r0, #15
    1c60:	4b03      	ldrlt	r3, [pc, #12]	; (1c70 <z_irq_priority_set+0x2c>)
    1c62:	b2c9      	uxtb	r1, r1
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1c64:	bfac      	ite	ge
    1c66:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1c6a:	5419      	strblt	r1, [r3, r0]
}
    1c6c:	4770      	bx	lr
    1c6e:	bf00      	nop
    1c70:	e000ed14 	.word	0xe000ed14

00001c74 <z_new_thread>:

void z_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		 size_t stackSize, k_thread_entry_t pEntry,
		 void *parameter1, void *parameter2, void *parameter3,
		 int priority, unsigned int options)
{
    1c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 * k_thread_create(). If K_THREAD_STACK_SIZEOF() is used, the
	 * Guard size has already been take out of stackSize.
	 */
	stackSize -= MPU_GUARD_ALIGN_AND_SIZE;
#endif
	stackEnd = pStackMem + stackSize;
    1c78:	188c      	adds	r4, r1, r2
{
    1c7a:	4688      	mov	r8, r1
    1c7c:	4617      	mov	r7, r2
    1c7e:	461e      	mov	r6, r3
	 * if it isn't.
	 */
	*((u32_t *)pStack) = STACK_SENTINEL;
#endif /* CONFIG_STACK_SENTINEL */
	/* Initialize various struct k_thread members */
	z_init_thread_base(&thread->base, prio, _THREAD_PRESTART, options);
    1c80:	2204      	movs	r2, #4
    1c82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1c84:	9909      	ldr	r1, [sp, #36]	; 0x24
    1c86:	4605      	mov	r5, r0
    1c88:	f002 fbd8 	bl	443c <z_init_thread_base>

	_new_thread_init(thread, pStackMem, stackSize, priority,
			 options);

	/* carve the thread entry struct from the "base" of the stack */
	pInitCtx = (struct __esf *)(STACK_ROUND_DOWN(stackEnd -
    1c8c:	f1a4 0320 	sub.w	r3, r4, #32
#else
	pInitCtx->pc = (u32_t)z_thread_entry;
#endif

	/* force ARM mode by clearing LSB of address */
	pInitCtx->pc &= 0xfffffffe;
    1c90:	490c      	ldr	r1, [pc, #48]	; (1cc4 <z_new_thread+0x50>)
	pInitCtx = (struct __esf *)(STACK_ROUND_DOWN(stackEnd -
    1c92:	f023 0307 	bic.w	r3, r3, #7

	/* static threads overwrite it afterwards with real value */
	thread->init_data = NULL;
    1c96:	2200      	movs	r2, #0
	pInitCtx->pc &= 0xfffffffe;
    1c98:	f021 0101 	bic.w	r1, r1, #1
	thread->fn_abort = NULL;
    1c9c:	e9c5 2213 	strd	r2, r2, [r5, #76]	; 0x4c
	thread->mem_domain_info.mem_domain = NULL;
#endif /* CONFIG_USERSPACE */

#if defined(CONFIG_THREAD_STACK_INFO)
	thread->stack_info.start = (u32_t)pStack;
	thread->stack_info.size = (u32_t)stackSize;
    1ca0:	e9c5 8716 	strd	r8, r7, [r5, #88]	; 0x58
    1ca4:	6199      	str	r1, [r3, #24]

	pInitCtx->a1 = (u32_t)pEntry;
	pInitCtx->a2 = (u32_t)parameter1;
    1ca6:	9906      	ldr	r1, [sp, #24]
    1ca8:	6059      	str	r1, [r3, #4]
	pInitCtx->a3 = (u32_t)parameter2;
    1caa:	9907      	ldr	r1, [sp, #28]
    1cac:	6099      	str	r1, [r3, #8]
	pInitCtx->a4 = (u32_t)parameter3;
    1cae:	9908      	ldr	r1, [sp, #32]
    1cb0:	60d9      	str	r1, [r3, #12]
	pInitCtx->xpsr =
    1cb2:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
	pInitCtx->a1 = (u32_t)pEntry;
    1cb6:	601e      	str	r6, [r3, #0]
	pInitCtx->xpsr =
    1cb8:	61d9      	str	r1, [r3, #28]
		0x01000000UL; /* clear all, thumb bit is 1, even if RO */
#ifdef CONFIG_FLOAT
	pInitCtx->fpscr = (u32_t)0; /* clears FPU status/control register*/
#endif

	thread->callee_saved.psp = (u32_t)pInitCtx;
    1cba:	64ab      	str	r3, [r5, #72]	; 0x48
	thread->arch.basepri = 0;
    1cbc:	666a      	str	r2, [r5, #100]	; 0x64

	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1cc2:	bf00      	nop
    1cc4:	000039f3 	.word	0x000039f3

00001cc8 <_CpuIdleInit>:
 *
 * void _CpuIdleInit (void);
 */

SECTION_FUNC(TEXT, _CpuIdleInit)
	ldr r1, =_SCB_SCR
    1cc8:	4901      	ldr	r1, [pc, #4]	; (1cd0 <_CpuIdleInit+0x8>)
	movs.n r2, #_SCR_INIT_BITS
    1cca:	2210      	movs	r2, #16
	str r2, [r1]
    1ccc:	600a      	str	r2, [r1, #0]
	bx lr
    1cce:	4770      	bx	lr
	ldr r1, =_SCB_SCR
    1cd0:	e000ed10 	.word	0xe000ed10

00001cd4 <k_cpu_idle>:

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	cpsie i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* clear BASEPRI so wfi is awakened by incoming interrupts */
	eors.n r0, r0
    1cd4:	4040      	eors	r0, r0
	msr BASEPRI, r0
    1cd6:	f380 8811 	msr	BASEPRI, r0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	wfi
    1cda:	bf30      	wfi

	bx lr
    1cdc:	4770      	bx	lr
    1cde:	bf00      	nop

00001ce0 <__bus_fault>:
	mrs r0, MSP
_stack_frame_endif:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* force unlock interrupts */
	eors.n r0, r0
    1ce0:	4040      	eors	r0, r0
	msr BASEPRI, r0
    1ce2:	f380 8811 	msr	BASEPRI, r0

#if !defined(CONFIG_ARM_SECURE_FIRMWARE) && \
	!defined(CONFIG_ARM_NONSECURE_FIRMWARE)
	/* this checks to see if we are in a nested exception */
	ldr ip, =_SCS_ICSR
    1ce6:	f8df c01c 	ldr.w	ip, [pc, #28]	; 1d04 <__bus_fault+0x24>
	ldr ip, [ip]
    1cea:	f8dc c000 	ldr.w	ip, [ip]
	ands.w ip, #_SCS_ICSR_RETTOBASE
    1cee:	f41c 6c00 	ands.w	ip, ip, #2048	; 0x800

	ite eq			/* is the RETTOBASE bit zero ? */
    1cf2:	bf0c      	ite	eq
		mrseq r0, MSP	/* if so, we're not returning to thread mode,
    1cf4:	f3ef 8008 	mrseq	r0, MSP
				 * thus this is a nested exception: the stack
				 * frame is on the MSP */
		mrsne r0, PSP	/* if not, we are returning to thread mode, thus
    1cf8:	f3ef 8009 	mrsne	r0, PSP
	 * located in the LR. Therefore, we supply the LR value as an
	 * argument to the fault handler.
	 */
	mov r1, lr
#endif /* CONFIG_ARM_SECURE_FIRMWARE || CONFIG_ARM_NONSECURE_FIRMWARE */
	push {r0, lr}
    1cfc:	b501      	push	{r0, lr}
	bl _Fault
    1cfe:	f7ff ff0f 	bl	1b20 <_Fault>

	pop {r0, pc}
    1d02:	bd01      	pop	{r0, pc}
	ldr ip, =_SCS_ICSR
    1d04:	e000ed04 	.word	0xe000ed04

00001d08 <z_NanoFatalErrorHandler>:
 *
 * @return This function does not return.
 */
void z_NanoFatalErrorHandler(unsigned int reason,
					  const NANO_ESF *pEsf)
{
    1d08:	b538      	push	{r3, r4, r5, lr}
    1d0a:	4604      	mov	r4, r0
    1d0c:	460d      	mov	r5, r1
	LOG_PANIC();

	switch (reason) {
    1d0e:	2805      	cmp	r0, #5
    1d10:	d81a      	bhi.n	1d48 <z_NanoFatalErrorHandler+0x40>
    1d12:	e8df f000 	tbb	[pc, r0]
    1d16:	1903      	.short	0x1903
    1d18:	17151319 	.word	0x17151319
	case _NANO_ERR_HW_EXCEPTION:
		printk("***** Hardware exception *****\n");
    1d1c:	480d      	ldr	r0, [pc, #52]	; (1d54 <z_NanoFatalErrorHandler+0x4c>)
		printk("***** Stack Check Fail! *****\n");
		break;
#endif /* CONFIG_STACK_CANARIES */

	case _NANO_ERR_ALLOCATION_FAIL:
		printk("**** Kernel Allocation Failure! ****\n");
    1d1e:	f001 ffde 	bl	3cde <printk>
K_SYSCALL_DECLARE0(K_SYSCALL_K_CURRENT_GET, k_current_get, k_tid_t)
    1d22:	f001 f9f1 	bl	3108 <z_impl_k_current_get>

	default:
		printk("**** Unknown Fatal Error %d! ****\n", reason);
		break;
	}
	printk("Current thread ID = %p\n"
    1d26:	69aa      	ldr	r2, [r5, #24]
    1d28:	4601      	mov	r1, r0
    1d2a:	480b      	ldr	r0, [pc, #44]	; (1d58 <z_NanoFatalErrorHandler+0x50>)
    1d2c:	f001 ffd7 	bl	3cde <printk>
	 * to respond to the error.  The decisions as to what responses are
	 * appropriate to the various errors are something the customer must
	 * decide.
	 */

	z_SysFatalErrorHandler(reason, pEsf);
    1d30:	4629      	mov	r1, r5
    1d32:	4620      	mov	r0, r4
}
    1d34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_SysFatalErrorHandler(reason, pEsf);
    1d38:	f000 b818 	b.w	1d6c <z_SysFatalErrorHandler>
		printk("**** Kernel Allocation Failure! ****\n");
    1d3c:	4807      	ldr	r0, [pc, #28]	; (1d5c <z_NanoFatalErrorHandler+0x54>)
    1d3e:	e7ee      	b.n	1d1e <z_NanoFatalErrorHandler+0x16>
		printk("***** Kernel OOPS! *****\n");
    1d40:	4807      	ldr	r0, [pc, #28]	; (1d60 <z_NanoFatalErrorHandler+0x58>)
    1d42:	e7ec      	b.n	1d1e <z_NanoFatalErrorHandler+0x16>
		printk("***** Kernel Panic! *****\n");
    1d44:	4807      	ldr	r0, [pc, #28]	; (1d64 <z_NanoFatalErrorHandler+0x5c>)
    1d46:	e7ea      	b.n	1d1e <z_NanoFatalErrorHandler+0x16>
		printk("**** Unknown Fatal Error %d! ****\n", reason);
    1d48:	4601      	mov	r1, r0
    1d4a:	4807      	ldr	r0, [pc, #28]	; (1d68 <z_NanoFatalErrorHandler+0x60>)
    1d4c:	f001 ffc7 	bl	3cde <printk>
		break;
    1d50:	e7e7      	b.n	1d22 <z_NanoFatalErrorHandler+0x1a>
    1d52:	bf00      	nop
    1d54:	00004ba5 	.word	0x00004ba5
    1d58:	00004c43 	.word	0x00004c43
    1d5c:	00004bc5 	.word	0x00004bc5
    1d60:	00004beb 	.word	0x00004beb
    1d64:	00004c05 	.word	0x00004c05
    1d68:	00004c20 	.word	0x00004c20

00001d6c <z_SysFatalErrorHandler>:
#ifdef CONFIG_STACK_SENTINEL
	if (reason == _NANO_ERR_STACK_CHK_FAIL) {
		goto hang_system;
	}
#endif
	if (reason == _NANO_ERR_KERNEL_PANIC) {
    1d6c:	2805      	cmp	r0, #5
{
    1d6e:	b510      	push	{r4, lr}
	if (reason == _NANO_ERR_KERNEL_PANIC) {
    1d70:	d00c      	beq.n	1d8c <z_SysFatalErrorHandler+0x20>
		goto hang_system;
	}
	if (k_is_in_isr() || z_is_thread_essential()) {
    1d72:	f001 fa19 	bl	31a8 <k_is_in_isr>
    1d76:	b160      	cbz	r0, 1d92 <z_SysFatalErrorHandler+0x26>
		printk("Fatal fault in %s! Spinning...\n",
		       k_is_in_isr() ? "ISR" : "essential thread");
    1d78:	f001 fa16 	bl	31a8 <k_is_in_isr>
		printk("Fatal fault in %s! Spinning...\n",
    1d7c:	490c      	ldr	r1, [pc, #48]	; (1db0 <z_SysFatalErrorHandler+0x44>)
    1d7e:	4b0d      	ldr	r3, [pc, #52]	; (1db4 <z_SysFatalErrorHandler+0x48>)
    1d80:	2800      	cmp	r0, #0
    1d82:	bf08      	it	eq
    1d84:	4619      	moveq	r1, r3
    1d86:	480c      	ldr	r0, [pc, #48]	; (1db8 <z_SysFatalErrorHandler+0x4c>)
    1d88:	f001 ffa9 	bl	3cde <printk>
#else
	ARG_UNUSED(reason);
#endif

	for (;;) {
		k_cpu_idle();
    1d8c:	f7ff ffa2 	bl	1cd4 <k_cpu_idle>
    1d90:	e7fc      	b.n	1d8c <z_SysFatalErrorHandler+0x20>
	if (k_is_in_isr() || z_is_thread_essential()) {
    1d92:	f001 fa19 	bl	31c8 <z_is_thread_essential>
    1d96:	2800      	cmp	r0, #0
    1d98:	d1ee      	bne.n	1d78 <z_SysFatalErrorHandler+0xc>
	printk("Fatal fault in thread %p! Aborting.\n", _current);
    1d9a:	4c08      	ldr	r4, [pc, #32]	; (1dbc <z_SysFatalErrorHandler+0x50>)
    1d9c:	4808      	ldr	r0, [pc, #32]	; (1dc0 <z_SysFatalErrorHandler+0x54>)
    1d9e:	68a1      	ldr	r1, [r4, #8]
    1da0:	f001 ff9d 	bl	3cde <printk>
K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_THREAD_ABORT, k_thread_abort, k_tid_t, thread)
    1da4:	68a0      	ldr	r0, [r4, #8]
	}
	CODE_UNREACHABLE;
}
    1da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1daa:	f000 b80b 	b.w	1dc4 <z_impl_k_thread_abort>
    1dae:	bf00      	nop
    1db0:	00004c7f 	.word	0x00004c7f
    1db4:	00004c83 	.word	0x00004c83
    1db8:	00004c94 	.word	0x00004c94
    1dbc:	20000264 	.word	0x20000264
    1dc0:	00004cb4 	.word	0x00004cb4

00001dc4 <z_impl_k_thread_abort>:
#include <misc/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
    1dc4:	b538      	push	{r3, r4, r5, lr}
    1dc6:	4605      	mov	r5, r0
	__asm__ volatile(
    1dc8:	f04f 0320 	mov.w	r3, #32
    1dcc:	f3ef 8411 	mrs	r4, BASEPRI
    1dd0:	f383 8811 	msr	BASEPRI, r3
    1dd4:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
    1dd8:	f002 fb11 	bl	43fe <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
    1ddc:	4b0a      	ldr	r3, [pc, #40]	; (1e08 <z_impl_k_thread_abort+0x44>)
    1dde:	689b      	ldr	r3, [r3, #8]
    1de0:	42ab      	cmp	r3, r5
    1de2:	d10b      	bne.n	1dfc <z_impl_k_thread_abort+0x38>
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
    1de4:	4b09      	ldr	r3, [pc, #36]	; (1e0c <z_impl_k_thread_abort+0x48>)
    1de6:	685a      	ldr	r2, [r3, #4]
    1de8:	f3c2 0208 	ubfx	r2, r2, #0, #9
    1dec:	b912      	cbnz	r2, 1df4 <z_impl_k_thread_abort+0x30>
#ifndef CONFIG_ARM
#ifdef CONFIG_TRACING
	sys_trace_thread_switched_out();
#endif
#endif
	ret = __swap(key);
    1dee:	4620      	mov	r0, r4
    1df0:	f7ff fd62 	bl	18b8 <__swap>
			(void)z_swap_irqlock(key);
			CODE_UNREACHABLE;
		} else {
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1df4:	685a      	ldr	r2, [r3, #4]
    1df6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    1dfa:	605a      	str	r2, [r3, #4]
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
    1dfc:	4620      	mov	r0, r4
}
    1dfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_irqlock(key);
    1e02:	f002 ba74 	b.w	42ee <z_reschedule_irqlock>
    1e06:	bf00      	nop
    1e08:	20000264 	.word	0x20000264
    1e0c:	e000ed00 	.word	0xe000ed00

00001e10 <_isr_wrapper>:
 *
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1e10:	b501      	push	{r0, lr}
	 * for the next timer deadline is not interrupted.  For non-tickless idle,
	 * this ensures that the clearing of the kernel idle state is not
	 * interrupted.  In each case, z_sys_power_save_idle_exit is called with
	 * interrupts disabled.
	 */
	cpsid i  /* PRIMASK = 1 */
    1e12:	b672      	cpsid	i

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1e14:	4a0b      	ldr	r2, [pc, #44]	; (1e44 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    1e16:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
    1e18:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1e1a:	bf1e      	ittt	ne
	movne	r1, #0
    1e1c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1e1e:	6211      	strne	r1, [r2, #32]
		blne	z_sys_power_save_idle_exit
    1e20:	f002 fa33 	blne	428a <z_sys_power_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1e24:	b662      	cpsie	i
#endif

	mrs r0, IPSR	/* get exception number */
    1e26:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1e2a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1e2e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldr r1, =_sw_isr_table
    1e32:	4905      	ldr	r1, [pc, #20]	; (1e48 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1e34:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1e36:	c909      	ldmia	r1!, {r0, r3}
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldm sp!,{r0-r3} /* Restore r0 to r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
    1e38:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1e3a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * _IntExit() */
	ldr r0, =_IntExit
    1e3e:	4803      	ldr	r0, [pc, #12]	; (1e4c <_isr_wrapper+0x3c>)
	bx r0
    1e40:	4700      	bx	r0
    1e42:	0000      	.short	0x0000
	ldr r2, =_kernel
    1e44:	20000264 	.word	0x20000264
	ldr r1, =_sw_isr_table
    1e48:	000044e0 	.word	0x000044e0
	ldr r0, =_IntExit
    1e4c:	00001885 	.word	0x00001885

00001e50 <__reset>:
#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl _PlatformInit
#endif

    /* lock interrupts: will get unlocked when switch to main task */
    bl	lock_interrupts
    1e50:	f001 ffc2 	bl	3dd8 <lock_interrupts>
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to _PrepC
     * (even though we do not intend to return).
     */
    bl _PrepC
    1e54:	f000 f804 	bl	1e60 <_PrepC>

00001e58 <_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(_SysNmiOnReset)

SECTION_FUNC(TEXT, _SysNmiOnReset)
    wfi
    1e58:	bf30      	wfi
    b _SysNmiOnReset
    1e5a:	f7ff bffd 	b.w	1e58 <_SysNmiOnReset>
    1e5e:	bf00      	nop

00001e60 <_PrepC>:

#ifdef CONFIG_BOOT_TIME_MEASUREMENT
	extern u64_t __start_time_stamp;
#endif
void _PrepC(void)
{
    1e60:	b508      	push	{r3, lr}
	process_sp = (u32_t)&_interrupt_stack + CONFIG_ISR_STACK_SIZE;
    1e62:	4b0e      	ldr	r3, [pc, #56]	; (1e9c <_PrepC+0x3c>)
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1e64:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MRS %0, control" : "=r" (result) );
    1e68:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() | CONTROL_SPSEL_Msk);
    1e6c:	f043 0302 	orr.w	r3, r3, #2
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    1e70:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
    1e74:	f3bf 8f6f 	isb	sy
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1e78:	4b09      	ldr	r3, [pc, #36]	; (1ea0 <_PrepC+0x40>)
    1e7a:	4a0a      	ldr	r2, [pc, #40]	; (1ea4 <_PrepC+0x44>)
    1e7c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    1e80:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    1e82:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1e86:	f3bf 8f6f 	isb	sy
	 * gets set to _interrupt_stack during initialization.
	 */
	set_and_switch_to_psp();
	relocate_vector_table();
	enable_floating_point();
	z_bss_zero();
    1e8a:	f000 fceb 	bl	2864 <z_bss_zero>
	z_data_copy();
    1e8e:	f000 fcf3 	bl	2878 <z_data_copy>
#ifdef CONFIG_BOOT_TIME_MEASUREMENT
	__start_time_stamp = 0U;
#endif
	_IntLibInit();
    1e92:	f7ff fd05 	bl	18a0 <_IntLibInit>
	z_cstart();
    1e96:	f000 fd21 	bl	28dc <z_cstart>
    1e9a:	bf00      	nop
    1e9c:	20001600 	.word	0x20001600
    1ea0:	00000000 	.word	0x00000000
    1ea4:	e000ed00 	.word	0xe000ed00

00001ea8 <z_arch_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arch_configure_static_mpu_regions(void)
{
    1ea8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		.size = (u32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
    1eaa:	4b09      	ldr	r3, [pc, #36]	; (1ed0 <z_arch_configure_static_mpu_regions+0x28>)
    1eac:	9301      	str	r3, [sp, #4]
    1eae:	4b09      	ldr	r3, [pc, #36]	; (1ed4 <z_arch_configure_static_mpu_regions+0x2c>)
    1eb0:	9302      	str	r3, [sp, #8]

	/* Define a constant array of k_mem_partition objects
	 * to hold the configuration of the respective static
	 * MPU regions.
	 */
	const struct k_mem_partition *static_regions[] = {
    1eb2:	a804      	add	r0, sp, #16
		const struct k_mem_partition ramfunc_region =
    1eb4:	4b08      	ldr	r3, [pc, #32]	; (1ed8 <z_arch_configure_static_mpu_regions+0x30>)
    1eb6:	9303      	str	r3, [sp, #12]
	const struct k_mem_partition *static_regions[] = {
    1eb8:	ab01      	add	r3, sp, #4
    1eba:	f840 3d10 	str.w	r3, [r0, #-16]!
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1ebe:	4a07      	ldr	r2, [pc, #28]	; (1edc <z_arch_configure_static_mpu_regions+0x34>)
    1ec0:	4b07      	ldr	r3, [pc, #28]	; (1ee0 <z_arch_configure_static_mpu_regions+0x38>)
    1ec2:	2101      	movs	r1, #1
    1ec4:	f000 f876 	bl	1fb4 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1ec8:	b005      	add	sp, #20
    1eca:	f85d fb04 	ldr.w	pc, [sp], #4
    1ece:	bf00      	nop
    1ed0:	20000000 	.word	0x20000000
    1ed4:	00000000 	.word	0x00000000
    1ed8:	060b0000 	.word	0x060b0000
    1edc:	20000000 	.word	0x20000000
    1ee0:	20010000 	.word	0x20010000

00001ee4 <_mpu_configure_region>:
/* This internal function programs an MPU region
 * of a given configuration at a given MPU index.
 */
static int _mpu_configure_region(const u8_t index,
	const struct k_mem_partition *new_region)
{
    1ee4:	b530      	push	{r4, r5, lr}

	LOG_DBG("Configure MPU region at index 0x%x", index);

	/* Populate internal ARM MPU region configuration structure. */
	region_conf.base = new_region->start;
	_get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    1ee6:	e9d1 4300 	ldrd	r4, r3, [r1]
 * to that power-of-two value.
 */
static inline u32_t _size_to_mpu_rasr_size(u32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32) {
    1eea:	2b20      	cmp	r3, #32
	/* in ARMv7-M MPU the base address is not required
	 * to determine region attributes
	 */
	(void) base;

	p_attr->rasr = attr->rasr_attr | _size_to_mpu_rasr_size(size);
    1eec:	6889      	ldr	r1, [r1, #8]
	if (size <= 32) {
    1eee:	d917      	bls.n	1f20 <_mpu_configure_region+0x3c>
	if (size > (1UL << 31)) {
    1ef0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    1ef4:	d816      	bhi.n	1f24 <_mpu_configure_region+0x40>
	return ((32 - __builtin_clz(size - 1) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    1ef6:	3b01      	subs	r3, #1
    1ef8:	fab3 f383 	clz	r3, r3
    1efc:	f1c3 031f 	rsb	r3, r3, #31
    1f00:	005b      	lsls	r3, r3, #1
	if (index > (_get_num_regions() - 1)) {
    1f02:	2807      	cmp	r0, #7
    1f04:	f041 0101 	orr.w	r1, r1, #1
    1f08:	d80e      	bhi.n	1f28 <_mpu_configure_region+0x44>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1f0a:	f024 021f 	bic.w	r2, r4, #31
	MPU->RNR = index;
    1f0e:	4d08      	ldr	r5, [pc, #32]	; (1f30 <_mpu_configure_region+0x4c>)
				| MPU_RBAR_VALID_Msk | index;
    1f10:	4302      	orrs	r2, r0
    1f12:	f042 0210 	orr.w	r2, r2, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1f16:	430b      	orrs	r3, r1
	MPU->RNR = index;
    1f18:	60a8      	str	r0, [r5, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1f1a:	60ea      	str	r2, [r5, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1f1c:	612b      	str	r3, [r5, #16]
		&new_region->attr, new_region->start, new_region->size);

	/* Allocate and program region */
	return _region_allocate_and_init(index,
		(const struct arm_mpu_region *)&region_conf);
}
    1f1e:	bd30      	pop	{r4, r5, pc}
		return REGION_32B;
    1f20:	2308      	movs	r3, #8
    1f22:	e7ee      	b.n	1f02 <_mpu_configure_region+0x1e>
		return REGION_4G;
    1f24:	233e      	movs	r3, #62	; 0x3e
    1f26:	e7ec      	b.n	1f02 <_mpu_configure_region+0x1e>
		return -EINVAL;
    1f28:	f06f 0015 	mvn.w	r0, #21
	return _region_allocate_and_init(index,
    1f2c:	e7f7      	b.n	1f1e <_mpu_configure_region+0x3a>
    1f2e:	bf00      	nop
    1f30:	e000ed90 	.word	0xe000ed90

00001f34 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1f34:	4b03      	ldr	r3, [pc, #12]	; (1f44 <arm_core_mpu_enable+0x10>)
    1f36:	2205      	movs	r2, #5
    1f38:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    1f3a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1f3e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1f42:	4770      	bx	lr
    1f44:	e000ed90 	.word	0xe000ed90

00001f48 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1f48:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1f4c:	4b01      	ldr	r3, [pc, #4]	; (1f54 <arm_core_mpu_disable+0xc>)
    1f4e:	2200      	movs	r2, #0
    1f50:	605a      	str	r2, [r3, #4]
}
    1f52:	4770      	bx	lr
    1f54:	e000ed90 	.word	0xe000ed90

00001f58 <arm_mpu_init>:
 */
static int arm_mpu_init(struct device *arg)
{
	u32_t r_index;

	if (mpu_config.num_regions > _get_num_regions()) {
    1f58:	4913      	ldr	r1, [pc, #76]	; (1fa8 <arm_mpu_init+0x50>)
    1f5a:	6808      	ldr	r0, [r1, #0]
    1f5c:	2808      	cmp	r0, #8
{
    1f5e:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > _get_num_regions()) {
    1f60:	d81e      	bhi.n	1fa0 <arm_mpu_init+0x48>
		return -1;
	}

	LOG_DBG("total region count: %d", _get_num_regions());

	arm_core_mpu_disable();
    1f62:	f7ff fff1 	bl	1f48 <arm_core_mpu_disable>
	MPU->RNR = index;
    1f66:	4c11      	ldr	r4, [pc, #68]	; (1fac <arm_mpu_init+0x54>)
    1f68:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	_mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1f6a:	2200      	movs	r2, #0
    1f6c:	4290      	cmp	r0, r2
    1f6e:	f101 010c 	add.w	r1, r1, #12
    1f72:	d105      	bne.n	1f80 <arm_mpu_init+0x28>
		_region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1f74:	4b0e      	ldr	r3, [pc, #56]	; (1fb0 <arm_mpu_init+0x58>)
    1f76:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    1f78:	f7ff ffdc 	bl	1f34 <arm_core_mpu_enable>
	defined(CONFIG_CPU_CORTEX_M4)
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos == 8,
		"Invalid number of MPU regions\n");
#endif
	return 0;
    1f7c:	2000      	movs	r0, #0
}
    1f7e:	bd10      	pop	{r4, pc}
    1f80:	60a2      	str	r2, [r4, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1f82:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    1f86:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1f8a:	f043 0310 	orr.w	r3, r3, #16
    1f8e:	4313      	orrs	r3, r2
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1f90:	60e3      	str	r3, [r4, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1f92:	f851 3c04 	ldr.w	r3, [r1, #-4]
    1f96:	f043 0301 	orr.w	r3, r3, #1
    1f9a:	6123      	str	r3, [r4, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1f9c:	3201      	adds	r2, #1
    1f9e:	e7e5      	b.n	1f6c <arm_mpu_init+0x14>
		return -1;
    1fa0:	f04f 30ff 	mov.w	r0, #4294967295
    1fa4:	e7eb      	b.n	1f7e <arm_mpu_init+0x26>
    1fa6:	bf00      	nop
    1fa8:	00004710 	.word	0x00004710
    1fac:	e000ed90 	.word	0xe000ed90
    1fb0:	200008b6 	.word	0x200008b6

00001fb4 <arm_core_mpu_configure_static_mpu_regions>:
{
    1fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
static int _mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const u8_t regions_num,
	const u32_t background_area_base,
	const u32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    1fb6:	4c10      	ldr	r4, [pc, #64]	; (1ff8 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    1fb8:	4607      	mov	r7, r0
	int reg_index = start_reg_index;
    1fba:	7820      	ldrb	r0, [r4, #0]
    1fbc:	460e      	mov	r6, r1
	for (i = 0; i < regions_num; i++) {
    1fbe:	2500      	movs	r5, #0
    1fc0:	42b5      	cmp	r5, r6
    1fc2:	da08      	bge.n	1fd6 <arm_core_mpu_configure_static_mpu_regions+0x22>
		if (regions[i]->size == 0) {
    1fc4:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
    1fc8:	684b      	ldr	r3, [r1, #4]
    1fca:	b193      	cbz	r3, 1ff2 <arm_core_mpu_configure_static_mpu_regions+0x3e>
		((part->size & (part->size - 1)) == 0)
    1fcc:	1e5a      	subs	r2, r3, #1
		&&
    1fce:	4213      	tst	r3, r2
    1fd0:	d003      	beq.n	1fda <arm_core_mpu_configure_static_mpu_regions+0x26>
			return -EINVAL;
    1fd2:	f06f 0015 	mvn.w	r0, #21
	ARG_UNUSED(background_area_end);

	mpu_reg_index = _mpu_configure_regions(static_regions,
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1fd6:	7020      	strb	r0, [r4, #0]
}
    1fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		&&
    1fda:	2b1f      	cmp	r3, #31
    1fdc:	d9f9      	bls.n	1fd2 <arm_core_mpu_configure_static_mpu_regions+0x1e>
		((part->start & (part->size - 1)) == 0);
    1fde:	680b      	ldr	r3, [r1, #0]
		&&
    1fe0:	421a      	tst	r2, r3
    1fe2:	d1f6      	bne.n	1fd2 <arm_core_mpu_configure_static_mpu_regions+0x1e>
		reg_index = _mpu_configure_region(reg_index, regions[i]);
    1fe4:	b2c0      	uxtb	r0, r0
    1fe6:	f7ff ff7d 	bl	1ee4 <_mpu_configure_region>
		if (reg_index == -EINVAL) {
    1fea:	f110 0f16 	cmn.w	r0, #22
    1fee:	d0f0      	beq.n	1fd2 <arm_core_mpu_configure_static_mpu_regions+0x1e>
		reg_index++;
    1ff0:	3001      	adds	r0, #1
	for (i = 0; i < regions_num; i++) {
    1ff2:	3501      	adds	r5, #1
    1ff4:	e7e4      	b.n	1fc0 <arm_core_mpu_configure_static_mpu_regions+0xc>
    1ff6:	bf00      	nop
    1ff8:	200008b6 	.word	0x200008b6

00001ffc <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    1ffc:	b570      	push	{r4, r5, r6, lr}
 * performed, the error signal is propagated to the caller of the function.
 */
static int _mpu_configure_dynamic_mpu_regions(const struct k_mem_partition
	*dynamic_regions[], u8_t regions_num)
{
	int mpu_reg_index = static_regions_num;
    1ffe:	4b10      	ldr	r3, [pc, #64]	; (2040 <arm_core_mpu_configure_dynamic_mpu_regions+0x44>)
    2000:	4606      	mov	r6, r0
	int reg_index = start_reg_index;
    2002:	7818      	ldrb	r0, [r3, #0]
    2004:	460d      	mov	r5, r1
	for (i = 0; i < regions_num; i++) {
    2006:	2400      	movs	r4, #0
    2008:	42ac      	cmp	r4, r5
    200a:	db07      	blt.n	201c <arm_core_mpu_configure_dynamic_mpu_regions+0x20>
	 */

	mpu_reg_index = _mpu_configure_regions(dynamic_regions,
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    200c:	f110 0f16 	cmn.w	r0, #22
    2010:	d003      	beq.n	201a <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    2012:	4b0c      	ldr	r3, [pc, #48]	; (2044 <arm_core_mpu_configure_dynamic_mpu_regions+0x48>)
  MPU->RASR = 0U;
    2014:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < _get_num_regions(); i++) {
    2016:	2807      	cmp	r0, #7
    2018:	dd0d      	ble.n	2036 <arm_core_mpu_configure_dynamic_mpu_regions+0x3a>
}
    201a:	bd70      	pop	{r4, r5, r6, pc}
		if (regions[i]->size == 0) {
    201c:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    2020:	684b      	ldr	r3, [r1, #4]
    2022:	b133      	cbz	r3, 2032 <arm_core_mpu_configure_dynamic_mpu_regions+0x36>
		reg_index = _mpu_configure_region(reg_index, regions[i]);
    2024:	b2c0      	uxtb	r0, r0
    2026:	f7ff ff5d 	bl	1ee4 <_mpu_configure_region>
		if (reg_index == -EINVAL) {
    202a:	f110 0f16 	cmn.w	r0, #22
    202e:	d0f4      	beq.n	201a <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		reg_index++;
    2030:	3001      	adds	r0, #1
	for (i = 0; i < regions_num; i++) {
    2032:	3401      	adds	r4, #1
    2034:	e7e8      	b.n	2008 <arm_core_mpu_configure_dynamic_mpu_regions+0xc>
  MPU->RNR = rnr;
    2036:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    2038:	611a      	str	r2, [r3, #16]
		for (int i = mpu_reg_index; i < _get_num_regions(); i++) {
    203a:	3001      	adds	r0, #1
    203c:	e7eb      	b.n	2016 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
    203e:	bf00      	nop
    2040:	200008b6 	.word	0x200008b6
    2044:	e000ed90 	.word	0xe000ed90

00002048 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2048:	4b01      	ldr	r3, [pc, #4]	; (2050 <__stdout_hook_install+0x8>)
    204a:	6018      	str	r0, [r3, #0]
}
    204c:	4770      	bx	lr
    204e:	bf00      	nop
    2050:	2000160c 	.word	0x2000160c

00002054 <gpio_nrfx_init>:
#endif
	}
}

static int gpio_nrfx_init(struct device *port)
{
    2054:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    2056:	4b09      	ldr	r3, [pc, #36]	; (207c <gpio_nrfx_init+0x28>)
    2058:	781a      	ldrb	r2, [r3, #0]
    205a:	b96a      	cbnz	r2, 2078 <gpio_nrfx_init+0x24>
		gpio_initialized = true;
    205c:	2101      	movs	r1, #1
    205e:	7019      	strb	r1, [r3, #0]
		IRQ_CONNECT(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ,
    2060:	2006      	movs	r0, #6
    2062:	2105      	movs	r1, #5
    2064:	f7ff fdee 	bl	1c44 <z_irq_priority_set>
			    DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_PRIORITY,
			    gpiote_event_handler, NULL, 0);

		irq_enable(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ);
    2068:	2006      	movs	r0, #6
    206a:	f7ff fdc7 	bl	1bfc <z_arch_irq_enable>
    return ((uint32_t)NRF_GPIOTE + event);
}

__STATIC_INLINE void nrf_gpiote_int_enable(uint32_t mask)
{
    NRF_GPIOTE->INTENSET = mask;
    206e:	4b04      	ldr	r3, [pc, #16]	; (2080 <gpio_nrfx_init+0x2c>)
    2070:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2074:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		nrf_gpiote_int_enable(NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    2078:	2000      	movs	r0, #0
    207a:	bd08      	pop	{r3, pc}
    207c:	200008b7 	.word	0x200008b7
    2080:	40006000 	.word	0x40006000

00002084 <gpiote_event_handler>:
{
    2084:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return (*(uint32_t *)nrf_gpiote_event_addr_get(event) == 0x1UL) ? true : false;
    2088:	4e4a      	ldr	r6, [pc, #296]	; (21b4 <gpiote_event_handler+0x130>)
    208a:	6835      	ldr	r5, [r6, #0]
	if (port_event) {
    208c:	2d01      	cmp	r5, #1
    208e:	d163      	bne.n	2158 <gpiote_event_handler+0xd4>
	struct gpio_nrfx_data *data = get_port_data(port);
    2090:	4a49      	ldr	r2, [pc, #292]	; (21b8 <gpiote_event_handler+0x134>)
    2092:	6893      	ldr	r3, [r2, #8]
	return port->config->config_info;
    2094:	6812      	ldr	r2, [r2, #0]
	u32_t pin_states = ~(port_in ^ data->inverted ^ data->active_level);
    2096:	69dc      	ldr	r4, [r3, #28]
	return port->config->config_info;
    2098:	f8d2 8008 	ldr.w	r8, [r2, #8]
	u32_t out = data->int_en & data->pin_int_en;
    209c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
    20a0:	400a      	ands	r2, r1
	out &= ~data->trig_edge & ~data->double_edge;
    20a2:	e9d3 1005 	ldrd	r1, r0, [r3, #20]
    20a6:	4301      	orrs	r1, r0
    20a8:	ea22 0201 	bic.w	r2, r2, r1
	u32_t port_in = nrf_gpio_port_in_read(cfg->port);
    20ac:	f8d8 1000 	ldr.w	r1, [r8]
	u32_t pin_states = ~(port_in ^ data->inverted ^ data->active_level);
    20b0:	691b      	ldr	r3, [r3, #16]
    return p_reg->IN;
    20b2:	f8d1 1510 	ldr.w	r1, [r1, #1296]	; 0x510
    20b6:	405c      	eors	r4, r3
    20b8:	404c      	eors	r4, r1
	u32_t out = pin_states & level_pins;
    20ba:	ea22 0404 	bic.w	r4, r2, r4
	u32_t bit = 1U << pin;
    20be:	462f      	mov	r7, r5
	u32_t pin = 0;
    20c0:	f04f 0900 	mov.w	r9, #0
	while (level_pins) {
    20c4:	2a00      	cmp	r2, #0
    20c6:	d136      	bne.n	2136 <gpiote_event_handler+0xb2>
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
    20c8:	6032      	str	r2, [r6, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
    20ca:	6833      	ldr	r3, [r6, #0]
    20cc:	9300      	str	r3, [sp, #0]
    (void)dummy;
    20ce:	9b00      	ldr	r3, [sp, #0]
    NRF_GPIOTE->INTENCLR = mask;
}

__STATIC_INLINE uint32_t nrf_gpiote_int_is_enabled(uint32_t mask)
{
    return (NRF_GPIOTE->INTENSET & mask);
    20d0:	4e3a      	ldr	r6, [pc, #232]	; (21bc <gpiote_event_handler+0x138>)
	u32_t fired_triggers[GPIO_COUNT] = {0};
    20d2:	2300      	movs	r3, #0
		if (nrf_gpiote_int_is_enabled(BIT(i)) &&
    20d4:	2701      	movs	r7, #1
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
    20d6:	469c      	mov	ip, r3
    return (NRF_GPIOTE->INTENSET & mask);
    20d8:	f8d6 2304 	ldr.w	r2, [r6, #772]	; 0x304
    20dc:	fa07 f103 	lsl.w	r1, r7, r3
    20e0:	4211      	tst	r1, r2
    20e2:	d014      	beq.n	210e <gpiote_event_handler+0x8a>
    20e4:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
    20e8:	f502 52c2 	add.w	r2, r2, #6208	; 0x1840
    20ec:	0092      	lsls	r2, r2, #2
    20ee:	6811      	ldr	r1, [r2, #0]
    20f0:	2901      	cmp	r1, #1
    20f2:	d10c      	bne.n	210e <gpiote_event_handler+0x8a>
                              ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

__STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(uint32_t idx)
{
    return ((NRF_GPIOTE->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    20f4:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    20f8:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
    20fc:	f8c2 c000 	str.w	ip, [r2]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
    2100:	6812      	ldr	r2, [r2, #0]
    2102:	9201      	str	r2, [sp, #4]
    return ((NRF_GPIOTE->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2104:	f3c0 2004 	ubfx	r0, r0, #8, #5
			fired_triggers[abs_pin / 32] |= BIT(abs_pin % 32);
    2108:	4081      	lsls	r1, r0
    (void)dummy;
    210a:	9a01      	ldr	r2, [sp, #4]
    210c:	430c      	orrs	r4, r1
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    210e:	3301      	adds	r3, #1
    2110:	2b08      	cmp	r3, #8
    2112:	d1e1      	bne.n	20d8 <gpiote_event_handler+0x54>
	if (fired_triggers[0]) {
    2114:	b314      	cbz	r4, 215c <gpiote_event_handler+0xd8>
	_gpio_fire_callbacks(&get_port_data(port)->callbacks, port, pins);
    2116:	4f28      	ldr	r7, [pc, #160]	; (21b8 <gpiote_event_handler+0x134>)
					struct device *port,
					u32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2118:	68bb      	ldr	r3, [r7, #8]
    211a:	6819      	ldr	r1, [r3, #0]
    211c:	b1f1      	cbz	r1, 215c <gpiote_event_handler+0xd8>

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
    211e:	680e      	ldr	r6, [r1, #0]
		if (cb->pin_mask & pins) {
    2120:	688b      	ldr	r3, [r1, #8]
    2122:	421c      	tst	r4, r3
    2124:	d003      	beq.n	212e <gpiote_event_handler+0xaa>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, pins);
    2126:	684b      	ldr	r3, [r1, #4]
    2128:	4622      	mov	r2, r4
    212a:	4638      	mov	r0, r7
    212c:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    212e:	b1ae      	cbz	r6, 215c <gpiote_event_handler+0xd8>
    2130:	4631      	mov	r1, r6
    2132:	6836      	ldr	r6, [r6, #0]
    2134:	e7f4      	b.n	2120 <gpiote_event_handler+0x9c>
		if (level_pins & bit) {
    2136:	423a      	tst	r2, r7
    2138:	d00a      	beq.n	2150 <gpiote_event_handler+0xcc>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    213a:	f898 3004 	ldrb.w	r3, [r8, #4]
    213e:	f009 001f 	and.w	r0, r9, #31
			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
    2142:	2100      	movs	r1, #0
    2144:	ea40 1043 	orr.w	r0, r0, r3, lsl #5
    2148:	f001 fec1 	bl	3ece <nrf_gpio_cfg_sense_set>
			level_pins &= ~bit;
    214c:	ea22 0207 	bic.w	r2, r2, r7
		++pin;
    2150:	f109 0901 	add.w	r9, r9, #1
		bit <<= 1;
    2154:	007f      	lsls	r7, r7, #1
    2156:	e7b5      	b.n	20c4 <gpiote_event_handler+0x40>
	u32_t fired_triggers[GPIO_COUNT] = {0};
    2158:	2400      	movs	r4, #0
    215a:	e7b9      	b.n	20d0 <gpiote_event_handler+0x4c>
	if (port_event) {
    215c:	2d01      	cmp	r5, #1
    215e:	d10d      	bne.n	217c <gpiote_event_handler+0xf8>
	const struct gpio_nrfx_data *data = get_port_data(port);
    2160:	4b15      	ldr	r3, [pc, #84]	; (21b8 <gpiote_event_handler+0x134>)
    2162:	689c      	ldr	r4, [r3, #8]
	return port->config->config_info;
    2164:	681b      	ldr	r3, [r3, #0]
    2166:	689f      	ldr	r7, [r3, #8]
	u32_t out = data->int_en & data->pin_int_en;
    2168:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    216c:	401a      	ands	r2, r3
	out &= ~data->trig_edge & ~data->double_edge;
    216e:	e9d4 3105 	ldrd	r3, r1, [r4, #20]
    2172:	430b      	orrs	r3, r1
    2174:	ea22 0203 	bic.w	r2, r2, r3
	u32_t pin = 0;
    2178:	2600      	movs	r6, #0
	while (level_pins) {
    217a:	b912      	cbnz	r2, 2182 <gpiote_event_handler+0xfe>
}
    217c:	b003      	add	sp, #12
    217e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (level_pins & bit) {
    2182:	4215      	tst	r5, r2
    2184:	d012      	beq.n	21ac <gpiote_event_handler+0x128>
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    2186:	69e1      	ldr	r1, [r4, #28]
    2188:	6923      	ldr	r3, [r4, #16]
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    218a:	f897 c004 	ldrb.w	ip, [r7, #4]
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    218e:	404b      	eors	r3, r1
    2190:	40f3      	lsrs	r3, r6
		return NRF_GPIO_PIN_SENSE_HIGH;
    2192:	f013 0f01 	tst.w	r3, #1
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2196:	f006 001f 	and.w	r0, r6, #31
			nrf_gpio_cfg_sense_set(abs_pin, sense);
    219a:	bf0c      	ite	eq
    219c:	2103      	moveq	r1, #3
    219e:	2102      	movne	r1, #2
    21a0:	ea40 104c 	orr.w	r0, r0, ip, lsl #5
    21a4:	f001 fe93 	bl	3ece <nrf_gpio_cfg_sense_set>
			level_pins &= ~bit;
    21a8:	ea22 0205 	bic.w	r2, r2, r5
		++pin;
    21ac:	3601      	adds	r6, #1
		bit <<= 1;
    21ae:	006d      	lsls	r5, r5, #1
    21b0:	e7e3      	b.n	217a <gpiote_event_handler+0xf6>
    21b2:	bf00      	nop
    21b4:	4000617c 	.word	0x4000617c
    21b8:	20001700 	.word	0x20001700
    21bc:	40006000 	.word	0x40006000

000021c0 <gpiote_pin_int_cfg>:
{
    21c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	return port->config->config_info;
    21c2:	6803      	ldr	r3, [r0, #0]
	struct gpio_nrfx_data *data = get_port_data(port);
    21c4:	6886      	ldr	r6, [r0, #8]
	u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    21c6:	689b      	ldr	r3, [r3, #8]
    21c8:	f001 041f 	and.w	r4, r1, #31
{
    21cc:	460d      	mov	r5, r1
    return (NRF_GPIOTE->INTENSET & mask);
    21ce:	494c      	ldr	r1, [pc, #304]	; (2300 <gpiote_pin_int_cfg+0x140>)
	u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    21d0:	791b      	ldrb	r3, [r3, #4]
    21d2:	f8d1 2304 	ldr.w	r2, [r1, #772]	; 0x304
    21d6:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
    21da:	b2d2      	uxtb	r2, r2
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    21dc:	2300      	movs	r3, #0
    return ((NRF_GPIOTE->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    21de:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    21e2:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
    21e6:	f3c0 2004 	ubfx	r0, r0, #8, #5
		if ((nrf_gpiote_event_pin_get(i) == abs_pin)
    21ea:	4284      	cmp	r4, r0
    21ec:	d16c      	bne.n	22c8 <gpiote_pin_int_cfg+0x108>
		    && (intenset & BIT(i))) {
    21ee:	fa22 f003 	lsr.w	r0, r2, r3
    21f2:	07c0      	lsls	r0, r0, #31
    21f4:	d568      	bpl.n	22c8 <gpiote_pin_int_cfg+0x108>
    21f6:	009a      	lsls	r2, r3, #2
    21f8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    21fc:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
   NRF_GPIOTE->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    2200:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2204:	f020 0001 	bic.w	r0, r0, #1
    2208:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
			nrf_gpiote_int_disable(BIT(i));
    220c:	2201      	movs	r2, #1
    220e:	fa02 f303 	lsl.w	r3, r2, r3
    NRF_GPIOTE->INTENCLR = mask;
    2212:	f8c1 3308 	str.w	r3, [r1, #776]	; 0x308
	nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
    2216:	4620      	mov	r0, r4
    2218:	2100      	movs	r1, #0
    221a:	f001 fe58 	bl	3ece <nrf_gpio_cfg_sense_set>
	if ((data->pin_int_en & BIT(pin)) && (data->int_en & BIT(pin))) {
    221e:	68b0      	ldr	r0, [r6, #8]
    2220:	40e8      	lsrs	r0, r5
    2222:	f010 0001 	ands.w	r0, r0, #1
    2226:	d04d      	beq.n	22c4 <gpiote_pin_int_cfg+0x104>
    2228:	68f0      	ldr	r0, [r6, #12]
    222a:	40e8      	lsrs	r0, r5
    222c:	f010 0001 	ands.w	r0, r0, #1
    2230:	d048      	beq.n	22c4 <gpiote_pin_int_cfg+0x104>
		if (data->trig_edge & BIT(pin)) {
    2232:	6970      	ldr	r0, [r6, #20]
    2234:	40e8      	lsrs	r0, r5
    2236:	f010 0201 	ands.w	r2, r0, #1
    223a:	d051      	beq.n	22e0 <gpiote_pin_int_cfg+0x120>
			if (data->double_edge & BIT(pin)) {
    223c:	69b3      	ldr	r3, [r6, #24]
    223e:	40eb      	lsrs	r3, r5
    2240:	07db      	lsls	r3, r3, #31
    2242:	d445      	bmi.n	22d0 <gpiote_pin_int_cfg+0x110>
			} else if (((data->active_level & BIT(pin)) != 0)
    2244:	6933      	ldr	r3, [r6, #16]
				   ^ ((BIT(pin) & data->inverted) != 0)) {
    2246:	69f2      	ldr	r2, [r6, #28]
			} else if (((data->active_level & BIT(pin)) != 0)
    2248:	40eb      	lsrs	r3, r5
				   ^ ((BIT(pin) & data->inverted) != 0)) {
    224a:	fa22 f505 	lsr.w	r5, r2, r5
			} else if (((data->active_level & BIT(pin)) != 0)
    224e:	f003 0301 	and.w	r3, r3, #1
    2252:	f005 0501 	and.w	r5, r5, #1
				pol = NRF_GPIOTE_POLARITY_LOTOHI;
    2256:	42ab      	cmp	r3, r5
    2258:	bf0c      	ite	eq
    225a:	2502      	moveq	r5, #2
    225c:	2501      	movne	r5, #1
    NRF_GPIOTE->CONFIG[idx] = 0;
}

__STATIC_INLINE bool nrf_gpiote_te_is_enabled(uint32_t idx)
{
    return (NRF_GPIOTE->CONFIG[idx] & GPIOTE_CONFIG_MODE_Msk) != GPIOTE_CONFIG_MODE_Disabled;
    225e:	4f28      	ldr	r7, [pc, #160]	; (2300 <gpiote_pin_int_cfg+0x140>)
				pol = NRF_GPIOTE_POLARITY_HITOLO;
    2260:	2100      	movs	r1, #0
    2262:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    2266:	f857 0023 	ldr.w	r0, [r7, r3, lsl #2]
		if (!nrf_gpiote_te_is_enabled(channel)) {
    226a:	f010 0003 	ands.w	r0, r0, #3
    226e:	d131      	bne.n	22d4 <gpiote_pin_int_cfg+0x114>
			nrf_gpiote_events_t evt =
    2270:	008a      	lsls	r2, r1, #2
    2272:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    2276:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
  NRF_GPIOTE->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    227a:	0224      	lsls	r4, r4, #8
  NRF_GPIOTE->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    227c:	f8d3 6510 	ldr.w	r6, [r3, #1296]	; 0x510
    2280:	f426 3647 	bic.w	r6, r6, #203776	; 0x31c00
    2284:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    2288:	f8c3 6510 	str.w	r6, [r3, #1296]	; 0x510
  NRF_GPIOTE->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    228c:	f8d3 6510 	ldr.w	r6, [r3, #1296]	; 0x510
    2290:	f404 54f8 	and.w	r4, r4, #7936	; 0x1f00
    return ((uint32_t)NRF_GPIOTE + event);
    2294:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2298:	f502 42c2 	add.w	r2, r2, #24832	; 0x6100
  NRF_GPIOTE->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    229c:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
    22a0:	4335      	orrs	r5, r6
    22a2:	f8c3 5510 	str.w	r5, [r3, #1296]	; 0x510
    *(uint32_t *)nrf_gpiote_event_addr_get(event) = 0;
    22a6:	6010      	str	r0, [r2, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_addr_get(event));
    22a8:	6812      	ldr	r2, [r2, #0]
    22aa:	9201      	str	r2, [sp, #4]
    (void)dummy;
    22ac:	9a01      	ldr	r2, [sp, #4]
   NRF_GPIOTE->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    22ae:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    22b2:	f042 0201 	orr.w	r2, r2, #1
    22b6:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
			nrf_gpiote_int_enable(BIT(channel));
    22ba:	2301      	movs	r3, #1
    22bc:	fa03 f101 	lsl.w	r1, r3, r1
    NRF_GPIOTE->INTENSET = mask;
    22c0:	f8c7 1304 	str.w	r1, [r7, #772]	; 0x304
}
    22c4:	b003      	add	sp, #12
    22c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    22c8:	3301      	adds	r3, #1
    22ca:	2b08      	cmp	r3, #8
    22cc:	d187      	bne.n	21de <gpiote_pin_int_cfg+0x1e>
    22ce:	e7a2      	b.n	2216 <gpiote_pin_int_cfg+0x56>
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
    22d0:	2503      	movs	r5, #3
    22d2:	e7c4      	b.n	225e <gpiote_pin_int_cfg+0x9e>
    22d4:	3101      	adds	r1, #1
	for (u8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    22d6:	2908      	cmp	r1, #8
    22d8:	d1c3      	bne.n	2262 <gpiote_pin_int_cfg+0xa2>
	return -ENODEV;
    22da:	f06f 0012 	mvn.w	r0, #18
    22de:	e7f1      	b.n	22c4 <gpiote_pin_int_cfg+0x104>
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    22e0:	69f1      	ldr	r1, [r6, #28]
    22e2:	6933      	ldr	r3, [r6, #16]
    22e4:	404b      	eors	r3, r1
    22e6:	fa23 f505 	lsr.w	r5, r3, r5
		return NRF_GPIO_PIN_SENSE_HIGH;
    22ea:	f015 0f01 	tst.w	r5, #1
			nrf_gpio_cfg_sense_set(abs_pin, sense);
    22ee:	4620      	mov	r0, r4
    22f0:	bf0c      	ite	eq
    22f2:	2103      	moveq	r1, #3
    22f4:	2102      	movne	r1, #2
    22f6:	f001 fdea 	bl	3ece <nrf_gpio_cfg_sense_set>
	int res = 0;
    22fa:	4610      	mov	r0, r2
    22fc:	e7e2      	b.n	22c4 <gpiote_pin_int_cfg+0x104>
    22fe:	bf00      	nop
    2300:	40006000 	.word	0x40006000

00002304 <spi_1_init>:
#ifdef CONFIG_SPI_0_NRF_SPIM
SPI_NRFX_SPIM_DEVICE(0);
#endif

#ifdef CONFIG_SPI_1_NRF_SPIM
SPI_NRFX_SPIM_DEVICE(1);
    2304:	b530      	push	{r4, r5, lr}
    2306:	2200      	movs	r2, #0
    2308:	b085      	sub	sp, #20
    230a:	4605      	mov	r5, r0
    230c:	2101      	movs	r1, #1
    230e:	2004      	movs	r0, #4
    2310:	f7ff fc98 	bl	1c44 <z_irq_priority_set>
    2314:	4b0e      	ldr	r3, [pc, #56]	; (2350 <spi_1_init+0x4c>)
    2316:	9300      	str	r3, [sp, #0]
    2318:	2400      	movs	r4, #0
    231a:	23ff      	movs	r3, #255	; 0xff
	return dev->config->config_info;
    231c:	6828      	ldr	r0, [r5, #0]
SPI_NRFX_SPIM_DEVICE(1);
    231e:	9401      	str	r4, [sp, #4]
    2320:	f88d 3006 	strb.w	r3, [sp, #6]
    2324:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    2328:	9302      	str	r3, [sp, #8]
	nrfx_err_t result = nrfx_spim_init(&get_dev_config(dev)->spim,
    232a:	4a0a      	ldr	r2, [pc, #40]	; (2354 <spi_1_init+0x50>)
    232c:	6880      	ldr	r0, [r0, #8]
SPI_NRFX_SPIM_DEVICE(1);
    232e:	9403      	str	r4, [sp, #12]
	nrfx_err_t result = nrfx_spim_init(&get_dev_config(dev)->spim,
    2330:	462b      	mov	r3, r5
    2332:	4669      	mov	r1, sp
    2334:	f7fe fe3c 	bl	fb0 <nrfx_spim_init>
	if (result != NRFX_SUCCESS) {
    2338:	4b07      	ldr	r3, [pc, #28]	; (2358 <spi_1_init+0x54>)
    233a:	4298      	cmp	r0, r3
    233c:	d105      	bne.n	234a <spi_1_init+0x46>
	spi_context_unlock_unconditionally(&get_dev_data(dev)->ctx);
    233e:	68a8      	ldr	r0, [r5, #8]
    2340:	f001 ff3d 	bl	41be <spi_context_unlock_unconditionally>
	return 0;
    2344:	4620      	mov	r0, r4
SPI_NRFX_SPIM_DEVICE(1);
    2346:	b005      	add	sp, #20
    2348:	bd30      	pop	{r4, r5, pc}
		return -EBUSY;
    234a:	f06f 000f 	mvn.w	r0, #15
SPI_NRFX_SPIM_DEVICE(1);
    234e:	e7fa      	b.n	2346 <spi_1_init+0x42>
    2350:	11121410 	.word	0x11121410
    2354:	000041ff 	.word	0x000041ff
    2358:	0bad0000 	.word	0x0bad0000

0000235c <transfer_next_chunk>:
{
    235c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct spi_nrfx_data *dev_data = get_dev_data(dev);
    235e:	6885      	ldr	r5, [r0, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
}

static inline size_t spi_context_longest_current_buf(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
    2360:	6bea      	ldr	r2, [r5, #60]	; 0x3c
    2362:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    2364:	b98a      	cbnz	r2, 238a <transfer_next_chunk+0x2e>
	if (chunk_len > 0) {
    2366:	2b00      	cmp	r3, #0
    2368:	d133      	bne.n	23d2 <transfer_next_chunk+0x76>
	int error = 0;
    236a:	461c      	mov	r4, r3
	_spi_context_cs_control(ctx, on, false);
    236c:	2200      	movs	r2, #0
    236e:	4611      	mov	r1, r2
    2370:	4628      	mov	r0, r5
    2372:	f001 fefa 	bl	416a <_spi_context_cs_control.isra.7>
	ctx->sync_status = status;
    2376:	626c      	str	r4, [r5, #36]	; 0x24

K_SYSCALL_DECLARE3_VOID(K_SYSCALL_K_SEM_INIT, k_sem_init, struct k_sem *, sem, unsigned int, initial_count, unsigned int, limit)

K_SYSCALL_DECLARE2(K_SYSCALL_K_SEM_TAKE, k_sem_take, int, struct k_sem *, sem, s32_t, timeout)

K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_SEM_GIVE, k_sem_give, struct k_sem *, sem)
    2378:	f105 0014 	add.w	r0, r5, #20
    237c:	f000 feca 	bl	3114 <z_impl_k_sem_give>
	dev_data->busy = false;
    2380:	2300      	movs	r3, #0
    2382:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
}
    2386:	b004      	add	sp, #16
    2388:	bd70      	pop	{r4, r5, r6, pc}
		return ctx->rx_len;
	} else if (!ctx->rx_len) {
    238a:	b323      	cbz	r3, 23d6 <transfer_next_chunk+0x7a>
    238c:	4293      	cmp	r3, r2
    238e:	4619      	mov	r1, r3
    2390:	bf28      	it	cs
    2392:	4611      	movcs	r1, r2
	return dev->config->config_info;
    2394:	6800      	ldr	r0, [r0, #0]
		const u8_t *tx_buf = ctx->tx_buf;
    2396:	6bac      	ldr	r4, [r5, #56]	; 0x38
	return dev->config->config_info;
    2398:	6880      	ldr	r0, [r0, #8]
		xfer.p_tx_buffer = tx_buf;
    239a:	9400      	str	r4, [sp, #0]
    239c:	6886      	ldr	r6, [r0, #8]
    239e:	42b1      	cmp	r1, r6
    23a0:	bf28      	it	cs
    23a2:	4631      	movcs	r1, r6
		dev_data->chunk_len = chunk_len;
    23a4:	64a9      	str	r1, [r5, #72]	; 0x48
	return !!(ctx->tx_buf && ctx->tx_len);
    23a6:	b1c4      	cbz	r4, 23da <transfer_next_chunk+0x7e>
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
    23a8:	2a00      	cmp	r2, #0
    23aa:	bf18      	it	ne
    23ac:	460a      	movne	r2, r1
    23ae:	9201      	str	r2, [sp, #4]
		xfer.p_rx_buffer = ctx->rx_buf;
    23b0:	6c2a      	ldr	r2, [r5, #64]	; 0x40
    23b2:	9202      	str	r2, [sp, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
    23b4:	b19a      	cbz	r2, 23de <transfer_next_chunk+0x82>
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    23b6:	2b00      	cmp	r3, #0
    23b8:	bf18      	it	ne
    23ba:	460b      	movne	r3, r1
		result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
    23bc:	2200      	movs	r2, #0
    23be:	4669      	mov	r1, sp
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    23c0:	9303      	str	r3, [sp, #12]
		result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
    23c2:	f7fe fe9d 	bl	1100 <nrfx_spim_xfer>
		if (result == NRFX_SUCCESS) {
    23c6:	4b07      	ldr	r3, [pc, #28]	; (23e4 <transfer_next_chunk+0x88>)
    23c8:	4298      	cmp	r0, r3
    23ca:	d0dc      	beq.n	2386 <transfer_next_chunk+0x2a>
		error = -EIO;
    23cc:	f06f 0404 	mvn.w	r4, #4
    23d0:	e7cc      	b.n	236c <transfer_next_chunk+0x10>
    23d2:	4619      	mov	r1, r3
    23d4:	e7de      	b.n	2394 <transfer_next_chunk+0x38>
	} else if (!ctx->rx_len) {
    23d6:	4611      	mov	r1, r2
    23d8:	e7dc      	b.n	2394 <transfer_next_chunk+0x38>
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
    23da:	4622      	mov	r2, r4
    23dc:	e7e7      	b.n	23ae <transfer_next_chunk+0x52>
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    23de:	4613      	mov	r3, r2
    23e0:	e7ec      	b.n	23bc <transfer_next_chunk+0x60>
    23e2:	bf00      	nop
    23e4:	0bad0000 	.word	0x0bad0000

000023e8 <spi_nrfx_transceive>:
{
    23e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    23ec:	4607      	mov	r7, r0
	k_sem_take(&ctx->lock, K_FOREVER);
    23ee:	6880      	ldr	r0, [r0, #8]
    23f0:	4688      	mov	r8, r1
K_SYSCALL_DECLARE2(K_SYSCALL_K_SEM_TAKE, k_sem_take, int, struct k_sem *, sem, s32_t, timeout)
    23f2:	3004      	adds	r0, #4
    23f4:	f04f 31ff 	mov.w	r1, #4294967295
    23f8:	461d      	mov	r5, r3
    23fa:	4616      	mov	r6, r2
    23fc:	f000 feb0 	bl	3160 <z_impl_k_sem_take>
	struct spi_nrfx_data *dev_data = get_dev_data(dev);
    2400:	68bc      	ldr	r4, [r7, #8]
	if (spi_context_configured(ctx, spi_cfg)) {
    2402:	6823      	ldr	r3, [r4, #0]
    2404:	4598      	cmp	r8, r3
    2406:	d060      	beq.n	24ca <spi_nrfx_transceive+0xe2>
	if (SPI_OP_MODE_GET(spi_cfg->operation) != SPI_OP_MODE_MASTER) {
    2408:	f8b8 3004 	ldrh.w	r3, [r8, #4]
	if ((spi_cfg->operation & SPI_LINES_MASK) != SPI_LINES_SINGLE) {
    240c:	f641 0109 	movw	r1, #6153	; 0x1809
    2410:	4019      	ands	r1, r3
    2412:	f040 80aa 	bne.w	256a <spi_nrfx_transceive+0x182>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
    2416:	f3c3 1345 	ubfx	r3, r3, #5, #6
    241a:	2b08      	cmp	r3, #8
    241c:	f040 80a5 	bne.w	256a <spi_nrfx_transceive+0x182>
	if (spi_cfg->frequency < 125000) {
    2420:	f8d8 2000 	ldr.w	r2, [r8]
    2424:	4b52      	ldr	r3, [pc, #328]	; (2570 <spi_nrfx_transceive+0x188>)
    2426:	429a      	cmp	r2, r3
    2428:	f240 809f 	bls.w	256a <spi_nrfx_transceive+0x182>
	return dev->config->config_info;
    242c:	683b      	ldr	r3, [r7, #0]
	if (ctx->config->cs && ctx->config->cs->gpio_dev) {
    242e:	f8d8 2008 	ldr.w	r2, [r8, #8]
    2432:	f8d3 9008 	ldr.w	r9, [r3, #8]
	ctx->config = spi_cfg;
    2436:	f8c4 8000 	str.w	r8, [r4]
    243a:	b18a      	cbz	r2, 2460 <spi_nrfx_transceive+0x78>
    243c:	6810      	ldr	r0, [r2, #0]
    243e:	b178      	cbz	r0, 2460 <spi_nrfx_transceive+0x78>
				    u32_t pin, int flags)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->driver_api;

	return api->config(port, access_op, pin, flags);
    2440:	6843      	ldr	r3, [r0, #4]
    2442:	6852      	ldr	r2, [r2, #4]
    2444:	f8d3 a000 	ldr.w	sl, [r3]
    2448:	2301      	movs	r3, #1
    244a:	47d0      	blx	sl
		gpio_pin_write(ctx->config->cs->gpio_dev,
    244c:	6822      	ldr	r2, [r4, #0]
    244e:	6893      	ldr	r3, [r2, #8]
	if (ctx->config->operation & SPI_CS_ACTIVE_HIGH) {
    2450:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
		gpio_pin_write(ctx->config->cs->gpio_dev,
    2454:	43d2      	mvns	r2, r2
    2456:	0fd2      	lsrs	r2, r2, #31
    2458:	e9d3 0100 	ldrd	r0, r1, [r3]
    245c:	f001 fe7c 	bl	4158 <gpio_pin_write>
	nrf_spim_configure(spim->p_reg,
    2460:	f8b8 3004 	ldrh.w	r3, [r8, #4]
    2464:	f8d9 1000 	ldr.w	r1, [r9]
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    2468:	0798      	lsls	r0, r3, #30
    246a:	f003 0204 	and.w	r2, r3, #4
    246e:	d559      	bpl.n	2524 <spi_nrfx_transceive+0x13c>
			return NRF_SPIM_MODE_3;
    2470:	2a00      	cmp	r2, #0
    2472:	bf0c      	ite	eq
    2474:	2202      	moveq	r2, #2
    2476:	2203      	movne	r2, #3
    switch (spi_mode)
    2478:	2a02      	cmp	r2, #2
	if (operation & SPI_TRANSFER_LSB) {
    247a:	f3c3 1300 	ubfx	r3, r3, #4, #1
    247e:	d055      	beq.n	252c <spi_nrfx_transceive+0x144>
    2480:	2a03      	cmp	r2, #3
    2482:	d056      	beq.n	2532 <spi_nrfx_transceive+0x14a>
    2484:	2a01      	cmp	r2, #1
    2486:	d101      	bne.n	248c <spi_nrfx_transceive+0xa4>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
    2488:	f043 0302 	orr.w	r3, r3, #2
    p_reg->CONFIG = config;
    248c:	f8c1 3554 	str.w	r3, [r1, #1364]	; 0x554
	if (frequency < 250000) {
    2490:	4a38      	ldr	r2, [pc, #224]	; (2574 <spi_nrfx_transceive+0x18c>)
	nrf_spim_frequency_set(spim->p_reg,
    2492:	f8d8 3000 	ldr.w	r3, [r8]
	if (frequency < 250000) {
    2496:	4293      	cmp	r3, r2
    2498:	d94e      	bls.n	2538 <spi_nrfx_transceive+0x150>
	} else if (frequency < 500000) {
    249a:	4a37      	ldr	r2, [pc, #220]	; (2578 <spi_nrfx_transceive+0x190>)
    249c:	4293      	cmp	r3, r2
    249e:	d94e      	bls.n	253e <spi_nrfx_transceive+0x156>
	} else if (frequency < 1000000) {
    24a0:	4a36      	ldr	r2, [pc, #216]	; (257c <spi_nrfx_transceive+0x194>)
    24a2:	4293      	cmp	r3, r2
    24a4:	d94e      	bls.n	2544 <spi_nrfx_transceive+0x15c>
	} else if (frequency < 2000000) {
    24a6:	4a36      	ldr	r2, [pc, #216]	; (2580 <spi_nrfx_transceive+0x198>)
    24a8:	4293      	cmp	r3, r2
    24aa:	d94e      	bls.n	254a <spi_nrfx_transceive+0x162>
	} else if (frequency < 4000000) {
    24ac:	4a35      	ldr	r2, [pc, #212]	; (2584 <spi_nrfx_transceive+0x19c>)
    24ae:	4293      	cmp	r3, r2
    24b0:	d94e      	bls.n	2550 <spi_nrfx_transceive+0x168>
		return NRF_SPIM_FREQ_4M;
    24b2:	f502 1274 	add.w	r2, r2, #3997696	; 0x3d0000
    24b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
    24ba:	4293      	cmp	r3, r2
    24bc:	bf8c      	ite	hi
    24be:	f04f 4300 	movhi.w	r3, #2147483648	; 0x80000000
    24c2:	f04f 4380 	movls.w	r3, #1073741824	; 0x40000000
    p_reg->FREQUENCY = frequency;
    24c6:	f8c1 3524 	str.w	r3, [r1, #1316]	; 0x524
		dev_data->busy = true;
    24ca:	2301      	movs	r3, #1
    24cc:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	if (tx_bufs) {
    24d0:	2e00      	cmp	r6, #0
    24d2:	d040      	beq.n	2556 <spi_nrfx_transceive+0x16e>
		ctx->current_tx = tx_bufs->buffers;
    24d4:	6833      	ldr	r3, [r6, #0]
		ctx->tx_count = tx_bufs->count;
    24d6:	6872      	ldr	r2, [r6, #4]
		ctx->current_tx = tx_bufs->buffers;
    24d8:	62a3      	str	r3, [r4, #40]	; 0x28
		ctx->tx_count = tx_bufs->count;
    24da:	62e2      	str	r2, [r4, #44]	; 0x2c
		ctx->tx_buf = ctx->current_tx->buf;
    24dc:	681a      	ldr	r2, [r3, #0]
		ctx->tx_len = ctx->current_tx->len / dfs;
    24de:	685b      	ldr	r3, [r3, #4]
		ctx->tx_buf = ctx->current_tx->buf;
    24e0:	63a2      	str	r2, [r4, #56]	; 0x38
		ctx->tx_len = ctx->current_tx->len / dfs;
    24e2:	63e3      	str	r3, [r4, #60]	; 0x3c
	if (rx_bufs) {
    24e4:	2d00      	cmp	r5, #0
    24e6:	d03b      	beq.n	2560 <spi_nrfx_transceive+0x178>
		ctx->current_rx = rx_bufs->buffers;
    24e8:	682b      	ldr	r3, [r5, #0]
		ctx->rx_count = rx_bufs->count;
    24ea:	686a      	ldr	r2, [r5, #4]
		ctx->current_rx = rx_bufs->buffers;
    24ec:	6323      	str	r3, [r4, #48]	; 0x30
		ctx->rx_count = rx_bufs->count;
    24ee:	6362      	str	r2, [r4, #52]	; 0x34
		ctx->rx_buf = ctx->current_rx->buf;
    24f0:	681a      	ldr	r2, [r3, #0]
		ctx->rx_len = ctx->current_rx->len / dfs;
    24f2:	685b      	ldr	r3, [r3, #4]
		ctx->rx_buf = ctx->current_rx->buf;
    24f4:	6422      	str	r2, [r4, #64]	; 0x40
		ctx->rx_len = ctx->current_rx->len / dfs;
    24f6:	6463      	str	r3, [r4, #68]	; 0x44
	ctx->sync_status = 0;
    24f8:	2200      	movs	r2, #0
    24fa:	6262      	str	r2, [r4, #36]	; 0x24
	_spi_context_cs_control(ctx, on, false);
    24fc:	2101      	movs	r1, #1
    24fe:	4620      	mov	r0, r4
    2500:	f001 fe33 	bl	416a <_spi_context_cs_control.isra.7>
		transfer_next_chunk(dev);
    2504:	4638      	mov	r0, r7
    2506:	f7ff ff29 	bl	235c <transfer_next_chunk>
    250a:	f04f 31ff 	mov.w	r1, #4294967295
    250e:	f104 0014 	add.w	r0, r4, #20
    2512:	f000 fe25 	bl	3160 <z_impl_k_sem_take>
	status = ctx->sync_status;
    2516:	6a65      	ldr	r5, [r4, #36]	; 0x24
K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_SEM_GIVE, k_sem_give, struct k_sem *, sem)
    2518:	1d20      	adds	r0, r4, #4
    251a:	f000 fdfb 	bl	3114 <z_impl_k_sem_give>
}
    251e:	4628      	mov	r0, r5
    2520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return NRF_SPIM_MODE_3;
    2524:	3200      	adds	r2, #0
    2526:	bf18      	it	ne
    2528:	2201      	movne	r2, #1
    252a:	e7a5      	b.n	2478 <spi_nrfx_transceive+0x90>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    252c:	f043 0304 	orr.w	r3, r3, #4
    2530:	e7ac      	b.n	248c <spi_nrfx_transceive+0xa4>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    2532:	f043 0306 	orr.w	r3, r3, #6
    2536:	e7a9      	b.n	248c <spi_nrfx_transceive+0xa4>
		return NRF_SPIM_FREQ_125K;
    2538:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    253c:	e7c3      	b.n	24c6 <spi_nrfx_transceive+0xde>
		return NRF_SPIM_FREQ_250K;
    253e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2542:	e7c0      	b.n	24c6 <spi_nrfx_transceive+0xde>
		return NRF_SPIM_FREQ_500K;
    2544:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    2548:	e7bd      	b.n	24c6 <spi_nrfx_transceive+0xde>
		return NRF_SPIM_FREQ_1M;
    254a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    254e:	e7ba      	b.n	24c6 <spi_nrfx_transceive+0xde>
		return NRF_SPIM_FREQ_2M;
    2550:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    2554:	e7b7      	b.n	24c6 <spi_nrfx_transceive+0xde>
		ctx->tx_count = 0;
    2556:	e9c4 660a 	strd	r6, r6, [r4, #40]	; 0x28
		ctx->tx_len = 0;
    255a:	e9c4 660e 	strd	r6, r6, [r4, #56]	; 0x38
    255e:	e7c1      	b.n	24e4 <spi_nrfx_transceive+0xfc>
		ctx->rx_count = 0;
    2560:	e9c4 550c 	strd	r5, r5, [r4, #48]	; 0x30
		ctx->rx_len = 0;
    2564:	e9c4 5510 	strd	r5, r5, [r4, #64]	; 0x40
    2568:	e7c6      	b.n	24f8 <spi_nrfx_transceive+0x110>
		return -EINVAL;
    256a:	f06f 0515 	mvn.w	r5, #21
    256e:	e7d3      	b.n	2518 <spi_nrfx_transceive+0x130>
    2570:	0001e847 	.word	0x0001e847
    2574:	0003d08f 	.word	0x0003d08f
    2578:	0007a11f 	.word	0x0007a11f
    257c:	000f423f 	.word	0x000f423f
    2580:	001e847f 	.word	0x001e847f
    2584:	003d08ff 	.word	0x003d08ff

00002588 <uart_nrfx_err_check>:

}

__STATIC_INLINE bool nrf_uart_event_check(NRF_UART_Type * p_reg, nrf_uart_event_t event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2588:	4b03      	ldr	r3, [pc, #12]	; (2598 <uart_nrfx_err_check+0x10>)
    258a:	6818      	ldr	r0, [r3, #0]
/** Console I/O function */
static int uart_nrfx_err_check(struct device *dev)
{
	u32_t error = 0U;

	if (nrf_uart_event_check(uart0_addr, NRF_UART_EVENT_ERROR)) {
    258c:	b118      	cbz	r0, 2596 <uart_nrfx_err_check+0xe>
    p_reg->INTENCLR = int_mask;
}

__STATIC_INLINE uint32_t nrf_uart_errorsrc_get_and_clear(NRF_UART_Type * p_reg)
{
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    258e:	f8d3 035c 	ldr.w	r0, [r3, #860]	; 0x35c
    p_reg->ERRORSRC = errsrc_mask;
    2592:	f8c3 035c 	str.w	r0, [r3, #860]	; 0x35c
		/* register bitfields maps to the defines in uart.h */
		error = nrf_uart_errorsrc_get_and_clear(uart0_addr);
	}

	return error;
}
    2596:	4770      	bx	lr
    2598:	40002124 	.word	0x40002124

0000259c <uart_nrfx_configure>:

static int uart_nrfx_configure(struct device *dev,
			       const struct uart_config *cfg)
{
    259c:	b530      	push	{r4, r5, lr}
	nrf_uart_parity_t parity;
	nrf_uart_hwfc_t hwfc;

	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
    259e:	794b      	ldrb	r3, [r1, #5]
    25a0:	2b01      	cmp	r3, #1
    25a2:	d120      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		return -ENOTSUP;
	}

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    25a4:	798b      	ldrb	r3, [r1, #6]
    25a6:	2b03      	cmp	r3, #3
    25a8:	d11d      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    25aa:	79cc      	ldrb	r4, [r1, #7]
    25ac:	b12c      	cbz	r4, 25ba <uart_nrfx_configure+0x1e>
    25ae:	2c01      	cmp	r4, #1
    25b0:	d119      	bne.n	25e6 <uart_nrfx_configure+0x4a>
	return dev->config->config_info;
    25b2:	6803      	ldr	r3, [r0, #0]
	case UART_CFG_FLOW_CTRL_NONE:
		hwfc = NRF_UART_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (get_dev_config(dev)->rts_cts_pins_set) {
    25b4:	689b      	ldr	r3, [r3, #8]
    25b6:	781b      	ldrb	r3, [r3, #0]
    25b8:	b1ab      	cbz	r3, 25e6 <uart_nrfx_configure+0x4a>
		break;
	default:
		return -ENOTSUP;
	}

	switch (cfg->parity) {
    25ba:	790a      	ldrb	r2, [r1, #4]
    25bc:	b112      	cbz	r2, 25c4 <uart_nrfx_configure+0x28>
    25be:	2a02      	cmp	r2, #2
    25c0:	d111      	bne.n	25e6 <uart_nrfx_configure+0x4a>
	case UART_CFG_PARITY_NONE:
		parity = NRF_UART_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		parity = NRF_UART_PARITY_INCLUDED;
    25c2:	220e      	movs	r2, #14
	switch (baudrate) {
    25c4:	680b      	ldr	r3, [r1, #0]
    25c6:	f647 2512 	movw	r5, #31250	; 0x7a12
    25ca:	42ab      	cmp	r3, r5
    25cc:	d06c      	beq.n	26a8 <uart_nrfx_configure+0x10c>
    25ce:	d827      	bhi.n	2620 <uart_nrfx_configure+0x84>
    25d0:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    25d4:	d061      	beq.n	269a <uart_nrfx_configure+0xfe>
    25d6:	d812      	bhi.n	25fe <uart_nrfx_configure+0x62>
    25d8:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    25dc:	d04c      	beq.n	2678 <uart_nrfx_configure+0xdc>
    25de:	d805      	bhi.n	25ec <uart_nrfx_configure+0x50>
    25e0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    25e4:	d070      	beq.n	26c8 <uart_nrfx_configure+0x12c>
		return -ENOTSUP;
    25e6:	f06f 0022 	mvn.w	r0, #34	; 0x22
    25ea:	e052      	b.n	2692 <uart_nrfx_configure+0xf6>
	switch (baudrate) {
    25ec:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    25f0:	d050      	beq.n	2694 <uart_nrfx_configure+0xf8>
    25f2:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    25f6:	d1f6      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UART_BAUDRATE_2400;
    25f8:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    25fc:	e03e      	b.n	267c <uart_nrfx_configure+0xe0>
	switch (baudrate) {
    25fe:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2602:	d04c      	beq.n	269e <uart_nrfx_configure+0x102>
    2604:	d804      	bhi.n	2610 <uart_nrfx_configure+0x74>
    2606:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    260a:	d1ec      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UART_BAUDRATE_9600;
    260c:	4b30      	ldr	r3, [pc, #192]	; (26d0 <uart_nrfx_configure+0x134>)
    260e:	e035      	b.n	267c <uart_nrfx_configure+0xe0>
	switch (baudrate) {
    2610:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2614:	d046      	beq.n	26a4 <uart_nrfx_configure+0x108>
    2616:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    261a:	d1e4      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UART_BAUDRATE_28800;
    261c:	4b2d      	ldr	r3, [pc, #180]	; (26d4 <uart_nrfx_configure+0x138>)
    261e:	e02d      	b.n	267c <uart_nrfx_configure+0xe0>
	switch (baudrate) {
    2620:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2624:	d048      	beq.n	26b8 <uart_nrfx_configure+0x11c>
    2626:	d811      	bhi.n	264c <uart_nrfx_configure+0xb0>
    2628:	f64d 25c0 	movw	r5, #56000	; 0xdac0
    262c:	42ab      	cmp	r3, r5
    262e:	d03e      	beq.n	26ae <uart_nrfx_configure+0x112>
    2630:	d804      	bhi.n	263c <uart_nrfx_configure+0xa0>
    2632:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
    2636:	d1d6      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UART_BAUDRATE_38400;
    2638:	4b27      	ldr	r3, [pc, #156]	; (26d8 <uart_nrfx_configure+0x13c>)
    263a:	e01f      	b.n	267c <uart_nrfx_configure+0xe0>
	switch (baudrate) {
    263c:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2640:	d038      	beq.n	26b4 <uart_nrfx_configure+0x118>
    2642:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2646:	d1ce      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UART_BAUDRATE_76800;
    2648:	4b24      	ldr	r3, [pc, #144]	; (26dc <uart_nrfx_configure+0x140>)
    264a:	e017      	b.n	267c <uart_nrfx_configure+0xe0>
	switch (baudrate) {
    264c:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2650:	d036      	beq.n	26c0 <uart_nrfx_configure+0x124>
    2652:	d808      	bhi.n	2666 <uart_nrfx_configure+0xca>
    2654:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2658:	d030      	beq.n	26bc <uart_nrfx_configure+0x120>
    265a:	4d21      	ldr	r5, [pc, #132]	; (26e0 <uart_nrfx_configure+0x144>)
    265c:	42ab      	cmp	r3, r5
    265e:	d1c2      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UART_BAUDRATE_250000;
    2660:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2664:	e00a      	b.n	267c <uart_nrfx_configure+0xe0>
	switch (baudrate) {
    2666:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    266a:	d02b      	beq.n	26c4 <uart_nrfx_configure+0x128>
    266c:	4d1d      	ldr	r5, [pc, #116]	; (26e4 <uart_nrfx_configure+0x148>)
    266e:	42ab      	cmp	r3, r5
    2670:	d1b9      	bne.n	25e6 <uart_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UART_BAUDRATE_1000000;
    2672:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2676:	e001      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = 0x00027000;
    2678:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    p_reg->CONFIG = (uint32_t)parity | (uint32_t)hwfc;
}

__STATIC_INLINE void nrf_uart_baudrate_set(NRF_UART_Type   * p_reg, nrf_uart_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    267c:	4d1a      	ldr	r5, [pc, #104]	; (26e8 <uart_nrfx_configure+0x14c>)
    p_reg->CONFIG = (uint32_t)parity | (uint32_t)hwfc;
    267e:	4322      	orrs	r2, r4
    p_reg->BAUDRATE = baudrate;
    2680:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
    p_reg->CONFIG = (uint32_t)parity | (uint32_t)hwfc;
    2684:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
		return -ENOTSUP;
	}

	nrf_uart_configure(uart0_addr, parity, hwfc);

	get_dev_data(dev)->uart_config = *cfg;
    2688:	6883      	ldr	r3, [r0, #8]
    268a:	c903      	ldmia	r1, {r0, r1}
    268c:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    2690:	2000      	movs	r0, #0
}
    2692:	bd30      	pop	{r4, r5, pc}
		nrf_baudrate = NRF_UART_BAUDRATE_1200;
    2694:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2698:	e7f0      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_4800;
    269a:	4b14      	ldr	r3, [pc, #80]	; (26ec <uart_nrfx_configure+0x150>)
    269c:	e7ee      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_14400;
    269e:	f44f 136c 	mov.w	r3, #3866624	; 0x3b0000
    26a2:	e7eb      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_19200;
    26a4:	4b12      	ldr	r3, [pc, #72]	; (26f0 <uart_nrfx_configure+0x154>)
    26a6:	e7e9      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_31250;
    26a8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    26ac:	e7e6      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_56000;
    26ae:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    26b2:	e7e3      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_57600;
    26b4:	4b0f      	ldr	r3, [pc, #60]	; (26f4 <uart_nrfx_configure+0x158>)
    26b6:	e7e1      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_115200;
    26b8:	4b0f      	ldr	r3, [pc, #60]	; (26f8 <uart_nrfx_configure+0x15c>)
    26ba:	e7df      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_230400;
    26bc:	4b0f      	ldr	r3, [pc, #60]	; (26fc <uart_nrfx_configure+0x160>)
    26be:	e7dd      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_460800;
    26c0:	4b0f      	ldr	r3, [pc, #60]	; (2700 <uart_nrfx_configure+0x164>)
    26c2:	e7db      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = NRF_UART_BAUDRATE_921600;
    26c4:	4b0f      	ldr	r3, [pc, #60]	; (2704 <uart_nrfx_configure+0x168>)
    26c6:	e7d9      	b.n	267c <uart_nrfx_configure+0xe0>
		nrf_baudrate = 0x00014000;
    26c8:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    26cc:	e7d6      	b.n	267c <uart_nrfx_configure+0xe0>
    26ce:	bf00      	nop
    26d0:	00275000 	.word	0x00275000
    26d4:	0075f000 	.word	0x0075f000
    26d8:	009d5000 	.word	0x009d5000
    26dc:	013a9000 	.word	0x013a9000
    26e0:	0003d090 	.word	0x0003d090
    26e4:	000f4240 	.word	0x000f4240
    26e8:	40002000 	.word	0x40002000
    26ec:	0013b000 	.word	0x0013b000
    26f0:	004ea000 	.word	0x004ea000
    26f4:	00ebf000 	.word	0x00ebf000
    26f8:	01d7e000 	.word	0x01d7e000
    26fc:	03afb000 	.word	0x03afb000
    2700:	075f7000 	.word	0x075f7000
    2704:	0ebed000 	.word	0x0ebed000

00002708 <uart_nrfx_poll_in>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2708:	4b08      	ldr	r3, [pc, #32]	; (272c <uart_nrfx_poll_in+0x24>)
    270a:	681a      	ldr	r2, [r3, #0]
{
    270c:	b082      	sub	sp, #8
	if (!nrf_uart_event_check(uart0_addr, NRF_UART_EVENT_RXDRDY)) {
    270e:	b152      	cbz	r2, 2726 <uart_nrfx_poll_in+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2710:	2000      	movs	r0, #0
    2712:	6018      	str	r0, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    2714:	681b      	ldr	r3, [r3, #0]
    2716:	9301      	str	r3, [sp, #4]
    (void)dummy;
    2718:	9b01      	ldr	r3, [sp, #4]
    return p_reg->RXD;
    271a:	4b05      	ldr	r3, [pc, #20]	; (2730 <uart_nrfx_poll_in+0x28>)
    271c:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    2720:	700b      	strb	r3, [r1, #0]
}
    2722:	b002      	add	sp, #8
    2724:	4770      	bx	lr
		return -1;
    2726:	f04f 30ff 	mov.w	r0, #4294967295
    272a:	e7fa      	b.n	2722 <uart_nrfx_poll_in+0x1a>
    272c:	40002108 	.word	0x40002108
    2730:	40002000 	.word	0x40002000

00002734 <uart_nrfx_poll_out>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2734:	4b09      	ldr	r3, [pc, #36]	; (275c <uart_nrfx_poll_out+0x28>)
    2736:	2200      	movs	r2, #0
    2738:	601a      	str	r2, [r3, #0]
{
    273a:	b082      	sub	sp, #8
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    273c:	681a      	ldr	r2, [r3, #0]
    273e:	9201      	str	r2, [sp, #4]
    (void)dummy;
    2740:	9a01      	ldr	r2, [sp, #4]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2742:	4a07      	ldr	r2, [pc, #28]	; (2760 <uart_nrfx_poll_out+0x2c>)
    2744:	2001      	movs	r0, #1
    2746:	6010      	str	r0, [r2, #0]
    p_reg->TXD = txd;
    2748:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    274c:	681a      	ldr	r2, [r3, #0]
	while (!event_txdrdy_check()) {
    274e:	2a00      	cmp	r2, #0
    2750:	d0fc      	beq.n	274c <uart_nrfx_poll_out+0x18>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2752:	4b04      	ldr	r3, [pc, #16]	; (2764 <uart_nrfx_poll_out+0x30>)
    2754:	2201      	movs	r2, #1
    2756:	601a      	str	r2, [r3, #0]
}
    2758:	b002      	add	sp, #8
    275a:	4770      	bx	lr
    275c:	4000211c 	.word	0x4000211c
    2760:	40002008 	.word	0x40002008
    2764:	4000200c 	.word	0x4000200c

00002768 <uart_nrfx_init>:
    p_reg->OUTSET = set_mask;
    2768:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    276c:	2220      	movs	r2, #32
 * @param dev UART device struct
 *
 * @return 0 on success
 */
static int uart_nrfx_init(struct device *dev)
{
    276e:	b513      	push	{r0, r1, r4, lr}
    2770:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2774:	2203      	movs	r2, #3
    2776:	f8c3 2714 	str.w	r2, [r3, #1812]	; 0x714
    p_reg->PSELRXD = pselrxd;
    277a:	4c0d      	ldr	r4, [pc, #52]	; (27b0 <uart_nrfx_init+0x48>)
			       DT_NORDIC_NRF_UART_UART_0_RTS_PIN,
			       DT_NORDIC_NRF_UART_UART_0_CTS_PIN);
#endif

	/* Set initial configuration */
	err = uart_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    277c:	6881      	ldr	r1, [r0, #8]
    277e:	2200      	movs	r2, #0
    2780:	f8c3 272c 	str.w	r2, [r3, #1836]	; 0x72c
    2784:	230b      	movs	r3, #11
    2786:	f8c4 3514 	str.w	r3, [r4, #1300]	; 0x514
    p_reg->PSELTXD = pseltxd;
    278a:	2305      	movs	r3, #5
    278c:	f8c4 350c 	str.w	r3, [r4, #1292]	; 0x50c
    2790:	f7ff ff04 	bl	259c <uart_nrfx_configure>
	if (err) {
    2794:	b948      	cbnz	r0, 27aa <uart_nrfx_init+0x42>
    p_reg->ENABLE = UART_ENABLE_ENABLE_Enabled;
    2796:	2304      	movs	r3, #4
    2798:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    279c:	4b05      	ldr	r3, [pc, #20]	; (27b4 <uart_nrfx_init+0x4c>)
    279e:	6018      	str	r0, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    27a0:	681b      	ldr	r3, [r3, #0]
    27a2:	9301      	str	r3, [sp, #4]
    (void)dummy;
    27a4:	9b01      	ldr	r3, [sp, #4]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    27a6:	2301      	movs	r3, #1
    27a8:	6023      	str	r3, [r4, #0]
	defined(DT_NORDIC_NRF_UART_UART_0_CTS_PIN)
	k_delayed_work_init(&uart0_cb.tx_timeout_work, tx_timeout);
#endif
#endif
	return 0;
}
    27aa:	b002      	add	sp, #8
    27ac:	bd10      	pop	{r4, pc}
    27ae:	bf00      	nop
    27b0:	40002000 	.word	0x40002000
    27b4:	40002108 	.word	0x40002108

000027b8 <z_sys_device_do_config_level>:
		__device_APPLICATION_start,
		/* End marker */
		__device_init_end,
	};

	for (info = config_levels[level]; info < config_levels[level+1];
    27b8:	4b09      	ldr	r3, [pc, #36]	; (27e0 <z_sys_device_do_config_level+0x28>)
{
    27ba:	b570      	push	{r4, r5, r6, lr}
	for (info = config_levels[level]; info < config_levels[level+1];
    27bc:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    27c0:	3001      	adds	r0, #1
		retval = device_conf->init(info);
		if (retval != 0) {
			/* Initialization failed. Clear the API struct so that
			 * device_get_binding() will not succeed for it.
			 */
			info->driver_api = NULL;
    27c2:	2600      	movs	r6, #0
	for (info = config_levels[level]; info < config_levels[level+1];
    27c4:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    27c8:	42a5      	cmp	r5, r4
    27ca:	d800      	bhi.n	27ce <z_sys_device_do_config_level+0x16>
		} else {
			z_object_init(info);
		}
	}
}
    27cc:	bd70      	pop	{r4, r5, r6, pc}
		retval = device_conf->init(info);
    27ce:	6823      	ldr	r3, [r4, #0]
    27d0:	4620      	mov	r0, r4
    27d2:	685b      	ldr	r3, [r3, #4]
    27d4:	4798      	blx	r3
		if (retval != 0) {
    27d6:	b100      	cbz	r0, 27da <z_sys_device_do_config_level+0x22>
			info->driver_api = NULL;
    27d8:	6066      	str	r6, [r4, #4]
								info++) {
    27da:	340c      	adds	r4, #12
    27dc:	e7f4      	b.n	27c8 <z_sys_device_do_config_level+0x10>
    27de:	bf00      	nop
    27e0:	00004794 	.word	0x00004794

000027e4 <z_impl_device_get_binding>:
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed.  Reserve string comparisons for a fallback.
	 */
	for (info = __device_init_start; info != __device_init_end; info++) {
    27e4:	4b10      	ldr	r3, [pc, #64]	; (2828 <z_impl_device_get_binding+0x44>)
{
    27e6:	b570      	push	{r4, r5, r6, lr}
	for (info = __device_init_start; info != __device_init_end; info++) {
    27e8:	4c10      	ldr	r4, [pc, #64]	; (282c <z_impl_device_get_binding+0x48>)
{
    27ea:	4605      	mov	r5, r0
    27ec:	461e      	mov	r6, r3
	for (info = __device_init_start; info != __device_init_end; info++) {
    27ee:	429c      	cmp	r4, r3
    27f0:	d104      	bne.n	27fc <z_impl_device_get_binding+0x18>
		    (info->config->name == name)) {
			return info;
		}
	}

	for (info = __device_init_start; info != __device_init_end; info++) {
    27f2:	4c0e      	ldr	r4, [pc, #56]	; (282c <z_impl_device_get_binding+0x48>)
    27f4:	42b4      	cmp	r4, r6
    27f6:	d109      	bne.n	280c <z_impl_device_get_binding+0x28>
		if (strcmp(name, info->config->name) == 0) {
			return info;
		}
	}

	return NULL;
    27f8:	2400      	movs	r4, #0
    27fa:	e012      	b.n	2822 <z_impl_device_get_binding+0x3e>
		if ((info->driver_api != NULL) &&
    27fc:	6862      	ldr	r2, [r4, #4]
    27fe:	b11a      	cbz	r2, 2808 <z_impl_device_get_binding+0x24>
		    (info->config->name == name)) {
    2800:	6822      	ldr	r2, [r4, #0]
		if ((info->driver_api != NULL) &&
    2802:	6812      	ldr	r2, [r2, #0]
    2804:	42aa      	cmp	r2, r5
    2806:	d00c      	beq.n	2822 <z_impl_device_get_binding+0x3e>
	for (info = __device_init_start; info != __device_init_end; info++) {
    2808:	340c      	adds	r4, #12
    280a:	e7f0      	b.n	27ee <z_impl_device_get_binding+0xa>
		if (info->driver_api == NULL) {
    280c:	6863      	ldr	r3, [r4, #4]
    280e:	b90b      	cbnz	r3, 2814 <z_impl_device_get_binding+0x30>
	for (info = __device_init_start; info != __device_init_end; info++) {
    2810:	340c      	adds	r4, #12
    2812:	e7ef      	b.n	27f4 <z_impl_device_get_binding+0x10>
		if (strcmp(name, info->config->name) == 0) {
    2814:	6823      	ldr	r3, [r4, #0]
    2816:	4628      	mov	r0, r5
    2818:	6819      	ldr	r1, [r3, #0]
    281a:	f001 fafa 	bl	3e12 <strcmp>
    281e:	2800      	cmp	r0, #0
    2820:	d1f6      	bne.n	2810 <z_impl_device_get_binding+0x2c>
}
    2822:	4620      	mov	r0, r4
    2824:	bd70      	pop	{r4, r5, r6, pc}
    2826:	bf00      	nop
    2828:	20001718 	.word	0x20001718
    282c:	20001688 	.word	0x20001688

00002830 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
    2830:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    2832:	4d0b      	ldr	r5, [pc, #44]	; (2860 <idle+0x30>)
    2834:	f04f 0220 	mov.w	r2, #32
    2838:	f3ef 8311 	mrs	r3, BASEPRI
    283c:	f382 8811 	msr	BASEPRI, r2
    2840:	f3bf 8f6f 	isb	sy
	s32_t ticks = z_get_next_timeout_expiry();
    2844:	f001 fe18 	bl	4478 <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    2848:	2101      	movs	r1, #1
    284a:	2802      	cmp	r0, #2
	s32_t ticks = z_get_next_timeout_expiry();
    284c:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    284e:	bfd8      	it	le
    2850:	4608      	movle	r0, r1
    2852:	f001 fe21 	bl	4498 <z_set_timeout_expiry>
	_kernel.idle = ticks;
    2856:	622c      	str	r4, [r5, #32]
	k_cpu_idle();
    2858:	f7ff fa3c 	bl	1cd4 <k_cpu_idle>
    285c:	e7ea      	b.n	2834 <idle+0x4>
    285e:	bf00      	nop
    2860:	20000264 	.word	0x20000264

00002864 <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(&__bss_start, 0,
    2864:	4802      	ldr	r0, [pc, #8]	; (2870 <z_bss_zero+0xc>)
    2866:	4a03      	ldr	r2, [pc, #12]	; (2874 <z_bss_zero+0x10>)
    2868:	2100      	movs	r1, #0
    286a:	1a12      	subs	r2, r2, r0
    286c:	f001 bb0b 	b.w	3e86 <memset>
    2870:	20000000 	.word	0x20000000
    2874:	200008bc 	.word	0x200008bc

00002878 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    2878:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    287a:	4806      	ldr	r0, [pc, #24]	; (2894 <z_data_copy+0x1c>)
    287c:	4a06      	ldr	r2, [pc, #24]	; (2898 <z_data_copy+0x20>)
    287e:	4907      	ldr	r1, [pc, #28]	; (289c <z_data_copy+0x24>)
    2880:	1a12      	subs	r2, r2, r0
    2882:	f001 fad3 	bl	3e2c <memcpy>
		 ((u32_t) &__data_ram_end - (u32_t) &__data_ram_start));
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    2886:	4a06      	ldr	r2, [pc, #24]	; (28a0 <z_data_copy+0x28>)
    2888:	4906      	ldr	r1, [pc, #24]	; (28a4 <z_data_copy+0x2c>)
    288a:	4807      	ldr	r0, [pc, #28]	; (28a8 <z_data_copy+0x30>)
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 ((u32_t) &_app_smem_end - (u32_t) &_app_smem_start));
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    288c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    2890:	f001 bacc 	b.w	3e2c <memcpy>
    2894:	20001600 	.word	0x20001600
    2898:	20001740 	.word	0x20001740
    289c:	00004d30 	.word	0x00004d30
    28a0:	00000000 	.word	0x00000000
    28a4:	00004d30 	.word	0x00004d30
    28a8:	20000000 	.word	0x20000000

000028ac <bg_thread_main>:
 * init functions, then invokes application's main() routine.
 *
 * @return N/A
 */
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    28ac:	b508      	push	{r3, lr}
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    28ae:	2002      	movs	r0, #2
    28b0:	f7ff ff82 	bl	27b8 <z_sys_device_do_config_level>
	if (boot_delay > 0 && IS_ENABLED(CONFIG_MULTITHREADING)) {
		printk("***** delaying boot " STRINGIFY(CONFIG_BOOT_DELAY)
		       "ms (per build configuration) *****\n");
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}
	PRINT_BOOT_BANNER();
    28b4:	4807      	ldr	r0, [pc, #28]	; (28d4 <bg_thread_main+0x28>)
    28b6:	f001 fa12 	bl	3cde <printk>

	/* Final init level before app starts */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_APPLICATION);
    28ba:	2003      	movs	r0, #3
    28bc:	f7ff ff7c 	bl	27b8 <z_sys_device_do_config_level>
	extern void __do_init_array_aux(void);
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	z_init_static_threads();
    28c0:	f000 fcc8 	bl	3254 <z_init_static_threads>
	__main_time_stamp = (u64_t)k_cycle_get_32();
#endif

	extern void main(void);

	main();
    28c4:	f000 fe36 	bl	3534 <main>

	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();

	/* Terminate thread normally since it has no more work to do */
	_main_thread->base.user_options &= ~K_ESSENTIAL;
    28c8:	4a03      	ldr	r2, [pc, #12]	; (28d8 <bg_thread_main+0x2c>)
    28ca:	7b13      	ldrb	r3, [r2, #12]
    28cc:	f023 0301 	bic.w	r3, r3, #1
    28d0:	7313      	strb	r3, [r2, #12]
}
    28d2:	bd08      	pop	{r3, pc}
    28d4:	00004ce1 	.word	0x00004ce1
    28d8:	200001f8 	.word	0x200001f8

000028dc <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    28dc:	b580      	push	{r7, lr}
#if defined(CONFIG_MPU_REQUIRES_POWER_OF_TWO_ALIGNMENT) && \
	defined(CONFIG_USERSPACE)
	u32_t msp = (u32_t)(K_THREAD_STACK_BUFFER(_interrupt_stack) +
			    CONFIG_ISR_STACK_SIZE - MPU_GUARD_ALIGN_AND_SIZE);
#else
	u32_t msp = (u32_t)(K_THREAD_STACK_BUFFER(_interrupt_stack) +
    28de:	4b3d      	ldr	r3, [pc, #244]	; (29d4 <z_cstart+0xf8>)
    28e0:	b0a2      	sub	sp, #136	; 0x88
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    28e2:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    28e6:	4b3c      	ldr	r3, [pc, #240]	; (29d8 <z_cstart+0xfc>)
# ifdef CONFIG_SCHED_CPU_MASK
		 .base.cpu_mask = -1,
# endif
	};

	_current = &dummy_thread;
    28e8:	4e3c      	ldr	r6, [pc, #240]	; (29dc <z_cstart+0x100>)
    28ea:	695a      	ldr	r2, [r3, #20]
	_kernel.ready_q.cache = _main_thread;
    28ec:	4d3c      	ldr	r5, [pc, #240]	; (29e0 <z_cstart+0x104>)
    28ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    28f2:	615a      	str	r2, [r3, #20]
    28f4:	2400      	movs	r4, #0
    28f6:	22e0      	movs	r2, #224	; 0xe0
    28f8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    28fc:	77dc      	strb	r4, [r3, #31]
    28fe:	761c      	strb	r4, [r3, #24]
    2900:	765c      	strb	r4, [r3, #25]
    2902:	769c      	strb	r4, [r3, #26]
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    2904:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    2906:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    290a:	625a      	str	r2, [r3, #36]	; 0x24

static ALWAYS_INLINE void kernel_arch_init(void)
{
	_InterruptStackSetup();
	_ExcSetup();
	_FaultInit();
    290c:	f7ff f96e 	bl	1bec <_FaultInit>
	_CpuIdleInit();
    2910:	f7ff f9da 	bl	1cc8 <_CpuIdleInit>
	struct k_thread dummy_thread = {
    2914:	ab07      	add	r3, sp, #28
    2916:	4621      	mov	r1, r4
    2918:	226c      	movs	r2, #108	; 0x6c
    291a:	4618      	mov	r0, r3
    291c:	f001 fab3 	bl	3e86 <memset>
    2920:	2701      	movs	r7, #1
	_current = &dummy_thread;
    2922:	60b0      	str	r0, [r6, #8]
#ifdef CONFIG_USERSPACE
	z_app_shmem_bss_zero();
#endif

	/* perform basic hardware initialization */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    2924:	4620      	mov	r0, r4
	struct k_thread dummy_thread = {
    2926:	f88d 7029 	strb.w	r7, [sp, #41]	; 0x29
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    292a:	f7ff ff45 	bl	27b8 <z_sys_device_do_config_level>
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    292e:	4638      	mov	r0, r7
    2930:	f7ff ff42 	bl	27b8 <z_sys_device_do_config_level>
	z_sched_init();
    2934:	f000 fb46 	bl	2fc4 <z_sched_init>
	z_setup_new_thread(_main_thread, _main_stack,
    2938:	4b2a      	ldr	r3, [pc, #168]	; (29e4 <z_cstart+0x108>)
	_kernel.ready_q.cache = _main_thread;
    293a:	6275      	str	r5, [r6, #36]	; 0x24
	z_setup_new_thread(_main_thread, _main_stack,
    293c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2940:	e9cd 7304 	strd	r7, r3, [sp, #16]
    2944:	e9cd 4402 	strd	r4, r4, [sp, #8]
    2948:	e9cd 4400 	strd	r4, r4, [sp]
    294c:	4b26      	ldr	r3, [pc, #152]	; (29e8 <z_cstart+0x10c>)
    294e:	4927      	ldr	r1, [pc, #156]	; (29ec <z_cstart+0x110>)
    2950:	4628      	mov	r0, r5
    2952:	f000 fc65 	bl	3220 <z_setup_new_thread>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2956:	7b6b      	ldrb	r3, [r5, #13]
    2958:	f023 0204 	bic.w	r2, r3, #4
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    295c:	f013 0f1b 	tst.w	r3, #27
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2960:	736a      	strb	r2, [r5, #13]
    2962:	4634      	mov	r4, r6
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2964:	d104      	bne.n	2970 <z_cstart+0x94>
	return true;
}

static ALWAYS_INLINE void z_ready_thread(struct k_thread *thread)
{
	if (z_is_thread_ready(thread)) {
    2966:	69ab      	ldr	r3, [r5, #24]
    2968:	b913      	cbnz	r3, 2970 <z_cstart+0x94>
		z_add_thread_to_ready_q(thread);
    296a:	4628      	mov	r0, r5
    296c:	f000 f9b2 	bl	2cd4 <z_add_thread_to_ready_q>
	z_setup_new_thread(thr, stack,
    2970:	4b1f      	ldr	r3, [pc, #124]	; (29f0 <z_cstart+0x114>)
    2972:	4e20      	ldr	r6, [pc, #128]	; (29f4 <z_cstart+0x118>)
    2974:	9305      	str	r3, [sp, #20]
    2976:	2201      	movs	r2, #1
    2978:	230f      	movs	r3, #15
    297a:	e9cd 3203 	strd	r3, r2, [sp, #12]
    297e:	2300      	movs	r3, #0
    2980:	f44f 72a0 	mov.w	r2, #320	; 0x140
    2984:	491c      	ldr	r1, [pc, #112]	; (29f8 <z_cstart+0x11c>)
    2986:	9300      	str	r3, [sp, #0]
    2988:	4630      	mov	r0, r6
    298a:	e9cd 3301 	strd	r3, r3, [sp, #4]
    298e:	4b1b      	ldr	r3, [pc, #108]	; (29fc <z_cstart+0x120>)
    2990:	f000 fc46 	bl	3220 <z_setup_new_thread>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2994:	7b73      	ldrb	r3, [r6, #13]
	_kernel.cpus[0].idle_thread = _idle_thread;
    2996:	60e6      	str	r6, [r4, #12]
    2998:	f023 0304 	bic.w	r3, r3, #4
    299c:	7373      	strb	r3, [r6, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    299e:	4b18      	ldr	r3, [pc, #96]	; (2a00 <z_cstart+0x124>)
	list->tail = (sys_dnode_t *)list;
    29a0:	e9c4 3306 	strd	r3, r3, [r4, #24]
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arch_configure_static_mpu_regions();
    29a4:	f7ff fa80 	bl	1ea8 <z_arch_configure_static_mpu_regions>
#ifdef CONFIG_ARM_MPU
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arch_configure_dynamic_mpu_regions(main_thread);
    29a8:	480d      	ldr	r0, [pc, #52]	; (29e0 <z_cstart+0x104>)
	_current = main_thread;
    29aa:	60a5      	str	r5, [r4, #8]
	z_arch_configure_dynamic_mpu_regions(main_thread);
    29ac:	f001 fa1f 	bl	3dee <z_arch_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    29b0:	4b0d      	ldr	r3, [pc, #52]	; (29e8 <z_cstart+0x10c>)
    29b2:	4a14      	ldr	r2, [pc, #80]	; (2a04 <z_cstart+0x128>)
    29b4:	4618      	mov	r0, r3
    29b6:	f382 8809 	msr	PSP, r2
    29ba:	b663      	cpsie	if
    29bc:	f04f 0100 	mov.w	r1, #0
    29c0:	f381 8811 	msr	BASEPRI, r1
    29c4:	f3bf 8f6f 	isb	sy
    29c8:	2100      	movs	r1, #0
    29ca:	2200      	movs	r2, #0
    29cc:	2300      	movs	r3, #0
    29ce:	f001 f810 	bl	39f2 <z_thread_entry>
    29d2:	bf00      	nop
    29d4:	20001600 	.word	0x20001600
    29d8:	e000ed00 	.word	0xe000ed00
    29dc:	20000264 	.word	0x20000264
    29e0:	200001f8 	.word	0x200001f8
    29e4:	00004d23 	.word	0x00004d23
    29e8:	000028ad 	.word	0x000028ad
    29ec:	200008c0 	.word	0x200008c0
    29f0:	00004d28 	.word	0x00004d28
    29f4:	2000018c 	.word	0x2000018c
    29f8:	20000cc0 	.word	0x20000cc0
    29fc:	00002831 	.word	0x00002831
    2a00:	2000027c 	.word	0x2000027c
    2a04:	20000cc0 	.word	0x20000cc0

00002a08 <z_impl_k_mutex_lock>:
		z_thread_priority_set(mutex->owner, new_prio);
	}
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, s32_t timeout)
{
    2a08:	b570      	push	{r4, r5, r6, lr}
    2a0a:	460d      	mov	r5, r1
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!z_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    2a0c:	4934      	ldr	r1, [pc, #208]	; (2ae0 <z_impl_k_mutex_lock+0xd8>)
    2a0e:	688b      	ldr	r3, [r1, #8]
    2a10:	7bda      	ldrb	r2, [r3, #15]
    2a12:	3a01      	subs	r2, #1
    2a14:	4604      	mov	r4, r0
    2a16:	73da      	strb	r2, [r3, #15]
	k_spinlock_key_t key;

	sys_trace_void(SYS_TRACE_ID_MUTEX_LOCK);
	z_sched_lock();

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    2a18:	68c2      	ldr	r2, [r0, #12]
    2a1a:	4608      	mov	r0, r1
    2a1c:	b14a      	cbz	r2, 2a32 <z_impl_k_mutex_lock+0x2a>
    2a1e:	68a3      	ldr	r3, [r4, #8]
    2a20:	6889      	ldr	r1, [r1, #8]
    2a22:	428b      	cmp	r3, r1
    2a24:	d012      	beq.n	2a4c <z_impl_k_mutex_lock+0x44>
		return 0;
	}

	RECORD_CONFLICT();

	if (unlikely(timeout == (s32_t)K_NO_WAIT)) {
    2a26:	b99d      	cbnz	r5, 2a50 <z_impl_k_mutex_lock+0x48>
		k_sched_unlock();
    2a28:	f000 f938 	bl	2c9c <k_sched_unlock>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    2a2c:	f06f 050f 	mvn.w	r5, #15
    2a30:	e00a      	b.n	2a48 <z_impl_k_mutex_lock+0x40>
					_current->base.prio :
    2a32:	688b      	ldr	r3, [r1, #8]
    2a34:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    2a38:	6123      	str	r3, [r4, #16]
		mutex->lock_count++;
    2a3a:	3201      	adds	r2, #1
		mutex->owner = _current;
    2a3c:	6883      	ldr	r3, [r0, #8]
		mutex->lock_count++;
    2a3e:	60e2      	str	r2, [r4, #12]
		mutex->owner = _current;
    2a40:	60a3      	str	r3, [r4, #8]
		k_sched_unlock();
    2a42:	f000 f92b 	bl	2c9c <k_sched_unlock>
		return 0;
    2a46:	2500      	movs	r5, #0

	k_sched_unlock();

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    2a48:	4628      	mov	r0, r5
    2a4a:	bd70      	pop	{r4, r5, r6, pc}
					_current->base.prio :
    2a4c:	6923      	ldr	r3, [r4, #16]
    2a4e:	e7f3      	b.n	2a38 <z_impl_k_mutex_lock+0x30>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    2a50:	f991 100e 	ldrsb.w	r1, [r1, #14]
    2a54:	f993 300e 	ldrsb.w	r3, [r3, #14]
    2a58:	4299      	cmp	r1, r3
    2a5a:	bfa8      	it	ge
    2a5c:	4619      	movge	r1, r3
    2a5e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    2a62:	f04f 0320 	mov.w	r3, #32
    2a66:	f3ef 8611 	mrs	r6, BASEPRI
    2a6a:	f383 8811 	msr	BASEPRI, r3
    2a6e:	f3bf 8f6f 	isb	sy
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    2a72:	68a0      	ldr	r0, [r4, #8]
    2a74:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2a78:	4299      	cmp	r1, r3
    2a7a:	da01      	bge.n	2a80 <z_impl_k_mutex_lock+0x78>
		z_thread_priority_set(mutex->owner, new_prio);
    2a7c:	f000 fa54 	bl	2f28 <z_thread_priority_set>
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    2a80:	462b      	mov	r3, r5
    2a82:	4622      	mov	r2, r4
    2a84:	4631      	mov	r1, r6
    2a86:	4817      	ldr	r0, [pc, #92]	; (2ae4 <z_impl_k_mutex_lock+0xdc>)
    2a88:	f000 fa3a 	bl	2f00 <z_pend_curr>
	if (got_mutex == 0) {
    2a8c:	4605      	mov	r5, r0
    2a8e:	b910      	cbnz	r0, 2a96 <z_impl_k_mutex_lock+0x8e>
		k_sched_unlock();
    2a90:	f000 f904 	bl	2c9c <k_sched_unlock>
		return 0;
    2a94:	e7d8      	b.n	2a48 <z_impl_k_mutex_lock+0x40>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    2a96:	6823      	ldr	r3, [r4, #0]
    2a98:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2a9a:	429c      	cmp	r4, r3
    2a9c:	d007      	beq.n	2aae <z_impl_k_mutex_lock+0xa6>
		new_prio_for_inheritance(waiter->base.prio, new_prio) :
    2a9e:	b133      	cbz	r3, 2aae <z_impl_k_mutex_lock+0xa6>
    2aa0:	f993 300e 	ldrsb.w	r3, [r3, #14]
    2aa4:	4299      	cmp	r1, r3
    2aa6:	bfa8      	it	ge
    2aa8:	4619      	movge	r1, r3
    2aaa:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    2aae:	f04f 0320 	mov.w	r3, #32
    2ab2:	f3ef 8511 	mrs	r5, BASEPRI
    2ab6:	f383 8811 	msr	BASEPRI, r3
    2aba:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, new_prio);
    2abe:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    2ac0:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2ac4:	4299      	cmp	r1, r3
    2ac6:	d001      	beq.n	2acc <z_impl_k_mutex_lock+0xc4>
		z_thread_priority_set(mutex->owner, new_prio);
    2ac8:	f000 fa2e 	bl	2f28 <z_thread_priority_set>
	__asm__ volatile(
    2acc:	f385 8811 	msr	BASEPRI, r5
    2ad0:	f3bf 8f6f 	isb	sy
	k_sched_unlock();
    2ad4:	f000 f8e2 	bl	2c9c <k_sched_unlock>
	return -EAGAIN;
    2ad8:	f06f 050a 	mvn.w	r5, #10
    2adc:	e7b4      	b.n	2a48 <z_impl_k_mutex_lock+0x40>
    2ade:	bf00      	nop
    2ae0:	20000264 	.word	0x20000264
    2ae4:	200008b8 	.word	0x200008b8

00002ae8 <z_impl_k_mutex_unlock>:
    2ae8:	4b1e      	ldr	r3, [pc, #120]	; (2b64 <z_impl_k_mutex_unlock+0x7c>)
    2aea:	689a      	ldr	r2, [r3, #8]
    2aec:	7bd3      	ldrb	r3, [r2, #15]
    2aee:	3b01      	subs	r3, #1
	return z_impl_k_mutex_lock((struct k_mutex *)mutex, (s32_t)timeout);
}
#endif

void z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    2af0:	b570      	push	{r4, r5, r6, lr}
    2af2:	4604      	mov	r4, r0
    2af4:	73d3      	strb	r3, [r2, #15]
	RECORD_STATE_CHANGE();


	K_DEBUG("mutex %p lock_count: %d\n", mutex, mutex->lock_count);

	if (mutex->lock_count - 1U != 0U) {
    2af6:	68c3      	ldr	r3, [r0, #12]
    2af8:	2b01      	cmp	r3, #1
    2afa:	d005      	beq.n	2b08 <z_impl_k_mutex_unlock+0x20>
		mutex->lock_count--;
    2afc:	3b01      	subs	r3, #1
    2afe:	60c3      	str	r3, [r0, #12]
	}


k_mutex_unlock_return:
	k_sched_unlock();
}
    2b00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	k_sched_unlock();
    2b04:	f000 b8ca 	b.w	2c9c <k_sched_unlock>
	__asm__ volatile(
    2b08:	f04f 0320 	mov.w	r3, #32
    2b0c:	f3ef 8611 	mrs	r6, BASEPRI
    2b10:	f383 8811 	msr	BASEPRI, r3
    2b14:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    2b18:	6901      	ldr	r1, [r0, #16]
    2b1a:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    2b1c:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2b20:	4299      	cmp	r1, r3
    2b22:	d001      	beq.n	2b28 <z_impl_k_mutex_unlock+0x40>
		z_thread_priority_set(mutex->owner, new_prio);
    2b24:	f000 fa00 	bl	2f28 <z_thread_priority_set>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    2b28:	4620      	mov	r0, r4
    2b2a:	f001 fc30 	bl	438e <z_unpend_first_thread>
    2b2e:	4605      	mov	r5, r0
	mutex->owner = new_owner;
    2b30:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    2b32:	b180      	cbz	r0, 2b56 <z_impl_k_mutex_unlock+0x6e>
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2b34:	7b43      	ldrb	r3, [r0, #13]
    2b36:	06db      	lsls	r3, r3, #27
    2b38:	d103      	bne.n	2b42 <z_impl_k_mutex_unlock+0x5a>
	if (z_is_thread_ready(thread)) {
    2b3a:	6983      	ldr	r3, [r0, #24]
    2b3c:	b90b      	cbnz	r3, 2b42 <z_impl_k_mutex_unlock+0x5a>
		z_add_thread_to_ready_q(thread);
    2b3e:	f000 f8c9 	bl	2cd4 <z_add_thread_to_ready_q>
	__asm__ volatile(
    2b42:	f386 8811 	msr	BASEPRI, r6
    2b46:	f3bf 8f6f 	isb	sy
}

static ALWAYS_INLINE void
z_set_thread_return_value(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    2b4a:	2300      	movs	r3, #0
    2b4c:	66ab      	str	r3, [r5, #104]	; 0x68
		mutex->owner_orig_prio = new_owner->base.prio;
    2b4e:	f995 300e 	ldrsb.w	r3, [r5, #14]
    2b52:	6123      	str	r3, [r4, #16]
    2b54:	e7d4      	b.n	2b00 <z_impl_k_mutex_unlock+0x18>
		mutex->lock_count = 0;
    2b56:	60e0      	str	r0, [r4, #12]
    2b58:	f386 8811 	msr	BASEPRI, r6
    2b5c:	f3bf 8f6f 	isb	sy
    2b60:	e7ce      	b.n	2b00 <z_impl_k_mutex_unlock+0x18>
    2b62:	bf00      	nop
    2b64:	20000264 	.word	0x20000264

00002b68 <resched>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2b68:	f3ef 8005 	mrs	r0, IPSR
		|| (vector && !(SCB->ICSR & SCB_ICSR_RETTOBASE_Msk))
    2b6c:	280d      	cmp	r0, #13
    2b6e:	d809      	bhi.n	2b84 <resched+0x1c>
    2b70:	b128      	cbz	r0, 2b7e <resched+0x16>
    2b72:	4b05      	ldr	r3, [pc, #20]	; (2b88 <resched+0x20>)
    2b74:	6858      	ldr	r0, [r3, #4]
    2b76:	f480 6000 	eor.w	r0, r0, #2048	; 0x800
    2b7a:	f3c0 20c0 	ubfx	r0, r0, #11, #1
	}
	_current_cpu->swap_ok = 0;
#endif

	return !z_is_in_isr();
}
    2b7e:	f080 0001 	eor.w	r0, r0, #1
    2b82:	4770      	bx	lr
    2b84:	2001      	movs	r0, #1
    2b86:	e7fa      	b.n	2b7e <resched+0x16>
    2b88:	e000ed00 	.word	0xe000ed00

00002b8c <reset_time_slice>:
{
    2b8c:	b508      	push	{r3, lr}
	_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    2b8e:	f7fe fe5b 	bl	1848 <z_clock_elapsed>
    2b92:	4b05      	ldr	r3, [pc, #20]	; (2ba8 <reset_time_slice+0x1c>)
    2b94:	4a05      	ldr	r2, [pc, #20]	; (2bac <reset_time_slice+0x20>)
    2b96:	681b      	ldr	r3, [r3, #0]
    2b98:	4418      	add	r0, r3
    2b9a:	6110      	str	r0, [r2, #16]
	z_set_timeout_expiry(slice_time, false);
    2b9c:	2100      	movs	r1, #0
    2b9e:	4618      	mov	r0, r3
}
    2ba0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_set_timeout_expiry(slice_time, false);
    2ba4:	f001 bc78 	b.w	4498 <z_set_timeout_expiry>
    2ba8:	2000029c 	.word	0x2000029c
    2bac:	20000264 	.word	0x20000264

00002bb0 <k_sched_time_slice_set>:
{
    2bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2bb2:	460d      	mov	r5, r1
	__asm__ volatile(
    2bb4:	f04f 0320 	mov.w	r3, #32
    2bb8:	f3ef 8411 	mrs	r4, BASEPRI
    2bbc:	f383 8811 	msr	BASEPRI, r3
    2bc0:	f3bf 8f6f 	isb	sy
{
#ifdef CONFIG_SYS_CLOCK_EXISTS

#ifdef _NEED_PRECISE_TICK_MS_CONVERSION
	/* use 64-bit math to keep precision */
	return (s32_t)ceiling_fraction(
    2bc4:	4e0d      	ldr	r6, [pc, #52]	; (2bfc <k_sched_time_slice_set+0x4c>)
		_current_cpu->slice_ticks = 0;
    2bc6:	4b0e      	ldr	r3, [pc, #56]	; (2c00 <k_sched_time_slice_set+0x50>)
    2bc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    2bcc:	2700      	movs	r7, #0
    2bce:	fbc1 6700 	smlal	r6, r7, r1, r0
    2bd2:	2200      	movs	r2, #0
    2bd4:	611a      	str	r2, [r3, #16]
    2bd6:	4630      	mov	r0, r6
    2bd8:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    2bdc:	2300      	movs	r3, #0
    2bde:	4639      	mov	r1, r7
    2be0:	f7fd fa7c 	bl	dc <__aeabi_ldivmod>
    2be4:	4b07      	ldr	r3, [pc, #28]	; (2c04 <k_sched_time_slice_set+0x54>)
    2be6:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    2be8:	4b07      	ldr	r3, [pc, #28]	; (2c08 <k_sched_time_slice_set+0x58>)
    2bea:	601d      	str	r5, [r3, #0]
		reset_time_slice();
    2bec:	f7ff ffce 	bl	2b8c <reset_time_slice>
	__asm__ volatile(
    2bf0:	f384 8811 	msr	BASEPRI, r4
    2bf4:	f3bf 8f6f 	isb	sy
}
    2bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2bfa:	bf00      	nop
    2bfc:	0004ffff 	.word	0x0004ffff
    2c00:	20000264 	.word	0x20000264
    2c04:	2000029c 	.word	0x2000029c
    2c08:	20000298 	.word	0x20000298

00002c0c <k_sched_lock>:
	__asm__ volatile(
    2c0c:	f04f 0320 	mov.w	r3, #32
    2c10:	f3ef 8111 	mrs	r1, BASEPRI
    2c14:	f383 8811 	msr	BASEPRI, r3
    2c18:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    2c1c:	4b04      	ldr	r3, [pc, #16]	; (2c30 <k_sched_lock+0x24>)
    2c1e:	689a      	ldr	r2, [r3, #8]
    2c20:	7bd3      	ldrb	r3, [r2, #15]
    2c22:	3b01      	subs	r3, #1
    2c24:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    2c26:	f381 8811 	msr	BASEPRI, r1
    2c2a:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    2c2e:	4770      	bx	lr
    2c30:	20000264 	.word	0x20000264

00002c34 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    2c34:	4b09      	ldr	r3, [pc, #36]	; (2c5c <z_priq_dumb_remove+0x28>)
    2c36:	f103 0228 	add.w	r2, r3, #40	; 0x28
    2c3a:	4282      	cmp	r2, r0
    2c3c:	d105      	bne.n	2c4a <z_priq_dumb_remove+0x16>
    2c3e:	689b      	ldr	r3, [r3, #8]
    2c40:	428b      	cmp	r3, r1
    2c42:	d102      	bne.n	2c4a <z_priq_dumb_remove+0x16>
    2c44:	7b4b      	ldrb	r3, [r1, #13]
    2c46:	06db      	lsls	r3, r3, #27
    2c48:	d107      	bne.n	2c5a <z_priq_dumb_remove+0x26>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    2c4a:	e9d1 2300 	ldrd	r2, r3, [r1]
    2c4e:	601a      	str	r2, [r3, #0]
	node->next->prev = node->prev;
    2c50:	680a      	ldr	r2, [r1, #0]
    2c52:	6053      	str	r3, [r2, #4]
	node->next = NULL;
    2c54:	2300      	movs	r3, #0
	node->prev = NULL;
    2c56:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!is_idle(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    2c5a:	4770      	bx	lr
    2c5c:	20000264 	.word	0x20000264

00002c60 <update_cache>:
{
    2c60:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *th = _priq_run_best(&_kernel.ready_q.runq);
    2c62:	4c0d      	ldr	r4, [pc, #52]	; (2c98 <update_cache+0x38>)
{
    2c64:	4602      	mov	r2, r0
	struct k_thread *th = _priq_run_best(&_kernel.ready_q.runq);
    2c66:	f104 0028 	add.w	r0, r4, #40	; 0x28
    2c6a:	f001 fb59 	bl	4320 <z_priq_dumb_best>
	return th ? th : _current_cpu->idle_thread;
    2c6e:	4605      	mov	r5, r0
    2c70:	b900      	cbnz	r0, 2c74 <update_cache+0x14>
    2c72:	68e5      	ldr	r5, [r4, #12]
    2c74:	68a3      	ldr	r3, [r4, #8]
	if (preempt_ok != 0) {
    2c76:	b94a      	cbnz	r2, 2c8c <update_cache+0x2c>
	if (z_is_thread_prevented_from_running(_current)) {
    2c78:	7b5a      	ldrb	r2, [r3, #13]
    2c7a:	06d2      	lsls	r2, r2, #27
    2c7c:	d106      	bne.n	2c8c <update_cache+0x2c>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    2c7e:	69aa      	ldr	r2, [r5, #24]
    2c80:	b922      	cbnz	r2, 2c8c <update_cache+0x2c>
	if (is_preempt(_current) || is_metairq(th)) {
    2c82:	89da      	ldrh	r2, [r3, #14]
    2c84:	2a7f      	cmp	r2, #127	; 0x7f
    2c86:	d901      	bls.n	2c8c <update_cache+0x2c>
		_kernel.ready_q.cache = _current;
    2c88:	6263      	str	r3, [r4, #36]	; 0x24
}
    2c8a:	bd38      	pop	{r3, r4, r5, pc}
		if (th != _current) {
    2c8c:	429d      	cmp	r5, r3
    2c8e:	d001      	beq.n	2c94 <update_cache+0x34>
			reset_time_slice();
    2c90:	f7ff ff7c 	bl	2b8c <reset_time_slice>
		_kernel.ready_q.cache = th;
    2c94:	6265      	str	r5, [r4, #36]	; 0x24
}
    2c96:	e7f8      	b.n	2c8a <update_cache+0x2a>
    2c98:	20000264 	.word	0x20000264

00002c9c <k_sched_unlock>:
{
    2c9c:	b510      	push	{r4, lr}
	__asm__ volatile(
    2c9e:	f04f 0320 	mov.w	r3, #32
    2ca2:	f3ef 8411 	mrs	r4, BASEPRI
    2ca6:	f383 8811 	msr	BASEPRI, r3
    2caa:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    2cae:	4b08      	ldr	r3, [pc, #32]	; (2cd0 <k_sched_unlock+0x34>)
    2cb0:	689a      	ldr	r2, [r3, #8]
    2cb2:	7bd3      	ldrb	r3, [r2, #15]
    2cb4:	3301      	adds	r3, #1
    2cb6:	73d3      	strb	r3, [r2, #15]
		update_cache(1);
    2cb8:	2001      	movs	r0, #1
    2cba:	f7ff ffd1 	bl	2c60 <update_cache>
	__asm__ volatile(
    2cbe:	f384 8811 	msr	BASEPRI, r4
    2cc2:	f3bf 8f6f 	isb	sy
}
    2cc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    2cca:	f001 bb1f 	b.w	430c <z_reschedule_unlocked>
    2cce:	bf00      	nop
    2cd0:	20000264 	.word	0x20000264

00002cd4 <z_add_thread_to_ready_q>:
{
    2cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    2cd6:	f04f 0320 	mov.w	r3, #32
    2cda:	f3ef 8411 	mrs	r4, BASEPRI
    2cde:	f383 8811 	msr	BASEPRI, r3
    2ce2:	f3bf 8f6f 	isb	sy
	return list->head == list;
    2ce6:	4a16      	ldr	r2, [pc, #88]	; (2d40 <z_add_thread_to_ready_q+0x6c>)
    2ce8:	4611      	mov	r1, r2
    2cea:	f851 3f28 	ldr.w	r3, [r1, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2cee:	428b      	cmp	r3, r1
    2cf0:	d00c      	beq.n	2d0c <z_add_thread_to_ready_q+0x38>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2cf2:	b15b      	cbz	r3, 2d0c <z_add_thread_to_ready_q+0x38>
    2cf4:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
	if (t1->base.prio < t2->base.prio) {
    2cf6:	f990 500e 	ldrsb.w	r5, [r0, #14]
    2cfa:	f993 700e 	ldrsb.w	r7, [r3, #14]
    2cfe:	42af      	cmp	r7, r5
    2d00:	dc0b      	bgt.n	2d1a <z_add_thread_to_ready_q+0x46>
	return (node == list->tail) ? NULL : node->next;
    2d02:	42b3      	cmp	r3, r6
    2d04:	d002      	beq.n	2d0c <z_add_thread_to_ready_q+0x38>
    2d06:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2d08:	2b00      	cmp	r3, #0
    2d0a:	d1f6      	bne.n	2cfa <z_add_thread_to_ready_q+0x26>
	node->prev = list->tail;
    2d0c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2d0e:	6043      	str	r3, [r0, #4]
	list->tail->next = node;
    2d10:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    2d12:	6001      	str	r1, [r0, #0]
	list->tail->next = node;
    2d14:	6018      	str	r0, [r3, #0]
	list->tail = node;
    2d16:	62d0      	str	r0, [r2, #44]	; 0x2c
    2d18:	e005      	b.n	2d26 <z_add_thread_to_ready_q+0x52>
	node->prev = successor->prev;
    2d1a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    2d1c:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    2d20:	685a      	ldr	r2, [r3, #4]
    2d22:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    2d24:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    2d26:	7b43      	ldrb	r3, [r0, #13]
    2d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2d2c:	7343      	strb	r3, [r0, #13]
		update_cache(0);
    2d2e:	2000      	movs	r0, #0
    2d30:	f7ff ff96 	bl	2c60 <update_cache>
	__asm__ volatile(
    2d34:	f384 8811 	msr	BASEPRI, r4
    2d38:	f3bf 8f6f 	isb	sy
}
    2d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2d3e:	bf00      	nop
    2d40:	20000264 	.word	0x20000264

00002d44 <z_move_thread_to_end_of_prio_q>:
{
    2d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d46:	4604      	mov	r4, r0
	__asm__ volatile(
    2d48:	f04f 0320 	mov.w	r3, #32
    2d4c:	f3ef 8611 	mrs	r6, BASEPRI
    2d50:	f383 8811 	msr	BASEPRI, r3
    2d54:	f3bf 8f6f 	isb	sy
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    2d58:	4f19      	ldr	r7, [pc, #100]	; (2dc0 <z_move_thread_to_end_of_prio_q+0x7c>)
    2d5a:	f107 0528 	add.w	r5, r7, #40	; 0x28
    2d5e:	4601      	mov	r1, r0
    2d60:	4628      	mov	r0, r5
    2d62:	f7ff ff67 	bl	2c34 <z_priq_dumb_remove>
	return list->head == list;
    2d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2d68:	42ab      	cmp	r3, r5
    2d6a:	463a      	mov	r2, r7
    2d6c:	d00c      	beq.n	2d88 <z_move_thread_to_end_of_prio_q+0x44>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2d6e:	b15b      	cbz	r3, 2d88 <z_move_thread_to_end_of_prio_q+0x44>
    2d70:	6af8      	ldr	r0, [r7, #44]	; 0x2c
	if (t1->base.prio < t2->base.prio) {
    2d72:	f994 100e 	ldrsb.w	r1, [r4, #14]
    2d76:	f993 700e 	ldrsb.w	r7, [r3, #14]
    2d7a:	428f      	cmp	r7, r1
    2d7c:	dc0b      	bgt.n	2d96 <z_move_thread_to_end_of_prio_q+0x52>
	return (node == list->tail) ? NULL : node->next;
    2d7e:	4283      	cmp	r3, r0
    2d80:	d002      	beq.n	2d88 <z_move_thread_to_end_of_prio_q+0x44>
    2d82:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2d84:	2b00      	cmp	r3, #0
    2d86:	d1f6      	bne.n	2d76 <z_move_thread_to_end_of_prio_q+0x32>
	node->prev = list->tail;
    2d88:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2d8a:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    2d8c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    2d8e:	6025      	str	r5, [r4, #0]
	list->tail->next = node;
    2d90:	601c      	str	r4, [r3, #0]
	list->tail = node;
    2d92:	62d4      	str	r4, [r2, #44]	; 0x2c
    2d94:	e005      	b.n	2da2 <z_move_thread_to_end_of_prio_q+0x5e>
	node->prev = successor->prev;
    2d96:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    2d98:	e9c4 3100 	strd	r3, r1, [r4]
	successor->prev->next = node;
    2d9c:	6859      	ldr	r1, [r3, #4]
    2d9e:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    2da0:	605c      	str	r4, [r3, #4]
    2da2:	7b63      	ldrb	r3, [r4, #13]
		update_cache(thread == _current);
    2da4:	6890      	ldr	r0, [r2, #8]
    2da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2daa:	7363      	strb	r3, [r4, #13]
    2dac:	1b03      	subs	r3, r0, r4
    2dae:	4258      	negs	r0, r3
    2db0:	4158      	adcs	r0, r3
    2db2:	f7ff ff55 	bl	2c60 <update_cache>
	__asm__ volatile(
    2db6:	f386 8811 	msr	BASEPRI, r6
    2dba:	f3bf 8f6f 	isb	sy
}
    2dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2dc0:	20000264 	.word	0x20000264

00002dc4 <z_time_slice>:
	if (pending_current == _current) {
    2dc4:	4914      	ldr	r1, [pc, #80]	; (2e18 <z_time_slice+0x54>)
    2dc6:	4a15      	ldr	r2, [pc, #84]	; (2e1c <z_time_slice+0x58>)
    2dc8:	688b      	ldr	r3, [r1, #8]
{
    2dca:	b510      	push	{r4, lr}
	if (pending_current == _current) {
    2dcc:	6814      	ldr	r4, [r2, #0]
    2dce:	42a3      	cmp	r3, r4
    2dd0:	d103      	bne.n	2dda <z_time_slice+0x16>
}
    2dd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			reset_time_slice();
    2dd6:	f7ff bed9 	b.w	2b8c <reset_time_slice>
	pending_current = NULL;
    2dda:	2400      	movs	r4, #0
    2ddc:	6014      	str	r4, [r2, #0]
	if (slice_time && sliceable(_current)) {
    2dde:	4a10      	ldr	r2, [pc, #64]	; (2e20 <z_time_slice+0x5c>)
    2de0:	6812      	ldr	r2, [r2, #0]
    2de2:	b1ba      	cbz	r2, 2e14 <z_time_slice+0x50>
		&& !z_is_thread_timeout_active(t);
    2de4:	89da      	ldrh	r2, [r3, #14]
    2de6:	2a7f      	cmp	r2, #127	; 0x7f
    2de8:	d814      	bhi.n	2e14 <z_time_slice+0x50>
		&& !z_is_prio_higher(t->base.prio, slice_max_prio)
    2dea:	4a0e      	ldr	r2, [pc, #56]	; (2e24 <z_time_slice+0x60>)
    2dec:	f993 400e 	ldrsb.w	r4, [r3, #14]
    2df0:	6812      	ldr	r2, [r2, #0]
    2df2:	4294      	cmp	r4, r2
    2df4:	db0e      	blt.n	2e14 <z_time_slice+0x50>
	return thread == _idle_thread;
    2df6:	4a0c      	ldr	r2, [pc, #48]	; (2e28 <z_time_slice+0x64>)
		&& !is_idle(t)
    2df8:	6812      	ldr	r2, [r2, #0]
    2dfa:	4293      	cmp	r3, r2
    2dfc:	d00a      	beq.n	2e14 <z_time_slice+0x50>
		&& !z_is_thread_timeout_active(t);
    2dfe:	699a      	ldr	r2, [r3, #24]
    2e00:	b942      	cbnz	r2, 2e14 <z_time_slice+0x50>
		if (ticks >= _current_cpu->slice_ticks) {
    2e02:	690a      	ldr	r2, [r1, #16]
    2e04:	4282      	cmp	r2, r0
    2e06:	dc03      	bgt.n	2e10 <z_time_slice+0x4c>
			z_move_thread_to_end_of_prio_q(_current);
    2e08:	4618      	mov	r0, r3
    2e0a:	f7ff ff9b 	bl	2d44 <z_move_thread_to_end_of_prio_q>
    2e0e:	e7e0      	b.n	2dd2 <z_time_slice+0xe>
			_current_cpu->slice_ticks -= ticks;
    2e10:	1a12      	subs	r2, r2, r0
    2e12:	610a      	str	r2, [r1, #16]
}
    2e14:	bd10      	pop	{r4, pc}
    2e16:	bf00      	nop
    2e18:	20000264 	.word	0x20000264
    2e1c:	20000294 	.word	0x20000294
    2e20:	2000029c 	.word	0x2000029c
    2e24:	20000298 	.word	0x20000298
    2e28:	000047ac 	.word	0x000047ac

00002e2c <z_remove_thread_from_ready_q>:
{
    2e2c:	b538      	push	{r3, r4, r5, lr}
    2e2e:	4604      	mov	r4, r0
	__asm__ volatile(
    2e30:	f04f 0320 	mov.w	r3, #32
    2e34:	f3ef 8511 	mrs	r5, BASEPRI
    2e38:	f383 8811 	msr	BASEPRI, r3
    2e3c:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2e40:	7b43      	ldrb	r3, [r0, #13]
    2e42:	065a      	lsls	r2, r3, #25
    2e44:	d507      	bpl.n	2e56 <z_remove_thread_from_ready_q+0x2a>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    2e46:	4601      	mov	r1, r0
    2e48:	4809      	ldr	r0, [pc, #36]	; (2e70 <z_remove_thread_from_ready_q+0x44>)
    2e4a:	f7ff fef3 	bl	2c34 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2e4e:	7b63      	ldrb	r3, [r4, #13]
    2e50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    2e54:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    2e56:	4b07      	ldr	r3, [pc, #28]	; (2e74 <z_remove_thread_from_ready_q+0x48>)
    2e58:	6898      	ldr	r0, [r3, #8]
    2e5a:	1b03      	subs	r3, r0, r4
    2e5c:	4258      	negs	r0, r3
    2e5e:	4158      	adcs	r0, r3
    2e60:	f7ff fefe 	bl	2c60 <update_cache>
	__asm__ volatile(
    2e64:	f385 8811 	msr	BASEPRI, r5
    2e68:	f3bf 8f6f 	isb	sy
}
    2e6c:	bd38      	pop	{r3, r4, r5, pc}
    2e6e:	bf00      	nop
    2e70:	2000028c 	.word	0x2000028c
    2e74:	20000264 	.word	0x20000264

00002e78 <pend>:
{
    2e78:	b570      	push	{r4, r5, r6, lr}
    2e7a:	4604      	mov	r4, r0
    2e7c:	460d      	mov	r5, r1
    2e7e:	4616      	mov	r6, r2
	z_remove_thread_from_ready_q(thread);
    2e80:	f7ff ffd4 	bl	2e2c <z_remove_thread_from_ready_q>
	thread->base.thread_state |= _THREAD_PENDING;
    2e84:	7b63      	ldrb	r3, [r4, #13]
    2e86:	f043 0302 	orr.w	r3, r3, #2
    2e8a:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    2e8c:	b1ed      	cbz	r5, 2eca <pend+0x52>
	return list->head == list;
    2e8e:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    2e90:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2e92:	429d      	cmp	r5, r3
    2e94:	d00c      	beq.n	2eb0 <pend+0x38>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2e96:	b15b      	cbz	r3, 2eb0 <pend+0x38>
	if (t1->base.prio < t2->base.prio) {
    2e98:	f994 200e 	ldrsb.w	r2, [r4, #14]
    2e9c:	f993 100e 	ldrsb.w	r1, [r3, #14]
    2ea0:	4291      	cmp	r1, r2
    2ea2:	dc0c      	bgt.n	2ebe <pend+0x46>
	return (node == list->tail) ? NULL : node->next;
    2ea4:	6869      	ldr	r1, [r5, #4]
    2ea6:	428b      	cmp	r3, r1
    2ea8:	d002      	beq.n	2eb0 <pend+0x38>
    2eaa:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2eac:	2b00      	cmp	r3, #0
    2eae:	d1f5      	bne.n	2e9c <pend+0x24>
	node->prev = list->tail;
    2eb0:	686b      	ldr	r3, [r5, #4]
    2eb2:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    2eb4:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    2eb6:	6025      	str	r5, [r4, #0]
	list->tail->next = node;
    2eb8:	601c      	str	r4, [r3, #0]
	list->tail = node;
    2eba:	606c      	str	r4, [r5, #4]
    2ebc:	e005      	b.n	2eca <pend+0x52>
	node->prev = successor->prev;
    2ebe:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    2ec0:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    2ec4:	685a      	ldr	r2, [r3, #4]
    2ec6:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    2ec8:	605c      	str	r4, [r3, #4]
	if (timeout != K_FOREVER) {
    2eca:	1c73      	adds	r3, r6, #1
    2ecc:	d012      	beq.n	2ef4 <pend+0x7c>
    2ece:	480a      	ldr	r0, [pc, #40]	; (2ef8 <pend+0x80>)
    2ed0:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    2ed4:	2100      	movs	r1, #0
    2ed6:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    2eda:	fbc5 0106 	smlal	r0, r1, r5, r6
    2ede:	2300      	movs	r3, #0
    2ee0:	f7fd f8fc 	bl	dc <__aeabi_ldivmod>

extern void z_thread_timeout(struct _timeout *to);

static inline void z_add_thread_timeout(struct k_thread *th, s32_t ticks)
{
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    2ee4:	4905      	ldr	r1, [pc, #20]	; (2efc <pend+0x84>)
    2ee6:	1c42      	adds	r2, r0, #1
    2ee8:	f104 0018 	add.w	r0, r4, #24
}
    2eec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    2ef0:	f000 ba54 	b.w	339c <z_add_timeout>
    2ef4:	bd70      	pop	{r4, r5, r6, pc}
    2ef6:	bf00      	nop
    2ef8:	0004ffff 	.word	0x0004ffff
    2efc:	0000432d 	.word	0x0000432d

00002f00 <z_pend_curr>:
{
    2f00:	b510      	push	{r4, lr}
    2f02:	460c      	mov	r4, r1
    2f04:	4611      	mov	r1, r2
	pending_current = _current;
    2f06:	4a06      	ldr	r2, [pc, #24]	; (2f20 <z_pend_curr+0x20>)
    2f08:	6890      	ldr	r0, [r2, #8]
    2f0a:	4a06      	ldr	r2, [pc, #24]	; (2f24 <z_pend_curr+0x24>)
    2f0c:	6010      	str	r0, [r2, #0]
	pend(_current, wait_q, timeout);
    2f0e:	461a      	mov	r2, r3
    2f10:	f7ff ffb2 	bl	2e78 <pend>
    2f14:	4620      	mov	r0, r4
}
    2f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2f1a:	f7fe bccd 	b.w	18b8 <__swap>
    2f1e:	bf00      	nop
    2f20:	20000264 	.word	0x20000264
    2f24:	20000294 	.word	0x20000294

00002f28 <z_thread_priority_set>:
{
    2f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2f2c:	4604      	mov	r4, r0
	__asm__ volatile(
    2f2e:	f04f 0320 	mov.w	r3, #32
    2f32:	f3ef 8911 	mrs	r9, BASEPRI
    2f36:	f383 8811 	msr	BASEPRI, r3
    2f3a:	f3bf 8f6f 	isb	sy
		need_sched = z_is_thread_ready(thread);
    2f3e:	f001 f9a6 	bl	428e <z_is_thread_ready>
    2f42:	b24e      	sxtb	r6, r1
		if (need_sched) {
    2f44:	4680      	mov	r8, r0
    2f46:	2800      	cmp	r0, #0
    2f48:	d035      	beq.n	2fb6 <z_thread_priority_set+0x8e>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    2f4a:	4d1d      	ldr	r5, [pc, #116]	; (2fc0 <z_thread_priority_set+0x98>)
    2f4c:	f105 0728 	add.w	r7, r5, #40	; 0x28
    2f50:	4621      	mov	r1, r4
    2f52:	4638      	mov	r0, r7
    2f54:	f7ff fe6e 	bl	2c34 <z_priq_dumb_remove>
	return list->head == list;
    2f58:	6aab      	ldr	r3, [r5, #40]	; 0x28
			thread->base.prio = prio;
    2f5a:	73a6      	strb	r6, [r4, #14]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2f5c:	42bb      	cmp	r3, r7
    2f5e:	462a      	mov	r2, r5
    2f60:	d00a      	beq.n	2f78 <z_thread_priority_set+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2f62:	b14b      	cbz	r3, 2f78 <z_thread_priority_set+0x50>
    2f64:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
	if (t1->base.prio < t2->base.prio) {
    2f66:	f993 000e 	ldrsb.w	r0, [r3, #14]
    2f6a:	42b0      	cmp	r0, r6
    2f6c:	dc0b      	bgt.n	2f86 <z_thread_priority_set+0x5e>
	return (node == list->tail) ? NULL : node->next;
    2f6e:	4299      	cmp	r1, r3
    2f70:	d002      	beq.n	2f78 <z_thread_priority_set+0x50>
    2f72:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2f74:	2b00      	cmp	r3, #0
    2f76:	d1f6      	bne.n	2f66 <z_thread_priority_set+0x3e>
	node->prev = list->tail;
    2f78:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2f7a:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    2f7c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    2f7e:	6027      	str	r7, [r4, #0]
	list->tail->next = node;
    2f80:	601c      	str	r4, [r3, #0]
	list->tail = node;
    2f82:	62d4      	str	r4, [r2, #44]	; 0x2c
    2f84:	e005      	b.n	2f92 <z_thread_priority_set+0x6a>
	node->prev = successor->prev;
    2f86:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    2f88:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    2f8c:	685a      	ldr	r2, [r3, #4]
    2f8e:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    2f90:	605c      	str	r4, [r3, #4]
			update_cache(1);
    2f92:	2001      	movs	r0, #1
    2f94:	f7ff fe64 	bl	2c60 <update_cache>
	__asm__ volatile(
    2f98:	f389 8811 	msr	BASEPRI, r9
    2f9c:	f3bf 8f6f 	isb	sy
	if (need_sched && _current->base.sched_locked == 0) {
    2fa0:	f1b8 0f00 	cmp.w	r8, #0
    2fa4:	d009      	beq.n	2fba <z_thread_priority_set+0x92>
    2fa6:	4b06      	ldr	r3, [pc, #24]	; (2fc0 <z_thread_priority_set+0x98>)
    2fa8:	689b      	ldr	r3, [r3, #8]
    2faa:	7bdb      	ldrb	r3, [r3, #15]
    2fac:	b92b      	cbnz	r3, 2fba <z_thread_priority_set+0x92>
}
    2fae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		z_reschedule_unlocked();
    2fb2:	f001 b9ab 	b.w	430c <z_reschedule_unlocked>
			thread->base.prio = prio;
    2fb6:	73a6      	strb	r6, [r4, #14]
    2fb8:	e7ee      	b.n	2f98 <z_thread_priority_set+0x70>
}
    2fba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2fbe:	bf00      	nop
    2fc0:	20000264 	.word	0x20000264

00002fc4 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    2fc4:	4b04      	ldr	r3, [pc, #16]	; (2fd8 <z_sched_init+0x14>)
		sys_dlist_init(&_kernel.ready_q.runq.queues[i]);
	}
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    2fc6:	2100      	movs	r1, #0
    2fc8:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    2fcc:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    2fd0:	4608      	mov	r0, r1
    2fd2:	f7ff bded 	b.w	2bb0 <k_sched_time_slice_set>
    2fd6:	bf00      	nop
    2fd8:	20000264 	.word	0x20000264

00002fdc <z_impl_k_yield>:
}
#endif
#endif

void z_impl_k_yield(void)
{
    2fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__ASSERT(!z_is_in_isr(), "");

	if (!is_idle(_current)) {
    2fde:	4c22      	ldr	r4, [pc, #136]	; (3068 <z_impl_k_yield+0x8c>)
    2fe0:	4b22      	ldr	r3, [pc, #136]	; (306c <z_impl_k_yield+0x90>)
    2fe2:	68a2      	ldr	r2, [r4, #8]
    2fe4:	681b      	ldr	r3, [r3, #0]
    2fe6:	429a      	cmp	r2, r3
    2fe8:	d032      	beq.n	3050 <z_impl_k_yield+0x74>
	__asm__ volatile(
    2fea:	f04f 0320 	mov.w	r3, #32
    2fee:	f3ef 8611 	mrs	r6, BASEPRI
    2ff2:	f383 8811 	msr	BASEPRI, r3
    2ff6:	f3bf 8f6f 	isb	sy
		LOCKED(&sched_spinlock) {
			if (!IS_ENABLED(CONFIG_SMP) ||
			    z_is_thread_queued(_current)) {
				_priq_run_remove(&_kernel.ready_q.runq,
    2ffa:	f104 0528 	add.w	r5, r4, #40	; 0x28
    2ffe:	68a1      	ldr	r1, [r4, #8]
    3000:	4628      	mov	r0, r5
    3002:	f7ff fe17 	bl	2c34 <z_priq_dumb_remove>
	return list->head == list;
    3006:	6aa3      	ldr	r3, [r4, #40]	; 0x28
						 _current);
				_priq_run_add(&_kernel.ready_q.runq,
    3008:	68a2      	ldr	r2, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    300a:	42ab      	cmp	r3, r5
    300c:	d00c      	beq.n	3028 <z_impl_k_yield+0x4c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    300e:	b15b      	cbz	r3, 3028 <z_impl_k_yield+0x4c>
    3010:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
	if (t1->base.prio < t2->base.prio) {
    3012:	f992 000e 	ldrsb.w	r0, [r2, #14]
    3016:	f993 700e 	ldrsb.w	r7, [r3, #14]
    301a:	4287      	cmp	r7, r0
    301c:	dc0b      	bgt.n	3036 <z_impl_k_yield+0x5a>
	return (node == list->tail) ? NULL : node->next;
    301e:	4299      	cmp	r1, r3
    3020:	d002      	beq.n	3028 <z_impl_k_yield+0x4c>
    3022:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3024:	2b00      	cmp	r3, #0
    3026:	d1f6      	bne.n	3016 <z_impl_k_yield+0x3a>
	node->prev = list->tail;
    3028:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    302a:	6053      	str	r3, [r2, #4]
	list->tail->next = node;
    302c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	node->next = list;
    302e:	6015      	str	r5, [r2, #0]
	list->tail->next = node;
    3030:	601a      	str	r2, [r3, #0]
	list->tail = node;
    3032:	62e2      	str	r2, [r4, #44]	; 0x2c
    3034:	e005      	b.n	3042 <z_impl_k_yield+0x66>
	node->prev = successor->prev;
    3036:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    3038:	e9c2 3100 	strd	r3, r1, [r2]
	successor->prev->next = node;
    303c:	6859      	ldr	r1, [r3, #4]
    303e:	600a      	str	r2, [r1, #0]
	successor->prev = node;
    3040:	605a      	str	r2, [r3, #4]
					      _current);
			}
			update_cache(1);
    3042:	2001      	movs	r0, #1
    3044:	f7ff fe0c 	bl	2c60 <update_cache>
	__asm__ volatile(
    3048:	f386 8811 	msr	BASEPRI, r6
    304c:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    3050:	f04f 0320 	mov.w	r3, #32
    3054:	f3ef 8011 	mrs	r0, BASEPRI
    3058:	f383 8811 	msr	BASEPRI, r3
    305c:	f3bf 8f6f 	isb	sy
		}
	}
	z_swap_unlocked();
}
    3060:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3064:	f7fe bc28 	b.w	18b8 <__swap>
    3068:	20000264 	.word	0x20000264
    306c:	000047ac 	.word	0x000047ac

00003070 <z_impl_k_sleep>:
#ifdef CONFIG_USERSPACE
Z_SYSCALL_HANDLER0_SIMPLE_VOID(k_yield);
#endif

s32_t z_impl_k_sleep(s32_t duration)
{
    3070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__ASSERT(duration != K_FOREVER, "");

	K_DEBUG("thread %p for %d ns\n", _current, duration);

	/* wait of 0 ms is treated as a 'yield' */
	if (duration == 0) {
    3072:	4604      	mov	r4, r0
    3074:	b918      	cbnz	r0, 307e <z_impl_k_sleep+0xe>
K_SYSCALL_DECLARE0_VOID(K_SYSCALL_K_YIELD, k_yield)
    3076:	f7ff ffb1 	bl	2fdc <z_impl_k_yield>
		return __ticks_to_ms(ticks);
	}
#endif

	return 0;
}
    307a:	4620      	mov	r0, r4
    307c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    307e:	481e      	ldr	r0, [pc, #120]	; (30f8 <z_impl_k_sleep+0x88>)
    3080:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    3084:	2100      	movs	r1, #0
    3086:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    308a:	2300      	movs	r3, #0
    308c:	fbc5 0104 	smlal	r0, r1, r5, r4
    3090:	f7fd f824 	bl	dc <__aeabi_ldivmod>
	ticks = _TICK_ALIGN + z_ms_to_ticks(duration);
    3094:	1c46      	adds	r6, r0, #1
	expected_wakeup_time = ticks + z_tick_get_32();
    3096:	f001 fa19 	bl	44cc <z_tick_get_32>
    309a:	1834      	adds	r4, r6, r0
    309c:	f04f 0320 	mov.w	r3, #32
    30a0:	f3ef 8711 	mrs	r7, BASEPRI
    30a4:	f383 8811 	msr	BASEPRI, r3
    30a8:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    30ac:	4d13      	ldr	r5, [pc, #76]	; (30fc <z_impl_k_sleep+0x8c>)
    30ae:	4b14      	ldr	r3, [pc, #80]	; (3100 <z_impl_k_sleep+0x90>)
    30b0:	68a8      	ldr	r0, [r5, #8]
    30b2:	6018      	str	r0, [r3, #0]
	z_remove_thread_from_ready_q(_current);
    30b4:	f7ff feba 	bl	2e2c <z_remove_thread_from_ready_q>
    30b8:	68a8      	ldr	r0, [r5, #8]
    30ba:	4912      	ldr	r1, [pc, #72]	; (3104 <z_impl_k_sleep+0x94>)
    30bc:	4632      	mov	r2, r6
    30be:	3018      	adds	r0, #24
    30c0:	f000 f96c 	bl	339c <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    30c4:	68aa      	ldr	r2, [r5, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    30c6:	7b53      	ldrb	r3, [r2, #13]
    30c8:	f043 0310 	orr.w	r3, r3, #16
    30cc:	7353      	strb	r3, [r2, #13]
    30ce:	4638      	mov	r0, r7
    30d0:	f7fe fbf2 	bl	18b8 <__swap>
	ticks = expected_wakeup_time - z_tick_get_32();
    30d4:	f001 f9fa 	bl	44cc <z_tick_get_32>
    30d8:	1a20      	subs	r0, r4, r0
	if (ticks > 0) {
    30da:	2800      	cmp	r0, #0
    30dc:	dd09      	ble.n	30f2 <z_impl_k_sleep+0x82>
{
#ifdef CONFIG_SYS_CLOCK_EXISTS

#ifdef _NEED_PRECISE_TICK_MS_CONVERSION
	/* use 64-bit math to keep precision */
	return (u64_t)ticks * MSEC_PER_SEC / (u64_t)CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    30de:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    30e2:	2264      	movs	r2, #100	; 0x64
    30e4:	2300      	movs	r3, #0
    30e6:	fb80 0101 	smull	r0, r1, r0, r1
    30ea:	f7fd f847 	bl	17c <__aeabi_uldivmod>
    30ee:	4604      	mov	r4, r0
		return __ticks_to_ms(ticks);
    30f0:	e7c3      	b.n	307a <z_impl_k_sleep+0xa>
	return 0;
    30f2:	2400      	movs	r4, #0
    30f4:	e7c1      	b.n	307a <z_impl_k_sleep+0xa>
    30f6:	bf00      	nop
    30f8:	0004ffff 	.word	0x0004ffff
    30fc:	20000264 	.word	0x20000264
    3100:	20000294 	.word	0x20000294
    3104:	0000432d 	.word	0x0000432d

00003108 <z_impl_k_current_get>:
#endif

k_tid_t z_impl_k_current_get(void)
{
	return _current;
}
    3108:	4b01      	ldr	r3, [pc, #4]	; (3110 <z_impl_k_current_get+0x8>)
    310a:	6898      	ldr	r0, [r3, #8]
    310c:	4770      	bx	lr
    310e:	bf00      	nop
    3110:	20000264 	.word	0x20000264

00003114 <z_impl_k_sem_give>:
		handle_poll_events(sem);
	}
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3114:	b570      	push	{r4, r5, r6, lr}
    3116:	4604      	mov	r4, r0
    3118:	f04f 0320 	mov.w	r3, #32
    311c:	f3ef 8611 	mrs	r6, BASEPRI
    3120:	f383 8811 	msr	BASEPRI, r3
    3124:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = z_unpend_first_thread(&sem->wait_q);
    3128:	f001 f931 	bl	438e <z_unpend_first_thread>
	if (thread != NULL) {
    312c:	4605      	mov	r5, r0
    312e:	b170      	cbz	r0, 314e <z_impl_k_sem_give+0x3a>
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    3130:	7b43      	ldrb	r3, [r0, #13]
    3132:	06db      	lsls	r3, r3, #27
    3134:	d103      	bne.n	313e <z_impl_k_sem_give+0x2a>
	if (z_is_thread_ready(thread)) {
    3136:	6983      	ldr	r3, [r0, #24]
    3138:	b90b      	cbnz	r3, 313e <z_impl_k_sem_give+0x2a>
		z_add_thread_to_ready_q(thread);
    313a:	f7ff fdcb 	bl	2cd4 <z_add_thread_to_ready_q>
    313e:	2300      	movs	r3, #0
    3140:	66ab      	str	r3, [r5, #104]	; 0x68
	k_spinlock_key_t key = k_spin_lock(&lock);

	sys_trace_void(SYS_TRACE_ID_SEMA_GIVE);
	do_sem_give(sem);
	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
	z_reschedule(&lock, key);
    3142:	4631      	mov	r1, r6
    3144:	4805      	ldr	r0, [pc, #20]	; (315c <z_impl_k_sem_give+0x48>)
}
    3146:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_reschedule(&lock, key);
    314a:	f001 b8c2 	b.w	42d2 <z_reschedule>
	sem->count += (sem->count != sem->limit) ? 1U : 0U;
    314e:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    3152:	429a      	cmp	r2, r3
    3154:	bf18      	it	ne
    3156:	3301      	addne	r3, #1
    3158:	60a3      	str	r3, [r4, #8]
    315a:	e7f2      	b.n	3142 <z_impl_k_sem_give+0x2e>
    315c:	200008b8 	.word	0x200008b8

00003160 <z_impl_k_sem_take>:
#ifdef CONFIG_USERSPACE
Z_SYSCALL_HANDLER1_SIMPLE_VOID(k_sem_give, K_OBJ_SEM, struct k_sem *);
#endif

int z_impl_k_sem_take(struct k_sem *sem, s32_t timeout)
{
    3160:	b410      	push	{r4}
    3162:	4602      	mov	r2, r0
    3164:	460b      	mov	r3, r1
    3166:	f04f 0020 	mov.w	r0, #32
    316a:	f3ef 8111 	mrs	r1, BASEPRI
    316e:	f380 8811 	msr	BASEPRI, r0
    3172:	f3bf 8f6f 	isb	sy
	__ASSERT(((z_is_in_isr() == false) || (timeout == K_NO_WAIT)), "");

	sys_trace_void(SYS_TRACE_ID_SEMA_TAKE);
	k_spinlock_key_t key = k_spin_lock(&lock);

	if (likely(sem->count > 0U)) {
    3176:	6894      	ldr	r4, [r2, #8]
    3178:	b144      	cbz	r4, 318c <z_impl_k_sem_take+0x2c>
		sem->count--;
    317a:	3c01      	subs	r4, #1
    317c:	6094      	str	r4, [r2, #8]
	__asm__ volatile(
    317e:	f381 8811 	msr	BASEPRI, r1
    3182:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_SEMA_TAKE);
		return 0;
    3186:	2000      	movs	r0, #0

	sys_trace_end_call(SYS_TRACE_ID_SEMA_TAKE);

	int ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
	return ret;
}
    3188:	bc10      	pop	{r4}
    318a:	4770      	bx	lr
	if (timeout == K_NO_WAIT) {
    318c:	b933      	cbnz	r3, 319c <z_impl_k_sem_take+0x3c>
    318e:	f381 8811 	msr	BASEPRI, r1
    3192:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    3196:	f06f 000f 	mvn.w	r0, #15
    319a:	e7f5      	b.n	3188 <z_impl_k_sem_take+0x28>
	int ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    319c:	4801      	ldr	r0, [pc, #4]	; (31a4 <z_impl_k_sem_take+0x44>)
}
    319e:	bc10      	pop	{r4}
	int ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    31a0:	f7ff beae 	b.w	2f00 <z_pend_curr>
    31a4:	200008b8 	.word	0x200008b8

000031a8 <k_is_in_isr>:
    31a8:	f3ef 8005 	mrs	r0, IPSR
    31ac:	280d      	cmp	r0, #13
    31ae:	d807      	bhi.n	31c0 <k_is_in_isr+0x18>
    31b0:	b138      	cbz	r0, 31c2 <k_is_in_isr+0x1a>
    31b2:	4b04      	ldr	r3, [pc, #16]	; (31c4 <k_is_in_isr+0x1c>)
    31b4:	6858      	ldr	r0, [r3, #4]
    31b6:	f480 6000 	eor.w	r0, r0, #2048	; 0x800
    31ba:	f3c0 20c0 	ubfx	r0, r0, #11, #1
    31be:	4770      	bx	lr
    31c0:	2001      	movs	r0, #1
}

bool k_is_in_isr(void)
{
	return z_is_in_isr();
}
    31c2:	4770      	bx	lr
    31c4:	e000ed00 	.word	0xe000ed00

000031c8 <z_is_thread_essential>:
 *
 * Returns true if current thread is essential, false if it is not.
 */
bool z_is_thread_essential(void)
{
	return (_current->base.user_options & K_ESSENTIAL) == K_ESSENTIAL;
    31c8:	4b02      	ldr	r3, [pc, #8]	; (31d4 <z_is_thread_essential+0xc>)
    31ca:	689b      	ldr	r3, [r3, #8]
    31cc:	7b18      	ldrb	r0, [r3, #12]
}
    31ce:	f000 0001 	and.w	r0, r0, #1
    31d2:	4770      	bx	lr
    31d4:	20000264 	.word	0x20000264

000031d8 <z_impl_k_thread_start>:
}
#endif

#ifdef CONFIG_MULTITHREADING
void z_impl_k_thread_start(struct k_thread *thread)
{
    31d8:	b510      	push	{r4, lr}
    31da:	4602      	mov	r2, r0
	__asm__ volatile(
    31dc:	f04f 0320 	mov.w	r3, #32
    31e0:	f3ef 8411 	mrs	r4, BASEPRI
    31e4:	f383 8811 	msr	BASEPRI, r3
    31e8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock); /* protect kernel queues */

	if (z_has_thread_started(thread)) {
    31ec:	7b43      	ldrb	r3, [r0, #13]
    31ee:	0759      	lsls	r1, r3, #29
    31f0:	d404      	bmi.n	31fc <z_impl_k_thread_start+0x24>
	__asm__ volatile(
    31f2:	f384 8811 	msr	BASEPRI, r4
    31f6:	f3bf 8f6f 	isb	sy
	}

	z_mark_thread_as_started(thread);
	z_ready_thread(thread);
	z_reschedule(&lock, key);
}
    31fa:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    31fc:	f023 0304 	bic.w	r3, r3, #4
    3200:	7343      	strb	r3, [r0, #13]
	if (z_is_thread_ready(thread)) {
    3202:	f001 f8f1 	bl	43e8 <z_is_thread_ready>
    3206:	b110      	cbz	r0, 320e <z_impl_k_thread_start+0x36>
		z_add_thread_to_ready_q(thread);
    3208:	4610      	mov	r0, r2
    320a:	f7ff fd63 	bl	2cd4 <z_add_thread_to_ready_q>
	z_reschedule(&lock, key);
    320e:	4621      	mov	r1, r4
    3210:	4802      	ldr	r0, [pc, #8]	; (321c <z_impl_k_thread_start+0x44>)
}
    3212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&lock, key);
    3216:	f001 b85c 	b.w	42d2 <z_reschedule>
    321a:	bf00      	nop
    321c:	200008b8 	.word	0x200008b8

00003220 <z_setup_new_thread>:
void z_setup_new_thread(struct k_thread *new_thread,
		       k_thread_stack_t *stack, size_t stack_size,
		       k_thread_entry_t entry,
		       void *p1, void *p2, void *p3,
		       int prio, u32_t options, const char *name)
{
    3220:	b530      	push	{r4, r5, lr}
    3222:	b087      	sub	sp, #28
    3224:	4604      	mov	r4, r0
	stack_size = STACK_ROUND_DOWN(stack_size
			- sizeof(*new_thread->userspace_local_data));
#endif
#endif

	z_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    3226:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3228:	9504      	str	r5, [sp, #16]
    322a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    322c:	9503      	str	r5, [sp, #12]
    322e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3230:	9502      	str	r5, [sp, #8]
    3232:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3234:	9501      	str	r5, [sp, #4]
    3236:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3238:	9500      	str	r5, [sp, #0]
    323a:	f7fe fd1b 	bl	1c74 <z_new_thread>
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    323e:	4b04      	ldr	r3, [pc, #16]	; (3250 <z_setup_new_thread+0x30>)
    3240:	689b      	ldr	r3, [r3, #8]
    3242:	b913      	cbnz	r3, 324a <z_setup_new_thread+0x2a>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    3244:	6623      	str	r3, [r4, #96]	; 0x60
	sys_trace_thread_create(new_thread);
}
    3246:	b007      	add	sp, #28
    3248:	bd30      	pop	{r4, r5, pc}
	new_thread->resource_pool = _current->resource_pool;
    324a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    324c:	e7fa      	b.n	3244 <z_setup_new_thread+0x24>
    324e:	bf00      	nop
    3250:	20000264 	.word	0x20000264

00003254 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    3254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    3258:	4e28      	ldr	r6, [pc, #160]	; (32fc <z_init_static_threads+0xa8>)
    325a:	4d29      	ldr	r5, [pc, #164]	; (3300 <z_init_static_threads+0xac>)
{
    325c:	b087      	sub	sp, #28
    325e:	46b0      	mov	r8, r6
	_FOREACH_STATIC_THREAD(thread_data) {
    3260:	42b5      	cmp	r5, r6
    3262:	f105 0430 	add.w	r4, r5, #48	; 0x30
    3266:	d30f      	bcc.n	3288 <z_init_static_threads+0x34>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    3268:	f7ff fcd0 	bl	2c0c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    326c:	4c24      	ldr	r4, [pc, #144]	; (3300 <z_init_static_threads+0xac>)
	return (s32_t)ceiling_fraction(
    326e:	4e25      	ldr	r6, [pc, #148]	; (3304 <z_init_static_threads+0xb0>)
    3270:	f8df a094 	ldr.w	sl, [pc, #148]	; 3308 <z_init_static_threads+0xb4>
    3274:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    3278:	2700      	movs	r7, #0
    327a:	4544      	cmp	r4, r8
    327c:	d321      	bcc.n	32c2 <z_init_static_threads+0x6e>
			schedule_new_thread(thread_data->init_thread,
					    thread_data->init_delay);
		}
	}
	k_sched_unlock();
}
    327e:	b007      	add	sp, #28
    3280:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	k_sched_unlock();
    3284:	f7ff bd0a 	b.w	2c9c <k_sched_unlock>
		z_setup_new_thread(
    3288:	f854 3c04 	ldr.w	r3, [r4, #-4]
    328c:	9305      	str	r3, [sp, #20]
    328e:	f854 3c10 	ldr.w	r3, [r4, #-16]
    3292:	9304      	str	r3, [sp, #16]
    3294:	f854 3c14 	ldr.w	r3, [r4, #-20]
    3298:	9303      	str	r3, [sp, #12]
    329a:	f854 3c18 	ldr.w	r3, [r4, #-24]
    329e:	9302      	str	r3, [sp, #8]
    32a0:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    32a4:	9301      	str	r3, [sp, #4]
    32a6:	f854 3c20 	ldr.w	r3, [r4, #-32]
    32aa:	9300      	str	r3, [sp, #0]
    32ac:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    32b0:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    32b4:	f7ff ffb4 	bl	3220 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    32b8:	f854 3c30 	ldr.w	r3, [r4, #-48]
    32bc:	64dd      	str	r5, [r3, #76]	; 0x4c
    32be:	4625      	mov	r5, r4
    32c0:	e7ce      	b.n	3260 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_FOREVER) {
    32c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    32c4:	1c4b      	adds	r3, r1, #1
    32c6:	d004      	beq.n	32d2 <z_init_static_threads+0x7e>
			schedule_new_thread(thread_data->init_thread,
    32c8:	6825      	ldr	r5, [r4, #0]
	if (delay == 0) {
    32ca:	b921      	cbnz	r1, 32d6 <z_init_static_threads+0x82>
K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_THREAD_START, k_thread_start, k_tid_t, thread)
    32cc:	4628      	mov	r0, r5
    32ce:	f7ff ff83 	bl	31d8 <z_impl_k_thread_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    32d2:	3430      	adds	r4, #48	; 0x30
    32d4:	e7d1      	b.n	327a <z_init_static_threads+0x26>
    32d6:	46b3      	mov	fp, r6
    32d8:	46bc      	mov	ip, r7
    32da:	fbc9 bc01 	smlal	fp, ip, r9, r1
    32de:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    32e2:	2300      	movs	r3, #0
    32e4:	4658      	mov	r0, fp
    32e6:	4661      	mov	r1, ip
    32e8:	f7fc fef8 	bl	dc <__aeabi_ldivmod>
    32ec:	4651      	mov	r1, sl
    32ee:	1c42      	adds	r2, r0, #1
    32f0:	f105 0018 	add.w	r0, r5, #24
    32f4:	f000 f852 	bl	339c <z_add_timeout>
    32f8:	e7eb      	b.n	32d2 <z_init_static_threads+0x7e>
    32fa:	bf00      	nop
    32fc:	20001718 	.word	0x20001718
    3300:	20001718 	.word	0x20001718
    3304:	0004ffff 	.word	0x0004ffff
    3308:	0000432d 	.word	0x0000432d

0000330c <elapsed>:
	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    330c:	4b03      	ldr	r3, [pc, #12]	; (331c <elapsed+0x10>)
    330e:	681b      	ldr	r3, [r3, #0]
    3310:	b90b      	cbnz	r3, 3316 <elapsed+0xa>
    3312:	f7fe ba99 	b.w	1848 <z_clock_elapsed>
}
    3316:	2000      	movs	r0, #0
    3318:	4770      	bx	lr
    331a:	bf00      	nop
    331c:	200002a0 	.word	0x200002a0

00003320 <remove_timeout>:
{
    3320:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3322:	b140      	cbz	r0, 3336 <remove_timeout+0x16>
    3324:	4a08      	ldr	r2, [pc, #32]	; (3348 <remove_timeout+0x28>)
	return (node == list->tail) ? NULL : node->next;
    3326:	6852      	ldr	r2, [r2, #4]
    3328:	4290      	cmp	r0, r2
    332a:	d004      	beq.n	3336 <remove_timeout+0x16>
	if (next(t) != NULL) {
    332c:	b11b      	cbz	r3, 3336 <remove_timeout+0x16>
		next(t)->dticks += t->dticks;
    332e:	689a      	ldr	r2, [r3, #8]
    3330:	6881      	ldr	r1, [r0, #8]
    3332:	440a      	add	r2, r1
    3334:	609a      	str	r2, [r3, #8]
	node->prev->next = node->next;
    3336:	6842      	ldr	r2, [r0, #4]
    3338:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    333a:	6803      	ldr	r3, [r0, #0]
    333c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    333e:	2300      	movs	r3, #0
	node->prev = NULL;
    3340:	e9c0 3300 	strd	r3, r3, [r0]
}
    3344:	4770      	bx	lr
    3346:	bf00      	nop
    3348:	20001668 	.word	0x20001668

0000334c <next_timeout>:

static s32_t next_timeout(void)
{
    334c:	b538      	push	{r3, r4, r5, lr}
	int maxw = can_wait_forever ? K_FOREVER : INT_MAX;
    334e:	4b10      	ldr	r3, [pc, #64]	; (3390 <next_timeout+0x44>)
    3350:	781b      	ldrb	r3, [r3, #0]
    3352:	2b00      	cmp	r3, #0
	return list->head == list;
    3354:	4b0f      	ldr	r3, [pc, #60]	; (3394 <next_timeout+0x48>)
    3356:	681c      	ldr	r4, [r3, #0]
    3358:	bf14      	ite	ne
    335a:	f04f 30ff 	movne.w	r0, #4294967295
    335e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3362:	429c      	cmp	r4, r3
    3364:	d00a      	beq.n	337c <next_timeout+0x30>
	struct _timeout *to = first();
	s32_t ret = to == NULL ? maxw : MAX(0, to->dticks - elapsed());
    3366:	b14c      	cbz	r4, 337c <next_timeout+0x30>
    3368:	68a5      	ldr	r5, [r4, #8]
    336a:	f7ff ffcf 	bl	330c <elapsed>
    336e:	1a28      	subs	r0, r5, r0
    3370:	2800      	cmp	r0, #0
    3372:	db0a      	blt.n	338a <next_timeout+0x3e>
    3374:	68a4      	ldr	r4, [r4, #8]
    3376:	f7ff ffc9 	bl	330c <elapsed>
    337a:	1a20      	subs	r0, r4, r0

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    337c:	4b06      	ldr	r3, [pc, #24]	; (3398 <next_timeout+0x4c>)
    337e:	691b      	ldr	r3, [r3, #16]
    3380:	b113      	cbz	r3, 3388 <next_timeout+0x3c>
    3382:	4298      	cmp	r0, r3
    3384:	bfa8      	it	ge
    3386:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    3388:	bd38      	pop	{r3, r4, r5, pc}
	s32_t ret = to == NULL ? maxw : MAX(0, to->dticks - elapsed());
    338a:	2000      	movs	r0, #0
    338c:	e7f6      	b.n	337c <next_timeout+0x30>
    338e:	bf00      	nop
    3390:	200008b8 	.word	0x200008b8
    3394:	20001668 	.word	0x20001668
    3398:	20000264 	.word	0x20000264

0000339c <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn, s32_t ticks)
{
    339c:	b570      	push	{r4, r5, r6, lr}
    339e:	4604      	mov	r4, r0
    33a0:	4616      	mov	r6, r2
	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    33a2:	60c1      	str	r1, [r0, #12]
	__asm__ volatile(
    33a4:	f04f 0320 	mov.w	r3, #32
    33a8:	f3ef 8511 	mrs	r5, BASEPRI
    33ac:	f383 8811 	msr	BASEPRI, r3
    33b0:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    33b4:	f7ff ffaa 	bl	330c <elapsed>
	return list->head == list;
    33b8:	4b19      	ldr	r3, [pc, #100]	; (3420 <z_add_timeout+0x84>)
    33ba:	681a      	ldr	r2, [r3, #0]
    33bc:	2e01      	cmp	r6, #1
    33be:	bfac      	ite	ge
    33c0:	1980      	addge	r0, r0, r6
    33c2:	3001      	addlt	r0, #1
	return sys_dlist_is_empty(list) ? NULL : list->head;
    33c4:	429a      	cmp	r2, r3
    33c6:	60a0      	str	r0, [r4, #8]
    33c8:	d001      	beq.n	33ce <z_add_timeout+0x32>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    33ca:	685e      	ldr	r6, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    33cc:	b932      	cbnz	r2, 33dc <z_add_timeout+0x40>
	node->prev = list->tail;
    33ce:	685a      	ldr	r2, [r3, #4]
    33d0:	6062      	str	r2, [r4, #4]
	list->tail->next = node;
    33d2:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    33d4:	6023      	str	r3, [r4, #0]
	list->tail->next = node;
    33d6:	6014      	str	r4, [r2, #0]
	list->tail = node;
    33d8:	605c      	str	r4, [r3, #4]
    33da:	e00b      	b.n	33f4 <z_add_timeout+0x58>
			__ASSERT(t->dticks >= 0, "");

			if (t->dticks > to->dticks) {
    33dc:	6890      	ldr	r0, [r2, #8]
    33de:	68a1      	ldr	r1, [r4, #8]
    33e0:	4288      	cmp	r0, r1
    33e2:	dd16      	ble.n	3412 <z_add_timeout+0x76>
				t->dticks -= to->dticks;
    33e4:	1a41      	subs	r1, r0, r1
    33e6:	6091      	str	r1, [r2, #8]
	node->prev = successor->prev;
    33e8:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    33ea:	e9c4 2100 	strd	r2, r1, [r4]
	successor->prev->next = node;
    33ee:	6851      	ldr	r1, [r2, #4]
    33f0:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    33f2:	6054      	str	r4, [r2, #4]
	return list->head == list;
    33f4:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    33f6:	429a      	cmp	r2, r3
    33f8:	d006      	beq.n	3408 <z_add_timeout+0x6c>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    33fa:	4294      	cmp	r4, r2
    33fc:	d104      	bne.n	3408 <z_add_timeout+0x6c>
			z_clock_set_timeout(next_timeout(), false);
    33fe:	f7ff ffa5 	bl	334c <next_timeout>
    3402:	2100      	movs	r1, #0
    3404:	f7fe f9e6 	bl	17d4 <z_clock_set_timeout>
	__asm__ volatile(
    3408:	f385 8811 	msr	BASEPRI, r5
    340c:	f3bf 8f6f 	isb	sy
		}
	}
}
    3410:	bd70      	pop	{r4, r5, r6, pc}
			to->dticks -= t->dticks;
    3412:	1a09      	subs	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    3414:	4296      	cmp	r6, r2
    3416:	60a1      	str	r1, [r4, #8]
    3418:	d0d9      	beq.n	33ce <z_add_timeout+0x32>
    341a:	6812      	ldr	r2, [r2, #0]
    341c:	e7d6      	b.n	33cc <z_add_timeout+0x30>
    341e:	bf00      	nop
    3420:	20001668 	.word	0x20001668

00003424 <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    3424:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    3428:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    342a:	f7ff fccb 	bl	2dc4 <z_time_slice>
	__asm__ volatile(
    342e:	f04f 0320 	mov.w	r3, #32
    3432:	f3ef 8511 	mrs	r5, BASEPRI
    3436:	f383 8811 	msr	BASEPRI, r3
    343a:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    343e:	4e21      	ldr	r6, [pc, #132]	; (34c4 <z_clock_announce+0xa0>)
    3440:	4f21      	ldr	r7, [pc, #132]	; (34c8 <z_clock_announce+0xa4>)
	return list->head == list;
    3442:	f8df 9088 	ldr.w	r9, [pc, #136]	; 34cc <z_clock_announce+0xa8>
    3446:	6034      	str	r4, [r6, #0]
    3448:	46b8      	mov	r8, r7
    344a:	f8d9 4000 	ldr.w	r4, [r9]
    344e:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3450:	454c      	cmp	r4, r9
    3452:	e9d7 bc00 	ldrd	fp, ip, [r7]
    3456:	d005      	beq.n	3464 <z_clock_announce+0x40>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    3458:	b124      	cbz	r4, 3464 <z_clock_announce+0x40>
    345a:	68a3      	ldr	r3, [r4, #8]
    345c:	4293      	cmp	r3, r2
    345e:	dd14      	ble.n	348a <z_clock_announce+0x66>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    3460:	1a9b      	subs	r3, r3, r2
    3462:	60a3      	str	r3, [r4, #8]
	}

	curr_tick += announce_remaining;
    3464:	eb1b 0002 	adds.w	r0, fp, r2
    3468:	eb4c 71e2 	adc.w	r1, ip, r2, asr #31
	announce_remaining = 0;
    346c:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    346e:	e9c8 0100 	strd	r0, r1, [r8]
	announce_remaining = 0;
    3472:	6034      	str	r4, [r6, #0]

	z_clock_set_timeout(next_timeout(), false);
    3474:	f7ff ff6a 	bl	334c <next_timeout>
    3478:	4621      	mov	r1, r4
    347a:	f7fe f9ab 	bl	17d4 <z_clock_set_timeout>
	__asm__ volatile(
    347e:	f385 8811 	msr	BASEPRI, r5
    3482:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    3486:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
		curr_tick += dt;
    348a:	eb1b 0003 	adds.w	r0, fp, r3
    348e:	eb4c 71e3 	adc.w	r1, ip, r3, asr #31
		announce_remaining -= dt;
    3492:	1ad3      	subs	r3, r2, r3
    3494:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    3496:	2300      	movs	r3, #0
		curr_tick += dt;
    3498:	e9c7 0100 	strd	r0, r1, [r7]
		t->dticks = 0;
    349c:	60a3      	str	r3, [r4, #8]
		remove_timeout(t);
    349e:	4620      	mov	r0, r4
    34a0:	f7ff ff3e 	bl	3320 <remove_timeout>
    34a4:	f385 8811 	msr	BASEPRI, r5
    34a8:	f3bf 8f6f 	isb	sy
		t->fn(t);
    34ac:	68e3      	ldr	r3, [r4, #12]
    34ae:	4798      	blx	r3
	__asm__ volatile(
    34b0:	f04f 0320 	mov.w	r3, #32
    34b4:	f3ef 8511 	mrs	r5, BASEPRI
    34b8:	f383 8811 	msr	BASEPRI, r3
    34bc:	f3bf 8f6f 	isb	sy
    34c0:	e7c3      	b.n	344a <z_clock_announce+0x26>
    34c2:	bf00      	nop
    34c4:	200002a0 	.word	0x200002a0
    34c8:	20000000 	.word	0x20000000
    34cc:	20001668 	.word	0x20001668

000034d0 <z_tick_get>:
{
	can_wait_forever = 1;
}

s64_t z_tick_get(void)
{
    34d0:	e92d 4818 	stmdb	sp!, {r3, r4, fp, lr}
    34d4:	f04f 0320 	mov.w	r3, #32
    34d8:	f3ef 8411 	mrs	r4, BASEPRI
    34dc:	f383 8811 	msr	BASEPRI, r3
    34e0:	f3bf 8f6f 	isb	sy
	u64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + z_clock_elapsed();
    34e4:	f7fe f9b0 	bl	1848 <z_clock_elapsed>
    34e8:	4b07      	ldr	r3, [pc, #28]	; (3508 <z_tick_get+0x38>)
    34ea:	e9d3 2300 	ldrd	r2, r3, [r3]
    34ee:	eb12 0b00 	adds.w	fp, r2, r0
    34f2:	f143 0c00 	adc.w	ip, r3, #0
    34f6:	4658      	mov	r0, fp
    34f8:	4661      	mov	r1, ip
	__asm__ volatile(
    34fa:	f384 8811 	msr	BASEPRI, r4
    34fe:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    3502:	e8bd 8818 	ldmia.w	sp!, {r3, r4, fp, pc}
    3506:	bf00      	nop
    3508:	20000000 	.word	0x20000000

0000350c <init_static_pools>:
	z_waitq_init(&p->wait_q);
	z_sys_mem_pool_base_init(&p->base);
}

int init_static_pools(struct device *unused)
{
    350c:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	struct k_mem_pool *p;

	for (p = _k_mem_pool_list_start; p < _k_mem_pool_list_end; p++) {
    350e:	4c07      	ldr	r4, [pc, #28]	; (352c <init_static_pools+0x20>)
    3510:	4d07      	ldr	r5, [pc, #28]	; (3530 <init_static_pools+0x24>)
    3512:	42ac      	cmp	r4, r5
    3514:	d301      	bcc.n	351a <init_static_pools+0xe>
		k_mem_pool_init(p);
	}

	return 0;
}
    3516:	2000      	movs	r0, #0
    3518:	bd38      	pop	{r3, r4, r5, pc}
    351a:	f104 0314 	add.w	r3, r4, #20
	z_sys_mem_pool_base_init(&p->base);
    351e:	4620      	mov	r0, r4
	list->tail = (sys_dnode_t *)list;
    3520:	e9c4 3305 	strd	r3, r3, [r4, #20]
    3524:	f000 fa1a 	bl	395c <z_sys_mem_pool_base_init>
	for (p = _k_mem_pool_list_start; p < _k_mem_pool_list_end; p++) {
    3528:	341c      	adds	r4, #28
    352a:	e7f2      	b.n	3512 <init_static_pools+0x6>
    352c:	20001718 	.word	0x20001718
    3530:	20001718 	.word	0x20001718

00003534 <main>:
extern int dw_main(void);

int main(void)
{
    3534:	b508      	push	{r3, lr}
  dw_main();
    3536:	f7fc ffa1 	bl	47c <dw_main>
    353a:	e7fe      	b.n	353a <main+0x6>

0000353c <dwt_writetodevice>:
{
    353c:	b507      	push	{r0, r1, r2, lr}
    353e:	b2c0      	uxtb	r0, r0
    if (index == 0) // For index of 0, no sub-index is required
    3540:	b951      	cbnz	r1, 3558 <dwt_writetodevice+0x1c>
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
    3542:	f060 007f 	orn	r0, r0, #127	; 0x7f
    3546:	f88d 0004 	strb.w	r0, [sp, #4]
    354a:	2001      	movs	r0, #1
    writetospi(cnt,header,length,buffer);
    354c:	a901      	add	r1, sp, #4
    354e:	f7fd fac7 	bl	ae0 <writetospi>
} // end dwt_writetodevice()
    3552:	b003      	add	sp, #12
    3554:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
    3558:	f060 003f 	orn	r0, r0, #63	; 0x3f
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
    355c:	297f      	cmp	r1, #127	; 0x7f
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
    355e:	f88d 0004 	strb.w	r0, [sp, #4]
    3562:	b2c8      	uxtb	r0, r1
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
    3564:	bf85      	ittet	hi
    3566:	f060 007f 	ornhi	r0, r0, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
    356a:	09c9      	lsrhi	r1, r1, #7
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
    356c:	f88d 0005 	strbls.w	r0, [sp, #5]
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
    3570:	f88d 0005 	strbhi.w	r0, [sp, #5]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
    3574:	bf92      	itee	ls
    3576:	2002      	movls	r0, #2
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
    3578:	f88d 1006 	strbhi.w	r1, [sp, #6]
    357c:	2003      	movhi	r0, #3
    357e:	e7e5      	b.n	354c <dwt_writetodevice+0x10>

00003580 <dwt_writetxdata>:
{
    3580:	b508      	push	{r3, lr}
    3582:	460b      	mov	r3, r1
    3584:	4611      	mov	r1, r2
    if ((txBufferOffset + txFrameLength) <= 1024)
    3586:	4402      	add	r2, r0
    3588:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    358c:	dc05      	bgt.n	359a <dwt_writetxdata+0x1a>
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
    358e:	1e82      	subs	r2, r0, #2
    3590:	2009      	movs	r0, #9
    3592:	f7ff ffd3 	bl	353c <dwt_writetodevice>
        return DWT_SUCCESS;
    3596:	2000      	movs	r0, #0
} // end dwt_writetxdata()
    3598:	bd08      	pop	{r3, pc}
        return DWT_ERROR;
    359a:	f04f 30ff 	mov.w	r0, #4294967295
    359e:	e7fb      	b.n	3598 <dwt_writetxdata+0x18>

000035a0 <dwt_readfromdevice>:
{
    35a0:	b507      	push	{r0, r1, r2, lr}
    35a2:	b2c0      	uxtb	r0, r0
    if (index == 0) // For index of 0, no sub-index is required
    35a4:	b941      	cbnz	r1, 35b8 <dwt_readfromdevice+0x18>
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
    35a6:	f88d 0004 	strb.w	r0, [sp, #4]
    35aa:	2001      	movs	r0, #1
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
    35ac:	a901      	add	r1, sp, #4
    35ae:	f7fd facb 	bl	b48 <readfromspi>
} // end dwt_readfromdevice()
    35b2:	b003      	add	sp, #12
    35b4:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
    35b8:	f040 0040 	orr.w	r0, r0, #64	; 0x40
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
    35bc:	297f      	cmp	r1, #127	; 0x7f
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
    35be:	f88d 0004 	strb.w	r0, [sp, #4]
    35c2:	b2c8      	uxtb	r0, r1
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
    35c4:	bf85      	ittet	hi
    35c6:	f060 007f 	ornhi	r0, r0, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
    35ca:	09c9      	lsrhi	r1, r1, #7
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
    35cc:	f88d 0005 	strbls.w	r0, [sp, #5]
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
    35d0:	f88d 0005 	strbhi.w	r0, [sp, #5]
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
    35d4:	bf92      	itee	ls
    35d6:	2002      	movls	r0, #2
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
    35d8:	f88d 1006 	strbhi.w	r1, [sp, #6]
    35dc:	2003      	movhi	r0, #3
    35de:	e7e5      	b.n	35ac <dwt_readfromdevice+0xc>

000035e0 <dwt_read32bitoffsetreg>:
{
    35e0:	b513      	push	{r0, r1, r4, lr}
    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
    35e2:	ac01      	add	r4, sp, #4
    35e4:	4623      	mov	r3, r4
    35e6:	b280      	uxth	r0, r0
    35e8:	2204      	movs	r2, #4
    35ea:	b289      	uxth	r1, r1
    35ec:	f7ff ffd8 	bl	35a0 <dwt_readfromdevice>
    for (j = 3 ; j >= 0 ; j --)
    35f0:	2303      	movs	r3, #3
    uint32  regval = 0 ;
    35f2:	2000      	movs	r0, #0
        regval = (regval << 8) + buffer[j] ;
    35f4:	5ce2      	ldrb	r2, [r4, r3]
    for (j = 3 ; j >= 0 ; j --)
    35f6:	f113 33ff 	adds.w	r3, r3, #4294967295
        regval = (regval << 8) + buffer[j] ;
    35fa:	eb02 2000 	add.w	r0, r2, r0, lsl #8
    for (j = 3 ; j >= 0 ; j --)
    35fe:	d2f9      	bcs.n	35f4 <dwt_read32bitoffsetreg+0x14>
} // end dwt_read32bitoffsetreg()
    3600:	b002      	add	sp, #8
    3602:	bd10      	pop	{r4, pc}

00003604 <dwt_readdevid>:
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
    3604:	2100      	movs	r1, #0
    3606:	4608      	mov	r0, r1
    3608:	f7ff bfea 	b.w	35e0 <dwt_read32bitoffsetreg>

0000360c <dwt_read16bitoffsetreg>:
{
    360c:	b507      	push	{r0, r1, r2, lr}
    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
    360e:	2202      	movs	r2, #2
    3610:	ab01      	add	r3, sp, #4
    3612:	b289      	uxth	r1, r1
    3614:	b280      	uxth	r0, r0
    3616:	f7ff ffc3 	bl	35a0 <dwt_readfromdevice>
    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
    361a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    361e:	f89d 0004 	ldrb.w	r0, [sp, #4]
    3622:	eb00 2003 	add.w	r0, r0, r3, lsl #8
} // end dwt_read16bitoffsetreg()
    3626:	b280      	uxth	r0, r0
    3628:	b003      	add	sp, #12
    362a:	f85d fb04 	ldr.w	pc, [sp], #4

0000362e <dwt_write8bitoffsetreg>:
{
    362e:	b507      	push	{r0, r1, r2, lr}
    3630:	ab02      	add	r3, sp, #8
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
    3632:	b289      	uxth	r1, r1
{
    3634:	f803 2d01 	strb.w	r2, [r3, #-1]!
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
    3638:	b280      	uxth	r0, r0
    363a:	2201      	movs	r2, #1
    363c:	f7ff ff7e 	bl	353c <dwt_writetodevice>
}
    3640:	b003      	add	sp, #12
    3642:	f85d fb04 	ldr.w	pc, [sp], #4

00003646 <dwt_write16bitoffsetreg>:
{
    3646:	b507      	push	{r0, r1, r2, lr}
    buffer[0] = regval & 0xFF;
    3648:	f88d 2004 	strb.w	r2, [sp, #4]
    buffer[1] = regval >> 8 ;
    364c:	0a12      	lsrs	r2, r2, #8
    364e:	f88d 2005 	strb.w	r2, [sp, #5]
    dwt_writetodevice(regFileID,regOffset,2,buffer);
    3652:	ab01      	add	r3, sp, #4
    3654:	2202      	movs	r2, #2
    3656:	b289      	uxth	r1, r1
    3658:	b280      	uxth	r0, r0
    365a:	f7ff ff6f 	bl	353c <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
    365e:	b003      	add	sp, #12
    3660:	f85d fb04 	ldr.w	pc, [sp], #4

00003664 <dwt_write32bitoffsetreg>:
{
    3664:	b507      	push	{r0, r1, r2, lr}
        regval >>= 8 ;
    3666:	0a13      	lsrs	r3, r2, #8
        buffer[j] = regval & 0xff ;
    3668:	f88d 2004 	strb.w	r2, [sp, #4]
    366c:	f88d 3005 	strb.w	r3, [sp, #5]
        regval >>= 8 ;
    3670:	0c13      	lsrs	r3, r2, #16
    3672:	0e12      	lsrs	r2, r2, #24
        buffer[j] = regval & 0xff ;
    3674:	f88d 3006 	strb.w	r3, [sp, #6]
    3678:	f88d 2007 	strb.w	r2, [sp, #7]
    dwt_writetodevice(regFileID,regOffset,4,buffer);
    367c:	ab01      	add	r3, sp, #4
    367e:	2204      	movs	r2, #4
    3680:	b289      	uxth	r1, r1
    3682:	b280      	uxth	r0, r0
    3684:	f7ff ff5a 	bl	353c <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
    3688:	b003      	add	sp, #12
    368a:	f85d fb04 	ldr.w	pc, [sp], #4

0000368e <_dwt_otpread>:
{
    368e:	b508      	push	{r3, lr}
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
    3690:	4602      	mov	r2, r0
    3692:	2104      	movs	r1, #4
    3694:	202d      	movs	r0, #45	; 0x2d
    3696:	f7ff ffd6 	bl	3646 <dwt_write16bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
    369a:	2203      	movs	r2, #3
    369c:	2106      	movs	r1, #6
    369e:	202d      	movs	r0, #45	; 0x2d
    36a0:	f7ff ffc5 	bl	362e <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
    36a4:	2106      	movs	r1, #6
    36a6:	202d      	movs	r0, #45	; 0x2d
    36a8:	2200      	movs	r2, #0
    36aa:	f7ff ffc0 	bl	362e <dwt_write8bitoffsetreg>
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
    36ae:	210a      	movs	r1, #10
    36b0:	202d      	movs	r0, #45	; 0x2d
}
    36b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
    36b6:	f7ff bf93 	b.w	35e0 <dwt_read32bitoffsetreg>

000036ba <_dwt_aonarrayupload>:
{
    36ba:	b508      	push	{r3, lr}
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
    36bc:	2200      	movs	r2, #0
    36be:	2102      	movs	r1, #2
    36c0:	202c      	movs	r0, #44	; 0x2c
    36c2:	f7ff ffb4 	bl	362e <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
    36c6:	2202      	movs	r2, #2
    36c8:	4611      	mov	r1, r2
    36ca:	202c      	movs	r0, #44	; 0x2c
}
    36cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
    36d0:	f7ff bfad 	b.w	362e <dwt_write8bitoffsetreg>

000036d4 <_dwt_configlde>:
{
    36d4:	b510      	push	{r4, lr}
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
    36d6:	226d      	movs	r2, #109	; 0x6d
{
    36d8:	4604      	mov	r4, r0
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
    36da:	f640 0106 	movw	r1, #2054	; 0x806
    36de:	202e      	movs	r0, #46	; 0x2e
    36e0:	f7ff ffa5 	bl	362e <dwt_write8bitoffsetreg>
    if(prfIndex)
    36e4:	b144      	cbz	r4, 36f8 <_dwt_configlde+0x24>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
    36e6:	f240 6207 	movw	r2, #1543	; 0x607
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    36ea:	f641 0106 	movw	r1, #6150	; 0x1806
    36ee:	202e      	movs	r0, #46	; 0x2e
}
    36f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    36f4:	f7ff bfa7 	b.w	3646 <dwt_write16bitoffsetreg>
    36f8:	f241 6207 	movw	r2, #5639	; 0x1607
    36fc:	e7f5      	b.n	36ea <_dwt_configlde+0x16>

000036fe <_dwt_enableclocks>:
{
    36fe:	b513      	push	{r0, r1, r4, lr}
    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
    3700:	2202      	movs	r2, #2
{
    3702:	4604      	mov	r4, r0
    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
    3704:	ab01      	add	r3, sp, #4
    3706:	2100      	movs	r1, #0
    3708:	2036      	movs	r0, #54	; 0x36
    370a:	f7ff ff49 	bl	35a0 <dwt_readfromdevice>
    switch(clocks)
    370e:	2c0e      	cmp	r4, #14
    3710:	d812      	bhi.n	3738 <_dwt_enableclocks+0x3a>
    3712:	e8df f004 	tbb	[pc, r4]
    3716:	0820      	.short	0x0820
    3718:	11111129 	.word	0x11111129
    371c:	113d3011 	.word	0x113d3011
    3720:	524d4811 	.word	0x524d4811
    3724:	59          	.byte	0x59
    3725:	00          	.byte	0x00
            reg[0] = 0x00 ;
    3726:	2300      	movs	r3, #0
    3728:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = reg[1] & 0xfe;
    372c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    3730:	f023 0301 	bic.w	r3, r3, #1
            reg[1] = 0x80 | reg[1];
    3734:	f88d 3005 	strb.w	r3, [sp, #5]
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
    3738:	ab01      	add	r3, sp, #4
    373a:	2201      	movs	r2, #1
    373c:	2100      	movs	r1, #0
    373e:	2036      	movs	r0, #54	; 0x36
    3740:	f7ff fefc 	bl	353c <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
    3744:	2201      	movs	r2, #1
    3746:	f10d 0305 	add.w	r3, sp, #5
    374a:	4611      	mov	r1, r2
    374c:	2036      	movs	r0, #54	; 0x36
    374e:	f7ff fef5 	bl	353c <dwt_writetodevice>
} // end _dwt_enableclocks()
    3752:	b002      	add	sp, #8
    3754:	bd10      	pop	{r4, pc}
            reg[0] = 0x01 | (reg[0] & 0xfc);
    3756:	f89d 3004 	ldrb.w	r3, [sp, #4]
    375a:	f023 0303 	bic.w	r3, r3, #3
    375e:	f043 0301 	orr.w	r3, r3, #1
            reg[0] = 0x20 | (reg[0] & 0xcf);
    3762:	f88d 3004 	strb.w	r3, [sp, #4]
        break;
    3766:	e7e7      	b.n	3738 <_dwt_enableclocks+0x3a>
            reg[0] = 0x02 | (reg[0] & 0xfc);
    3768:	f89d 3004 	ldrb.w	r3, [sp, #4]
    376c:	f023 0303 	bic.w	r3, r3, #3
    3770:	f043 0302 	orr.w	r3, r3, #2
    3774:	e7f5      	b.n	3762 <_dwt_enableclocks+0x64>
            reg[0] = 0x48 | (reg[0] & 0xb3);
    3776:	f89d 3004 	ldrb.w	r3, [sp, #4]
    377a:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
    377e:	f043 0348 	orr.w	r3, r3, #72	; 0x48
    3782:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = 0x80 | reg[1];
    3786:	f89d 3005 	ldrb.w	r3, [sp, #5]
    378a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    378e:	e7d1      	b.n	3734 <_dwt_enableclocks+0x36>
            reg[0] = reg[0] & 0xb3;
    3790:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3794:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
    3798:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = 0x7f & reg[1];
    379c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    37a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    37a4:	e7c6      	b.n	3734 <_dwt_enableclocks+0x36>
            reg[1] = 0x02 | reg[1];
    37a6:	f89d 3005 	ldrb.w	r3, [sp, #5]
    37aa:	f043 0302 	orr.w	r3, r3, #2
    37ae:	e7c1      	b.n	3734 <_dwt_enableclocks+0x36>
            reg[1] = reg[1] & 0xfd;
    37b0:	f89d 3005 	ldrb.w	r3, [sp, #5]
    37b4:	f023 0302 	bic.w	r3, r3, #2
    37b8:	e7bc      	b.n	3734 <_dwt_enableclocks+0x36>
            reg[0] = 0x20 | (reg[0] & 0xcf);
    37ba:	f89d 3004 	ldrb.w	r3, [sp, #4]
    37be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    37c2:	f043 0320 	orr.w	r3, r3, #32
    37c6:	e7cc      	b.n	3762 <_dwt_enableclocks+0x64>
            reg[0] = 0x01;
    37c8:	f240 3301 	movw	r3, #769	; 0x301
    37cc:	f8ad 3004 	strh.w	r3, [sp, #4]
        break;
    37d0:	e7b2      	b.n	3738 <_dwt_enableclocks+0x3a>

000037d2 <_dwt_loaducodefromrom>:
{
    37d2:	b508      	push	{r3, lr}
    _dwt_enableclocks(FORCE_LDE);
    37d4:	200e      	movs	r0, #14
    37d6:	f7ff ff92 	bl	36fe <_dwt_enableclocks>
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
    37da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    37de:	2106      	movs	r1, #6
    37e0:	202d      	movs	r0, #45	; 0x2d
    37e2:	f7ff ff30 	bl	3646 <dwt_write16bitoffsetreg>
    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
    37e6:	2001      	movs	r0, #1
    37e8:	f000 f893 	bl	3912 <deca_sleep>
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
    37ec:	2001      	movs	r0, #1
}
    37ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
    37f2:	f7ff bf84 	b.w	36fe <_dwt_enableclocks>

000037f6 <_dwt_disablesequencing>:
{
    37f6:	b508      	push	{r3, lr}
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
    37f8:	2000      	movs	r0, #0
    37fa:	f7ff ff80 	bl	36fe <_dwt_enableclocks>
    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
    37fe:	2200      	movs	r2, #0
    3800:	2104      	movs	r1, #4
    3802:	2036      	movs	r0, #54	; 0x36
}
    3804:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
    3808:	f7ff bf1d 	b.w	3646 <dwt_write16bitoffsetreg>

0000380c <dwt_setxtaltrim>:
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
    380c:	f000 021f 	and.w	r2, r0, #31
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
    3810:	f042 0260 	orr.w	r2, r2, #96	; 0x60
    3814:	210e      	movs	r1, #14
    3816:	202b      	movs	r0, #43	; 0x2b
    3818:	f7ff bf09 	b.w	362e <dwt_write8bitoffsetreg>

0000381c <k_sleep>:
K_SYSCALL_DECLARE1(K_SYSCALL_K_SLEEP, k_sleep, s32_t, s32_t, duration)
    381c:	f7ff bc28 	b.w	3070 <z_impl_k_sleep>

00003820 <usleep>:
/* @fn    usleep
 * @brief precise usleep() delay
 * */
#pragma GCC optimize ("O0")
int usleep(unsigned long usec)
{
    3820:	b480      	push	{r7}
    3822:	b085      	sub	sp, #20
    3824:	af00      	add	r7, sp, #0
    3826:	6078      	str	r0, [r7, #4]
    int i,j;
#pragma GCC ivdep
    for(i=0;i<usec;i++)
    3828:	2300      	movs	r3, #0
    382a:	60fb      	str	r3, [r7, #12]
    382c:	e010      	b.n	3850 <usleep+0x30>
    {
#pragma GCC ivdep
        for(j=0;j<2;j++)
    382e:	2300      	movs	r3, #0
    3830:	60bb      	str	r3, [r7, #8]
    3832:	e002      	b.n	383a <usleep+0x1a>
    3834:	68bb      	ldr	r3, [r7, #8]
    3836:	3301      	adds	r3, #1
    3838:	60bb      	str	r3, [r7, #8]
    383a:	68bb      	ldr	r3, [r7, #8]
    383c:	2b01      	cmp	r3, #1
    383e:	bfd4      	ite	le
    3840:	2301      	movle	r3, #1
    3842:	2300      	movgt	r3, #0
    3844:	b2db      	uxtb	r3, r3
    3846:	2b00      	cmp	r3, #0
    3848:	d1f4      	bne.n	3834 <usleep+0x14>
    for(i=0;i<usec;i++)
    384a:	68fb      	ldr	r3, [r7, #12]
    384c:	3301      	adds	r3, #1
    384e:	60fb      	str	r3, [r7, #12]
    3850:	68fb      	ldr	r3, [r7, #12]
    3852:	687a      	ldr	r2, [r7, #4]
    3854:	429a      	cmp	r2, r3
    3856:	bf8c      	ite	hi
    3858:	2301      	movhi	r3, #1
    385a:	2300      	movls	r3, #0
    385c:	b2db      	uxtb	r3, r3
    385e:	2b00      	cmp	r3, #0
    3860:	d1e5      	bne.n	382e <usleep+0xe>
        {
            // __NOP();
            // __NOP();
        }
    }
    return 0;
    3862:	2300      	movs	r3, #0
}
    3864:	4618      	mov	r0, r3
    3866:	3714      	adds	r7, #20
    3868:	46bd      	mov	sp, r7
    386a:	bc80      	pop	{r7}
    386c:	4770      	bx	lr

0000386e <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
void
Sleep(uint32_t x)
{
    386e:	b580      	push	{r7, lr}
    3870:	b082      	sub	sp, #8
    3872:	af00      	add	r7, sp, #0
    3874:	6078      	str	r0, [r7, #4]
    k_sleep(x);
    3876:	687b      	ldr	r3, [r7, #4]
    3878:	4618      	mov	r0, r3
    387a:	f7ff ffcf 	bl	381c <k_sleep>
}
    387e:	bf00      	nop
    3880:	3708      	adds	r7, #8
    3882:	46bd      	mov	sp, r7
    3884:	bd80      	pop	{r7, pc}

00003886 <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
    3886:	b580      	push	{r7, lr}
    3888:	af00      	add	r7, sp, #0
    //TODO:drive the RSTn pin low
 
    usleep(1);
    388a:	2001      	movs	r0, #1
    388c:	f7ff ffc8 	bl	3820 <usleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
    3890:	2000      	movs	r0, #0
    3892:	f000 f805 	bl	38a0 <setup_DW1000RSTnIRQ>

    Sleep(2);
    3896:	2002      	movs	r0, #2
    3898:	f7ff ffe9 	bl	386e <Sleep>
}
    389c:	bf00      	nop
    389e:	bd80      	pop	{r7, pc}

000038a0 <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI0 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
    38a0:	b480      	push	{r7}
    38a2:	b083      	sub	sp, #12
    38a4:	af00      	add	r7, sp, #0
    38a6:	6078      	str	r0, [r7, #4]
    //TODO
}
    38a8:	bf00      	nop
    38aa:	370c      	adds	r7, #12
    38ac:	46bd      	mov	sp, r7
    38ae:	bc80      	pop	{r7}
    38b0:	4770      	bx	lr

000038b2 <port_wakeup_dw1000>:

/* @fn      port_wakeup_dw1000
 * @brief   "slow" waking up of DW1000 using DW_CS only
 * */
void port_wakeup_dw1000(void)
{
    38b2:	b480      	push	{r7}
    38b4:	af00      	add	r7, sp, #0
    //TODO
}
    38b6:	bf00      	nop
    38b8:	46bd      	mov	sp, r7
    38ba:	bc80      	pop	{r7}
    38bc:	4770      	bx	lr

000038be <port_set_dw1000_slowrate>:

/* @fn      port_set_dw1000_slowrate
 * @brief   set 2MHz
 * */
void port_set_dw1000_slowrate(void)
{
    38be:	b580      	push	{r7, lr}
    38c0:	af00      	add	r7, sp, #0
    set_spi_speed_slow();
    38c2:	f7fd f8cb 	bl	a5c <set_spi_speed_slow>
}
    38c6:	bf00      	nop
    38c8:	bd80      	pop	{r7, pc}

000038ca <port_set_dw1000_fastrate>:

/* @fn      port_set_dw1000_fastrate
 * @brief   set 8MHz
 * */
void port_set_dw1000_fastrate(void)
{
    38ca:	b580      	push	{r7, lr}
    38cc:	af00      	add	r7, sp, #0
    //TODO
    set_spi_speed_fast();
    38ce:	f7fd f8e5 	bl	a9c <set_spi_speed_fast>
}
    38d2:	bf00      	nop
    38d4:	bd80      	pop	{r7, pc}

000038d6 <port_DisableEXT_IRQ>:
    38d6:	b580      	push	{r7, lr}
    38d8:	af00      	add	r7, sp, #0
    38da:	f7ff ffea 	bl	38b2 <port_wakeup_dw1000>
    38de:	bd80      	pop	{r7, pc}

000038e0 <port_EnableEXT_IRQ>:
    38e0:	b580      	push	{r7, lr}
    38e2:	af00      	add	r7, sp, #0
    38e4:	f7ff ffe5 	bl	38b2 <port_wakeup_dw1000>
    38e8:	bd80      	pop	{r7, pc}

000038ea <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
uint32_t port_GetEXT_IRQStatus(void)
{
    38ea:	b480      	push	{r7}
    38ec:	af00      	add	r7, sp, #0
    //TODO
    return 0;
    38ee:	2300      	movs	r3, #0
}
    38f0:	4618      	mov	r0, r3
    38f2:	46bd      	mov	sp, r7
    38f4:	bc80      	pop	{r7}
    38f6:	4770      	bx	lr

000038f8 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
    38f8:	b510      	push	{r4, lr}
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
    38fa:	f7ff fff6 	bl	38ea <port_GetEXT_IRQStatus>

	if(s) {
    38fe:	4604      	mov	r4, r0
    3900:	b108      	cbz	r0, 3906 <decamutexon+0xe>
		port_DisableEXT_IRQ(); //disable the external interrupt line
    3902:	f7ff ffe8 	bl	38d6 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
}
    3906:	4620      	mov	r0, r4
    3908:	bd10      	pop	{r4, pc}

0000390a <decamutexoff>:
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
    390a:	b108      	cbz	r0, 3910 <decamutexoff+0x6>
		port_EnableEXT_IRQ();
    390c:	f7ff bfe8 	b.w	38e0 <port_EnableEXT_IRQ>
	}
}
    3910:	4770      	bx	lr

00003912 <deca_sleep>:
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
void deca_sleep(unsigned int time_ms)
{
	Sleep(time_ms);
    3912:	f7ff bfac 	b.w	386e <Sleep>

00003916 <get_bit_ptr>:
/* Places a 32 bit output pointer in word, and an integer bit index
 * within that word as the return value
 */
static int get_bit_ptr(struct sys_mem_pool_base *p, int level, int bn,
		       u32_t **word)
{
    3916:	b570      	push	{r4, r5, r6, lr}
    3918:	68c6      	ldr	r6, [r0, #12]
	u32_t *bitarray = level <= p->max_inline_level ?
    391a:	f990 000b 	ldrsb.w	r0, [r0, #11]
    391e:	250c      	movs	r5, #12
    3920:	434d      	muls	r5, r1
		&p->levels[level].bits : p->levels[level].bits_p;
    3922:	4288      	cmp	r0, r1
    3924:	eb06 0405 	add.w	r4, r6, r5
    3928:	bfb4      	ite	lt
    392a:	5971      	ldrlt	r1, [r6, r5]
    392c:	4621      	movge	r1, r4

	*word = &bitarray[bn / 32];
    392e:	2420      	movs	r4, #32
    3930:	fb92 f4f4 	sdiv	r4, r2, r4
    3934:	eb01 0184 	add.w	r1, r1, r4, lsl #2
    3938:	6019      	str	r1, [r3, #0]

	return bn & 0x1f;
}
    393a:	f002 001f 	and.w	r0, r2, #31
    393e:	bd70      	pop	{r4, r5, r6, pc}

00003940 <set_free_bit>:

static void set_free_bit(struct sys_mem_pool_base *p, int level, int bn)
{
    3940:	b507      	push	{r0, r1, r2, lr}
	u32_t *word;
	int bit = get_bit_ptr(p, level, bn, &word);
    3942:	ab01      	add	r3, sp, #4
    3944:	f7ff ffe7 	bl	3916 <get_bit_ptr>

	*word |= (1<<bit);
    3948:	9a01      	ldr	r2, [sp, #4]
    394a:	2301      	movs	r3, #1
    394c:	fa03 f000 	lsl.w	r0, r3, r0
    3950:	6813      	ldr	r3, [r2, #0]
    3952:	4303      	orrs	r3, r0
    3954:	6013      	str	r3, [r2, #0]
}
    3956:	b003      	add	sp, #12
    3958:	f85d fb04 	ldr.w	pc, [sp], #4

0000395c <z_sys_mem_pool_base_init>:
{
	return ((u8_t *)block + bsz - 1 - (u8_t *)p->buf) < buf_size(p);
}

void z_sys_mem_pool_base_init(struct sys_mem_pool_base *p)
{
    395c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3960:	4604      	mov	r4, r0
	int i;
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    3962:	6843      	ldr	r3, [r0, #4]
    3964:	8905      	ldrh	r5, [r0, #8]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    3966:	6800      	ldr	r0, [r0, #0]

	p->max_inline_level = -1;

	for (i = 0; i < p->n_levels; i++) {
    3968:	f894 c00a 	ldrb.w	ip, [r4, #10]
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    396c:	435d      	muls	r5, r3
	p->max_inline_level = -1;
    396e:	22ff      	movs	r2, #255	; 0xff
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    3970:	4428      	add	r0, r5
	p->max_inline_level = -1;
    3972:	72e2      	strb	r2, [r4, #11]
	for (i = 0; i < p->n_levels; i++) {
    3974:	2100      	movs	r1, #0
		int nblocks = buflen / sz;

		sys_dlist_init(&p->levels[i].free_list);
    3976:	f04f 0e0c 	mov.w	lr, #12
	for (i = 0; i < p->n_levels; i++) {
    397a:	458c      	cmp	ip, r1
    397c:	dc05      	bgt.n	398a <z_sys_mem_pool_base_init+0x2e>
		}

		sz = _ALIGN4(sz / 4);
	}

	for (i = 0; i < p->n_max; i++) {
    397e:	2500      	movs	r5, #0
    3980:	8923      	ldrh	r3, [r4, #8]
    3982:	42ab      	cmp	r3, r5
    3984:	dc22      	bgt.n	39cc <z_sys_mem_pool_base_init+0x70>
		void *block = block_ptr(p, p->max_sz, i);

		sys_dlist_append(&p->levels[0].free_list, block);
		set_free_bit(p, 0, i);
	}
}
    3986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		sys_dlist_init(&p->levels[i].free_list);
    398a:	f8d4 800c 	ldr.w	r8, [r4, #12]
		int nblocks = buflen / sz;
    398e:	fbb5 f2f3 	udiv	r2, r5, r3
		sys_dlist_init(&p->levels[i].free_list);
    3992:	fb0e f701 	mul.w	r7, lr, r1
		if (nblocks < 32) {
    3996:	2a1f      	cmp	r2, #31
		sys_dlist_init(&p->levels[i].free_list);
    3998:	eb08 0607 	add.w	r6, r8, r7
			bits += (nblocks + 31)/32;
    399c:	bfc8      	it	gt
    399e:	321f      	addgt	r2, #31
		sz = _ALIGN4(sz / 4);
    39a0:	ea4f 0393 	mov.w	r3, r3, lsr #2
		sys_dlist_init(&p->levels[i].free_list);
    39a4:	f106 0904 	add.w	r9, r6, #4
			bits += (nblocks + 31)/32;
    39a8:	bfc8      	it	gt
    39aa:	0952      	lsrgt	r2, r2, #5
		sz = _ALIGN4(sz / 4);
    39ac:	f103 0303 	add.w	r3, r3, #3
    39b0:	e9c6 9901 	strd	r9, r9, [r6, #4]
    39b4:	f023 0303 	bic.w	r3, r3, #3
			p->max_inline_level = i;
    39b8:	bfd4      	ite	le
    39ba:	72e1      	strble	r1, [r4, #11]
			p->levels[i].bits_p = bits;
    39bc:	f848 0007 	strgt.w	r0, [r8, r7]
	for (i = 0; i < p->n_levels; i++) {
    39c0:	f101 0101 	add.w	r1, r1, #1
			bits += (nblocks + 31)/32;
    39c4:	bfc8      	it	gt
    39c6:	eb00 0082 	addgt.w	r0, r0, r2, lsl #2
    39ca:	e7d6      	b.n	397a <z_sys_mem_pool_base_init+0x1e>
	return (u8_t *)p->buf + lsz * block;
    39cc:	6862      	ldr	r2, [r4, #4]
		sys_dlist_append(&p->levels[0].free_list, block);
    39ce:	68e3      	ldr	r3, [r4, #12]
	return (u8_t *)p->buf + lsz * block;
    39d0:	6820      	ldr	r0, [r4, #0]
    39d2:	436a      	muls	r2, r5
    39d4:	1881      	adds	r1, r0, r2
		sys_dlist_append(&p->levels[0].free_list, block);
    39d6:	1d1e      	adds	r6, r3, #4
	node->next = list;
    39d8:	5086      	str	r6, [r0, r2]
	node->prev = list->tail;
    39da:	689a      	ldr	r2, [r3, #8]
    39dc:	604a      	str	r2, [r1, #4]
	list->tail->next = node;
    39de:	689a      	ldr	r2, [r3, #8]
		set_free_bit(p, 0, i);
    39e0:	4620      	mov	r0, r4
    39e2:	6011      	str	r1, [r2, #0]
	list->tail = node;
    39e4:	6099      	str	r1, [r3, #8]
    39e6:	462a      	mov	r2, r5
    39e8:	2100      	movs	r1, #0
    39ea:	f7ff ffa9 	bl	3940 <set_free_bit>
	for (i = 0; i < p->n_max; i++) {
    39ee:	3501      	adds	r5, #1
    39f0:	e7c6      	b.n	3980 <z_sys_mem_pool_base_init+0x24>

000039f2 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    39f2:	b508      	push	{r3, lr}
    39f4:	4604      	mov	r4, r0
    39f6:	4608      	mov	r0, r1
    39f8:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    39fa:	461a      	mov	r2, r3
    39fc:	47a0      	blx	r4
K_SYSCALL_DECLARE0(K_SYSCALL_K_CURRENT_GET, k_current_get, k_tid_t)
    39fe:	f7ff fb83 	bl	3108 <z_impl_k_current_get>
K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_THREAD_ABORT, k_thread_abort, k_tid_t, thread)
    3a02:	f7fe f9df 	bl	1dc4 <z_impl_k_thread_abort>

00003a06 <z_arch_printk_char_out>:
}
    3a06:	2000      	movs	r0, #0
    3a08:	4770      	bx	lr

00003a0a <print_err>:
{
    3a0a:	b570      	push	{r4, r5, r6, lr}
    3a0c:	4604      	mov	r4, r0
    3a0e:	460d      	mov	r5, r1
	out('E', ctx);
    3a10:	2045      	movs	r0, #69	; 0x45
    3a12:	47a0      	blx	r4
	out('R', ctx);
    3a14:	4629      	mov	r1, r5
    3a16:	2052      	movs	r0, #82	; 0x52
    3a18:	47a0      	blx	r4
	out('R', ctx);
    3a1a:	4629      	mov	r1, r5
    3a1c:	4623      	mov	r3, r4
    3a1e:	2052      	movs	r0, #82	; 0x52
}
    3a20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	out('R', ctx);
    3a24:	4718      	bx	r3

00003a26 <_vprintk>:
{
    3a26:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3a2a:	b089      	sub	sp, #36	; 0x24
    3a2c:	461c      	mov	r4, r3
	int long_ctr = 0;
    3a2e:	f04f 0a00 	mov.w	sl, #0
    3a32:	1e53      	subs	r3, r2, #1
{
    3a34:	4606      	mov	r6, r0
    3a36:	460f      	mov	r7, r1
    3a38:	9303      	str	r3, [sp, #12]
	int min_width = -1;
    3a3a:	f04f 39ff 	mov.w	r9, #4294967295
	enum pad_type padding = PAD_NONE;
    3a3e:	46d0      	mov	r8, sl
			might_format = 0;
    3a40:	2500      	movs	r5, #0
						break;
    3a42:	e005      	b.n	3a50 <_vprintk+0x2a>
		if (!might_format) {
    3a44:	b96d      	cbnz	r5, 3a62 <_vprintk+0x3c>
			if (*fmt != '%') {
    3a46:	2825      	cmp	r0, #37	; 0x25
    3a48:	f000 813d 	beq.w	3cc6 <_vprintk+0x2a0>
				out((int)*fmt, ctx);
    3a4c:	4639      	mov	r1, r7
    3a4e:	47b0      	blx	r6
	while (*fmt) {
    3a50:	9b03      	ldr	r3, [sp, #12]
    3a52:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    3a56:	9303      	str	r3, [sp, #12]
    3a58:	2800      	cmp	r0, #0
    3a5a:	d1f3      	bne.n	3a44 <_vprintk+0x1e>
}
    3a5c:	b009      	add	sp, #36	; 0x24
    3a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch (*fmt) {
    3a62:	2864      	cmp	r0, #100	; 0x64
    3a64:	d062      	beq.n	3b2c <_vprintk+0x106>
    3a66:	d819      	bhi.n	3a9c <_vprintk+0x76>
    3a68:	2839      	cmp	r0, #57	; 0x39
    3a6a:	d80a      	bhi.n	3a82 <_vprintk+0x5c>
    3a6c:	2831      	cmp	r0, #49	; 0x31
    3a6e:	d251      	bcs.n	3b14 <_vprintk+0xee>
    3a70:	282d      	cmp	r0, #45	; 0x2d
    3a72:	d03d      	beq.n	3af0 <_vprintk+0xca>
    3a74:	2830      	cmp	r0, #48	; 0x30
    3a76:	d03e      	beq.n	3af6 <_vprintk+0xd0>
    3a78:	2825      	cmp	r0, #37	; 0x25
    3a7a:	d108      	bne.n	3a8e <_vprintk+0x68>
				out((int)'%', ctx);
    3a7c:	4639      	mov	r1, r7
				out((int)*fmt, ctx);
    3a7e:	47b0      	blx	r6
    3a80:	e7de      	b.n	3a40 <_vprintk+0x1a>
			switch (*fmt) {
    3a82:	2858      	cmp	r0, #88	; 0x58
    3a84:	f000 80a8 	beq.w	3bd8 <_vprintk+0x1b2>
    3a88:	2863      	cmp	r0, #99	; 0x63
    3a8a:	f000 8116 	beq.w	3cba <_vprintk+0x294>
				out((int)'%', ctx);
    3a8e:	4639      	mov	r1, r7
    3a90:	2025      	movs	r0, #37	; 0x25
    3a92:	47b0      	blx	r6
				out((int)*fmt, ctx);
    3a94:	9b03      	ldr	r3, [sp, #12]
    3a96:	4639      	mov	r1, r7
    3a98:	7818      	ldrb	r0, [r3, #0]
    3a9a:	e7f0      	b.n	3a7e <_vprintk+0x58>
			switch (*fmt) {
    3a9c:	2870      	cmp	r0, #112	; 0x70
    3a9e:	f000 8091 	beq.w	3bc4 <_vprintk+0x19e>
    3aa2:	d806      	bhi.n	3ab2 <_vprintk+0x8c>
    3aa4:	2869      	cmp	r0, #105	; 0x69
    3aa6:	d041      	beq.n	3b2c <_vprintk+0x106>
    3aa8:	286c      	cmp	r0, #108	; 0x6c
    3aaa:	d03c      	beq.n	3b26 <_vprintk+0x100>
    3aac:	2868      	cmp	r0, #104	; 0x68
    3aae:	d0cf      	beq.n	3a50 <_vprintk+0x2a>
    3ab0:	e7ed      	b.n	3a8e <_vprintk+0x68>
    3ab2:	2875      	cmp	r0, #117	; 0x75
    3ab4:	d06d      	beq.n	3b92 <_vprintk+0x16c>
    3ab6:	d817      	bhi.n	3ae8 <_vprintk+0xc2>
    3ab8:	2873      	cmp	r0, #115	; 0x73
    3aba:	d1e8      	bne.n	3a8e <_vprintk+0x68>
				char *s = va_arg(ap, char *);
    3abc:	6825      	ldr	r5, [r4, #0]
    3abe:	f104 0b04 	add.w	fp, r4, #4
    3ac2:	462b      	mov	r3, r5
				while (*s)
    3ac4:	461c      	mov	r4, r3
    3ac6:	f814 0b01 	ldrb.w	r0, [r4], #1
    3aca:	2800      	cmp	r0, #0
    3acc:	f040 80ec 	bne.w	3ca8 <_vprintk+0x282>
				if (padding == PAD_SPACE_AFTER) {
    3ad0:	f1b8 0f03 	cmp.w	r8, #3
    3ad4:	f040 8100 	bne.w	3cd8 <_vprintk+0x2b2>
					int remaining = min_width - (s - start);
    3ad8:	1b5c      	subs	r4, r3, r5
    3ada:	eba9 0404 	sub.w	r4, r9, r4
					while (remaining-- > 0) {
    3ade:	2c00      	cmp	r4, #0
    3ae0:	f300 80e6 	bgt.w	3cb0 <_vprintk+0x28a>
				char *s = va_arg(ap, char *);
    3ae4:	465c      	mov	r4, fp
    3ae6:	e7ab      	b.n	3a40 <_vprintk+0x1a>
			switch (*fmt) {
    3ae8:	2878      	cmp	r0, #120	; 0x78
    3aea:	d075      	beq.n	3bd8 <_vprintk+0x1b2>
    3aec:	287a      	cmp	r0, #122	; 0x7a
    3aee:	e7de      	b.n	3aae <_vprintk+0x88>
				padding = PAD_SPACE_AFTER;
    3af0:	f04f 0803 	mov.w	r8, #3
    3af4:	e7ac      	b.n	3a50 <_vprintk+0x2a>
				if (min_width < 0 && padding == PAD_NONE) {
    3af6:	f1b9 0f00 	cmp.w	r9, #0
    3afa:	da0e      	bge.n	3b1a <_vprintk+0xf4>
    3afc:	f1b8 0f00 	cmp.w	r8, #0
    3b00:	f000 80e7 	beq.w	3cd2 <_vprintk+0x2ac>
					min_width = *fmt - '0';
    3b04:	f1a0 0930 	sub.w	r9, r0, #48	; 0x30
					padding = PAD_SPACE_BEFORE;
    3b08:	f1b8 0f00 	cmp.w	r8, #0
    3b0c:	bf08      	it	eq
    3b0e:	f04f 0802 	moveq.w	r8, #2
    3b12:	e79d      	b.n	3a50 <_vprintk+0x2a>
				if (min_width < 0) {
    3b14:	f1b9 0f00 	cmp.w	r9, #0
    3b18:	dbf4      	blt.n	3b04 <_vprintk+0xde>
					min_width = 10 * min_width + *fmt - '0';
    3b1a:	230a      	movs	r3, #10
    3b1c:	fb03 0909 	mla	r9, r3, r9, r0
    3b20:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
    3b24:	e7f0      	b.n	3b08 <_vprintk+0xe2>
				long_ctr++;
    3b26:	f10a 0a01 	add.w	sl, sl, #1
    3b2a:	e791      	b.n	3a50 <_vprintk+0x2a>
				if (long_ctr == 0) {
    3b2c:	f1ba 0f00 	cmp.w	sl, #0
    3b30:	d112      	bne.n	3b58 <_vprintk+0x132>
					long ld = va_arg(ap, long);
    3b32:	6825      	ldr	r5, [r4, #0]
    3b34:	3404      	adds	r4, #4
				if (d < 0) {
    3b36:	2d00      	cmp	r5, #0
    3b38:	da05      	bge.n	3b46 <_vprintk+0x120>
					out((int)'-', ctx);
    3b3a:	4639      	mov	r1, r7
    3b3c:	202d      	movs	r0, #45	; 0x2d
    3b3e:	47b0      	blx	r6
					d = -d;
    3b40:	426d      	negs	r5, r5
					min_width--;
    3b42:	f109 39ff 	add.w	r9, r9, #4294967295
				_printk_dec_ulong(out, ctx, d, padding,
    3b46:	f8cd 9000 	str.w	r9, [sp]
    3b4a:	4643      	mov	r3, r8
    3b4c:	462a      	mov	r2, r5
				_printk_dec_ulong(out, ctx, u, padding,
    3b4e:	4639      	mov	r1, r7
    3b50:	4630      	mov	r0, r6
    3b52:	f7fd f83d 	bl	bd0 <_printk_dec_ulong>
    3b56:	e773      	b.n	3a40 <_vprintk+0x1a>
				} else if (long_ctr == 1) {
    3b58:	f1ba 0f01 	cmp.w	sl, #1
    3b5c:	d0e9      	beq.n	3b32 <_vprintk+0x10c>
					long long lld = va_arg(ap, long long);
    3b5e:	3407      	adds	r4, #7
    3b60:	f024 0307 	bic.w	r3, r4, #7
    3b64:	f103 0408 	add.w	r4, r3, #8
    3b68:	e9d3 2300 	ldrd	r2, r3, [r3]
					if (lld > INT32_MAX ||
    3b6c:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
    3b70:	f143 0100 	adc.w	r1, r3, #0
    3b74:	f04f 0c00 	mov.w	ip, #0
    3b78:	f04f 3bff 	mov.w	fp, #4294967295
    3b7c:	458c      	cmp	ip, r1
    3b7e:	bf08      	it	eq
    3b80:	4583      	cmpeq	fp, r0
    3b82:	d204      	bcs.n	3b8e <_vprintk+0x168>
						print_err(out, ctx);
    3b84:	4639      	mov	r1, r7
    3b86:	4630      	mov	r0, r6
    3b88:	f7ff ff3f 	bl	3a0a <print_err>
    3b8c:	e758      	b.n	3a40 <_vprintk+0x1a>
					d = (s32_t)lld;
    3b8e:	4615      	mov	r5, r2
    3b90:	e7d1      	b.n	3b36 <_vprintk+0x110>
				if (long_ctr == 0) {
    3b92:	f1ba 0f00 	cmp.w	sl, #0
    3b96:	d105      	bne.n	3ba4 <_vprintk+0x17e>
					long lu = va_arg(ap, unsigned long);
    3b98:	6822      	ldr	r2, [r4, #0]
    3b9a:	3404      	adds	r4, #4
				_printk_dec_ulong(out, ctx, u, padding,
    3b9c:	f8cd 9000 	str.w	r9, [sp]
    3ba0:	4643      	mov	r3, r8
    3ba2:	e7d4      	b.n	3b4e <_vprintk+0x128>
				} else if (long_ctr == 1) {
    3ba4:	f1ba 0f01 	cmp.w	sl, #1
    3ba8:	d0f6      	beq.n	3b98 <_vprintk+0x172>
					unsigned long long llu =
    3baa:	3407      	adds	r4, #7
    3bac:	f024 0307 	bic.w	r3, r4, #7
    3bb0:	f103 0408 	add.w	r4, r3, #8
    3bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
					if (llu > INT32_MAX) {
    3bb8:	2b00      	cmp	r3, #0
    3bba:	bf08      	it	eq
    3bbc:	f1b2 4f00 	cmpeq.w	r2, #2147483648	; 0x80000000
    3bc0:	d3ec      	bcc.n	3b9c <_vprintk+0x176>
    3bc2:	e7df      	b.n	3b84 <_vprintk+0x15e>
				  out('0', ctx);
    3bc4:	4639      	mov	r1, r7
    3bc6:	2030      	movs	r0, #48	; 0x30
    3bc8:	47b0      	blx	r6
				  out('x', ctx);
    3bca:	4639      	mov	r1, r7
    3bcc:	2078      	movs	r0, #120	; 0x78
    3bce:	47b0      	blx	r6
				  min_width = 8;
    3bd0:	f04f 0908 	mov.w	r9, #8
				  padding = PAD_ZERO_BEFORE;
    3bd4:	f04f 0801 	mov.w	r8, #1
				if (long_ctr < 2) {
    3bd8:	f1ba 0f01 	cmp.w	sl, #1
    3bdc:	dc27      	bgt.n	3c2e <_vprintk+0x208>
					x = va_arg(ap, unsigned long);
    3bde:	6823      	ldr	r3, [r4, #0]
    3be0:	9307      	str	r3, [sp, #28]
    3be2:	2300      	movs	r3, #0
    3be4:	9304      	str	r3, [sp, #16]
    3be6:	3404      	adds	r4, #4
	int digits = 0;
    3be8:	2300      	movs	r3, #0
	int remaining = 16; /* 16 digits max */
    3bea:	2210      	movs	r2, #16
	int digits = 0;
    3bec:	9302      	str	r3, [sp, #8]
	int found_largest_digit = 0;
    3bee:	9306      	str	r3, [sp, #24]
	int size = sizeof(num) * 2;
    3bf0:	4693      	mov	fp, r2
		char nibble = (num >> ((size - 1) << 2) & 0xf);
    3bf2:	9b07      	ldr	r3, [sp, #28]
    3bf4:	f10b 3bff 	add.w	fp, fp, #4294967295
    3bf8:	ea4f 008b 	mov.w	r0, fp, lsl #2
    3bfc:	f1c0 0c20 	rsb	ip, r0, #32
    3c00:	f1a0 0120 	sub.w	r1, r0, #32
    3c04:	fa23 f000 	lsr.w	r0, r3, r0
    3c08:	9b04      	ldr	r3, [sp, #16]
    3c0a:	fa03 fc0c 	lsl.w	ip, r3, ip
    3c0e:	ea40 000c 	orr.w	r0, r0, ip
    3c12:	fa23 f101 	lsr.w	r1, r3, r1
    3c16:	4308      	orrs	r0, r1
		if (nibble != 0 || found_largest_digit != 0 || size == 1) {
    3c18:	f010 000f 	ands.w	r0, r0, #15
    3c1c:	d113      	bne.n	3c46 <_vprintk+0x220>
    3c1e:	9b06      	ldr	r3, [sp, #24]
    3c20:	b913      	cbnz	r3, 3c28 <_vprintk+0x202>
    3c22:	f1bb 0f00 	cmp.w	fp, #0
    3c26:	d12e      	bne.n	3c86 <_vprintk+0x260>
			nibble += nibble > 9 ? 87 : 48;
    3c28:	f04f 0c30 	mov.w	ip, #48	; 0x30
    3c2c:	e011      	b.n	3c52 <_vprintk+0x22c>
					x = va_arg(ap, unsigned long long);
    3c2e:	3407      	adds	r4, #7
    3c30:	f024 0307 	bic.w	r3, r4, #7
    3c34:	f103 0408 	add.w	r4, r3, #8
    3c38:	681a      	ldr	r2, [r3, #0]
    3c3a:	685b      	ldr	r3, [r3, #4]
    3c3c:	9207      	str	r2, [sp, #28]
    3c3e:	9304      	str	r3, [sp, #16]
    3c40:	e7d2      	b.n	3be8 <_vprintk+0x1c2>
	for (; size != 0; size--) {
    3c42:	9a05      	ldr	r2, [sp, #20]
    3c44:	e7d5      	b.n	3bf2 <_vprintk+0x1cc>
			nibble += nibble > 9 ? 87 : 48;
    3c46:	2809      	cmp	r0, #9
    3c48:	bf8c      	ite	hi
    3c4a:	f04f 0c57 	movhi.w	ip, #87	; 0x57
    3c4e:	f04f 0c30 	movls.w	ip, #48	; 0x30
			out((int)nibble, ctx);
    3c52:	4639      	mov	r1, r7
    3c54:	4460      	add	r0, ip
    3c56:	9205      	str	r2, [sp, #20]
    3c58:	47b0      	blx	r6
			digits++;
    3c5a:	9b02      	ldr	r3, [sp, #8]
			found_largest_digit = 1;
    3c5c:	9506      	str	r5, [sp, #24]
			digits++;
    3c5e:	3301      	adds	r3, #1
    3c60:	9302      	str	r3, [sp, #8]
	for (; size != 0; size--) {
    3c62:	f1bb 0f00 	cmp.w	fp, #0
    3c66:	d1ec      	bne.n	3c42 <_vprintk+0x21c>
	if (padding == PAD_SPACE_AFTER) {
    3c68:	f1b8 0f03 	cmp.w	r8, #3
    3c6c:	f47f aee8 	bne.w	3a40 <_vprintk+0x1a>
		remaining = min_width * 2 - digits;
    3c70:	9b02      	ldr	r3, [sp, #8]
    3c72:	ebc3 0549 	rsb	r5, r3, r9, lsl #1
		while (remaining-- > 0) {
    3c76:	2d00      	cmp	r5, #0
    3c78:	f77f aee2 	ble.w	3a40 <_vprintk+0x1a>
			out(' ', ctx);
    3c7c:	4639      	mov	r1, r7
    3c7e:	2020      	movs	r0, #32
    3c80:	47b0      	blx	r6
    3c82:	3d01      	subs	r5, #1
    3c84:	e7f7      	b.n	3c76 <_vprintk+0x250>
		if (remaining-- <= min_width) {
    3c86:	1e53      	subs	r3, r2, #1
    3c88:	4591      	cmp	r9, r2
    3c8a:	9305      	str	r3, [sp, #20]
    3c8c:	dbe9      	blt.n	3c62 <_vprintk+0x23c>
			if (padding == PAD_ZERO_BEFORE) {
    3c8e:	f1b8 0f01 	cmp.w	r8, #1
    3c92:	d103      	bne.n	3c9c <_vprintk+0x276>
				out('0', ctx);
    3c94:	4639      	mov	r1, r7
    3c96:	2030      	movs	r0, #48	; 0x30
				out(' ', ctx);
    3c98:	47b0      	blx	r6
    3c9a:	e7e2      	b.n	3c62 <_vprintk+0x23c>
			} else if (padding == PAD_SPACE_BEFORE) {
    3c9c:	f1b8 0f02 	cmp.w	r8, #2
    3ca0:	d1df      	bne.n	3c62 <_vprintk+0x23c>
				out(' ', ctx);
    3ca2:	4639      	mov	r1, r7
    3ca4:	2020      	movs	r0, #32
    3ca6:	e7f7      	b.n	3c98 <_vprintk+0x272>
					out((int)(*s++), ctx);
    3ca8:	4639      	mov	r1, r7
    3caa:	47b0      	blx	r6
    3cac:	4623      	mov	r3, r4
    3cae:	e709      	b.n	3ac4 <_vprintk+0x9e>
						out(' ', ctx);
    3cb0:	4639      	mov	r1, r7
    3cb2:	2020      	movs	r0, #32
    3cb4:	47b0      	blx	r6
    3cb6:	3c01      	subs	r4, #1
    3cb8:	e711      	b.n	3ade <_vprintk+0xb8>
				out(c, ctx);
    3cba:	6820      	ldr	r0, [r4, #0]
				int c = va_arg(ap, int);
    3cbc:	1d25      	adds	r5, r4, #4
				out(c, ctx);
    3cbe:	4639      	mov	r1, r7
    3cc0:	47b0      	blx	r6
				int c = va_arg(ap, int);
    3cc2:	462c      	mov	r4, r5
    3cc4:	e6bc      	b.n	3a40 <_vprintk+0x1a>
				long_ctr = 0;
    3cc6:	46aa      	mov	sl, r5
				padding = PAD_NONE;
    3cc8:	46a8      	mov	r8, r5
				min_width = -1;
    3cca:	f04f 39ff 	mov.w	r9, #4294967295
				might_format = 1;
    3cce:	2501      	movs	r5, #1
    3cd0:	e6be      	b.n	3a50 <_vprintk+0x2a>
					padding = PAD_ZERO_BEFORE;
    3cd2:	f04f 0801 	mov.w	r8, #1
    3cd6:	e6bb      	b.n	3a50 <_vprintk+0x2a>
				char *s = va_arg(ap, char *);
    3cd8:	465c      	mov	r4, fp
			might_format = 0;
    3cda:	4605      	mov	r5, r0
    3cdc:	e6b8      	b.n	3a50 <_vprintk+0x2a>

00003cde <printk>:
{
    3cde:	b40f      	push	{r0, r1, r2, r3}
    3ce0:	b507      	push	{r0, r1, r2, lr}
    3ce2:	a904      	add	r1, sp, #16
    3ce4:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    3ce8:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    3cea:	f7fc ffc7 	bl	c7c <vprintk>
}
    3cee:	b003      	add	sp, #12
    3cf0:	f85d eb04 	ldr.w	lr, [sp], #4
    3cf4:	b004      	add	sp, #16
    3cf6:	4770      	bx	lr

00003cf8 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_STAT, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);

GEN_ABS_SYM_END
    3cf8:	4770      	bx	lr

00003cfa <nrfx_isr>:

#include <nrfx.h>

void nrfx_isr(void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    3cfa:	4700      	bx	r0

00003cfc <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    3cfc:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    3cfe:	68c1      	ldr	r1, [r0, #12]
  if (RdOff <= WrOff) {
    3d00:	428b      	cmp	r3, r1
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    3d02:	bf9d      	ittte	ls
    3d04:	6882      	ldrls	r2, [r0, #8]
    3d06:	18d2      	addls	r2, r2, r3
    3d08:	f102 32ff 	addls.w	r2, r2, #4294967295
    r = RdOff - WrOff - 1u;
    3d0c:	f103 33ff 	addhi.w	r3, r3, #4294967295
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    3d10:	bf94      	ite	ls
    3d12:	1a50      	subls	r0, r2, r1
    r = RdOff - WrOff - 1u;
    3d14:	1a58      	subhi	r0, r3, r1
}
    3d16:	4770      	bx	lr

00003d18 <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    3d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
    3d1c:	e9d0 6702 	ldrd	r6, r7, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    3d20:	4604      	mov	r4, r0
  Rem = pRing->SizeOfBuffer - WrOff;
    3d22:	1bf6      	subs	r6, r6, r7
    3d24:	6840      	ldr	r0, [r0, #4]
  if (Rem > NumBytes) {
    3d26:	4296      	cmp	r6, r2
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    3d28:	4688      	mov	r8, r1
    3d2a:	4615      	mov	r5, r2
    3d2c:	4438      	add	r0, r7
  if (Rem > NumBytes) {
    3d2e:	d905      	bls.n	3d3c <_WriteNoCheck+0x24>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
    3d30:	f000 f87c 	bl	3e2c <memcpy>
    pRing->WrOff = WrOff + NumBytes;
    3d34:	443d      	add	r5, r7
    pRing->WrOff = NumBytesAtOnce;
    3d36:	60e5      	str	r5, [r4, #12]
}
    3d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
    3d3c:	4632      	mov	r2, r6
    NumBytesAtOnce = NumBytes - Rem;
    3d3e:	1bad      	subs	r5, r5, r6
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
    3d40:	f000 f874 	bl	3e2c <memcpy>
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    3d44:	462a      	mov	r2, r5
    3d46:	eb08 0106 	add.w	r1, r8, r6
    3d4a:	6860      	ldr	r0, [r4, #4]
    3d4c:	f000 f86e 	bl	3e2c <memcpy>
    3d50:	e7f1      	b.n	3d36 <_WriteNoCheck+0x1e>

00003d52 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    3d52:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  WrOff = pRing->WrOff;
    3d56:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    3d58:	4606      	mov	r6, r0
    3d5a:	4689      	mov	r9, r1
    3d5c:	4617      	mov	r7, r2
  NumBytesWritten = 0u;
    3d5e:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    3d62:	6934      	ldr	r4, [r6, #16]
    3d64:	68b3      	ldr	r3, [r6, #8]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
    3d66:	6870      	ldr	r0, [r6, #4]
    if (RdOff > WrOff) {
    3d68:	42a5      	cmp	r5, r4
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    3d6a:	bf28      	it	cs
    3d6c:	18e4      	addcs	r4, r4, r3
    3d6e:	3c01      	subs	r4, #1
    3d70:	1b62      	subs	r2, r4, r5
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    3d72:	1b5c      	subs	r4, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    3d74:	42bc      	cmp	r4, r7
    3d76:	bf28      	it	cs
    3d78:	463c      	movcs	r4, r7
    3d7a:	4294      	cmp	r4, r2
    3d7c:	bf28      	it	cs
    3d7e:	4614      	movcs	r4, r2
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
    3d80:	4649      	mov	r1, r9
    3d82:	4428      	add	r0, r5
    3d84:	4622      	mov	r2, r4
    3d86:	f000 f851 	bl	3e2c <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
    3d8a:	68b3      	ldr	r3, [r6, #8]
    WrOff           += NumBytesToWrite;
    3d8c:	4425      	add	r5, r4
      WrOff = 0u;
    3d8e:	42ab      	cmp	r3, r5
    3d90:	bf08      	it	eq
    3d92:	2500      	moveq	r5, #0
  } while (NumBytes);
    3d94:	1b3f      	subs	r7, r7, r4
    NumBytesWritten += NumBytesToWrite;
    3d96:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
    3d98:	44a1      	add	r9, r4
    pRing->WrOff = WrOff;
    3d9a:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    3d9c:	d1e1      	bne.n	3d62 <_WriteBlocking+0x10>
}
    3d9e:	4640      	mov	r0, r8
    3da0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00003da4 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    3da4:	f7fd ba70 	b.w	1288 <_DoInit>

00003da8 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(struct device *unused)
{
    3da8:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    3daa:	f7ff fffb 	bl	3da4 <SEGGER_RTT_Init>

	return 0;
}
    3dae:	2000      	movs	r0, #0
    3db0:	bd08      	pop	{r3, pc}

00003db2 <_clock_control_init>:

static int _clock_control_init(struct device *dev)
{
    3db2:	b508      	push	{r3, lr}
	 * for 16 MHz clock. The vector is also shared for other power related
	 * features. Hence, design a better way to init IRQISR when adding
	 * power peripheral driver and/or new SoC series.
	 * NOTE: Currently the operations here are idempotent.
	 */
	IRQ_CONNECT(DT_NORDIC_NRF_CLOCK_0_IRQ_0,
    3db4:	2200      	movs	r2, #0
    3db6:	4610      	mov	r0, r2
    3db8:	2101      	movs	r1, #1
    3dba:	f7fd ff43 	bl	1c44 <z_irq_priority_set>
		    DT_NORDIC_NRF_CLOCK_0_IRQ_0_PRIORITY,
		    nrf_power_clock_isr, 0, 0);

	irq_enable(DT_NORDIC_NRF_CLOCK_0_IRQ_0);
    3dbe:	2000      	movs	r0, #0
    3dc0:	f7fd ff1c 	bl	1bfc <z_arch_irq_enable>

	return 0;
}
    3dc4:	2000      	movs	r0, #0
    3dc6:	bd08      	pop	{r3, pc}

00003dc8 <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    3dc8:	4770      	bx	lr

00003dca <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    3dca:	4770      	bx	lr

00003dcc <z_irq_spurious>:
 * @return N/A
 */
void z_irq_spurious(void *unused)
{
	ARG_UNUSED(unused);
	__reserved();
    3dcc:	f7fd bf88 	b.w	1ce0 <__bus_fault>

00003dd0 <_do_kernel_oops>:

void _do_kernel_oops(const NANO_ESF *esf)
{
    3dd0:	4601      	mov	r1, r0
	z_NanoFatalErrorHandler(esf->r0, esf);
    3dd2:	6800      	ldr	r0, [r0, #0]
    3dd4:	f7fd bf98 	b.w	1d08 <z_NanoFatalErrorHandler>

00003dd8 <lock_interrupts>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
    3dd8:	2320      	movs	r3, #32
    3dda:	f383 8811 	msr	BASEPRI, r3
}
    3dde:	4770      	bx	lr

00003de0 <__nmi>:
 *
 * @return N/A
 */

void __nmi(void)
{
    3de0:	b508      	push	{r3, lr}
	handler();
    3de2:	f7fe f839 	bl	1e58 <_SysNmiOnReset>
	z_ExcExit();
}
    3de6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_ExcExit();
    3dea:	f7fd bd4b 	b.w	1884 <_IntExit>

00003dee <z_arch_configure_dynamic_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arch_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    3dee:	b507      	push	{r0, r1, r2, lr}

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(
    3df0:	2100      	movs	r1, #0
    3df2:	a801      	add	r0, sp, #4
    3df4:	f7fe f902 	bl	1ffc <arm_core_mpu_configure_dynamic_mpu_regions>
		(const struct k_mem_partition **)dynamic_regions,
		region_num);
}
    3df8:	b003      	add	sp, #12
    3dfa:	f85d fb04 	ldr.w	pc, [sp], #4

00003dfe <strcpy>:
 *
 * @return pointer to destination buffer <d>
 */

char *strcpy(char *_MLIBC_RESTRICT d, const char *_MLIBC_RESTRICT s)
{
    3dfe:	3901      	subs	r1, #1
	char *dest = d;

	while (*s != '\0') {
    3e00:	4603      	mov	r3, r0
    3e02:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    3e06:	b90a      	cbnz	r2, 3e0c <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    3e08:	701a      	strb	r2, [r3, #0]

	return dest;
}
    3e0a:	4770      	bx	lr
		*d = *s;
    3e0c:	f803 2b01 	strb.w	r2, [r3], #1
    3e10:	e7f7      	b.n	3e02 <strcpy+0x4>

00003e12 <strcmp>:
 *
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
    3e12:	3801      	subs	r0, #1
    3e14:	3901      	subs	r1, #1
	while ((*s1 == *s2) && (*s1 != '\0')) {
    3e16:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    3e1a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    3e1e:	4293      	cmp	r3, r2
    3e20:	d102      	bne.n	3e28 <strcmp+0x16>
    3e22:	2b00      	cmp	r3, #0
    3e24:	d1f7      	bne.n	3e16 <strcmp+0x4>
    3e26:	461a      	mov	r2, r3
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    3e28:	1a98      	subs	r0, r3, r2
    3e2a:	4770      	bx	lr

00003e2c <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    3e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* attempt word-sized copying only if buffers have identical alignment */

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;

	if ((((unsigned int)d ^ (unsigned int)s_byte) & 0x3) == 0) {
    3e2e:	ea81 0400 	eor.w	r4, r1, r0
    3e32:	07a5      	lsls	r5, r4, #30
    3e34:	4603      	mov	r3, r0
    3e36:	d00b      	beq.n	3e50 <memcpy+0x24>
    3e38:	3b01      	subs	r3, #1
    3e3a:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    3e3c:	4291      	cmp	r1, r2
    3e3e:	d11d      	bne.n	3e7c <memcpy+0x50>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    3e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    3e42:	2a00      	cmp	r2, #0
    3e44:	d0fc      	beq.n	3e40 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    3e46:	f811 4b01 	ldrb.w	r4, [r1], #1
    3e4a:	f803 4b01 	strb.w	r4, [r3], #1
			n--;
    3e4e:	3a01      	subs	r2, #1
		while (((unsigned int)d_byte) & 0x3) {
    3e50:	079c      	lsls	r4, r3, #30
    3e52:	d1f6      	bne.n	3e42 <memcpy+0x16>
    3e54:	1f1d      	subs	r5, r3, #4
    3e56:	460c      	mov	r4, r1
    3e58:	188f      	adds	r7, r1, r2
		while (n >= sizeof(unsigned int)) {
    3e5a:	1b3e      	subs	r6, r7, r4
    3e5c:	2e03      	cmp	r6, #3
    3e5e:	d808      	bhi.n	3e72 <memcpy+0x46>
    3e60:	0894      	lsrs	r4, r2, #2
    3e62:	f06f 0503 	mvn.w	r5, #3
    3e66:	fb05 2204 	mla	r2, r5, r4, r2
    3e6a:	00a4      	lsls	r4, r4, #2
    3e6c:	4423      	add	r3, r4
    3e6e:	4421      	add	r1, r4
    3e70:	e7e2      	b.n	3e38 <memcpy+0xc>
			*(d_word++) = *(s_word++);
    3e72:	f854 6b04 	ldr.w	r6, [r4], #4
    3e76:	f845 6f04 	str.w	r6, [r5, #4]!
    3e7a:	e7ee      	b.n	3e5a <memcpy+0x2e>
		*(d_byte++) = *(s_byte++);
    3e7c:	f811 4b01 	ldrb.w	r4, [r1], #1
    3e80:	f803 4f01 	strb.w	r4, [r3, #1]!
    3e84:	e7da      	b.n	3e3c <memcpy+0x10>

00003e86 <memset>:
 *
 * @return pointer to start of buffer
 */

void *memset(void *buf, int c, size_t n)
{
    3e86:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    3e88:	b2c9      	uxtb	r1, r1
	unsigned char *d_byte = (unsigned char *)buf;
    3e8a:	4603      	mov	r3, r0

	while (((unsigned int)d_byte) & 0x3) {
    3e8c:	079c      	lsls	r4, r3, #30
    3e8e:	d10f      	bne.n	3eb0 <memset+0x2a>
	/* do word-sized initialization as long as possible */

	unsigned int *d_word = (unsigned int *)d_byte;
	unsigned int c_word = (unsigned int)(unsigned char)c;

	c_word |= c_word << 8;
    3e90:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    3e94:	ea44 4404 	orr.w	r4, r4, r4, lsl #16

	while (n >= sizeof(unsigned int)) {
    3e98:	461d      	mov	r5, r3
    3e9a:	189f      	adds	r7, r3, r2
    3e9c:	1b7e      	subs	r6, r7, r5
    3e9e:	2e03      	cmp	r6, #3
    3ea0:	d80c      	bhi.n	3ebc <memset+0x36>
    3ea2:	0894      	lsrs	r4, r2, #2
    3ea4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    3ea8:	4413      	add	r3, r2

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    3eaa:	429c      	cmp	r4, r3
    3eac:	d109      	bne.n	3ec2 <memset+0x3c>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    3eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (n == 0) {
    3eb0:	2a00      	cmp	r2, #0
    3eb2:	d0fc      	beq.n	3eae <memset+0x28>
		*(d_byte++) = c_byte;
    3eb4:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    3eb8:	3a01      	subs	r2, #1
    3eba:	e7e7      	b.n	3e8c <memset+0x6>
		*(d_word++) = c_word;
    3ebc:	f845 4b04 	str.w	r4, [r5], #4
    3ec0:	e7ec      	b.n	3e9c <memset+0x16>
		*(d_byte++) = c_byte;
    3ec2:	f804 1b01 	strb.w	r1, [r4], #1
    3ec6:	e7f0      	b.n	3eaa <memset+0x24>

00003ec8 <_stdout_hook_default>:
}
    3ec8:	f04f 30ff 	mov.w	r0, #4294967295
    3ecc:	4770      	bx	lr

00003ece <nrf_gpio_cfg_sense_set>:
{
    3ece:	0080      	lsls	r0, r0, #2
    3ed0:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] &= ~GPIO_PIN_CNF_SENSE_Msk;
    3ed4:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    3ed8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    3edc:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    reg->PIN_CNF[pin_number] |= (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    3ee0:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    3ee4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
    3ee8:	f8c0 1700 	str.w	r1, [r0, #1792]	; 0x700
}
    3eec:	4770      	bx	lr

00003eee <gpio_nrfx_write>:
{
    3eee:	b510      	push	{r4, lr}
	return port->config->config_info;
    3ef0:	6804      	ldr	r4, [r0, #0]
    3ef2:	6880      	ldr	r0, [r0, #8]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3ef4:	68a4      	ldr	r4, [r4, #8]
    3ef6:	69c0      	ldr	r0, [r0, #28]
    3ef8:	6824      	ldr	r4, [r4, #0]
	if (access_op == GPIO_ACCESS_BY_PORT) {
    3efa:	2901      	cmp	r1, #1
    3efc:	d104      	bne.n	3f08 <gpio_nrfx_write+0x1a>
		nrf_gpio_port_out_write(reg, value ^ data->inverted);
    3efe:	4058      	eors	r0, r3
    p_reg->OUT = value;
    3f00:	f8c4 0504 	str.w	r0, [r4, #1284]	; 0x504
}
    3f04:	2000      	movs	r0, #0
    3f06:	bd10      	pop	{r4, pc}
		if ((value > 0) ^ ((BIT(pin) & data->inverted) != 0)) {
    3f08:	3300      	adds	r3, #0
    3f0a:	fa20 f002 	lsr.w	r0, r0, r2
    3f0e:	f04f 0101 	mov.w	r1, #1
    3f12:	bf18      	it	ne
    3f14:	2301      	movne	r3, #1
    3f16:	f000 0001 	and.w	r0, r0, #1
    3f1a:	4091      	lsls	r1, r2
    3f1c:	4283      	cmp	r3, r0
    p_reg->OUTSET = set_mask;
    3f1e:	bf14      	ite	ne
    3f20:	f8c4 1508 	strne.w	r1, [r4, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    3f24:	f8c4 150c 	streq.w	r1, [r4, #1292]	; 0x50c
    3f28:	e7ec      	b.n	3f04 <gpio_nrfx_write+0x16>

00003f2a <gpio_nrfx_read>:
{
    3f2a:	b570      	push	{r4, r5, r6, lr}
	return port->config->config_info;
    3f2c:	6804      	ldr	r4, [r0, #0]
	u32_t port_val = (port_in | port_out) ^ data->inverted;
    3f2e:	6880      	ldr	r0, [r0, #8]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3f30:	68a4      	ldr	r4, [r4, #8]
	u32_t port_val = (port_in | port_out) ^ data->inverted;
    3f32:	69c0      	ldr	r0, [r0, #28]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3f34:	6825      	ldr	r5, [r4, #0]
    return p_reg->DIR;
    3f36:	f8d5 6514 	ldr.w	r6, [r5, #1300]	; 0x514
    return p_reg->IN;
    3f3a:	f8d5 4510 	ldr.w	r4, [r5, #1296]	; 0x510
    return p_reg->OUT;
    3f3e:	f8d5 5504 	ldr.w	r5, [r5, #1284]	; 0x504
	u32_t port_val = (port_in | port_out) ^ data->inverted;
    3f42:	4060      	eors	r0, r4
    3f44:	406c      	eors	r4, r5
    3f46:	4034      	ands	r4, r6
    3f48:	4060      	eors	r0, r4
	if (access_op == GPIO_ACCESS_BY_PORT) {
    3f4a:	2901      	cmp	r1, #1
		*value = (port_val & BIT(pin)) ? 1 : 0;
    3f4c:	bf1c      	itt	ne
    3f4e:	40d0      	lsrne	r0, r2
    3f50:	f000 0001 	andne.w	r0, r0, #1
    3f54:	6018      	str	r0, [r3, #0]
}
    3f56:	2000      	movs	r0, #0
    3f58:	bd70      	pop	{r4, r5, r6, pc}

00003f5a <gpio_nrfx_manage_callback>:
	return _gpio_manage_callback(&get_port_data(port)->callbacks,
    3f5a:	6883      	ldr	r3, [r0, #8]
 *
 * @return a boolean, true if it's empty, false otherwise
 */
static inline bool sys_slist_is_empty(sys_slist_t *list);

Z_GENLIST_IS_EMPTY(slist)
    3f5c:	6818      	ldr	r0, [r3, #0]
{
    3f5e:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    3f60:	b158      	cbz	r0, 3f7a <gpio_nrfx_manage_callback+0x20>
 * @return true if node was removed
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3f62:	2400      	movs	r4, #0
    3f64:	4281      	cmp	r1, r0
    3f66:	d113      	bne.n	3f90 <gpio_nrfx_manage_callback+0x36>
    3f68:	6808      	ldr	r0, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
    3f6a:	b95c      	cbnz	r4, 3f84 <gpio_nrfx_manage_callback+0x2a>
    3f6c:	685c      	ldr	r4, [r3, #4]
	list->head = node;
    3f6e:	6018      	str	r0, [r3, #0]
Z_GENLIST_REMOVE(slist, snode)
    3f70:	42a1      	cmp	r1, r4
    3f72:	d100      	bne.n	3f76 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    3f74:	6058      	str	r0, [r3, #4]
	parent->next = child;
    3f76:	2000      	movs	r0, #0
    3f78:	6008      	str	r0, [r1, #0]
	if (set) {
    3f7a:	b972      	cbnz	r2, 3f9a <gpio_nrfx_manage_callback+0x40>
	return 0;
    3f7c:	2000      	movs	r0, #0
}
    3f7e:	bd30      	pop	{r4, r5, pc}
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3f80:	4628      	mov	r0, r5
    3f82:	e7ef      	b.n	3f64 <gpio_nrfx_manage_callback+0xa>
	parent->next = child;
    3f84:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    3f86:	6858      	ldr	r0, [r3, #4]
    3f88:	4281      	cmp	r1, r0
	list->tail = node;
    3f8a:	bf08      	it	eq
    3f8c:	605c      	streq	r4, [r3, #4]
    3f8e:	e7f2      	b.n	3f76 <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    3f90:	6805      	ldr	r5, [r0, #0]
    3f92:	4604      	mov	r4, r0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3f94:	2d00      	cmp	r5, #0
    3f96:	d1f3      	bne.n	3f80 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    3f98:	b13a      	cbz	r2, 3faa <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
    3f9a:	681a      	ldr	r2, [r3, #0]
	parent->next = child;
    3f9c:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    3f9e:	6858      	ldr	r0, [r3, #4]
	list->head = node;
    3fa0:	6019      	str	r1, [r3, #0]
Z_GENLIST_PREPEND(slist, snode)
    3fa2:	2800      	cmp	r0, #0
    3fa4:	d1ea      	bne.n	3f7c <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    3fa6:	6059      	str	r1, [r3, #4]
    3fa8:	e7e9      	b.n	3f7e <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    3faa:	f06f 0015 	mvn.w	r0, #21
	return _gpio_manage_callback(&get_port_data(port)->callbacks,
    3fae:	e7e6      	b.n	3f7e <gpio_nrfx_manage_callback+0x24>

00003fb0 <gpio_nrfx_config>:
{
    3fb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3fb4:	4680      	mov	r8, r0
	struct gpio_nrfx_data *data = get_port_data(port);
    3fb6:	6885      	ldr	r5, [r0, #8]
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    3fb8:	f403 4070 	and.w	r0, r3, #61440	; 0xf000
    3fbc:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
{
    3fc0:	461e      	mov	r6, r3
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    3fc2:	d04a      	beq.n	405a <gpio_nrfx_config+0xaa>
    3fc4:	dc2d      	bgt.n	4022 <gpio_nrfx_config+0x72>
    3fc6:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
    3fca:	d03e      	beq.n	404a <gpio_nrfx_config+0x9a>
    3fcc:	f5b0 5f40 	cmp.w	r0, #12288	; 0x3000
    3fd0:	d03f      	beq.n	4052 <gpio_nrfx_config+0xa2>
    3fd2:	bb68      	cbnz	r0, 4030 <gpio_nrfx_config+0x80>
	if ((flags & GPIO_PUD_MASK) == GPIO_PUD_PULL_UP) {
    3fd4:	f406 7740 	and.w	r7, r6, #768	; 0x300
    3fd8:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
    3fdc:	d03f      	beq.n	405e <gpio_nrfx_config+0xae>
		pull = NRF_GPIO_PIN_PULLUP;
    3fde:	f5a7 7400 	sub.w	r4, r7, #512	; 0x200
    3fe2:	4263      	negs	r3, r4
    3fe4:	4163      	adcs	r3, r4
	dir = ((flags & GPIO_DIR_MASK) == GPIO_DIR_OUT)
    3fe6:	f006 0c01 	and.w	ip, r6, #1
                               | ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos)
    3fea:	ea4f 074c 	mov.w	r7, ip, lsl #1
	if (access_op == GPIO_ACCESS_BY_PORT) {
    3fee:	2901      	cmp	r1, #1
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    3ff0:	ea47 070c 	orr.w	r7, r7, ip
		from_pin = pin;
    3ff4:	bf18      	it	ne
    3ff6:	b2d4      	uxtbne	r4, r2
    3ff8:	ea47 2000 	orr.w	r0, r7, r0, lsl #8
    3ffc:	ea40 0783 	orr.w	r7, r0, r3, lsl #2
		to_pin   = pin;
    4000:	bf12      	itee	ne
    4002:	46a1      	movne	r9, r4
		to_pin   = 31U;
    4004:	f04f 091f 	moveq.w	r9, #31
		from_pin = 0U;
    4008:	2400      	moveq	r4, #0
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    400a:	f04f 4aa0 	mov.w	sl, #1342177280	; 0x50000000
    400e:	f04f 0b01 	mov.w	fp, #1
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    4012:	f006 0302 	and.w	r3, r6, #2
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    4016:	45a1      	cmp	r9, r4
    4018:	d223      	bcs.n	4062 <gpio_nrfx_config+0xb2>
	return 0;
    401a:	2000      	movs	r0, #0
}
    401c:	b003      	add	sp, #12
    401e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    4022:	f5b0 4fe0 	cmp.w	r0, #28672	; 0x7000
    4026:	d016      	beq.n	4056 <gpio_nrfx_config+0xa6>
    4028:	dc05      	bgt.n	4036 <gpio_nrfx_config+0x86>
    402a:	f5b0 4fa0 	cmp.w	r0, #20480	; 0x5000
    402e:	d00e      	beq.n	404e <gpio_nrfx_config+0x9e>
		return -EINVAL;
    4030:	f06f 0015 	mvn.w	r0, #21
    4034:	e7f2      	b.n	401c <gpio_nrfx_config+0x6c>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    4036:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
    403a:	d004      	beq.n	4046 <gpio_nrfx_config+0x96>
    403c:	f5b0 4f50 	cmp.w	r0, #53248	; 0xd000
    4040:	d1f6      	bne.n	4030 <gpio_nrfx_config+0x80>
		drive = NRF_GPIO_PIN_H0D1;
    4042:	2007      	movs	r0, #7
		break;
    4044:	e7c6      	b.n	3fd4 <gpio_nrfx_config+0x24>
		drive = NRF_GPIO_PIN_S0D1;
    4046:	2006      	movs	r0, #6
		break;
    4048:	e7c4      	b.n	3fd4 <gpio_nrfx_config+0x24>
		drive = NRF_GPIO_PIN_H0S1;
    404a:	2001      	movs	r0, #1
		break;
    404c:	e7c2      	b.n	3fd4 <gpio_nrfx_config+0x24>
		drive = NRF_GPIO_PIN_H0H1;
    404e:	2003      	movs	r0, #3
		break;
    4050:	e7c0      	b.n	3fd4 <gpio_nrfx_config+0x24>
		drive = NRF_GPIO_PIN_D0S1;
    4052:	2004      	movs	r0, #4
		break;
    4054:	e7be      	b.n	3fd4 <gpio_nrfx_config+0x24>
		drive = NRF_GPIO_PIN_D0H1;
    4056:	2005      	movs	r0, #5
		break;
    4058:	e7bc      	b.n	3fd4 <gpio_nrfx_config+0x24>
		drive = NRF_GPIO_PIN_S0H1;
    405a:	2002      	movs	r0, #2
    405c:	e7ba      	b.n	3fd4 <gpio_nrfx_config+0x24>
		pull = NRF_GPIO_PIN_PULLUP;
    405e:	2303      	movs	r3, #3
    4060:	e7c1      	b.n	3fe6 <gpio_nrfx_config+0x36>
	return port->config->config_info;
    4062:	f8d8 2000 	ldr.w	r2, [r8]
		nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num,
    4066:	6892      	ldr	r2, [r2, #8]
    4068:	7911      	ldrb	r1, [r2, #4]
    406a:	f004 021f 	and.w	r2, r4, #31
    406e:	ea42 1241 	orr.w	r2, r2, r1, lsl #5
    4072:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    4076:	f84a 7022 	str.w	r7, [sl, r2, lsl #2]
    407a:	fa0b f204 	lsl.w	r2, fp, r4
    407e:	68a9      	ldr	r1, [r5, #8]
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    4080:	2b00      	cmp	r3, #0
    4082:	d025      	beq.n	40d0 <gpio_nrfx_config+0x120>
    4084:	4311      	orrs	r1, r2
    4086:	60a9      	str	r1, [r5, #8]
    4088:	6969      	ldr	r1, [r5, #20]
    408a:	9301      	str	r3, [sp, #4]
		WRITE_BIT(data->trig_edge, curr_pin, flags & GPIO_INT_EDGE);
    408c:	06b0      	lsls	r0, r6, #26
    408e:	bf4c      	ite	mi
    4090:	4311      	orrmi	r1, r2
    4092:	4391      	bicpl	r1, r2
    4094:	6169      	str	r1, [r5, #20]
    4096:	69a9      	ldr	r1, [r5, #24]
		WRITE_BIT(data->double_edge, curr_pin,
    4098:	0670      	lsls	r0, r6, #25
    409a:	bf4c      	ite	mi
    409c:	4311      	orrmi	r1, r2
    409e:	4391      	bicpl	r1, r2
    40a0:	61a9      	str	r1, [r5, #24]
    40a2:	6929      	ldr	r1, [r5, #16]
		WRITE_BIT(data->active_level, curr_pin,
    40a4:	0770      	lsls	r0, r6, #29
    40a6:	bf4c      	ite	mi
    40a8:	4311      	orrmi	r1, r2
    40aa:	4391      	bicpl	r1, r2
    40ac:	6129      	str	r1, [r5, #16]
    40ae:	69e9      	ldr	r1, [r5, #28]
		WRITE_BIT(data->inverted, curr_pin, flags & GPIO_POL_INV);
    40b0:	0630      	lsls	r0, r6, #24
    40b2:	bf4c      	ite	mi
    40b4:	430a      	orrmi	r2, r1
    40b6:	ea21 0202 	bicpl.w	r2, r1, r2
    40ba:	61ea      	str	r2, [r5, #28]
		res = gpiote_pin_int_cfg(port, curr_pin);
    40bc:	4621      	mov	r1, r4
    40be:	4640      	mov	r0, r8
    40c0:	f7fe f87e 	bl	21c0 <gpiote_pin_int_cfg>
		if (res != 0) {
    40c4:	2800      	cmp	r0, #0
    40c6:	d1a9      	bne.n	401c <gpio_nrfx_config+0x6c>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    40c8:	3401      	adds	r4, #1
    40ca:	b2e4      	uxtb	r4, r4
    40cc:	9b01      	ldr	r3, [sp, #4]
    40ce:	e7a2      	b.n	4016 <gpio_nrfx_config+0x66>
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    40d0:	ea21 0102 	bic.w	r1, r1, r2
    40d4:	e7d7      	b.n	4086 <gpio_nrfx_config+0xd6>

000040d6 <gpio_nrfx_pin_disable_callback>:
	if (access_op == GPIO_ACCESS_BY_PORT) {
    40d6:	2901      	cmp	r1, #1
{
    40d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		from_pin = pin;
    40dc:	bf18      	it	ne
    40de:	b2d4      	uxtbne	r4, r2
	struct gpio_nrfx_data *data = get_port_data(port);
    40e0:	6887      	ldr	r7, [r0, #8]
{
    40e2:	4606      	mov	r6, r0
		to_pin   = pin;
    40e4:	bf12      	itee	ne
    40e6:	4625      	movne	r5, r4
		to_pin   = 31U;
    40e8:	251f      	moveq	r5, #31
		from_pin = 0U;
    40ea:	2400      	moveq	r4, #0
		WRITE_BIT(data->int_en, curr_pin, enable);
    40ec:	f04f 0801 	mov.w	r8, #1
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    40f0:	42ac      	cmp	r4, r5
    40f2:	d902      	bls.n	40fa <gpio_nrfx_pin_disable_callback+0x24>
	return res;
    40f4:	2000      	movs	r0, #0
}
    40f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		WRITE_BIT(data->int_en, curr_pin, enable);
    40fa:	68fb      	ldr	r3, [r7, #12]
    40fc:	fa08 f204 	lsl.w	r2, r8, r4
    4100:	ea23 0302 	bic.w	r3, r3, r2
    4104:	60fb      	str	r3, [r7, #12]
		res = gpiote_pin_int_cfg(port, curr_pin);
    4106:	4621      	mov	r1, r4
    4108:	4630      	mov	r0, r6
    410a:	f7fe f859 	bl	21c0 <gpiote_pin_int_cfg>
		if (res != 0) {
    410e:	2800      	cmp	r0, #0
    4110:	d1f1      	bne.n	40f6 <gpio_nrfx_pin_disable_callback+0x20>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    4112:	3401      	adds	r4, #1
    4114:	b2e4      	uxtb	r4, r4
    4116:	e7eb      	b.n	40f0 <gpio_nrfx_pin_disable_callback+0x1a>

00004118 <gpio_nrfx_pin_enable_callback>:
	if (access_op == GPIO_ACCESS_BY_PORT) {
    4118:	2901      	cmp	r1, #1
{
    411a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		from_pin = pin;
    411e:	bf18      	it	ne
    4120:	b2d4      	uxtbne	r4, r2
	struct gpio_nrfx_data *data = get_port_data(port);
    4122:	6887      	ldr	r7, [r0, #8]
{
    4124:	4606      	mov	r6, r0
		to_pin   = pin;
    4126:	bf12      	itee	ne
    4128:	4625      	movne	r5, r4
		to_pin   = 31U;
    412a:	251f      	moveq	r5, #31
		from_pin = 0U;
    412c:	2400      	moveq	r4, #0
		WRITE_BIT(data->int_en, curr_pin, enable);
    412e:	f04f 0801 	mov.w	r8, #1
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    4132:	42ac      	cmp	r4, r5
    4134:	d902      	bls.n	413c <gpio_nrfx_pin_enable_callback+0x24>
	return res;
    4136:	2000      	movs	r0, #0
}
    4138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		WRITE_BIT(data->int_en, curr_pin, enable);
    413c:	68fb      	ldr	r3, [r7, #12]
    413e:	fa08 f204 	lsl.w	r2, r8, r4
    4142:	4313      	orrs	r3, r2
    4144:	60fb      	str	r3, [r7, #12]
		res = gpiote_pin_int_cfg(port, curr_pin);
    4146:	4621      	mov	r1, r4
    4148:	4630      	mov	r0, r6
    414a:	f7fe f839 	bl	21c0 <gpiote_pin_int_cfg>
		if (res != 0) {
    414e:	2800      	cmp	r0, #0
    4150:	d1f2      	bne.n	4138 <gpio_nrfx_pin_enable_callback+0x20>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    4152:	3401      	adds	r4, #1
    4154:	b2e4      	uxtb	r4, r4
    4156:	e7ec      	b.n	4132 <gpio_nrfx_pin_enable_callback+0x1a>

00004158 <gpio_pin_write>:
				   u32_t pin, u32_t value)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->driver_api;

	return api->write(port, access_op, pin, value);
    4158:	6843      	ldr	r3, [r0, #4]
 * @param value Value set on the pin.
 * @return 0 if successful, negative errno code on failure.
 */
static inline int gpio_pin_write(struct device *port, u32_t pin,
				 u32_t value)
{
    415a:	b410      	push	{r4}
	return api->write(port, access_op, pin, value);
    415c:	685c      	ldr	r4, [r3, #4]
    415e:	4613      	mov	r3, r2
    4160:	46a4      	mov	ip, r4
    4162:	460a      	mov	r2, r1
	return gpio_write(port, GPIO_ACCESS_BY_PIN, pin, value);
}
    4164:	bc10      	pop	{r4}
	return api->write(port, access_op, pin, value);
    4166:	2100      	movs	r1, #0
    4168:	4760      	bx	ip

0000416a <_spi_context_cs_control.isra.7>:
static inline void _spi_context_cs_control(struct spi_context *ctx,
    416a:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio_dev) {
    416c:	6804      	ldr	r4, [r0, #0]
static inline void _spi_context_cs_control(struct spi_context *ctx,
    416e:	4605      	mov	r5, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio_dev) {
    4170:	b324      	cbz	r4, 41bc <_spi_context_cs_control.isra.7+0x52>
    4172:	68a3      	ldr	r3, [r4, #8]
    4174:	b313      	cbz	r3, 41bc <_spi_context_cs_control.isra.7+0x52>
    4176:	6818      	ldr	r0, [r3, #0]
    4178:	b300      	cbz	r0, 41bc <_spi_context_cs_control.isra.7+0x52>
		if (on) {
    417a:	b161      	cbz	r1, 4196 <_spi_context_cs_control.isra.7+0x2c>
	if (ctx->config->operation & SPI_CS_ACTIVE_HIGH) {
    417c:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
			gpio_pin_write(ctx->config->cs->gpio_dev,
    4180:	6859      	ldr	r1, [r3, #4]
    4182:	0fd2      	lsrs	r2, r2, #31
    4184:	f7ff ffe8 	bl	4158 <gpio_pin_write>
			k_busy_wait(ctx->config->cs->delay);
    4188:	682b      	ldr	r3, [r5, #0]
    418a:	689b      	ldr	r3, [r3, #8]
K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_BUSY_WAIT, k_busy_wait, u32_t, usec_to_wait)
    418c:	6898      	ldr	r0, [r3, #8]
}
    418e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    4192:	f000 b932 	b.w	43fa <z_impl_k_busy_wait>
			if (!force_off &&
    4196:	b912      	cbnz	r2, 419e <_spi_context_cs_control.isra.7+0x34>
    4198:	88a2      	ldrh	r2, [r4, #4]
    419a:	0492      	lsls	r2, r2, #18
    419c:	d40e      	bmi.n	41bc <_spi_context_cs_control.isra.7+0x52>
    419e:	6898      	ldr	r0, [r3, #8]
    41a0:	f000 f92b 	bl	43fa <z_impl_k_busy_wait>
			gpio_pin_write(ctx->config->cs->gpio_dev,
    41a4:	682a      	ldr	r2, [r5, #0]
    41a6:	6893      	ldr	r3, [r2, #8]
	if (ctx->config->operation & SPI_CS_ACTIVE_HIGH) {
    41a8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
			gpio_pin_write(ctx->config->cs->gpio_dev,
    41ac:	43d2      	mvns	r2, r2
    41ae:	e9d3 0100 	ldrd	r0, r1, [r3]
    41b2:	0fd2      	lsrs	r2, r2, #31
}
    41b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_write(ctx->config->cs->gpio_dev,
    41b8:	f7ff bfce 	b.w	4158 <gpio_pin_write>
}
    41bc:	bd38      	pop	{r3, r4, r5, pc}

000041be <spi_context_unlock_unconditionally>:
{
    41be:	b510      	push	{r4, lr}
    41c0:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
    41c2:	2201      	movs	r2, #1
    41c4:	2100      	movs	r1, #0
    41c6:	f7ff ffd0 	bl	416a <_spi_context_cs_control.isra.7>
	if (!k_sem_count_get(&ctx->lock)) {
    41ca:	68e3      	ldr	r3, [r4, #12]
    41cc:	b923      	cbnz	r3, 41d8 <spi_context_unlock_unconditionally+0x1a>
K_SYSCALL_DECLARE1_VOID(K_SYSCALL_K_SEM_GIVE, k_sem_give, struct k_sem *, sem)
    41ce:	1d20      	adds	r0, r4, #4
}
    41d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    41d4:	f7fe bf9e 	b.w	3114 <z_impl_k_sem_give>
    41d8:	bd10      	pop	{r4, pc}

000041da <spi_nrfx_release>:
	struct spi_nrfx_data *dev_data = get_dev_data(dev);
    41da:	6880      	ldr	r0, [r0, #8]
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
    41dc:	6803      	ldr	r3, [r0, #0]
    41de:	428b      	cmp	r3, r1
{
    41e0:	b510      	push	{r4, lr}
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
    41e2:	d106      	bne.n	41f2 <spi_nrfx_release+0x18>
	if (dev_data->busy) {
    41e4:	f890 404c 	ldrb.w	r4, [r0, #76]	; 0x4c
    41e8:	b934      	cbnz	r4, 41f8 <spi_nrfx_release+0x1e>
	spi_context_unlock_unconditionally(&dev_data->ctx);
    41ea:	f7ff ffe8 	bl	41be <spi_context_unlock_unconditionally>
	return 0;
    41ee:	4620      	mov	r0, r4
}
    41f0:	bd10      	pop	{r4, pc}
		return -EINVAL;
    41f2:	f06f 0015 	mvn.w	r0, #21
    41f6:	e7fb      	b.n	41f0 <spi_nrfx_release+0x16>
		return -EBUSY;
    41f8:	f06f 000f 	mvn.w	r0, #15
    41fc:	e7f8      	b.n	41f0 <spi_nrfx_release+0x16>

000041fe <event_handler>:
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
    41fe:	7803      	ldrb	r3, [r0, #0]
{
    4200:	b410      	push	{r4}
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
    4202:	2b00      	cmp	r3, #0
    4204:	d137      	bne.n	4276 <event_handler+0x78>
	struct spi_nrfx_data *dev_data = get_dev_data(dev);
    4206:	688b      	ldr	r3, [r1, #8]
	if (!ctx->tx_len) {
    4208:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
		spi_context_update_tx(&dev_data->ctx, 1, dev_data->chunk_len);
    420a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    420c:	b180      	cbz	r0, 4230 <event_handler+0x32>
	if (len > ctx->tx_len) {
    420e:	4282      	cmp	r2, r0
    4210:	d80e      	bhi.n	4230 <event_handler+0x32>
	ctx->tx_len -= len;
    4212:	1a80      	subs	r0, r0, r2
    4214:	63d8      	str	r0, [r3, #60]	; 0x3c
	if (!ctx->tx_len) {
    4216:	bb10      	cbnz	r0, 425e <event_handler+0x60>
		ctx->tx_count--;
    4218:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    421a:	3801      	subs	r0, #1
    421c:	62d8      	str	r0, [r3, #44]	; 0x2c
		if (ctx->tx_count) {
    421e:	b310      	cbz	r0, 4266 <event_handler+0x68>
			ctx->current_tx++;
    4220:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4222:	f100 0408 	add.w	r4, r0, #8
    4226:	629c      	str	r4, [r3, #40]	; 0x28
			ctx->tx_buf = ctx->current_tx->buf;
    4228:	6884      	ldr	r4, [r0, #8]
			ctx->tx_len = ctx->current_tx->len / dfs;
    422a:	68c0      	ldr	r0, [r0, #12]
			ctx->tx_buf = ctx->current_tx->buf;
    422c:	639c      	str	r4, [r3, #56]	; 0x38
			ctx->tx_len = ctx->current_tx->len / dfs;
    422e:	63d8      	str	r0, [r3, #60]	; 0x3c
	if (!ctx->rx_len) {
    4230:	6c58      	ldr	r0, [r3, #68]	; 0x44
    4232:	b180      	cbz	r0, 4256 <event_handler+0x58>
	if (len > ctx->rx_len) {
    4234:	4282      	cmp	r2, r0
    4236:	d80e      	bhi.n	4256 <event_handler+0x58>
	ctx->rx_len -= len;
    4238:	1a80      	subs	r0, r0, r2
    423a:	6458      	str	r0, [r3, #68]	; 0x44
	if (!ctx->rx_len) {
    423c:	b9a8      	cbnz	r0, 426a <event_handler+0x6c>
		ctx->rx_count--;
    423e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    4240:	3a01      	subs	r2, #1
    4242:	635a      	str	r2, [r3, #52]	; 0x34
		if (ctx->rx_count) {
    4244:	b1aa      	cbz	r2, 4272 <event_handler+0x74>
			ctx->current_rx++;
    4246:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    4248:	f102 0008 	add.w	r0, r2, #8
    424c:	6318      	str	r0, [r3, #48]	; 0x30
			ctx->rx_buf = ctx->current_rx->buf;
    424e:	6890      	ldr	r0, [r2, #8]
			ctx->rx_len = ctx->current_rx->len / dfs;
    4250:	68d2      	ldr	r2, [r2, #12]
			ctx->rx_buf = ctx->current_rx->buf;
    4252:	6418      	str	r0, [r3, #64]	; 0x40
			ctx->rx_len = ctx->current_rx->len / dfs;
    4254:	645a      	str	r2, [r3, #68]	; 0x44
		transfer_next_chunk(dev);
    4256:	4608      	mov	r0, r1
}
    4258:	bc10      	pop	{r4}
		transfer_next_chunk(dev);
    425a:	f7fe b87f 	b.w	235c <transfer_next_chunk>
	} else if (ctx->tx_buf) {
    425e:	6b98      	ldr	r0, [r3, #56]	; 0x38
    4260:	2800      	cmp	r0, #0
    4262:	d0e5      	beq.n	4230 <event_handler+0x32>
		ctx->tx_buf += dfs * len;
    4264:	4410      	add	r0, r2
    4266:	6398      	str	r0, [r3, #56]	; 0x38
    4268:	e7e2      	b.n	4230 <event_handler+0x32>
	} else if (ctx->rx_buf) {
    426a:	6c18      	ldr	r0, [r3, #64]	; 0x40
    426c:	2800      	cmp	r0, #0
    426e:	d0f2      	beq.n	4256 <event_handler+0x58>
		ctx->rx_buf += dfs * len;
    4270:	4402      	add	r2, r0
    4272:	641a      	str	r2, [r3, #64]	; 0x40
    4274:	e7ef      	b.n	4256 <event_handler+0x58>
}
    4276:	bc10      	pop	{r4}
    4278:	4770      	bx	lr

0000427a <uart_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    427a:	6882      	ldr	r2, [r0, #8]
{
    427c:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    427e:	e892 0003 	ldmia.w	r2, {r0, r1}
    4282:	e883 0003 	stmia.w	r3, {r0, r1}
}
    4286:	2000      	movs	r0, #0
    4288:	4770      	bx	lr

0000428a <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
    428a:	f7ff bd9e 	b.w	3dca <z_clock_idle_exit>

0000428e <z_is_thread_ready>:
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    428e:	7b43      	ldrb	r3, [r0, #13]
    4290:	06db      	lsls	r3, r3, #27
    4292:	bf03      	ittte	eq
    4294:	6980      	ldreq	r0, [r0, #24]
    4296:	fab0 f080 	clzeq	r0, r0
    429a:	0940      	lsreq	r0, r0, #5
    429c:	2000      	movne	r0, #0
}
    429e:	4770      	bx	lr

000042a0 <z_unpend_thread_no_timeout>:
{
    42a0:	b538      	push	{r3, r4, r5, lr}
    42a2:	4604      	mov	r4, r0
	__asm__ volatile(
    42a4:	f04f 0320 	mov.w	r3, #32
    42a8:	f3ef 8511 	mrs	r5, BASEPRI
    42ac:	f383 8811 	msr	BASEPRI, r3
    42b0:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    42b4:	4601      	mov	r1, r0
    42b6:	6880      	ldr	r0, [r0, #8]
    42b8:	f7fe fcbc 	bl	2c34 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    42bc:	7b63      	ldrb	r3, [r4, #13]
    42be:	f023 0302 	bic.w	r3, r3, #2
    42c2:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    42c4:	f385 8811 	msr	BASEPRI, r5
    42c8:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    42cc:	2300      	movs	r3, #0
    42ce:	60a3      	str	r3, [r4, #8]
}
    42d0:	bd38      	pop	{r3, r4, r5, pc}

000042d2 <z_reschedule>:
{
    42d2:	b508      	push	{r3, lr}
	if (resched()) {
    42d4:	f7fe fc48 	bl	2b68 <resched>
    42d8:	b120      	cbz	r0, 42e4 <z_reschedule+0x12>
    42da:	4608      	mov	r0, r1
}
    42dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    42e0:	f7fd baea 	b.w	18b8 <__swap>
    42e4:	f381 8811 	msr	BASEPRI, r1
    42e8:	f3bf 8f6f 	isb	sy
    42ec:	bd08      	pop	{r3, pc}

000042ee <z_reschedule_irqlock>:
{
    42ee:	b508      	push	{r3, lr}
    42f0:	4602      	mov	r2, r0
	if (resched()) {
    42f2:	f7fe fc39 	bl	2b68 <resched>
    42f6:	b120      	cbz	r0, 4302 <z_reschedule_irqlock+0x14>
    42f8:	4610      	mov	r0, r2
}
    42fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    42fe:	f7fd badb 	b.w	18b8 <__swap>
    4302:	f382 8811 	msr	BASEPRI, r2
    4306:	f3bf 8f6f 	isb	sy
    430a:	bd08      	pop	{r3, pc}

0000430c <z_reschedule_unlocked>:
	__asm__ volatile(
    430c:	f04f 0320 	mov.w	r3, #32
    4310:	f3ef 8011 	mrs	r0, BASEPRI
    4314:	f383 8811 	msr	BASEPRI, r3
    4318:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(z_arch_irq_lock());
    431c:	f7ff bfe7 	b.w	42ee <z_reschedule_irqlock>

00004320 <z_priq_dumb_best>:
	return list->head == list;
    4320:	6803      	ldr	r3, [r0, #0]
}
    4322:	4298      	cmp	r0, r3
    4324:	bf14      	ite	ne
    4326:	4618      	movne	r0, r3
    4328:	2000      	moveq	r0, #0
    432a:	4770      	bx	lr

0000432c <z_thread_timeout>:
	if (th->base.pended_on != NULL) {
    432c:	f850 3c10 	ldr.w	r3, [r0, #-16]
{
    4330:	b570      	push	{r4, r5, r6, lr}
    4332:	4604      	mov	r4, r0
	struct k_thread *th = CONTAINER_OF(to, struct k_thread, base.timeout);
    4334:	f1a0 0518 	sub.w	r5, r0, #24
	if (th->base.pended_on != NULL) {
    4338:	b1cb      	cbz	r3, 436e <z_thread_timeout+0x42>
    433a:	f04f 0320 	mov.w	r3, #32
    433e:	f3ef 8611 	mrs	r6, BASEPRI
    4342:	f383 8811 	msr	BASEPRI, r3
    4346:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    434a:	4629      	mov	r1, r5
    434c:	f850 0c10 	ldr.w	r0, [r0, #-16]
    4350:	f7fe fc70 	bl	2c34 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4354:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    4358:	f023 0302 	bic.w	r3, r3, #2
    435c:	f804 3c0b 	strb.w	r3, [r4, #-11]
	__asm__ volatile(
    4360:	f386 8811 	msr	BASEPRI, r6
    4364:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    4368:	2300      	movs	r3, #0
    436a:	f844 3c10 	str.w	r3, [r4, #-16]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    436e:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    4372:	f023 0314 	bic.w	r3, r3, #20
    4376:	f804 3c0b 	strb.w	r3, [r4, #-11]
	if (z_is_thread_ready(thread)) {
    437a:	4628      	mov	r0, r5
    437c:	f7ff ff87 	bl	428e <z_is_thread_ready>
    4380:	b120      	cbz	r0, 438c <z_thread_timeout+0x60>
		z_add_thread_to_ready_q(thread);
    4382:	4628      	mov	r0, r5
}
    4384:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4388:	f7fe bca4 	b.w	2cd4 <z_add_thread_to_ready_q>
    438c:	bd70      	pop	{r4, r5, r6, pc}

0000438e <z_unpend_first_thread>:
{
    438e:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4390:	f04f 0320 	mov.w	r3, #32
    4394:	f3ef 8211 	mrs	r2, BASEPRI
    4398:	f383 8811 	msr	BASEPRI, r3
    439c:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
    43a0:	f7ff ffbe 	bl	4320 <z_priq_dumb_best>
    43a4:	4604      	mov	r4, r0
	__asm__ volatile(
    43a6:	f382 8811 	msr	BASEPRI, r2
    43aa:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    43ae:	b1c8      	cbz	r0, 43e4 <z_unpend_first_thread+0x56>
	__asm__ volatile(
    43b0:	f04f 0320 	mov.w	r3, #32
    43b4:	f3ef 8511 	mrs	r5, BASEPRI
    43b8:	f383 8811 	msr	BASEPRI, r3
    43bc:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    43c0:	4601      	mov	r1, r0
    43c2:	6880      	ldr	r0, [r0, #8]
    43c4:	f7fe fc36 	bl	2c34 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    43c8:	7b63      	ldrb	r3, [r4, #13]
    43ca:	f023 0302 	bic.w	r3, r3, #2
    43ce:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    43d0:	f385 8811 	msr	BASEPRI, r5
    43d4:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    43d8:	2300      	movs	r3, #0
    43da:	60a3      	str	r3, [r4, #8]
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    43dc:	f104 0018 	add.w	r0, r4, #24
    43e0:	f000 f834 	bl	444c <z_abort_timeout>
}
    43e4:	4620      	mov	r0, r4
    43e6:	bd38      	pop	{r3, r4, r5, pc}

000043e8 <z_is_thread_ready>:
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    43e8:	7b43      	ldrb	r3, [r0, #13]
    43ea:	06db      	lsls	r3, r3, #27
    43ec:	bf03      	ittte	eq
    43ee:	6980      	ldreq	r0, [r0, #24]
    43f0:	fab0 f080 	clzeq	r0, r0
    43f4:	0940      	lsreq	r0, r0, #5
    43f6:	2000      	movne	r0, #0
}
    43f8:	4770      	bx	lr

000043fa <z_impl_k_busy_wait>:
	z_arch_busy_wait(usec_to_wait);
    43fa:	f7fc bc71 	b.w	ce0 <z_arch_busy_wait>

000043fe <z_thread_single_abort>:
	if (thread->fn_abort != NULL) {
    43fe:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
    4400:	b510      	push	{r4, lr}
    4402:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    4404:	b103      	cbz	r3, 4408 <z_thread_single_abort+0xa>
		thread->fn_abort();
    4406:	4798      	blx	r3
	if (z_is_thread_ready(thread)) {
    4408:	4620      	mov	r0, r4
    440a:	f7ff ffed 	bl	43e8 <z_is_thread_ready>
    440e:	b138      	cbz	r0, 4420 <z_thread_single_abort+0x22>
		z_remove_thread_from_ready_q(thread);
    4410:	4620      	mov	r0, r4
    4412:	f7fe fd0b 	bl	2e2c <z_remove_thread_from_ready_q>
	thread->base.thread_state |= _THREAD_DEAD;
    4416:	7b63      	ldrb	r3, [r4, #13]
    4418:	f043 0308 	orr.w	r3, r3, #8
    441c:	7363      	strb	r3, [r4, #13]
}
    441e:	bd10      	pop	{r4, pc}
		if (z_is_thread_pending(thread)) {
    4420:	7b63      	ldrb	r3, [r4, #13]
    4422:	079b      	lsls	r3, r3, #30
    4424:	d502      	bpl.n	442c <z_thread_single_abort+0x2e>
			z_unpend_thread_no_timeout(thread);
    4426:	4620      	mov	r0, r4
    4428:	f7ff ff3a 	bl	42a0 <z_unpend_thread_no_timeout>
		if (z_is_thread_timeout_active(thread)) {
    442c:	69a3      	ldr	r3, [r4, #24]
    442e:	2b00      	cmp	r3, #0
    4430:	d0f1      	beq.n	4416 <z_thread_single_abort+0x18>
    4432:	f104 0018 	add.w	r0, r4, #24
    4436:	f000 f809 	bl	444c <z_abort_timeout>
    443a:	e7ec      	b.n	4416 <z_thread_single_abort+0x18>

0000443c <z_init_thread_base>:
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       u32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (u8_t)options;
    443c:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (u8_t)initial_state;

	thread_base->prio = priority;

	thread_base->sched_locked = 0;
    443e:	2300      	movs	r3, #0
	thread_base->thread_state = (u8_t)initial_state;
    4440:	7342      	strb	r2, [r0, #13]
	thread_base->prio = priority;
    4442:	7381      	strb	r1, [r0, #14]
	thread_base->sched_locked = 0;
    4444:	73c3      	strb	r3, [r0, #15]
	node->prev = NULL;
    4446:	e9c0 3306 	strd	r3, r3, [r0, #24]

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    444a:	4770      	bx	lr

0000444c <z_abort_timeout>:
{
    444c:	b510      	push	{r4, lr}
	__asm__ volatile(
    444e:	f04f 0220 	mov.w	r2, #32
    4452:	f3ef 8411 	mrs	r4, BASEPRI
    4456:	f382 8811 	msr	BASEPRI, r2
    445a:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    445e:	6803      	ldr	r3, [r0, #0]
    4460:	b13b      	cbz	r3, 4472 <z_abort_timeout+0x26>
			remove_timeout(to);
    4462:	f7fe ff5d 	bl	3320 <remove_timeout>
			ret = 0;
    4466:	2000      	movs	r0, #0
	__asm__ volatile(
    4468:	f384 8811 	msr	BASEPRI, r4
    446c:	f3bf 8f6f 	isb	sy
}
    4470:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    4472:	f06f 0015 	mvn.w	r0, #21
    4476:	e7f7      	b.n	4468 <z_abort_timeout+0x1c>

00004478 <z_get_next_timeout_expiry>:
{
    4478:	b510      	push	{r4, lr}
	__asm__ volatile(
    447a:	f04f 0320 	mov.w	r3, #32
    447e:	f3ef 8411 	mrs	r4, BASEPRI
    4482:	f383 8811 	msr	BASEPRI, r3
    4486:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    448a:	f7fe ff5f 	bl	334c <next_timeout>
	__asm__ volatile(
    448e:	f384 8811 	msr	BASEPRI, r4
    4492:	f3bf 8f6f 	isb	sy
}
    4496:	bd10      	pop	{r4, pc}

00004498 <z_set_timeout_expiry>:
{
    4498:	b570      	push	{r4, r5, r6, lr}
    449a:	4604      	mov	r4, r0
    449c:	460e      	mov	r6, r1
	__asm__ volatile(
    449e:	f04f 0320 	mov.w	r3, #32
    44a2:	f3ef 8511 	mrs	r5, BASEPRI
    44a6:	f383 8811 	msr	BASEPRI, r3
    44aa:	f3bf 8f6f 	isb	sy
		int next = next_timeout();
    44ae:	f7fe ff4d 	bl	334c <next_timeout>
		if (sooner && !imminent) {
    44b2:	42a0      	cmp	r0, r4
    44b4:	dd05      	ble.n	44c2 <z_set_timeout_expiry+0x2a>
    44b6:	2801      	cmp	r0, #1
    44b8:	dd03      	ble.n	44c2 <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, idle);
    44ba:	4631      	mov	r1, r6
    44bc:	4620      	mov	r0, r4
    44be:	f7fd f989 	bl	17d4 <z_clock_set_timeout>
	__asm__ volatile(
    44c2:	f385 8811 	msr	BASEPRI, r5
    44c6:	f3bf 8f6f 	isb	sy
}
    44ca:	bd70      	pop	{r4, r5, r6, pc}

000044cc <z_tick_get_32>:

u32_t z_tick_get_32(void)
{
    44cc:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (u32_t)z_tick_get();
    44ce:	f7fe ffff 	bl	34d0 <z_tick_get>
#else
	return (u32_t)curr_tick;
#endif
}
    44d2:	bd08      	pop	{r3, pc}

000044d4 <_OffsetAbsSyms>:
					    sizeof(struct _preempt_float));
#else
GEN_ABSOLUTE_SYM(_K_THREAD_NO_FLOAT_SIZEOF, sizeof(struct k_thread));
#endif

GEN_ABS_SYM_END
    44d4:	4770      	bx	lr
