{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649944589815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649944589820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 21:56:29 2022 " "Processing started: Thu Apr 14 21:56:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649944589820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649944589820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OV5640 -c OV5640 " "Command: quartus_sta OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649944589820 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1649944589895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649944590143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649944590143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590188 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gbo1 " "Entity dcfifo_gbo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649944590467 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649944590467 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649944590467 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1649944590467 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OV5640.sdc " "Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649944590477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590477 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649944590478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649944590478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649944590478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649944590478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1649944590478 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649944590478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK " "create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649944590481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2\|clock_20k cmos2_reg_config:cmos_config_2\|clock_20k " "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2\|clock_20k cmos2_reg_config:cmos_config_2\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649944590481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK " "create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649944590481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1\|clock_20k cmos2_reg_config:cmos_config_1\|clock_20k " "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1\|clock_20k cmos2_reg_config:cmos_config_1\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649944590481 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649944590481 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649944590501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649944590503 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649944590504 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649944590516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649944590599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649944590599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.177 " "Worst-case setup slack is -4.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.177            -139.809 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -4.177            -139.809 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.981            -143.171 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -3.981            -143.171 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.662            -185.376 CMOS2_PCLK  " "   -3.662            -185.376 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.215            -172.520 CMOS1_PCLK  " "   -3.215            -172.520 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205              -2.205 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.205              -2.205 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.265               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.923               0.000 CLOCK_50  " "   12.923               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.096               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   32.096               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.064 " "Worst-case hold slack is -1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064              -2.126 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.064              -2.126 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 CMOS2_PCLK  " "    0.389               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.420               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.447               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.452               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLOCK_50  " "    0.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.453               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 CMOS1_PCLK  " "    0.480               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.851 " "Worst-case recovery slack is -4.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.851            -835.355 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.851            -835.355 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634             -59.939 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.634             -59.939 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.011            -205.147 CMOS1_PCLK  " "   -3.011            -205.147 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802            -212.994 CMOS2_PCLK  " "   -2.802            -212.994 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004             -17.554 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.004             -17.554 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911             -14.442 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -0.911             -14.442 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.167               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.167               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.831 " "Worst-case removal slack is 0.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.831               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.037               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    1.037               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481               0.000 CMOS1_PCLK  " "    1.481               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 CMOS2_PCLK  " "    1.600               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.949               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.949               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.630               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.630               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.863               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.863               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.164 CMOS1_PCLK  " "   -3.201            -184.164 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.164 CMOS2_PCLK  " "   -3.201            -184.164 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.687               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 CLOCK_50  " "    9.783               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.554               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.554               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.556               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.556               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944590631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944590631 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649944590900 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649944590900 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649944590911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649944590941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649944591507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649944591776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649944591816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649944591816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.869 " "Worst-case setup slack is -3.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.869            -127.529 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -3.869            -127.529 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.656            -130.218 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -3.656            -130.218 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.420            -170.084 CMOS2_PCLK  " "   -3.420            -170.084 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.937            -154.270 CMOS1_PCLK  " "   -2.937            -154.270 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927              -1.927 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.927              -1.927 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.319               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.238               0.000 CLOCK_50  " "   13.238               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.440               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   32.440               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944591823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.044 " "Worst-case hold slack is -1.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044              -2.088 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.044              -2.088 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CMOS2_PCLK  " "    0.312               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.381               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.401               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.401               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 CMOS1_PCLK  " "    0.430               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944591841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.357 " "Worst-case recovery slack is -4.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.357            -768.322 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.357            -768.322 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.296             -54.035 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.296             -54.035 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.844            -184.717 CMOS1_PCLK  " "   -2.844            -184.717 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622            -191.240 CMOS2_PCLK  " "   -2.622            -191.240 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849             -13.872 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -0.849             -13.872 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770             -11.422 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -0.770             -11.422 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.539               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.539               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944591851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.707 " "Worst-case removal slack is 0.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.707               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.856               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 CMOS1_PCLK  " "    1.210               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.320               0.000 CMOS2_PCLK  " "    1.320               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.871               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.871               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.315               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.315               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.603               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.603               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944591861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -185.739 CMOS2_PCLK  " "   -3.201            -185.739 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -185.104 CMOS1_PCLK  " "   -3.201            -185.104 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.666               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.666               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.773               0.000 CLOCK_50  " "    9.773               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.533               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.533               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.525               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.525               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944591869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944591869 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649944592297 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649944592297 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649944592312 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649944592480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649944592492 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649944592492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.235 " "Worst-case setup slack is -1.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235             -33.491 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.235             -33.491 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217             -36.827 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.217             -36.827 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096              -1.096 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.096              -1.096 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986             -32.710 CMOS2_PCLK  " "   -0.986             -32.710 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791             -30.780 CMOS1_PCLK  " "   -0.791             -30.780 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.061               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.648               0.000 CLOCK_50  " "   16.648               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.416               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.416               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944592505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.513 " "Worst-case hold slack is -0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -1.025 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.513              -1.025 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.145               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CMOS2_PCLK  " "    0.150               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.154               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 CMOS1_PCLK  " "    0.165               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.186               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.187               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944592527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.191 " "Worst-case recovery slack is -2.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191            -376.842 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.191            -376.842 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508             -24.838 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.508             -24.838 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885             -50.460 CMOS1_PCLK  " "   -0.885             -50.460 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.840             -51.358 CMOS2_PCLK  " "   -0.840             -51.358 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -0.001              -0.001 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.081               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.242               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.242               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944592543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.339               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.480               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 CMOS1_PCLK  " "    0.638               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 CMOS2_PCLK  " "    0.698               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.706               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.140               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.278               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944592560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.206 CMOS1_PCLK  " "   -3.000            -125.206 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -123.888 CMOS2_PCLK  " "   -3.000            -123.888 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.000             -46.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.000             -46.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 CLOCK_50  " "    9.435               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.593               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.593               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.622               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.622               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649944592574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649944592574 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649944593152 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649944593152 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649944593587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649944593589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649944593790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 21:56:33 2022 " "Processing ended: Thu Apr 14 21:56:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649944593790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649944593790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649944593790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649944593790 ""}
