
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+8 (git sha1 1cceaa2a8, g++ 12.2.0-14+deb12u1 -fPIC -O3)

1. Executing Verilog-2005 frontend: ../rtl/dsp.v
Parsing Verilog input from `../rtl/dsp.v' to AST representation.
verilog frontend filename ../rtl/dsp.v
Generating RTLIL representation for module `\booth_radix8_multiplier'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier

2.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../rtl/dsp.v:27$2 in module booth_radix8_multiplier.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.
     1/5: $0\done[0:0]
     2/5: $0\req_r[0:0]
     3/5: $0\b_r[15:0]
     4/5: $0\a_r[15:0]
     5/5: $0\product[31:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\booth_radix8_multiplier.\product' using process `\booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.
  created $adff cell `$procdff$29' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier.\done' using process `\booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.
  created $adff cell `$procdff$34' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier.\a_r' using process `\booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.
  created $adff cell `$procdff$39' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier.\b_r' using process `\booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.
  created $adff cell `$procdff$44' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier.\req_r' using process `\booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.
  created $adff cell `$procdff$49' with positive edge clock and positive level reset.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.
Removing empty process `booth_radix8_multiplier.$proc$../rtl/dsp.v:27$2'.
Cleaned up 2 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.
<suppressed ~10 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.
<suppressed ~2 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$9: \req_r -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
    Consolidated identical input bits for $mux cell $procmux$9:
      Old ports: A=1'0, B=1'0, Y=$procmux$9_Y
      New connections: $procmux$9_Y = 1'0
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

4.6. Executing OPT_SHARE pass.

4.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$44 ($adff) from module booth_radix8_multiplier (D = \b, Q = \b_r).
Adding EN signal on $procdff$39 ($adff) from module booth_radix8_multiplier (D = \a, Q = \a_r).
Adding EN signal on $procdff$29 ($adff) from module booth_radix8_multiplier (D = $mul$../rtl/dsp.v:25$1_Y, Q = \product).

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..
Removed 6 unused cells and 31 unused wires.
<suppressed ~7 debug messages>

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.
<suppressed ~1 debug messages>

4.10. Rerunning OPT passes. (Maybe there is more to do..)

4.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

4.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

4.14. Executing OPT_SHARE pass.

4.15. Executing OPT_DFF pass (perform DFF optimizations).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

4.18. Rerunning OPT passes. (Maybe there is more to do..)

4.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

4.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

4.22. Executing OPT_SHARE pass.

4.23. Executing OPT_DFF pass (perform DFF optimizations).

4.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

4.26. Finished fast OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing FSM_OPT pass (simple optimizations of FSMs).

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

8.6. Executing OPT_SHARE pass.

8.7. Executing OPT_DFF pass (perform DFF optimizations).

8.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

8.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

8.10. Finished fast OPT passes. (There is nothing left to do.)

9. Executing FLATTEN pass (flatten design).

10. Printing statistics.

=== booth_radix8_multiplier ===

        +----------Local Count, excluding submodules.
        | 
       14 wires
      136 wire bits
       11 public wires
      133 public wire bits
        7 ports
       68 port bits
        9 cells
        2   $adff
        3   $adffe
        1   $mul
        1   $mux
        1   $not
        1   $reduce_and

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/cells_sim.v
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier

11.2.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier
Removed 0 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).

11.3.5. Executing PROC_ARST pass (detect async resets in processes).

11.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

11.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

11.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.3.9. Executing PROC_DFF pass (convert process syncs to FFs).

11.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.4. Executing FLATTEN pass (flatten design).

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.9. Executing CHECK pass (checking for obvious problems).
Checking module booth_radix8_multiplier...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.10.9. Finished fast OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.12.9. Finished fast OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module booth_radix8_multiplier:
  creating $macc model for $mul$../rtl/dsp.v:25$1 ($mul).
  creating $macc cell for $mul$../rtl/dsp.v:25$1: $auto$alumacc.cc:382:replace_macc$438
  created 0 $alu and 1 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.21.9. Finished fast OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/brams_map.v
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

11.25.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/spram_map.v
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

11.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.29.9. Finished fast OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/arith_map.v
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc_v2.
  add \a_r * \b_r (16x16 bits, signed)
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~229 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.
<suppressed ~843 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
<suppressed ~1233 debug messages>
Removed a total of 411 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..
Removed 73 unused cells and 168 unused wires.
<suppressed ~74 debug messages>

11.32.5. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier.$auto$maccmap.cc:240:synth$616.slice[0].carry: CO=1'0

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier.$auto$maccmap.cc:240:synth$616.slice[1].carry: CO=1'0

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.33.12. Rerunning OPT passes. (Removed registers in this run.)

11.33.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier.$auto$maccmap.cc:240:synth$616.slice[2].carry: CO=1'0

11.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.33.16. Executing OPT_DFF pass (perform DFF optimizations).

11.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.33.18. Rerunning OPT passes. (Removed registers in this run.)

11.33.19. Running ICE40 specific optimizations.

11.33.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.33.22. Executing OPT_DFF pass (perform DFF optimizations).

11.33.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.33.24. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/ff_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
No more expansions possible.
<suppressed ~88 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping booth_radix8_multiplier.$auto$maccmap.cc:240:synth$616.slice[0].carry ($lut).
Mapping booth_radix8_multiplier.$auto$maccmap.cc:240:synth$616.slice[1].carry ($lut).
Mapping booth_radix8_multiplier.$auto$maccmap.cc:240:synth$616.slice[2].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.
<suppressed ~39 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
<suppressed ~204 debug messages>
Removed a total of 68 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..
Removed 3 unused cells and 471 unused wires.
<suppressed ~4 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.38.12. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/abc9_model.v
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

11.41. Executing ABC9 pass.

11.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

11.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

11.41.3. Executing PROC pass (convert processes to netlists).

11.41.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.41.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$248 in module SB_DFFER.
Removed a total of 0 dead cases.

11.41.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.41.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$251'.
  Set init value: \Q = 1'0

11.41.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$248'.

11.41.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.41.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$251'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$248'.
     1/1: $0\Q[0:0]

11.41.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.41.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$248'.
  created $adff cell `$procdff$3993' with positive edge clock and positive level reset.

11.41.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.41.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$251'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$248'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$248'.
Cleaned up 1 empty switch.

11.41.4. Executing PROC pass (convert processes to netlists).

11.41.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.41.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$232 in module SB_DFFR.
Removed a total of 0 dead cases.

11.41.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

11.41.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$234'.
  Set init value: \Q = 1'0

11.41.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$232'.

11.41.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

11.41.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$234'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$232'.
     1/1: $0\Q[0:0]

11.41.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.41.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$232'.
  created $adff cell `$procdff$3996' with positive edge clock and positive level reset.

11.41.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.41.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$234'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$232'.
Cleaned up 0 empty switches.

11.41.5. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module booth_radix8_multiplier.
Found 0 SCCs.

11.41.6. Executing ABC9_OPS pass (helper functions for ABC9).

11.41.7. Executing TECHMAP pass (map to technology primitives).

11.41.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

11.41.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~132 debug messages>

11.41.8. Executing OPT pass (performing simple optimizations).

11.41.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

11.41.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

11.41.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.41.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFR.
Performed a total of 0 changes.

11.41.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

11.41.8.6. Executing OPT_DFF pass (perform DFF optimizations).

11.41.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFR..

11.41.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

11.41.8.9. Finished fast OPT passes. (There is nothing left to do.)

11.41.9. Executing TECHMAP pass (map to technology primitives).

11.41.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

11.41.9.2. Continuing TECHMAP pass.
Using template SB_DFFR for cells of type SB_DFFR.
Using template SB_DFFER for cells of type SB_DFFER.
No more expansions possible.
<suppressed ~70 debug messages>

11.41.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

11.41.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

11.41.12. Executing ABC9_OPS pass (helper functions for ABC9).

11.41.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

11.41.14. Executing TECHMAP pass (map to technology primitives).

11.41.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

11.41.14.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~151 debug messages>

11.41.15. Executing OPT pass (performing simple optimizations).

11.41.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.
<suppressed ~4 debug messages>

11.41.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

11.41.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.41.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

11.41.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.41.15.6. Executing OPT_DFF pass (perform DFF optimizations).

11.41.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

11.41.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.41.15.9. Rerunning OPT passes. (Maybe there is more to do..)

11.41.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.41.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier.
Performed a total of 0 changes.

11.41.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier'.
Removed a total of 0 cells.

11.41.15.13. Executing OPT_DFF pass (perform DFF optimizations).

11.41.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier..

11.41.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier.

11.41.15.16. Finished fast OPT passes. (There is nothing left to do.)

11.41.16. Executing AIGMAP pass (map logic to AIG).
Module booth_radix8_multiplier: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       5 $_MUX_
       2 $_OR_
  not replaced 3 cell types:
       2 $_AND_
       1 $_NOT_
       8 $specify2

11.41.17. Executing AIGMAP pass (map logic to AIG).
Module booth_radix8_multiplier: replaced 850 cells with 5164 new cells, skipped 1013 cells.
  replaced 3 cell types:
       1 $_MUX_
     262 $_OR_
     587 $_XOR_
  not replaced 7 cell types:
     834 $_AND_
      18 $_NOT_
       2 SB_DFFR
      64 SB_DFFER
       2 SB_DFFR_$abc9_byp
      64 SB_DFFER_$abc9_byp
      29 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

11.41.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

11.41.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

11.41.17.3. Executing XAIGER backend.
<suppressed ~77 debug messages>
Extracted 2860 AND gates and 6299 wires from module `booth_radix8_multiplier' to a netlist network with 101 inputs and 68 outputs.

11.41.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

11.41.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    101/     68  and =    2280  lev =   25 (3.79)  mem = 0.04 MB  box = 95  bb = 66
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    101/     68  and =    2331  lev =   25 (3.77)  mem = 0.04 MB  ch =   86  box = 95  bb = 66
ABC: cst =       0  cls =     81  lit =      86  unused =    2389  proof =     0
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    2331.  Ch =    81.  Total mem =    0.42 MB. Peak cut mem =    0.03 MB.
ABC: P:  Del = 7593.00.  Ar =     894.0.  Edge =     3009.  Cut =    23836.  T =     0.00 sec
ABC: P:  Del = 7593.00.  Ar =     893.0.  Edge =     3072.  Cut =    23490.  T =     0.00 sec
ABC: P:  Del = 7593.00.  Ar =     921.0.  Edge =     2926.  Cut =    23897.  T =     0.00 sec
ABC: F:  Del = 7593.00.  Ar =     785.0.  Edge =     2686.  Cut =    19593.  T =     0.00 sec
ABC: A:  Del = 7593.00.  Ar =     771.0.  Edge =     2577.  Cut =    20541.  T =     0.00 sec
ABC: A:  Del = 7593.00.  Ar =     767.0.  Edge =     2565.  Cut =    21072.  T =     0.00 sec
ABC: Total time =     0.03 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    101/     68  and =    4456  lev =   26 (3.76)  mem = 0.06 MB  box = 95  bb = 66
ABC: Mapping (K=4)  :  lut =    749  edge =    2512  lev =    8 (1.17)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   26  mem = 0.03 MB
ABC: LUT = 749 : 2=118 15.8 %  3=248 33.1 %  4=383 51.1 %  Ave = 3.35
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.85 seconds, total: 1.85 seconds

11.41.17.6. Executing AIGER frontend.
<suppressed ~350 debug messages>
Removed 7701 unused cells and 8271 unused wires.

11.41.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      750
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:        2
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:       64
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:       29
ABC RESULTS:           input signals:       71
ABC RESULTS:          output signals:        6
Removing temp directory.

11.41.18. Executing TECHMAP pass (map to technology primitives).

11.41.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

11.41.18.2. Continuing TECHMAP pass.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
No more expansions possible.
<suppressed ~103 debug messages>

11.42. Executing ICE40_WRAPCARRY pass (wrap carries).

11.43. Executing TECHMAP pass (map to technology primitives).

11.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/ff_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 31 unused cells and 6458 unused wires.

11.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      779
  1-LUT                1
  2-LUT              118
  3-LUT              277
  4-LUT              383
  with \SB_CARRY    (#0)   28
  with \SB_CARRY    (#1)   28

Eliminating LUTs.
Number of LUTs:      779
  1-LUT                1
  2-LUT              118
  3-LUT              277
  4-LUT              383
  with \SB_CARRY    (#0)   28
  with \SB_CARRY    (#1)   28

Combining LUTs.
Number of LUTs:      779
  1-LUT                1
  2-LUT              118
  3-LUT              277
  4-LUT              383
  with \SB_CARRY    (#0)   28
  with \SB_CARRY    (#1)   28

Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~2055 debug messages>

11.45. Executing TECHMAP pass (map to technology primitives).

11.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/cells_map.v
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.45.2. Continuing TECHMAP pass.
Using template $paramod$dcfc23e7d6bcd26b82233688fdfbe92480ddfdcf\$lut for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$8708152d32d73d5e40ac92c85e6042c8a97c7d46\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$c01d1f1a2c22a23f58c65a92a9c94eaeebcde834\$lut for cells of type $lut.
Using template $paramod$61af77eed7f358aa49c13132fc0b60ac3ba6c211\$lut for cells of type $lut.
Using template $paramod$f4c73d849f7d47805ca1aefb950c4e26e4eae9d0\$lut for cells of type $lut.
Using template $paramod$011998c9bc40e79d3b9378981668ce5683b7cfe4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$ca8f22bcd60a7f9ff326fb6688026c34f5df0032\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001101 for cells of type $lut.
Using template $paramod$fde34d7b7d817d093917fab37479be42cf9a4427\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$239a649c3c5dcff42e28a38401931acf401ef810\$lut for cells of type $lut.
Using template $paramod$ee55d4d1d1d7325f58dbdbfce0ec75c463d4291c\$lut for cells of type $lut.
Using template $paramod$3fbf9e179448527cc5870685155541058c0f9f7a\$lut for cells of type $lut.
Using template $paramod$e7ade07d41bdc1149ec42882050458c66e4e5b4b\$lut for cells of type $lut.
Using template $paramod$2991a9166162362f9843a52417028067813fc539\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$08a5251094e6791f0c6a19a79c33ed46d064f1e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$94775d1003fd9a8c5868b35a33db1df43efa5b1a\$lut for cells of type $lut.
Using template $paramod$682dcf7a44e09cdf417bc55247ac658426f4c8e6\$lut for cells of type $lut.
Using template $paramod$a81cf453a316218febe7a33c0cf3157f69dfa7dc\$lut for cells of type $lut.
Using template $paramod$74896d5916b54059928d3e3a06a0d62a2b582a8d\$lut for cells of type $lut.
Using template $paramod$50b99034fbf984a51c265442496081454147f31e\$lut for cells of type $lut.
Using template $paramod$3f6fe0730f7978b946a57d55a78e206b053e637b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$c2db175d8428e2fa05b12a95abc070d68dfb855e\$lut for cells of type $lut.
Using template $paramod$7f86a259a7cf46ca8099838af83e6a0981877ae2\$lut for cells of type $lut.
Using template $paramod$348e2e3c2386524c4c07656cb22e89d0405fecdc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$1343edce7d3a957b4ed0f1f83825df9a2e0b3f18\$lut for cells of type $lut.
Using template $paramod$4f32aeb0f34bfcaf9a20a9a4cf912254f20815fe\$lut for cells of type $lut.
Using template $paramod$7c03b26c73478ecb1b7fb0017db3d8ee4c9a9376\$lut for cells of type $lut.
Using template $paramod$01c2ba0d5fa454e49f20c5667ef7cfab937f9ed6\$lut for cells of type $lut.
Using template $paramod$bdb40c0ae556f7ad752dbfe2273cf4f2265f7b32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$e96de5e9fcce737e52eacf39c70c8f533dc27d63\$lut for cells of type $lut.
Using template $paramod$b1d51c0d972e3b43236c1c6aa73dc58843eb43e3\$lut for cells of type $lut.
Using template $paramod$610895a8fdbf27a4d2da55f6513bb969354802ea\$lut for cells of type $lut.
Using template $paramod$83dbb01e5f200dd2359b4ac7183ac80b0f267ba1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$2e2222461fa8d6f04456b90983e68514b0e7e272\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod$89ce1067ddd7d1b862c35a14cf05e043d151c807\$lut for cells of type $lut.
Using template $paramod$3fd12db03aeee29b04c450792ea328ef1bb1f18d\$lut for cells of type $lut.
Using template $paramod$5829f5d2a4c5757263ee6385c6142d3c7cf9e5be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$b30bebc72dd0e5d803f249e61f4e944f7b20c163\$lut for cells of type $lut.
Using template $paramod$2e242b3870fd1c78b14e7f95ffa17bf0b3a3339c\$lut for cells of type $lut.
Using template $paramod$74db7ebdc203ab2b8e34f5d81b5d1b49c6ee3ec6\$lut for cells of type $lut.
Using template $paramod$c3e1dc7b9e539f115f21c9fa61c94c4df05b91c1\$lut for cells of type $lut.
Using template $paramod$bb71bff1269f21262324e9e77ea2b51236b5cf06\$lut for cells of type $lut.
Using template $paramod$a70c36ce9c272ff5b653554a904c7bf311d2f478\$lut for cells of type $lut.
Using template $paramod$10cbe2c80384dc691259558410c90387381d311f\$lut for cells of type $lut.
Using template $paramod$60c57a531d15ac3dc4cc2d9845c81479cc8e53ec\$lut for cells of type $lut.
Using template $paramod$45bc8a035811672fb24512b03898abf475979d07\$lut for cells of type $lut.
Using template $paramod$069bb99fc8f293eec7931733dfd3002c879eb85e\$lut for cells of type $lut.
Using template $paramod$ff7561cfb7d3ae7112e6974b98c96c3d891737ce\$lut for cells of type $lut.
Using template $paramod$e87c652d68339e0a13e8ac3dd39fd0a21e0079b7\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$7a9616151969f4f9654bf5a68481165f59c92c10\$lut for cells of type $lut.
Using template $paramod$5ddde992c8bae5d379e77b9a4f3b5144d1540e49\$lut for cells of type $lut.
Using template $paramod$32582174d3246aca6abd55cef7ae70b536fc51d3\$lut for cells of type $lut.
Using template $paramod$718208d0d7c444e4924e09c40d40e7ac2bd4dfe6\$lut for cells of type $lut.
Using template $paramod$30ed249dae6143436a4e59031cad540c09f48fa9\$lut for cells of type $lut.
Using template $paramod$b2077130d89736f5191d0d24f7f6ffd3bddb0a2d\$lut for cells of type $lut.
Using template $paramod$21c681aae93c226cfbb227673a4e20ceb48574a6\$lut for cells of type $lut.
Using template $paramod$ede67ae6159d4864b11272c4fe0692c3419120cd\$lut for cells of type $lut.
Using template $paramod$679c0497bd344cd028193ec8906efb780eb00cd8\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$d11f22ba2cf503b6cb541175373625cc717fad0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$c1fb529d4c7062138a3eb24bdd225005a2bb75d8\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$46b297b8d09c107ed57a42cc2acdf4821b11c625\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010010 for cells of type $lut.
Using template $paramod$ef14303192218c8dd28cb97c03357085cb7c4d4d\$lut for cells of type $lut.
Using template $paramod$ff9cf957b3b216c0e170006ce4c69c4a5c443295\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~2186 debug messages>
Removed 0 unused cells and 1961 unused wires.

11.46. Executing AUTONAME pass.
Renamed 1278 objects in module booth_radix8_multiplier (347 iterations).
<suppressed ~1278 debug messages>

11.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `booth_radix8_multiplier'. Setting top module to booth_radix8_multiplier.

11.47.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier

11.47.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier
Removed 0 unused modules.

11.48. Printing statistics.

=== booth_radix8_multiplier ===

        +----------Local Count, excluding submodules.
        | 
      413 wires
     1377 wire bits
      413 public wires
     1377 public wire bits
        7 ports
       68 port bits
      873 submodules
       28   SB_CARRY
       64   SB_DFFER
        2   SB_DFFR
      779   SB_LUT4

=== design hierarchy ===

        +----------Count including submodules.
        | 
        - booth_radix8_multiplier

        +----------Count including submodules.
        | 
      413 wires
     1377 wire bits
      413 public wires
     1377 public wire bits
        7 ports
       68 port bits
        - memories
        - memory bits
        - processes
        - cells
      873 submodules
       28   SB_CARRY
       64   SB_DFFER
        2   SB_DFFR
      779   SB_LUT4

11.49. Executing CHECK pass (checking for obvious problems).
Checking module booth_radix8_multiplier...
Found and reported 0 problems.

11.50. Executing JSON backend.

End of script. Logfile hash: 3b7a0db573, CPU: user 1.31s system 0.02s, MEM: 45.93 MB peak
Yosys 0.60+8 (git sha1 1cceaa2a8, g++ 12.2.0-14+deb12u1 -fPIC -O3)
Time spent: 58% 1x abc9_exe (1 sec), 9% 21x read_verilog (0 sec), ...
