# SystemVerilog Tutorial

SystemVerilog study



The based study material:
[SystemVerilog Tutorial](http://www.asic-world.com/systemverilog/tutorial.html)
Simulators:VCS

The example in the note could be run in EDA PlayGround:[EDA PlayGround](http://www.edaplayground.com/home)



Directory:

- [Literal Values](https://github.com/chenpup/SV/blob/master/note/Literal%20Values.md)
