THCV235_THCV236_Rev.3.40_E
                                                                THCV235 and THCV236
                                                  SerDes transmitter and receiver with bi-directional transceiver
General Description                                                          Features
                                                                                  Color depth selectable:24/32bit
  The THCV235 and THCV236 are designed to                                         RGB YCbCr422 color space conversion
support video data transmission between the host and                               function
display.                                                                          Wide frequency range
  One high-speed lane can carry up to 32bit data and
                                                                                  AC coupling for high-speed lanes
3bits of synchronizing signals at a pixel clock
                                                                                  CDR requires no external frequency reference
frequency from 6MHz to 160MHz by converting
RGB444 to YCbCr422.                                                               Wide range supply voltage from 1.7V to 3.6V
  The chipset, which has one high-speed data lane,                                Additional spread spectrum on data stream
can transmit video data up to 1080p/60Hz.                                         2-wire serial interface bridge function(400kbps)
The maximum serial data rate is 4.00Gbps/lane.                                    Remote side GPIO control and monitoring
                                                                                  Low speed data bridge function
                                                                                  QFN64(9mm x 9mm) with exposed pad ground
                                                                                  V-by-One® HS standard version1.4 compliant
                                                                                  EU RoHS compliant
Block Diagram
                                   THCV235                                                   THCV236
    D31-D0
                                                                                              Deserializer
                                                                  TXP       RXP                                                                    D31-D0
                                                   Serializer
    HSYNC
                    LVCMOS input                                                                                             LVCMOS output
                                                                                                                                                   HSYNC
                                    Formatter                                                                   Formatter
                                                                  TXN       RXN
    VSYNC                                                                                                                                          VSYNC
    DE                                                                                                                                             DE
    CLKIN
                                   RGB to YCbCr                                                               YCbCr to RGB
                                                                                                                                                   CLKOUT
                                                   PLL                                        CDR
                                                                  TCMP      RCMP
    Settings                                                                                                                                       Settings
                                    Controls                      TCMN      RCMN                         Controls
    2-wire I/F                                                                                                                                     2-wire I/F
    SDA/SCL                                                                                                                                        SDA/SCL
                                        OSC                                                                  OSC
                                        LDO                       CAPOUT                                     LDO                                   CAPOUT
                                                                  CAPINA                                                                           CAPINA
                                                                  CAPINP
Copyright©2016 THine Electronics, Inc.                                     1/68                                                              THine Electronics, Inc.
                                                                                                                                                   Security E


THCV235_THCV236_Rev.3.40_E
Contents Page
General Description .............................................................................................................................................. 1
Features .................................................................................................................................................................. 1
Block Diagram ....................................................................................................................................................... 1
Pin Configuration .................................................................................................................................................. 4
Pin Description ...................................................................................................................................................... 5
Functional Overview ........................................................................................................................................... 13
Functional Description ........................................................................................................................................ 13
  Internal Reference Output/Input Function (CAPOUT, CAPINA, CAPINP) ............................................ 13
  Power Down (PDN1, PDN0) ........................................................................................................................... 13
  Main-Link Mode Setting................................................................................................................................. 14
  V-by-One® HS Mode (MAINMODE=0) ........................................................................................................ 14
  Sync Free Mode (MAINMODE=1) ................................................................................................................ 14
  Color Space Conversion .................................................................................................................................. 14
  Pre-emphasis and Drive Select Function (THCV235 only) ......................................................................... 14
  Permanent Clock Output (THCV236 only) .................................................................................................. 15
  Spread Spectrum Clock Generator (SSCG).................................................................................................. 15
  Data Enable ...................................................................................................................................................... 17
  Hot-Plug Function ........................................................................................................................................... 18
  Lock Detect Function ...................................................................................................................................... 18
  Field BET Operation ....................................................................................................................................... 20
  Data Width and Frequency Range Select Function ..................................................................................... 22
  Data Mapping .................................................................................................................................................. 24
  Sub-Link Mode Setting ................................................................................................................................... 26
  2-wire serial I/F Mode ..................................................................................................................................... 26
    2-wire serial I/F Device ID setting ................................................................................................................ 26
    2-wire serial I/F Clock Stretching ................................................................................................................. 27
    Read/Write access to Sub-Link Master Register ........................................................................................... 28
    Read/Write access to Sub-Link Slave Register ............................................................................................. 29
    Read/Write access to remote side 2-wire serial slave devices connected to Sub-Link Slave Device............ 31
    GPIO.............................................................................................................................................................. 35
    Interruption .................................................................................................................................................... 38
  Low Speed Data Bridge Mode ........................................................................................................................ 39
Register Map ........................................................................................................................................................ 40
Absolute Maximum Ratings ............................................................................................................................... 50
Recommended Operating Conditions................................................................................................................ 50
Copyright©2016 THine Electronics, Inc.                                             2/68                                                   THine Electronics, Inc.
                                                                                                                                                   Security E


THCV235_THCV236_Rev.3.40_E
Electrical Specification........................................................................................................................................ 50
AC Timing Diagrams and Test Circuits ............................................................................................................ 56
PCB Layout Guideline regarding VDD and AVDD for THCV236 ................................................................. 66
Package................................................................................................................................................................. 67
Notices and Requests ........................................................................................................................................... 68
Copyright©2016 THine Electronics, Inc.                                            3/68                                                   THine Electronics, Inc.
                                                                                                                                                  Security E


THCV235_THCV236_Rev.3.40_E
Pin Configuration
THCV235 (QFN 64pin)
                                                 VSYNC
                                                 D29
                                              46 D28
                                              45 D27
                                              44 D26
                                              43 D25
                                              42 D24
                                              41 VDD
                                              40 AVDD
                                              39 D23
                                              38 D22
                                              37 D21
                                              36 D20
                                              35 D19
                                              48   47
                                              34 D18
                                              33 D17
                                  VDD    49                                                                            32   VDD
                                HSYNC    50                                                                            31   D16
                                    DE   51                                                                            30   D15
                                   D30   52                                                                            29   D14
                                   D31   53                                                                            28   D13
                            SSEN/GPIO0   54                                                                            27   D12
                             BET/GPIO1   55                                                                            26   CLKIN
                               CAPOUT    56
                                                                (TOP VIEW)                                             25   VDD
                       MAINMODE/TCMP     57                                                                            24   D11
                           HFSEL/TCMN    58                     65 EXPGND                                              23   D10
                                   TXP   59                                                                            22   D9
                                   TXN   60                                                                            21   D8
                                CAPINA   61                                                                            20   D7
                                CAPINP   62                                                                            19   D6
                          LOCKN/MSSEL    63                                                                            18   D5
                       HTPDN/SUBMODE     64                                                                            17   D4
                                              1    2    3   4   5   6   7   8   9   10   11   12   13   14   15   16
                                              VDD
                                              D3
                                              D2
                                              D1
                                              D0
                                              LATEN/SD3/AIN1/GPIO4
                                              CMLDRV/SD2/AIN0/GPIO3
                                              PRE/SD1
                                              COL1/SD0
                                              COL0/INT/GPIO2
                                              RF/BETOUT
                                              TEST2
                                              TEST1
                                              LFSEL
                                              PDN1
                                              PDN0
 THCV236 (QFN 64pin)
                                                 VSYNC
                                                 D2
                                              46 D3
                                              45 D4
                                              44 D5
                                              43 D6
                                              42 D7
                                              41 VDD
                                              40 AVDD
                                              39 D8
                                              38 D9
                                              37 D10
                                              36 D11
                                              35 D12
                                              48   47
                                              34 D13
                                              33 D14
                                  VDD 49                                                                               32   VDD
                                HSYNC 50                                                                               31   D15
                                    DE 51                                                                              30   D16
                                    D1 52                                                                              29   D17
                                    D0 53                                                                              28   D18
                       HTPDN/SUBMODE 54                                                                                27   D19
                          LOCKN/MSSEL 55                                                                               26   CLKOUT
                               CAPOUT 56
                                                                (TOP VIEW)                                             25   VDD
                                  RXN 57                                                                               24   D20
                                  RXP 58                        65 EXPGND                                              23   D21
                                CAPINA 59                                                                              22   D22
                       MAINMODE/RCMN 60                                                                                21   D23
                           HFSEL/RCMP 61                                                                               20   D24/GPIO3
                             RXDEFSEL 62                                                                               19   D25/GPIO4
                                    OE 63                                                                              18   D26
                                   BET 64                                                                              17   D27
                                              1    2    3   4   5   6   7   8   9   10   11   12   13   14   15   16
                                              VDD
                                              D28
                                              D29
                                              D30
                                              D31
                                              LATEN/SD3/AIN1/GPIO0
                                              TTLDRV/SD2/AIN0/GPIO1
                                              OUTSEL/SD1
                                              COL1/SD0
                                              COL0/INT/GPIO2
                                              RF/BETOUT
                                              TEST2
                                              TEST1
                                              LFSEL
                                              PDN1
                                              PDN0
Copyright©2016 THine Electronics, Inc.                                      4/68                                                        THine Electronics, Inc.
                                                                                                                                              Security E


THCV235_THCV236_Rev.3.40_E
Pin Description
Pin Description for THCV235
     Pin Name               Pin No.    Type                            Description
TXP                    59               CO  High-Speed CML Signal Output(Main-Link)
TXN                    60               CO  High-Speed CML Signal Output(Main-Link)
MAINMODE/              57              I/CB MAINMODE : Setting V-by-One® HS Mode or Sync Free
TCMP                                        Mode when PDN1=0. See page12.
                                             0 : V-by-One® HS Mode
                                             1 : Sync Free Mode
                                            TCMP : CML Signal Bi-directional Input/Output(Sub-Link)
                                            when PDN1=1.
HFSEL/TCMN             58              I/CB HFSEL : High Frequency mode select when PDN1=0.
                                             0 : High Frequency mode Disable
                                             1 : High Frequency mode Enable
                                            TCMN : CML Signal Bi-directional Input/Output(Sub-Link)
                                            when PDN1=1.
HTPDN/                 64                IL HTPDN : Hot Plug Detect Input when PDN1=0.
SUBMODE                                     SUBMODE : Sub-Link Mode Select when PDN1=1.
                                             0: 2-wire serial interface(I/F) Mode(default No Clock
                                            Stretching mode)
                                             1: Low Speed Data Bridge Mode
                                            Forbid the different setting between THCV235 and THCV236.
LOCKN/MSSEL            63                IL LOCKN : Lock Detect Input when PDN1=0.
                                            MSSEL : Sub-Link Master/Slave Select when PDN1=1.
                                             0 : Sub-Link Master side(inside 2-wire serial I/F is slave)
                                             1 : Sub-Link Slave side(inside 2-wire serial I/F is master)
                                            Sub-Link Master is connected to HOST MPU.
                                            Forbid the same setting between THCV235 and THCV236.
LATEN/SD3/AIN1/        11                B  LATEN : Latch select input under Field BET(Main-Link or
GPIO4                                       Sub-Link).
                                             0 : NOT Latched result
                                             1 : Latched result
                                            SD3 : Sub-Link Data Input/Output when PDN1=1 and
                                            SUBMODE=1.
                                            When Sub-Link is Master (MSSEL=0), SD3 is output.
                                            When Sub-Link is Slave (MSSEL=1), SD3 is input.
                                            AIN1 : Device ID setting for 2-wire serial I/F when
                                            SUBMODE=0 and MSSEL=0. See Table 26.
                                            GPIO4 : General Purpose Input/Output when SUBMODE=0
                                            and MSSEL=1.
                                            When GPIO4 is used as Open-Drain Output, it must be
                                            connected with a pull-up resistor to VDD.
                                            When GPIO4 is used as push pull output or input, no external
                                            component is required.
Copyright©2016 THine Electronics, Inc.            5/68                              THine Electronics, Inc.
                                                                                           Security E


THCV235_THCV236_Rev.3.40_E
CMLDRV/SD2/            10              B CMLDRV : High-Speed CML Output Drive Strength Select
AIN0/GPIO3                               when PDN1=0.
                                          0 : Weak Drive Strength (600mV diff p-p)
                                          1 : Normal Drive Strength (800mV diff p-p)
                                         SD2 : Sub-Link Data Input/Output when PDN1=1 and
                                         SUBMODE=1.
                                         When Sub-Link is Master (MSSEL=0), SD2 is input.
                                         When Sub-Link is Slave (MSSEL=1), SD2 is output.
                                         AIN0 : Device ID setting for 2-wire serial I/F when
                                         SUBMODE=0 and MSSEL=0. See Table 26.
                                         GPIO3 : General Purpose Input/Output when SUBMODE=0
                                         and MSSEL=1.
                                         When GPIO3 is used as Open-Drain Output, it must be
                                         connected with a pull-up resistor to VDD.
                                         When GPIO3 is used as push pull output or input, no external
                                         component is required.
PRE/SD1                9               B PRE : Pre-Emphasis Level Select Input when PDN1=0.
                                          0 : Pre-Emphasis Disable
                                          1 : Pre-Emphasis Enable (when CMLDRV=1. See Table 4)
                                         SD1 : Sub-Link Data Input/Output when PDN1=1.
                                         When SUBMODE=0, SD1 is used as SCL input/output for
                                         2-wire serial I/F, requires pull-up resistor to VDD.
                                         When SUBMODE=1 and MSSEL=0, SD1 is input.
                                         When SUBMODE=1 and MSSEL=1, SD1 is output.
COL1/SD0               8               B COL1 : Color Space Converter Enable when PDN1=0 and
                                         MAINMODE=0.
                                          0 : Color Space Converter Disable
                                          1 : Color Space Converter Enable
                                         Data Width Setting when PDN1=0 and MAINMODE=1.
                                         See Table 20.
                                         SD0 : Sub-Link Data Input/Output when PDN1=1.
                                         When SUBMODE=0, SD0 is used as SDA input/output for
                                         2-wire serial I/F, requires pull-up resistor to VDD.
                                         When SUBMODE=1 and MSSEL=0, SD0 is input.
                                         When SUBMODE=1 and MSSEL=1, SD0 is output.
COL0/INT/GPIO2         7               B COL0 : Data Width Setting when PDN1=0. See Table 20.
                                         INT : Interrupt signal output for Sub-Link when
                                         SUBMODE=0 and MSSEL=0. It must be connected with a
                                         pull-up resistor to VDD.
                                          L : Interrupt occurred
                                          H : Steady state
                                         GPIO2 : General Purpose Input/Output when SUBMODE=0
                                         and MSSEL=1.
                                         When GPIO2 is used as Open-Drain Output, it must be
                                         connected with a pull-up resistor to VDD.
                                         When GPIO2 is used as push pull output or input, no external
                                         component is required.
Copyright©2016 THine Electronics, Inc.         6/68                                 THine Electronics, Inc.
                                                                                          Security E


THCV235_THCV236_Rev.3.40_E
BET/GPIO1              55               BO    BET : Field BET entry when PDN1=0 or Sub-Link is active
                                              and Low Speed Data Bridge Mode(PDN1=1, SUBMODE=1).
                                               0 : Normal Operation
                                               1 : Field BET Operation
                                              GPIO1 : General Purpose Input/Output when SUBMODE=0.
                                              GPIO1 has Open-Drain Output buffer, it must be connected
                                              with a pull-up resistor to VDD.
SSEN/GPIO0             54               BO    SSEN : Spread Spectrum Clock Generator(SSCG) Enable
                                              when PDN1=0 or Sub-Link is active and Low Speed Data
                                              Bridge Mode(PDN1=1, SUBMODE=1).
                                               0 : SSCG Disable
                                               1 : SSCG Enable
                                              GPIO0 : General Purpose Input/Output when SUBMODE=0.
                                              GPIO0 has Open-Drain Output buffer, it must be connected
                                              with a pull-up resistor to VDD.
CLKIN                  26                 I   Clock Input
D31-D0                 53,52,47-42,       I   Pixel Data Input
                       39-33,31-27,
                       24-17,15-12
DE                     51                 I   DE Input
HSYNC                  50                 I   HSYNC Input
VSYNC                  48                 I   VSYNC Input
RF/BETOUT              6                 B    RF : Input Clock Triggering edge select. See Figure 19.
                                               0 : Falling Edge
                                               1 : Rising Edge
                                              BETOUT : Field BET Result Output when Field BET mode
LFSEL                  3                  I   Low Frequency mode select
                                               0 : Low Frequency mode Disable
                                               1 : Low Frequency mode Enable
PDN1                   2                 IL   Sub-Link Power Down
                                               0 : Power Down. Main-Link setting by external pin
                                               1 : Normal Operation. Main-Link Setting by 2-wire serial I/F
PDN0                   1                 IL   Main-Link Power Down
                                               0 : Power Down
                                               1 : Normal Operation
TEST2                  5                  I   Test pin. Must be tied to Ground for normal operation.
TEST1                  4                 IL   Test pin. Must be tied to Ground for normal operation.
CAPOUT                 56              PWR Decoupling Capacitor Pin, 1.2V output.
CAPINA                 61              PWR Reference Input for Analog Circuit. Must be tied to CAPOUT.
CAPINP                 62              PWR Reference Input for Analog Circuit. Must be tied to CAPOUT.
VDD                    49,41,32,25,16  PWR 1.7-3.6V Digital Power Supply Pin for LVCMOS I/O
AVDD                   40              PWR 1.7-3.6V Analog Power Supply Pin for LDO
EXPGND                 65              GND Exposed Pad Ground. Must be tied to the PCB ground plane
                                              through an array of vias.
CO : CML Output buffer , CB : CML Bi-directional buffer
I : LVCMOS Input buffer , IL : Low Speed LVCMOS Input buffer
B : LVCMOS Bi-directional buffer , BO : Open-Drain LVCMOS Bi-directional buffer
PWR : Power supply , GND : Ground
Copyright©2016 THine Electronics, Inc.              7/68                              THine Electronics, Inc.
                                                                                            Security E


THCV235_THCV236_Rev.3.40_E
                               Table 1. Pin Sharing Description (THCV235)
                                        Sub-Link               Low Speed Data                 2-wire serial
         Sub-Link State →
                                     Power Down                 Bridge Mode                     I/F Mode
             Sub-Link
                                             -           Master               Slave       Master        Slave
           Master/Slave →
               PDN1                          0              1                    1           1             1
       HTPDN/SUBMODE                         *              1                    1           0             0
         LOCKN/MSSEL                         *              0                    1           0             1
            BET/GPIO1                        0              0                    0           *              *
                                                                           RF
           RF/BETOUT
                                                                      BETOUT(*2)
         COL0/INT/GPIO2                   COL0            COL0                COL0         INT         GPIO2(*4)
            COL1/SD0                      COL1         SD0(input)        SD0(output)(*6) SD0(SDA)     SD0(SDA)
             PRE/SD1                      PRE          SD1(input)        SD1(output)(*6) SD1(SCL)     SD1(SCL)
    CMLDRV/SD2/AIN0/GPIO3               CMLDRV         SD2(input)        SD2(output)(*6)   AIN0        GPIO3(*5)
                                           -(*1)     SD3(output)(*6)       SD3(input)      AIN1        GPIO4(*5)
     LATEN/SD3/AIN1/GPIO4
                                                                       LATEN(*3)
           SSEN/GPIO0                     SSEN            SSEN                SSEN       GPIO0(*4)     GPIO0(*4)
            BET/GPIO1                      BET             BET                 BET       GPIO1(*4)     GPIO1(*4)
        MAINMODE/TCMP                  MAINMODE                                    TCMP
          HFSEL/TCMN                     HFSEL                                     TCMN
         LOCKN/MSSEL                     LOCKN                                    MSSEL
       HTPDN/SUBMODE                     HTPDN                                  SUBMODE
 *1 There is no function. LVCMOS IO has input state. Must be fixed at 0 or 1 input.
 *2 When Field BET mode (Main-Link or Sub-Link), it functions as BETOUT output.
 *3 When Field BET mode (Main-Link or Sub-Link), it functions as LATEN input.
 *4 Programmable GPIO input is default on register setting.
 *5 Through GPIO open-drain output is default on register setting.
 *6 Low Speed Data Bridge Mode output is LVCMOS push pull buffer.
Copyright©2016 THine Electronics, Inc.                    8/68                             THine Electronics, Inc.
                                                                                                  Security E


THCV235_THCV236_Rev.3.40_E
Pin Description for THCV236
  Pin Name              Pin No.        Type                              Description
RXP               58                    CI  High-Speed CML Signal Input(Main-Link)
RXN               57                    CI  High-Speed CML Signal Input(Main-Link)
HFSEL/RCMP        61                   CB/I HFSEL : High Frequency Mode select when PDN1=0.
                                             0 : High Frequency Mode Disable
                                             1 : High Frequency Mode Enable
                                            RCMP : CML Signal Bi-directional Input/Output(Sub-Link) when
                                            PDN1=1.
MAINMODE/         60                   CB/I MAINMODE : Setting V-by-One® HS Mode or Sync Free Mode
RCMN                                        when PDN1=0
                                             0 : V-by-One® HS Mode
                                             1 : Sync Free Mode
                                            RCMN : CML Signal Bi-directional Input/Output(Sub-Link)
                                            when PDN1=1.
HTPDN/            54                    BO  HTPDN : Hot Plug Detect Output when PDN1=0. Must be
SUBMODE                                     connected to Tx HTPDN with 10kΩ pull-up resistor.
                                            SUBMODE : Sub-Link Mode Select when PDN1=1.
                                             0 : 2-wire serial I/F Mode (default No Clock Stretching mode)
                                             1 : Low Speed Data Bridge Mode
                                            Forbid the different setting between THCV235 and THCV236.
LOCKN/            55                    BO  LOCKN : Lock Detect Output when PDN1=0. Must be connected
MSSEL                                       to Tx LOCKN with 10kΩ pull-up resistor.
                                            MSSEL : Sub-Link Master/Slave Select when PDN1=1.
                                             0 : Sub-Link Master side(inside 2-wire serial I/F is slave)
                                             1 : Sub-Link Slave side(inside 2-wire serial I/F is master)
                                            Sub-Link Master is connected to HOST MPU.
                                            Forbid the same setting between THCV235 and THCV236.
LATEN/SD3/        11                     B  LATEN : Latch select input under Field BET(Main-Link or
AIN1/GPIO0                                  Sub-Link).
                                             0 : NOT Latched result
                                             1 : Latched result
                                            SD3 : Sub-Link Data Input/Output when PDN1=1 and
                                            SUBMODE=1.
                                            When Sub-Link is Master (MSSEL=0), SD3 is output.
                                            When Sub-Link is Slave (MSSEL=1), SD3 is input.
                                            AIN1 : Device ID setting for 2-wire serial I/F when
                                            SUBMODE=0 and MSSEL=0. See Table 26.
                                            GPIO0 : General Purpose Input/Output when SUBMODE=0 and
                                            MSSEL=1.
                                            When GPIO0 is used as Open-Drain Output, it must be connected
                                            with a pull-up resistor to VDD.
                                            When GPIO0 is used as push pull output or input, no external
                                            component is required.
Copyright©2016 THine Electronics, Inc.             9/68                               THine Electronics, Inc.
                                                                                             Security E


THCV235_THCV236_Rev.3.40_E
TTLDRV/SD2/       10                   B TTLDRV : TTL Output Drive Strength Select when PDN1=0.
AIN0/GPIO1                                0 : Weak Drive Strength
                                          1 : Normal Drive Strength
                                         SD2 : Sub-Link Data Input/Output when PDN1=1 and
                                         SUBMODE=1.
                                         When Sub-Link is Master (MSSEL=0), SD2 is input.
                                         When Sub-Link is Slave (MSSEL=1), SD2 is output.
                                         AIN0 : Device ID setting for 2-wire serial I/F when
                                         SUBMODE=0 and MSSEL=0. See Table 26.
                                         GPIO1 : General Purpose Input/Output when SUBMODE=0 and
                                         MSSEL=1.
                                         When GPIO1 is used as Open-Drain Output, it must be connected
                                         with a pull-up resistor to VDD.
                                         When GPIO1 is used as push pull output or input, no external
                                         component is required.
OUTSEL/SD1        9                    B OUTSEL : Permanent Clock Output Enable when PDN1=0.
                                          0 : Permanent Clock Output Disable
                                          1 : Permanent Clock Output Enable
                                         SD1 : Sub-Link Data Input/Output when PDN1=1.
                                         When SUBMODE=0, SD1 is used as SCL input/output for 2-wire
                                         serial I/F, requires pull-up resistor to VDD.
                                                     When SUBMODE=1 and MSSEL=0, SD1 is input.
                                                     When SUBMODE=1 and MSSEL=1, SD1 is output.
COL1/SD0          8                    B COL1 : Color Space Converter Enable when PDN1=0 and
                                         MAINMODE=0.
                                          0 : Color Space Converter Disable
                                          1 : Color Space Converter Enable
                                         Data Width Setting when PDN1=0 and MAINMODE=1. See
                                         Table 20.
                                         SD0 : Sub-Link Data Input/Output when PDN1=1.
                                         When SUBMODE=0, SD0 is used as SDA input/output for 2-wire
                                         serial I/F, requires pull-up resistor to VDD.
                                         When SUBMODE=1 and MSSEL=0, SD0 is input.
                                         When SUBMODE=1 and MSSEL=1, SD0 is output.
COL0/INT/         7                    B COL0 : Data Width Setting when PDN1=0. See Table 20.
GPIO2                                    INT : Interrupt signal output for Sub-Link when SUBMODE=0
                                         and Sub-Link Master. It must be connected with a pull-up resistor
                                         to VDD.
                                          L : Interrupt occurred
                                          H : Steady state
                                         GPIO2 : General Purpose Input/Output when SUBMODE=0 and
                                         MSSEL=1.
                                         When GPIO2 is used as Open-Drain Output, it must be connected
                                         with a pull-up resistor to VDD.
                                         When GPIO2 is used as push pull output or input, no external
                                         component is required.
CLKOUT            26                   O Clock Output
D31-D26           12-15,17,18          O Pixel Data Output
Copyright©2016 THine Electronics, Inc.           10/68                               THine Electronics, Inc.
                                                                                          Security E


THCV235_THCV236_Rev.3.40_E
D25/GPIO4         19                    B     D25 : Pixel Data Output
                                              GPIO4 : General Purpose Input/Output when SUBMODE=0,
                                              MSSEL=0 and RXDEFSEL=0.
                                              When GPIO4 is used as Open-Drain Output, it must be connected
                                              with a pull-up resistor to VDD.
                                              When GPIO4 is used as push pull output or input, no external
                                              component is required.
D24/GPIO3         20                    B     D24 : Pixel Data Output
                                              GPIO3 : General Purpose Input/Output when SUBMODE=0,
                                              MSSEL=0 and RXDEFSEL=0.
                                              When GPIO3 is used as Open-Drain Output, it must be connected
                                              with a pull-up resistor to VDD. When GPIO3 is used as push pull
                                              output or input, no external component is required.
D23-D0            21-24,27-31,33-39,    O     Pixel Data Output
                  42-47,52,53
DE                51                    O     DE Output
HSYNC             50                    O     HSYNC Output
VSYNC             48                    O     VSYNC Output
OE                63                    IL    Output Enable
                                                0 : LVCMOS Output Disable (Hi-Z) except for HTPDN,
                                              LOCKN when PDN1=0 and except for BETOUT when BET=1.
                                                1 : LVCMOS Output Enable
BET               64                    IL    Field BET entry
                                                0 : Normal Operation
                                                1 : Field BET Operation
RF/BETOUT         6                     B     RF : Output Clock Triggering edge select. See Figure 20.
                                                0 : Falling Edge
                                                1 : Rising Edge
                                              BETOUT : Field BET Result Output
RXDEFSEL          62                     I    Internal Register Default Setting Select. See Table 44, Table 45
                                                0 : for THCV231
                                                1 : for THCV235
LFSEL             3                      I    Low Frequency mode select
                                                0 : Low Frequency mode Disable
                                                1 : Low Frequency mode Enable
PDN1              2                     IL    Sub-Link Power Down
                                                0 : Power Down. Main-Link setting by external pin
                                                1 : Normal Operation. Main-Link Setting by 2-wire serial I/F
PDN0              1                     IL    Main-Link Power Down
                                                0 : Power Down
                                                1 : Normal Operation
TEST2             5                      I    Test pin. Must be tied to Ground for normal operation.
TEST1             4                     IL    Test pin. Must be tied to Ground for normal operation.
CAPOUT            56                   PWR Decoupling Capacitor Pin, 1.2V output.
CAPINA            59                   PWR Reference Input for Analog Circuit. Must be tied to CAPOUT.
VDD               49,41,32,25,16       PWR 1.7-3.6V Digital Power Supply Pin for LVCMOS I/O
AVDD              40                   PWR 1.7-3.6V Analog Power Supply Pin for LDO
EXPGND            65                   GND Exposed Pad Ground. Must be tied to the PCB ground plane
                                              through an array of vias.
CI : CML Input buffer , CB : CML Bi-directional buffer
I : LVCMOS Input buffer , IL : Low Speed LVCMOS Input buffer , O: LVCMOS Output buffer
B : LVCMOS Bi-directional buffer , BO : Open-Drain LVCMOS Bi-directional buffer
PWR : Power supply , GND : Ground
Copyright©2016 THine Electronics, Inc.                11/68                              THine Electronics, Inc.
                                                                                              Security E


THCV235_THCV236_Rev.3.40_E
                               Table 2. Pin Sharing Description (THCV236)
                              Sub-Link                 Low Speed Data                        2-wire serial
     Sub-Link State →
                            Power Down                  Bridge Mode                            I/F Mode
         Sub-Link
                                   -             Master             Slave           Master 1    Master 2      Slave
       Master/Slave →
           PDN1                    0                1                 1                 1           1           1
    HTPDN/SUBMODE                  *                1                 1                 0           0           0
      LOCKN/MSSEL                  *                0                 1                 0           0           1
           BET                     0                0                 0                 0           0           0
        RXDEFSEL                   *                *                 *                 1           0            *
                                                                        RF
        RF/BETOUT
                                                                    BETOUT(*2)
     COL0/INT/GPIO2             COL0              COL0              COL0              INT          INT      GPIO2(*4)
         COL1/SD0               COL1           SD0(input)       SD0(output)(*6)    SD0(SDA)    SD0(SDA)     SD0(SDA)
       OUTSEL/SD1             OUTSEL           SD1(input)       SD1(output)(*6)    SD1(SCL)    SD1(SCL)     SD1(SCL)
 TTLDRV/SD2/AIN0/GPIO1        TTLDRV           SD2(input)       SD2(output)(*6)       AIN0        AIN0      GPIO1(*4)
                                 -(*1)       SD3(output)(*6)      SD3(input)          AIN1        AIN1      GPIO0(*4)
  LATEN/SD3/AIN1/GPIO0
                                                                     LATEN(*3)
        D24/GPIO3                D24               D24               D24              D24      GPIO3(*5)       D24
        D25/GPIO4                D25               D25               D25              D25      GPIO4(*5)       D25
    HTPDN/SUBMODE              HTPDN                                          SUBMODE
      LOCKN/MSSEL              LOCKN                                            MSSEL
    MAINMODE/RCMN            MAINMODE                                           RCMN
       HFSEL/RCMP              HFSEL                                            RCMP
*1 There is no function. LVCMOS IO has input state. Must be fixed at 0 or 1 input.
*2 When Field BET mode (Main-Link or Sub-Link), it functions as BETOUT output.
*3 When Field BET mode (Main-Link or Sub-Link), it functions as LATEN input.
*4 Programmable GPIO input is default on register setting.
*5 Through GPIO input is default on register setting.
*6 Low Speed Data Bridge Mode output is LVCMOS push pull buffer.
Copyright©2016 THine Electronics, Inc.                      12/68                             THine Electronics, Inc.
                                                                                                      Security E


THCV235_THCV236_Rev.3.40_E
Functional Overview
   With High Speed CML SerDes, proprietary encoding scheme and CDR (Clock and Data Recovery)
architecture, the THCV235 and THCV236 enable transmission of 24/30bit video data, 2bits of user defined data,
synchronizing signals HSYNC,VSYNC and DE(Data Enable) as well as any data (up to 35 bit) through
Main-Link by single differential pair cable with minimal external components. In addition, the THCV235 and
THCV236 have Sub-Link which enables bi-directional transmission of 2-wire serial interface signals, GPIO
signals and also HTPDN/LOCKN signals for Main-Link through the other 1-pair of CML-Line. It does not need
any external frequency reference, such as a crystal oscillator. The THCV235 - THCV236 system is able to watch
and control peripheral devices via 2-wire serial interface or GPIOs. They also can report interrupt events caused
by change of GPIO inputs and internal statuses.
Functional Description
Internal Reference Output/Input Function (CAPOUT, CAPINA, CAPINP)
   An internal regulator produces the 1.2V (CAPOUT). This 1.2V linear regulator can’t supply any other
external loads. Bypass CAPOUT to GND with 10uF.
   CAPINP (THCV235 only) supplies reference voltage for internal PLL, and CAPINA supplies reference
voltage for any internal analog circuit. Bypass CAPINP/CAPINA to GND with 0.1uF to remove high frequency
noise. CAPOUT, CAPINA and CAPINP must be tied together.
 Power supply AVDD is supposed to be stabilized with de-coupling capacitor and series noise filter (for example,
ferrite bead).
              Figure 1. Connection of CAPOUT, CAPINA, CAPINP and Decoupling Capacitor
Power Down (PDN1, PDN0)
 PDN1 and PDN0 turn off internal circuitry of Main-Link and Sub-Link separately.
                                        Table 3. Power Down Setting
                            PDN1       PDN0                      Operation
                              0          0      Both Main-Link and Sub-Link power down
                              0          1      Only Main-Link is active
                              1          0      Only Sub-Link is active
                              1          1      Both Main-Link and Sub-Link active
Copyright©2016 THine Electronics, Inc.                  13/68                              THine Electronics, Inc.
                                                                                                 Security E


THCV235_THCV236_Rev.3.40_E
Main-Link Mode Setting
 Two modes of Main-Link operation are available. Mode select is done by MAINMODE pin (when PDN1=0) or
MAINMODE register (when PDN1=1).
V-by-One® HS Mode (MAINMODE=0)
 V-by-One® HS Mode is compliant with V-by-One® HS standard Version1.4. (See Figure 3 and Table 14)
Sync Free Mode (MAINMODE=1)
 Incoming data can be transmitted by Sync Free Mode without DE requirement. (See Table 14)
Color Space Conversion
 The THCV235 converts RGB444 to YCbCr422 and the THCV236 converts back to RGB. This function can
only be used in V-by-One® HS mode and enabled by COL1=1 setting. COL1 is external pin (when PDN1=0) or
internal register (when PDN1=1). Color space conversion coefficients are compliant with ITU-R BT.709-5.
Pre-emphasis and Drive Select Function (THCV235 only)
 Pre-emphasis can equalize severe signal degradation caused by long-distance or high-speed transmission. PRE
pin or PRE register selects the strength of pre-emphasis. CMLDRV pin or CMLDRV register controls CML
Main-Link output swing level. See Table 4 and Table 5.
                     Table 4. Pre-emphasis and Drive Select function table (PDN1=0)
                       CMLDRV             PRE                     Condition
                         (pin)            (pin)     Swing Level         Pre-emphasis Level
                                            0                                  0dB
                           0                       600mV diff p-p
                                            1                                 3.5dB
                           1                *      800mV diff p-p              0dB
                     Table 5. Pre-emphasis and Drive Select function table (PDN1=1)
                     CMLDRV[1:0]          PRE                     Condition
                      (register)       (register)   Swing Level         Pre-emphasis Level
                                            0                                  0dB
                          00                       400mV diff p-p
                                            1                                  6dB
                                            0                                  0dB
                          01                       600mV diff p-p
                                            1                                 3.5dB
                          10                *      800mV diff p-p              0dB
                          11                *                     Forbidden
Copyright©2016 THine Electronics, Inc.               14/68                               THine Electronics, Inc.
                                                                                              Security E


THCV235_THCV236_Rev.3.40_E
Permanent Clock Output (THCV236 only)
 When there is no input from Main-Link, the THCV236 will output internal oscillator clock from CLKOUT pin.
This function is controlled by OUTSEL pin or OUTSEL_ENABLE register and OUTSEL_SETTING register.
See Table 6 and Table 7.
                       Table 6. Permanent Clock Output function table (PDN1=0)
                                                                      Output Clock
                                           OUTSEL (pin)
                                                                      Frequency(*1)
                                                   0                         -
                                                   1                     40MHz
                                   *1 typical value
                       Table 7. Permanent Clock Output function table (PDN1=1)
                                  OUTSEL_          OUTSEL_
                                                                      Output Clock
                                   ENABLE           SETTING
                                                                      Frequency(*1)
                                  (register)        (register)
                                        0                *                   -
                                                        00                80MHz
                                                        01           40MHz(default)
                                        1
                                                        10                20MHz
                                                        11                10MHz
                                   *1 typical value
Spread Spectrum Clock Generator (SSCG)
 The THCV235 serial data output and the THCV236 parallel data and clock outputs are modulated by
programmable SSCG. The THCV235 SSCG is enabled by SSEN pin or SSEN register. The THCV236 SSCG is
enabled by only SSEN register. The modulation rate and modulation frequency variation of output spread is
controlled through the SSCG control registers on each device. Do not enable spread spectrum for both the
THCV235 and THCV236 at the same time.
                                   Table 8. SSCG enable signal (THCV235)
                    PDN1               SUBMODE               Mode Entry Signal       Description
                                            *
                       0                                         SSEN (pin)
                                (Function as HTPDN)                                0:SSCG Disable
                                            0                  SSEN (register)     1:SSCG Enable
                       1
                                            1                    SSEN (pin)
                                   Table 9. SSCG enable signal (THCV236)
                    PDN1               SUBMODE               Mode Entry Signal       Description
                                                                                   0:SSCG Disable
                       *                    *                   SSEN(register)
                                                                                   1:SSCG Enable
Copyright©2016 THine Electronics, Inc.                         15/68                            THine Electronics, Inc.
                                                                                                     Security E


THCV235_THCV236_Rev.3.40_E
 When customer use the mode and frequency range shown in Table 10, register setting is required according to
Table 11.
               Table 10. Main-Link mode and frequency range requiring register setting
                                                                                Freq.Range[MHz]      Register
                                    Mode Setting
                                                                                 (SSCG Enable)        Setting
              MAINMODE        HFSEL      LFSEL       COL1        COL0            min       max           (*2)
                   0              0        0          (*1)          0            26.6        50        Case1
                   0              0        0          (*1)          1            33.3      66.6        Case2
                   0              1        0          (*1)         (*1)           50        100        Case3
                   1              0        0           0            0            26.6        40        Case1
                   1              0        0           0            1            26.6        50        Case1
                   1              0        0           1            0            33.3      66.6        Case2
                   1              1        0          (*1)         (*1)           50        100        Case3
             *1 Don’t care
             *2 See Table 11
                                        Table 11. SSCG register setting
              Register Address(HEX)                       Register Value(HEX)
    Step      Sub-Link       Sub-Link                                           Case3                   Description
                                          Case1       Case2
            Master side      Slave side                             THCV235           THCV236
      1         0x70            0xF0                              0x01                          Set 1 to PLL_SET_EN
      2         0x76            0xF6             0x02                   0x02            0x01    Set PLL_SET0
      3         0x78            0xF8       0x3C        0x30                      0x20           Set PLL_SET1
      4         0x7C            0xFC       0x35        0x34                      0x24           Set PLL_SET2
 Modulation frequency fmod can be determined by HFSEL and LFSEL settings, input clock frequency and
FMOD register setting (default value 0xD). Refer to following formula.
                                                              f CLKSSCG
                                                 f mod 
                                                           128  FMOD
 fCLKSSCG is the frequency listed in Table 12 and Table 13.
                                        Table 12. fCLKSSCG (THCV235)
                                        HFSEL       LFSEL                 fCLKSSCG
                                          0            0                (1/tTCIP)/2
                                          0            1                  1/tTCIP
                                          1            0                (1/tTCIP)/4
                                          1            1          Forbidden Setting
                                        Table 13. fCLKSSCG (THCV236)
                                        HFSEL       LFSEL                 fCLKSSCG
                                          0            0                (1/tRCP)/2
                                          0            1                  1/tRCP
                                          1            0                (1/tRCP)/4
                                          1            1          Forbidden Setting
 Up to 0.5 % spread at the 30kHz modulation frequency is stable for most cases. In case of using out of this
range, please verify at the actual system.
Copyright©2016 THine Electronics, Inc.                       16/68                                    THine Electronics, Inc.
                                                                                                              Security E


THCV235_THCV236_Rev.3.40_E
Data Enable
 Figure 2 is the conceptual diagram of the V-by-One® HS mode operation (MAINMODE=0) of the chipset.
         Figure 2. Conceptual Diagram of the Basic Operation of the Chipset in V-by-One® HS mode
 There are some requirements for DE. Figure 3 shows the timing diagram of it.
                  ®
Note: In V-by-One HS Mode (MAINMODE=0) and High Frequency Mode (HFSEL=1), the period between rising edges of DE (tDEINT),
high time of DE (tDEH) should always satisfy following equations.
                                                          tDEH = tTCIP*(2m)
                                                         tDEINT = tTCIP*(2n)
                                                                        m,n=2,3,4,5,6……
      Figure 3. Data and Synchronizing Signals Transmission Timing Diagram in V-by-One® HS mode
Copyright©2016 THine Electronics, Inc.                            17/68                        THine Electronics, Inc.
                                                                                                      Security E


THCV235_THCV236_Rev.3.40_E
                                         Table 14. DE Requirement
                      Symbol        Parameter       Condition         Min      Typ   Max    Unit
                                                 MAINMODE=0
                                                                   2×tTCIP      -      -     ns
                                                    HFSEL=0
                       tDEH      DE=1 Duration   MAINMODE=0
                                                                   4×tTCIP      -      -     ns
                                                    HFSEL=1
                                                 MAINMODE=1                  Don’t care
                                                 MAINMODE=0
                                                                   2×tTCIP      -      -     ns
                                                    HFSEL=0
                       tDEL      DE=0 Duration   MAINMODE=0
                                                                   4×tTCIP      -      -     ns
                                                    HFSEL=1
                                                 MAINMODE=1                  Don’t care
Hot-Plug Function
  HTPDN signal indicates connecting condition between the Transmitter and the Receiver. HTPDN of the
transmitter side is high when the Receiver is not active or not connected. Then Transmitter can enter into the
power down mode. HTPDN is set to low by the Receiver when Receiver is active and connects to the
Transmitter, and then Transmitter must start up and transmit CDR training pattern for link training.
  When PDN1 = 0 (Sub-Link Power Down), HTPDN is transferred to Transmitter by HTPDN pin.
HTPDN is open-drain output at the receiver side. Pull-up resistor is needed at the transmitter side.
  HTPDN connection between the Transmitter and the Receiver can be omitted as an application option. In this
case, HTPDN at the Transmitter side should always be taken as low.
  When PDN1 = 1 (Sub-Link Active), HTPDN is transferred to Transmitter via Sub-Link line.
HTPDN/SUBMODE pin functions as Sub-Link mode select (SUBMODE). HOST MPU can confirm HTPDN
state by reading Sub-Link Master register (0x00 bit0 HTPDN).
Lock Detect Function
  LOCKN indicates whether the receiver CDR PLL is in the lock state or not. LOCKN at the Transmitter input is
set to High by pull-up resistor when Receiver is not active or at the CDR PLL training state. LOCKN is set to
low by the Receiver when CDR lock is done. Then the CDR training mode finishes and Transmitter shifts to the
normal operation.
  When PDN1 = 0 (Sub-Link Power Down), LOCKN is transferred to Transmitter by LOCKN pin. LOCKN is
open-drain output at the receiver side. Pull-up resistor is needed at the transmitter side.
  When HTPDN is included in an application, the LOCKN signal should only be considered when the HTPDN is
pulled low by the Receiver.
  When PDN1 = 1 (Sub-Link Active), LOCKN is transferred via Sub-Link line. LOCKN/MSSEL pin functions
as Sub-Link Master/Slave select (MSSEL). HOST MPU can confirm LOCKN state by reading Sub-Link Master
register (0x00 bit1 LOCKN).
Copyright©2016 THine Electronics, Inc.                    18/68                               THine Electronics, Inc.
                                                                                                   Security E


THCV235_THCV236_Rev.3.40_E
                          Table 15. HTPDN,LOCKN transmission route setting
                           PDN1                       HTPDN,LOCKN
                             0         HTPDN, LOCKN are transmitted via external DC signal.
                             1         HTPDN, LOCKN are transmitted via Sub-Link.
                         Figure 4. Hot-plug and Lock Detect Scheme when PDN1=0
                        Figure 5. HTPDN,LOCKN transmission route when PDN1=1
Copyright©2016 THine Electronics, Inc.                  19/68                               THine Electronics, Inc.
                                                                                                 Security E


THCV235_THCV236_Rev.3.40_E
Field BET Operation
  In order to help users to check validity of CML serial line (Main-Link and Sub-Link), the THCV235 and
THCV236 have an operation mode in which they act as a bit error tester (BET). In Main-Link Field BET mode,
the THCV235 internally generates test pattern which is then serialized onto the Main-Link CML line. The
THCV236 also has BET function mode. The THCV236 receives the data stream and checks bit errors. The
generated data pattern is then 8b/10b encoded, scrambled, and serialized onto the CML channel. As for the
THCV236, the internal test pattern check circuit gets enabled and reports result on a certain pin named BETOUT.
In Sub-Link Field BET mode, Sub-Link Master device internally generates test pattern which is then serialized
onto the Sub-Link CML line. Sub-Link Slave device also has BET function mode. Sub-Link Slave device
receives the data stream and checks bit errors. Note that Sub-Link Slave device must be set this mode prior to
Sub-Link Master device. Pattern check result is output from BETOUT pin of the Sub-Link Slave device. The
BETOUT pin goes LOW whenever bit errors occur, or it stays HIGH when there is no bit error.
  In Main-Link Field BET mode, user can select two kinds of check result, latched result or NOT latched result
by setting LATEN pin input. The latched result is reset by setting LATEN=0. In Sub-Link Field BET mode, only
latched result is available. In order to reset the latched result, please once turn off the power and entry Sub-Link
Field BET from power on sequence.
  LATEN/SD3/AIN1/GPIO4 pin (THCV235) and LATEN/SD3/AIN1/GPIO0 pin (THCV236) function as
LATEN in Field BET mode (Main-Link or Sub-Link).
  It is not possible to realize Main-Link Field BET and Sub-Link Field BET at the same time.
                                 Table 16. Main-Link Field BET Operation Settings
                       THCV235/236                           THCV236
                                                                                               Condition
                     Common Setting                            Setting
                                                                                                         Output Latch
PDN0       PDN1      SUBMODE            BET   BET_SEL          LATEN       Main-Link   Sub-Link
                                                                                                              Select
                                          1       0               0                     Power           NOT Latched Result
             0            -
                                         (*1)    (*3)             1                      Down             Latched Result
                                                                  0                                     NOT Latched Result
                          1               1       0                          Field BET
   1                                     (*1)    (*3)
                                                                  1          Operation                    Latched Result
                                                                                        Normal
             1
                                                                  0                    Operation        NOT Latched Result
                          0               1       0
                                         (*2)    (*4)
                                                                  1                                       Latched Result
*1 Pin setting
*2 THCV235: Register setting (0x53 bit1), THCV236: Pin setting
*3 When PDN0=1, PDN1=0 and BET=1 or PDN0=1, PDN1=1, SUBMODE=1 and BET=1, BET_SEL is set to 0 automatically.
*4 Register setting (0x53 bit0, Default 0)
                                  Table 17. THCV236 Main-Link Field BET Result
                                               BETOUT               Output
                                                      L       Bit Error Occurred
                                                      H             No Error
Copyright©2016 THine Electronics, Inc.                          20/68                                 THine Electronics, Inc.
                                                                                                           Security E


THCV235_THCV236_Rev.3.40_E
                                  Table 18. Sub-Link Field BET Operation Setting
                  THCV235/THCV236                         THCV235               THCV236
                                                                                                            Condition
                   Common Setting                          Setting               Setting
                                                                                                                        Output Latch
  PDN0     PDN1     SUBMODE       BET      BET_SEL    MSSEL      LATEN     MSSEL       LATEN    Main-Link Sub-Link
                                                                                                                            Select
                                                         0           -        1           1
                                                                                         (*5)
                        1           1         1
                                   (*1)      (*3)                   1
                                                         1                    0            -
                                                                   (*5)
                                                                                                  Power   Field BET        Latched
    0        1
                                                                                          1        Down   Operation         Result
                                                         0           -        1
                                                                                         (*5)
                        0           1         1
                                   (*2)      (*4)
                                                         1          1         0            -
                                                                   (*5)
*1 Pin setting. Note that BET pin should be 0 at power on sequence.
*2 THCV235: Register setting (0x53 bit1), THCV236: Pin setting. Note that BET pin should be 0 at power on sequence.
*3 When PDN0=0, PDN1=1, SUBMODE=1 and BET=1, BET_SEL is set to 1 automatically.
*4 Register setting (0x53 bit0, Default 0)
*5 Forbidden 0 setting
                           Table 19. Sub-Link Slave device Sub-Link Field BET Result
                                                   BETOUT               Output
                                                       L         Bit Error Occurred
                                                       H                No Error
    Data inputs        THCV235                                                        THCV236
    are ignored
    CLKIN              Test Pattern                                             Test Pattern            0
                                                   Main-Link                                                     RF/BETOUT
                        Generator                                                 Checker               1
                                                                                                                  Test Point
                                                                                                                      for
                                                                                                                  Field BET
                   BET=1 BET_SEL=0                                         BET=1      BET_SEL=0 LATEN/SD3/AIN1/GPIO0 = 0 or 1
                   (Pin or      (Register)                                  (Pin)       (Register)
                  Register)
                                        Figure 6. Main-Link Field BET Configuration
                                        Figure 7. Sub-Link Field BET Configuration
Copyright©2016 THine Electronics, Inc.                             21/68                                    THine Electronics, Inc.
                                                                                                                   Security E


THCV235_THCV236_Rev.3.40_E
Data Width and Frequency Range Select Function
 The THCV235 and THCV236 support a variety of data width and frequency range. Frequency range is
different depending on the mode setting and SSCG enable and disable setting. Refer to Table 20 and Table 21 for
details.
                  Table 20. Main-Link Operation Mode Select (PDN1=1 and SUBMODE=0)
                                                            Freq.Range
                                                                [MHz]
                Mode Setting                                                           Main-Link     Data Width
                                                     SSCG                 SSCG
                                                                                         CML                                 Comment
                                                     Disable             Enable (*1)
                                                                                        Bit Rate
 MAIN
          HFSEL      LFSEL     COL1     COL0      min     max       min       max                   Data     Sync
MODE
   0        0           0         0        0      15       100      26.6       100        x40        32       3                   -
   0        0           0         0        1      20      133.3     33.3      133.3       x30        24       3                   -
   0        0           0         1        0      15       100      26.6       100        x40        32       3     Color Space Conversion
   0        0           0         1        1      20      133.3     33.3      133.3       x30        24       3     Color Space Conversion
   0        0           1         0        0      7.5       15      16.4      32.5        x80        32       3                   -
   0        0           1         0        1      10        20      19.2        38        x60        24       3                   -
   0        0           1         1        0      7.5       15      16.4      32.5        x80        32       3     Color Space Conversion
   0        0           1         1        1      10        20      19.2        38        x60        24       3     Color Space Conversion
                                                  50        70        50        70                                              (*2)
   0        1           0         0        0                                              x25        20       3
                                                  70       160        70       160                                                -
                                                  50        70        50        70                                              (*2)
   0        1           0         0        1                                              x20        16       3
                                                  70       160        70       160                                                -
                                                  50        70        50        70                                  Color Space Conversion. (*2)
   0        1           0         1        0                                              x25        30       3
                                                  70       160        70       160                                  Color Space Conversion
                                                  50        70        50        70                                  Color Space Conversion. (*2)
   0        1           0         1        1                                              x20        24       3
                                                  70       160        70       160                                  Color Space Conversion
   0        1           1         *        *       -         -         -         -          -              -                 Forbidden
   1        0           0         0        0      12        80      26.6        80        x50             35                      -
   1        0           0         0        1      15       100      26.6       100        x40             30                      -
   1        0           0         1        0      20      133.3     33.3      133.3       x30             22                      -
   1        0           0         1        1       -         -         -         -          -              -                 Forbidden
   1        0           1         0        0       6        12      16.4       32.6      x100             35                      -
   1        0           1         0        1      7.5       15      16.4      32.6        x80             30                      -
   1        0           1         1        0      10        20        19        38        x60             22                      -
   1        0           1         1        1       -         -         -         -          -              -                 Forbidden
                                                  50        70        50        70                                              (*2)
   1        1           0         0        0                                              x25             19
                                                  70       160        70       160                                                -
                                                  50        70        50        70                                              (*2)
   1        1           0         0        1                                              x20             15
                                                  70       160        70       160                                                -
                                                  50        70        50        70                                              (*2)
   1        1           0         1        0                                              x15             11
                                                  70       160        70       160                                                -
   1        1           0         1        1       -         -         -         -          -              -                 Forbidden
   1        1           1         *        *       -         -         -         -          -              -                 Forbidden
*1 Note that register setting is required depending on the mode setting and used frequency range. See Table 10.
*2 Register setting is required. See Table 21.
          Table 21. Register setting (HFSEL=1 and Frequency range is from 50MHz to 70MHz)
                             Register Address(HEX)                Register Value(HEX)
                  Step       Sub-Link        Sub-Link                                                     Description
                                                               THCV235           THCV236
                            Master side      Slave side
                    1           0x70            0xF0                        0x01                 Set 1 to PLL_SET_EN
                    2           0x76            0xF6              0x02               0x01        Set PLL_SET0
                    3           0x78            0xF8                        0x20                 Set PLL_SET1
                    4           0x7C            0xFC                        0x24                 Set PLL_SET2
Copyright©2016 THine Electronics, Inc.                                   22/68                                     THine Electronics, Inc.
                                                                                                                           Security E


THCV235_THCV236_Rev.3.40_E
        Table 22. Main-Link Operation Mode Select (PDN1=0 or PDN1=1 and SUBMODE=1)
                                                    Freq.Range
                                                       [MHz]
             Mode Setting                                       SSCG       Main-Link  Data Width
                                          SSCG
                                                                Enable       CML                           Comment
                                          Disable
                                                          (THCV235 Only)    Bit Rate
 MAIN
        HFSEL   LFSEL     COL1    COL0 min      max        min        max            Data    Sync
MODE
  0       0        0       0        0  15       100         50        100     x40     32      3                -
  0       0        0       0        1  20      133.3      66.6       133.3    x30     24      3                -
  0       0        0       1        0  15       100         50        100     x40     32      3     Color Space Conversion
  0       0        0       1        1  20      133.3      66.6       133.3    x30     24      3     Color Space Conversion
  0       0        1       0        0  7.5       15       16.4        32.5    x80     32      3                -
  0       0        1       0        1  10        20       19.2         38     x60     24      3                -
  0       0        1       1        0  7.5       15       16.4        32.5    x80     32      3     Color Space Conversion
  0       0        1       1        1  10        20       19.2         38     x60     24      3     Color Space Conversion
  0       1        0       0        0  70       160        100        160     x25     20      3                -
  0       1        0       0        1  70       160        100        160     x20     16      3                -
  0       1        0       1        0  70       160        100        160     x25     30      3     Color Space Conversion
  0       1        0       1        1  70       160        100        160     x20     24      3     Color Space Conversion
  0       1        1        *       *   -         -          -          -       -          -               Forbidden
  1       0        0       0        0  12        80         40         80     x50         35                   -
  1       0        0       0        1  15       100         50        100     x40         30                   -
  1       0        0       1        0  20      133.3      66.6       133.3    x30         22                   -
  1       0        0       1        1   -         -          -          -       -          -               Forbidden
  1       0        1       0        0   6        12        16.4       32.5   x100         35                   -
  1       0        1       0        1  7.5       15       16.4        32.5    x80         30                   -
  1       0        1       1        0  10        20       19.2         38     x60         22                   -
  1       0        1       1        1   -         -          -          -       -          -               Forbidden
  1       1        0       0        0  70       160        100        160     x25         19                   -
  1       1        0       0        1  70       160        100        160     x20         15                   -
  1       1        0       1        0  70       160        100        160     x15         11                   -
  1       1        0       1        1   -         -          -          -       -          -               Forbidden
  1       1        1        *       *   -         -          -          -       -          -               Forbidden
Copyright©2016 THine Electronics, Inc.                       23/68                               THine Electronics, Inc.
                                                                                                      Security E


THCV235_THCV236_Rev.3.40_E
Data Mapping
                                        Table 23. V-by-One® HS Mode Data Mapping
MAINMODE            0          0          0          0             0           0           0        0              0              0           0        0
   HFSEL            0          0          0          0             0           0           0        0              1              1           1        1
   LFSEL            0          0          0          0             1           1           1        1              0              0           0        0
   COL1             0          0          1          1             0           0           1        1              0              0           1        1
   COL0             0          1          0          1             0           1           0        1              0              1           0        1
     D0            R2         R0         R2         R0            R2         R0           R2       R0            Cb/Cr2       Cb/Cr0         R2       R0
     D1            R3         R1         R3         R1            R3         R1           R3       R1            Cb/Cr3       Cb/Cr1         R3       R1
     D2            R4         R2         R4         R2            R4         R2           R4       R2            Cb/Cr4       Cb/Cr2         R4       R2
     D3            R5         R3         R5         R3            R5         R3           R5       R3            Cb/Cr5       Cb/Cr3         R5       R3
     D4            R6         R4         R6         R4            R6         R4           R6       R4            Cb/Cr6       Cb/Cr4         R6       R4
     D5            R7         R5         R7         R5            R7         R5           R7       R5            Cb/Cr7       Cb/Cr5         R7       R5
     D6            R8         R6         R8         R6            R8         R6           R8       R6            Cb/Cr8       Cb/Cr6         R8       R6
     D7            R9         R7         R9         R7            R9         R7           R9       R7            Cb/Cr9       Cb/Cr7         R9       R7
     D8            G2         G0         G2         G0            G2         G0           G2       G0              Y2            Y0          G2       G0
     D9            G3         G1         G3         G1            G3         G1           G3       G1              Y3            Y1          G3       G1
    D10            G4         G2         G4         G2            G4         G2           G4       G2              Y4            Y2          G4       G2
    D11            G5         G3         G5         G3            G5         G3           G5       G3              Y5            Y3          G5       G3
    D12            G6         G4         G6         G4            G6         G4           G6       G4              Y6            Y4          G6       G4
    D13            G7         G5         G7         G5            G7         G5           G7       G5              Y7            Y5          G7       G5
    D14            G8         G6         G8         G6            G8         G6           G8       G6              Y8            Y6          G8       G6
    D15            G9         G7         G9         G7            G9         G7           G9       G7              Y9            Y7          G9       G7
    D16          B2(*1)      B0(*1)    B2(*1)     B0(*1)       B2(*1)       B0(*1)      B2(*1)   B0(*1)             -             -          B2       B0
    D17          B3(*1)      B1(*1)    B3(*1)     B1(*1)       B3(*1)       B1(*1)      B3(*1)   B1(*1)             -             -          B3       B1
    D18          B4(*1)      B2(*1)    B4(*1)     B2(*1)       B4(*1)       B2(*1)      B4(*1)   B2(*1)             -             -          B4       B2
    D19          B5(*1)      B3(*1)    B5(*1)     B3(*1)       B5(*1)       B3(*1)      B5(*1)   B3(*1)             -             -          B5       B3
    D20          B6(*1)      B4(*1)    B6(*1)     B4(*1)       B6(*1)       B4(*1)      B6(*1)   B4(*1)             -             -          B6       B4
    D21          B7(*1)      B5(*1)    B7(*1)     B5(*1)       B7(*1)       B5(*1)      B7(*1)   B5(*1)             -             -          B7       B5
    D22          B8(*1)      B6(*1)    B8(*1)     B6(*1)       B8(*1)       B6(*1)      B8(*1)   B6(*1)             -             -          B8       B6
    D23          B9(*1)      B7(*1)    B9(*1)     B7(*1)       B9(*1)       B7(*1)      B9(*1)   B7(*1)             -             -          B9       B7
                CONT1                  CONT1                   CONT1                   CONT1
    D24                        -                     -                         -                    -               -             -           -        -
                 (*1,*2)               (*1,*2)                 (*1,*2)                  (*1,*2)
                CONT2                  CONT2                   CONT2                   CONT2
    D25                        -                     -                         -                    -               -             -           -        -
                 (*1,*2)               (*1,*2)                 (*1,*2)                  (*1,*2)
    D26          B0(*1)        -       B0(*1)        -         B0(*1)          -        B0(*1)      -               -             -          B0        -
    D27          B1(*1)        -       B1(*1)        -         B1(*1)          -        B1(*1)      -               -             -          B1        -
    D28          G0(*1)        -       G0(*1)        -         G0(*1)          -        G0(*1)      -            Y0(*1)           -        G0(*1)      -
    D29          G1(*1)        -       G1(*1)        -         G1(*1)          -        G1(*1)      -            Y1(*1)           -        G1(*1)      -
    D30          R0(*1)        -       R0(*1)        -         R0(*1)          -        R0(*1)      -         Cb/Cr0(*1)          -        R0(*1)      -
    D31          R1(*1)        -       R1(*1)        -         R1(*1)          -        R1(*1)      -         Cb/Cr1(*1)          -        R1(*1)      -
  HSYNC         HSYNC       HSYNC      HSYNC     HSYNC         HSYNC       HSYNC       HSYNC    HSYNC           HSYNC         HSYNC       HSYNC     HSYNC
  VSYNC         VSYNC       VSYNC      VSYNC     VSYNC         VSYNC       VSYNC       VSYNC    VSYNC           VSYNC         VSYNC       VSYNC     VSYNC
    DE             DE         DE         DE         DE            DE         DE           DE       DE             DE             DE          DE       DE
*1 CTL bits, which are carried during DE=0 except the first pixel and the last pixel (when COL1=0) or the first 3pixels and the last 3pixels (when COL1=1).
*2 User defined data inputs (THCV235) and outputs (THCV236).
Copyright©2016 THine Electronics, Inc.                                       24/68                                            THine Electronics, Inc.
                                                                                                                                      Security E


THCV235_THCV236_Rev.3.40_E
                                           Table 24. Sync Free Mode Data Mapping
   MAINMODE             1            1           1        1    1     1     1  1      1        1          1       1
     HFSEL              0            0           0        0    0     0     0  0      1        1          1       1
     LFSEL              0            0           0        0    1     1     1  1      0        0          0       0
      COL1              0            0           1        1    0     0     1  1      0        0          1       1
      COL0              0            1           0        1    0     1     0  1      0        1          0       1
       D0              D0           D0          D0        -   D0    D0    D0  -   D0/C0   D0/RAW4    D0/YC0      -
       D1              D1           D1          D1        -   D1    D1    D1  -   D1/C1   D1/RAW5    D1/YC1      -
       D2              D2           D2          D2        -   D2    D2    D2  -   D2/C2   D2/RAW6    D2/YC2      -
       D3              D3           D3          D3        -   D3    D3    D3  -   D3/C3   D3/RAW7    D3/YC3      -
       D4              D4           D4          D4        -   D4    D4    D4  -   D4/C4   D4/RAW8    D4/YC4      -
       D5              D5           D5          D5        -   D5    D5    D5  -   D5/C5   D5/RAW9    D5/YC5      -
       D6              D6           D6          D6        -   D6    D6    D6  -   D6/C6   D6/RAW10   D6/YC6      -
       D7              D7           D7          D7        -   D7    D7    D7  -   D7/C7   D7/RAW11   D7/YC7      -
       D8              D8           D8          D8        -   D8    D8    D8  -    D8/Y0  D8/RAW0        -       -
       D9              D9           D9          D9        -   D9    D9    D9  -    D9/Y1  D9/RAW1        -       -
       D10             D10         D10         D10        -  D10    D10  D10  -   D10/Y2  D10/RAW2       -       -
       D11             D11         D11         D11        -  D11    D11  D11  -   D11/Y3  D11/RAW3       -       -
       D12             D12         D12         D12        -  D12    D12  D12  -   D12/Y4      -          -       -
       D13             D13         D13         D13        -  D13    D13  D13  -   D13/Y5      -          -       -
       D14             D14         D14         D14        -  D14    D14  D14  -   D14/Y6      -          -       -
       D15             D15         D15         D15        -  D15    D15  D15  -   D15/Y7      -          -       -
       D16             D16         D16         D16        -  D16    D16  D16  -      -        -          -       -
       D17             D17         D17         D17        -  D17    D17  D17  -      -        -          -       -
       D18             D18         D18         D18        -  D18    D18  D18  -      -        -          -       -
       D19             D19         D19           -        -  D19    D19    -  -      -        -          -       -
       D20             D20         D20           -        -  D20    D20    -  -      -        -          -       -
       D21             D21         D21           -        -  D21    D21    -  -      -        -          -       -
       D22             D22         D22           -        -  D22    D22    -  -      -        -          -       -
       D23             D23         D23           -        -  D23    D23    -  -      -        -          -       -
       D24             D24         D24           -        -  D24    D24    -  -      -        -          -       -
       D25             D25         D25           -        -  D25    D25    -  -      -        -          -       -
       D26             D26         D26           -        -  D26    D26    -  -      -        -          -       -
       D27             D27           -           -        -  D27     -     -  -      -        -          -       -
       D28             D28           -           -        -  D28     -     -  -      -        -          -       -
       D29             D29           -           -        -  D29     -     -  -      -        -          -       -
       D30             D30           -           -        -  D30     -     -  -      -        -          -       -
       D31             D31           -           -        -  D31     -     -  -      -        -          -       -
   HSYNC(*1)        HSYNC         HSYNC      HSYNC        - HSYNC HSYNC HSYNC -   HSYNC    HSYNC     HSYNC       -
   VSYNC(*1)        VSYNC         VSYNC      VSYNC        - VSYNC VSYNC VSYNC -   VSYNC    VSYNC     VSYNC       -
     DE(*1)            DE           DE          DE        -   DE    DE    DE  -  DE/FIELD    DE         DE       -
 *1 Any signal as well as sync signal can be transmitted.
Copyright©2016 THine Electronics, Inc.                            25/68                     THine Electronics, Inc.
                                                                                                  Security E


THCV235_THCV236_Rev.3.40_E
Sub-Link Mode Setting
 PDN1=1 setting makes Sub-Link active and two modes of Sub-Link operation are available. Sub-Link
operation mode is select by SUBMODE pin.
 When SUBMODE=0, Sub-Link is 2-wire serial I/F Mode.
 When SUBMODE=1, Sub-Link is Low Speed Data Bridge Mode.
 SUBMODE must be same setting at the THCV235 and THCV236.Bi-directional communication is done
between Sub-Link Master device and Sub-Link Slave device in both modes. MSSEL pin selects Master/Slave
side of Sub-Link and 2-wire serial interface in the devices. MSSEL must be different setting at the THCV235
and THCV236. See Table 25 about Sub-Link operation mode settings.
                        Table 25. Sub-Link operation mode, Master/Slave Setting
                                                                                 Sub-Link
             SUBMODE         MSSEL           Operation Mode
                                                                                Master/Slave
                                0                                   Sub-Link Master (2-wire serial Slave)
                  0                      2-wire serial I/F
                                1                                   Sub-Link Slave (2-wire serial Master)
                                0                                   Sub-Link Master
                  1                      Low Speed Data Bridge
                                1                                   Sub-Link Slave
2-wire serial I/F Mode
 2-wire serial I/F Mode enables register access, using GPIO (General Purpose Input/Output) pin and interrupt
function. Sub-Link Master device has 2-wire serial slave block and can be connected to HOST MPU, Sub-Link
Slave device has 2-wire serial master block and can be connected to remote side 2-wire serial slave devices.
 HOST MPU can access register of Sub-Link Master device, Sub-Link Slave device and remote side 2-wire
serial slave devices.
2-wire serial I/F Device ID setting
 AIN1 and AIN0 pins determine Device ID setting of the THCV235 and THCV236. Only Sub-Link Master
device has AIN1 and AIN0 pin. AIN1 and AIN0 choose one of 4 addresses which give an identification address
to the THCV235 and THCV236 under 2-wire serial interface bus topology.
                Table 26. 2-wire serial I/F Device ID select (Sub-Link Master device Only)
                                           AIN1     AIN0       Device ID
                                             0        0          0x0B
                                             0        1          0x34
                                             1        0          0x77
                                             1        1          0x65
Copyright©2016 THine Electronics, Inc.                     26/68                               THine Electronics, Inc.
                                                                                                     Security E


THCV235_THCV236_Rev.3.40_E
2-wire serial I/F Clock Stretching
 In principle, when Sub-Link bridges 2-wire serial interface communication from Sub-Link Master to Sub-Link
Slave or remote side 2-wire serial slave devices, time lag occurs between HOST MPU side 2-wire serial access
and Sub-Link Slave internal bus access or remote side 2-wire serial access.
 2WIRE_MODE (Sub-Link Master side register, 0x0F bit1-0) selects whether 2-wire serial slave of Sub-Link
Master perform clock stretching.
 When 2WIRE_MODE = 00, Sub-Link Master device wait HOST MPU until Sub-Link Slave register access or
remote side 2-wire serial slave register access is completed by clock stretching.
 When 2WIRE_MODE = 01, Sub-Link Master device informs HOST MPU that Sub-Link Slave register access
or remote side 2-wire serial register access has been completed by interruption (INT pin) without clock
stretching.
                                       Figure 8. 2WIRE_MODE Operation
Copyright©2016 THine Electronics, Inc.                  27/68                         THine Electronics, Inc.
                                                                                           Security E


THCV235_THCV236_Rev.3.40_E
Read/Write access to Sub-Link Master Register
 HOST MPU can directly access Sub-Link Master’s register by 2-wire serial I/F. Register address of Sub-Link
Master is from 0x00 to 0x7F. See Register Map for more information.
                      Figure 9. Host to Sub-Link Master Register access configuration
                   Figure 10. 2-wire serial I/F write to Sub-Link Master register protocol
                   Figure 11. 2-wire serial I/F read to Sub-Link Master register protocol
Copyright©2016 THine Electronics, Inc.                 28/68                           THine Electronics, Inc.
                                                                                            Security E


THCV235_THCV236_Rev.3.40_E
Read/Write access to Sub-Link Slave Register
 HOST MPU can access to Sub-Link Slave’s register via Sub-Link Master by Sub-Link Master register settings.
Register address of Sub-Link Slave is from 0x80 to 0xFF. See Register Map for more information.
                        Figure 12. Host MPU to Sub-Link Slave Register access configuration
                                    Table 27. Sub-Link slave register Write Procedure
  Step                                             Description                                              R/W       Address
    1       Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).                   W        0x02 bit7
    2       Set the data for Sub-Link Slave to write (Max 16byte).                                           W       0x10-0x1F
            Set Device ID of Sub-Link Master device.
    3                                                                                                        W          0x20
            (Value corresponding to AIN1 and AIN0 setting. e.g.[AIN1,AIN0]=[0,0] → 7’h0B)
            Set the byte number written to Sub-Link Slave (Max 16byte)
    4                                                                                                        W          0x21
            (Byte number = register value + 1)
    5       Set the start address of Sub-Link Slave register to write.                                       W          0x23
    6       Write 1 to WR_START_8B. (Start write access to Sub-Link Slave register)                          W        0x25 (*1)
    7       2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave
                                                                                                              -            -
   (*2)     register access is completed.
    7       When write access is completed, 2WIRE_ACS_END_INT register value become 1
                                                                                                              -            -
   (*3)     and interrupt occurs (INT=H → L).
    8       If write access was normally ended, read value should be “0x1”.                                   R       0x02 bit7
 *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
    Sub-Link Slave or remote side 2-wire serial slave is completed.
 *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
 *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2016 THine Electronics, Inc.                           29/68                                     THine Electronics, Inc.
                                                                                                                 Security E


THCV235_THCV236_Rev.3.40_E
                               Table 28. Sub-Link slave register Read Procedure
 Step                                             Description                                              R/W        Address
   1      Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).                    W         0x02 bit7
          Set Device ID of Sub-Link Master device.
   2                                                                                                        W           0x20
          (Value corresponding to AIN1 and AIN0 setting. e.g.[AIN1,AIN0]=[0,0] → 7’h0B)
          Set the byte number read from Sub-Link Slave(Max 16byte).
   3                                                                                                        W           0x22
          (Byte number = register value + 1)
   4      Set the start address of Sub-Link Slave register to read.                                         W           0x24
   5      Write 1 to RD_START_8B. (Start read access to Sub-Link Slave register)                            W         0x26 (*1)
          2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave
   6
          register access is completed. When read access is completed, SCL is released and                   -             -
  (*2)
          read data is stored in Sub-Link Master register (Address 0x10-0x1F).
          When read access is completed, read data is stored in Sub-Link Master register
   6
          (Address 0x10-0x1F) and 2WIRE_ACS_END_INT register value become 1 and                              -             -
  (*3)
          interrupt occurs (INT=H → L).
   7      If read access was normally ended, read value should be “0x1”.                                     R          0x02
   8      HOST MPU read data stored in Sub-Link Master register.                                             R       0x10-0x1F
 *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
    Sub-Link Slave or remote side 2-wire serial slave is completed.
 *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
 *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2016 THine Electronics, Inc.                           30/68                                     THine Electronics, Inc.
                                                                                                                 Security E


THCV235_THCV236_Rev.3.40_E
Read/Write access to remote side 2-wire serial slave devices connected to Sub-Link Slave Device
 HOST MPU can access to remote side 2-wire serial slave register via Sub-Link Master and Sub-Link Slave by
Sub-Link Master register settings. Sub-Link Slave has 2-wire serial master block. Up to 8 devices are
connectable to 2-wire serial master of Sub-Link Slave device.
   Figure 13. Host to 2-wire serial Slave devices connected to Sub-Link Slave device access configuration
        Table 29. Remote side 2-wire serial slave register Write Procedure for 8bit register address
   Step                                             Description                                                R/W     Address
             Set slave address of remote side 2-wire serial slave device (Low-order 7bits),
      1                                                                                                         W     0x04-0x0B
             and enable this address (High-order 1bit).
      2      Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).                     W      0x02 bit7
      3      Set the data for remote side 2-wire serial slave to write (Max 16byte).                            W     0x10-0x1F
             Set slave address of access target 2-wire serial slave (choose the value set in
      4                                                                                                         W         0x20
             0x04-0x0B[6:0]), and set 0 to 0x20 bit7.
             Set the byte number written to remote side 2-wire serial slave (Max 16byte).
      5                                                                                                         W         0x21
             (Byte number = register value + 1)
      6      Set the start address of remote side 2-wire serial slave register to write.                        W         0x23
             Write 1 to WR_START_8B. (Start write access to remote side 2-wire serial slave
      7                                                                                                         W      0x25 (*1)
             register)
      8      2-wire serial slave of Sub-Link Master perform clock stretching until remote side
                                                                                                                -           -
    (*2)     2-wire serial slave register access is completed.
      8      When write access is completed, 2WIRE_ACS_END_INT register value become 1
                                                                                                                -           -
    (*3)     and interrupt occurs (INT=H → L).
      9      If wire access was normally ended, read value should be “0x1”.                                     R         0x02
     10      Repeat from step2 to step9 if needed.                                                              -           -
  *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
    Sub-Link Slave or remote side 2-wire serial slave is completed.
  *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
  *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2016 THine Electronics, Inc.                           31/68                                      THine Electronics, Inc.
                                                                                                                  Security E


THCV235_THCV236_Rev.3.40_E
       Table 30. Remote side 2-wire serial slave register Write Procedure for 16bit register address
 Step                                               Description                                               R/W       Address
           Set slave address of remote side 2-wire serial slave device (Low-order 7bits),
    1                                                                                                          W       0x04-0x0B
           and enable this address (High-order 1bit).
    2      Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).                      W        0x02 bit7
    3      Set the data for remote side 2-wire serial slave to write (Max 16byte).                             W       0x10-0x1F
           Set slave address of access target 2-wire serial slave (choose the value set in
    4                                                                                                          W           0x20
           0x04-0x0B[6:0]), and set 1 to 0x20 bit7.
           Set the byte number written to remote side 2-wire serial slave (Max 16byte).
    5                                                                                                          W           0x21
           (Byte number = register value + 1)
           Set the low-order bits([7:0]) of start address of remote side 2-wire serial slave register
    6                                                                                                          W           0x27
           to write.
           Set the high-order bits([15:8]) of start address of remote side 2-wire serial slave
    7                                                                                                          W           0x28
           register to write.
           Write 1 to WR_START_16B. (Start write access to remote side 2-wire serial slave
    8                                                                                                          W        0x2B (*1)
           register)
    9      2-wire serial slave of Sub-Link Master perform clock stretching until remote side 2-wire
                                                                                                                -            -
  (*2)     serial slave register access is completed.
    9      When write access is completed, 2WIRE_ACS_END_INT register value become 1
                                                                                                                -            -
  (*3)     and interrupt occurs (INT=H → L).
   10      If write access was normally ended, read value should be “0x1”.                                      R          0x02
   11      Repeat from step2 to step10 if needed.                                                               -            -
  *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
     Sub-Link Slave or remote side 2-wire serial slave is completed.
  *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
  *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2016 THine Electronics, Inc.                            32/68                                     THine Electronics, Inc.
                                                                                                                  Security E


THCV235_THCV236_Rev.3.40_E
       Table 31. Remote side 2-wire serial slave register Read Procedure for 8bit register address
  Step                                             Description                                              R/W       Address
            Set slave address of remote side 2-wire serial slave device (Low-order 7bits),
     1                                                                                                       W       0x04-0x0B
            and enable this address (High-order 1bit).
     2      Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).                   W        0x02 bit7
            Set slave address of access target 2-wire serial slave (choose the value set in
     3                                                                                                       W          0x20
            0x04-0x0B[6:0]), and set 0 to 0x20 bit7.
            Set the byte number read from remote side 2-wire serial slave(Max 16byte).
     4                                                                                                       W          0x22
            (Byte number = register value + 1)
     5      Set the start address of remote side 2-wire serial slave register to read.                       W          0x24
            Write 1 to RD_START_8B. (Start read access to remote side 2-wire serial slave
     6                                                                                                       W        0x26 (*1)
            register)
            2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave
     7
            register access is completed. When read access is completed, SCL is released and                  -            -
   (*2)
            read data is stored in Sub-Link Master register (Address 0x10-0x1F).
            When read access is completed, read data is stored in Sub-Link Master register
     7
            (Address 0x10-0x1F) and 2WIRE_ACS_END_INT register value become 1 and                             -            -
   (*3)
            interrupt occurs (INT=H → L).
     8      If read access was normally ended, read value should be “0x1”.                                    R         0x02
     9      HOST MPU read data stored in Sub-Link Master register.                                            R      0x10-0x1F
    10      Repeat from step2 to step10 if needed.                                                            -            -
 *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
    Sub-Link Slave or remote side 2-wire serial slave is completed.
 *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
 *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2016 THine Electronics, Inc.                           33/68                                     THine Electronics, Inc.
                                                                                                                 Security E


THCV235_THCV236_Rev.3.40_E
        Table 32. Remote side 2-wire serial slave register Read Procedure for 16bit register address
Step                                                 Description                                                 R/W        Address
           Set slave address of remote side 2-wire serial slave device (Low-order 7bits),
   1                                                                                                               W      0x04-0x0B
           and enable this address (High-order 1bit).
   2       Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).                          W        0x02 bit7
           Set slave address of access target 2-wire serial slave (choose the value set in
   3                                                                                                               W          0x20
           0x04-0x0B[6:0]), and set 1 to 0x20 bit7.
   4       Set the byte number read from remote side 2-wire serial slave(Max 16byte).                              W          0x22
           Set the low-order bits([7:0]) of start address of remote side 2-wire serial slave register to
   5                                                                                                               W          0x29
           read.
           Set the high-order bits([15:8]) of start address of remote side 2-wire serial slave register
   6                                                                                                               W          0x2A
           to read.
   7       Write 1 to RD_START_16B. (Start read access to remote side 2-wire serial slave register)                W        0x2C (*1)
           2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave
   8
           register access is completed. When read access is completed, SCL is released and read                    -           -
 (*2)
           data is stored in Sub-Link Master register (Address 0x10-0x1F).
           When read access is completed, read data is stored in Sub-Link Master register (Address
   8
           0x10-0x1F) and 2WIRE_ACS_END_INT register value become 1 and interrupt occurs                            -           -
 (*3)
           (INT=H → L).
   9       If read access was normally ended, read value should be “0x1”.                                          R          0x02
  10       HOST MPU read data stored in Sub-Link Master register.                                                  R       0x10-0x1F
  11       Repeat from step2 to step10 if needed.                                                                   -           -
   *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
     Sub-Link Slave or remote side 2-wire serial slave is completed.
   *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
   *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2016 THine Electronics, Inc.                            34/68                                      THine Electronics, Inc.
                                                                                                                   Security E


THCV235_THCV236_Rev.3.40_E
GPIO
 The GPIO pin provides up to 5-I/O ports (THCV235) or 3-I/O ports (THCV236) and 2 types of GPIO are
available (“Through GPIO” and “Programmable GPIO”). The number of available GPIO pin depends on
Sub-Link operation mode settings (See Table 34 and Table 35). All GPIO pins have another function if being set
(See 0, Table 2). GPIO type is selected by GPIO_TYPE register (0x40(Sub-Link Master), 0xC0(Sub-Link
Slave)). Programmable GPIO is available by all GPIO pins. Through GPIO is available by only GPIO4 and
GPIO3 pin. See Through GPIO section and Programmable GPIO section about detail of respective GPIO type.
                                               Table 33. GPIO Type
                                                             GPIO Type
                             GPIO#
                                              Through GPIO         Programmable GPIO
                             GPIO4
                                                Available
                             GPIO3
                             GPIO2                                       Available
                             GPIO1             Unavailable
                             GPIO0
                                     Table 34. GPIO setting of THCV235
                                                                        Function
                                         Pin Name                Sub-Link       Sub-Link
                                                                  Master          Slave
                               LATEN/SD3/AIN1/GPIO4                AIN1          GPIO4
                             CMLDRV/SD2/AIN0/GPIO3                 AIN0          GPIO3
                                    COL0/INT/GPIO2                 INT           GPIO2
                                        BET/GPIO1                 GPIO1          GPIO1
                                       SSEN/GPIO0                 GPIO0          GPIO0
                                     Table 35. GPIO setting of THCV236
                                                                      Function
                                                              Sub-Link
                           Pin Name                                                    Sub-Link
                                                               Master
                                                                                        Slave
                                                   RXDEFSEL=0 RXDEFSEL=1
                           D25/GPIO4                   GPIO4             D25             D25
                           D24/GPIO3                   GPIO3             D24             D24
                       COL0/INT/GPIO2                    INT             INT            GPIO2
                  TTLDRV/SD2/AIN0/GPIO1                 AIN0            AIN0            GPIO1
                   LATEN/SD3/AIN1/GPIO0                 AIN1            AIN1            GPIO0
Copyright©2016 THine Electronics, Inc.                     35/68                             THine Electronics, Inc.
                                                                                                  Security E


THCV235_THCV236_Rev.3.40_E
Through GPIO
  Input to GPIO4 and GPIO3 of Sub-Link Master device is output from GPIO4 and GPIO3 of Sub-Link Slave
device respectively. Note that these GPIO signals can’t be transferred from Sub-Link Slave device to Sub-Link
Master device and Through GPIO function is available only when THCV235 is Sub-Link Slave and THCV236
is Sub-Link Master and RXDEFSEL=0. Register settings are required. See Table 36.
  It’s possible to confirm GPIO4 and GPIO3 input value to Sub-Link Master by register read (0x41
GPIO_INPUT_MONITOR). Each GPIO output signal goes to Low when Sub-Link communication fails.
Sub-Link communication status can be observed by register read (0x82 bit2 COMERR_INT).
  When the THCV236 is Sub-Link Master and RXDEFSEL=1 (THCV236 has no GPIO4 and GPIO3 input pin as
Through GPIO), Through GPIO outputs of THCV235 (Sub-Link Slave) keep low.
              *1 See Table 36
                               Figure 14. Through GPIO (Only GPIO4 and GPIO3)
             Table 36. THCV235, THCV236(RXDEFSEL=0) Through GPIO register setting
                                     GPIO             GPIO4 , GPIO3                      Register Settings
                                 Input/Output  Input/Output Configuration
                    Sub-Link                                                    GPIO Type              GPIO IO Direction
      Device                        Number         (I:Input, O:Output)
                  Master/Slave
                                                                          Address       Value      Address         Value
                               Input    Output   GPIO4           GPIO3
                                                                           (HEX)        (BIN)        (HEX)         (BIN)
     THCV235          Slave       0        2       O                O       0xC0     XXX11XXX         0xC3      XXX00XXX
     THCV236          Master      2        0        I               I       0x40     XXX11XXX         0x43      XXX11XXX
Copyright©2016 THine Electronics, Inc.                       36/68                                THine Electronics, Inc.
                                                                                                         Security E


THCV235_THCV236_Rev.3.40_E
Programmable GPIO
 Settings input/output and reading/writing are controlled by register settings in the Sub-Link Master. HOST
MPU commands register setting in the Sub-Link Master.
               *1 See Table 37, Table 38
                                                  Figure 15. Programmable GPIO
 Register settings are required according to the number of GPIO used by customer. See Table 37 and Table 38.
When the number of GPIO used by customer is less than the value listed in Table 37 and Table 38, choose any
setting which includes that.
                            Table 37. THCV235 Programmable GPIO register setting
                        GPIO                             GPIO4 – GPIO0                                 Register Settings
                    Input/Output                   Input/Output Configuration
    Sub-Link                                                                                  GPIO Type             GPIO IO Direction
                       Number                  (I:Input, O:Output, -:Unavailable)
  Master/Slave
                                                                                        Address      Value       Address       Value
                  Input       Output     GPIO4      GPIO3    GPIO2     GPIO1      GPIO0
                                                                                         (HEX)        (BIN)       (HEX)         (BIN)
                    2            0         -          -         -        I          I                                       XXXXXX11
     Master         1            1         -          -         -        I          O     0x40     XXXXXX00        0x43     XXXXXX10
                    0            2         -          -         -        O          O                                       XXXXXX00
                    5            0         I          I         I        I          I                                        XXX11111
                    4            1         I          I         I        I          O                                        XXX11110
                    3            2         I          I         I        O          O                                        XXX11100
      Slave                                                                               0xC0     XXX00000        0xC3
                    2            3         I          I        O         O          O                                        XXX11000
                    1            4         I          O        O         O          O                                        XXX10000
                    0            5         O          O        O         O          O                                        XXX00000
                             Table 38. THCV236 Programmable GPIO register setting
                        GPIO                             GPIO4 – GPIO0                                 Register Settings
                    Input/Output                   Input/Output Configuration
    Sub-Link                                                                                  GPIO Type             GPIO IO Direction
                       Number                  (I:Input, O:Output, -:Unavailable)
  Master/Slave
                                                                                        Address      Value       Address        Value
                  Input       Output     GPIO4      GPIO3    GPIO2     GPIO1      GPIO0
                                                                                         (HEX)        (BIN)       (HEX)         (BIN)
                    2            0         I          I         -        -          -                                        XXX11XXX
     Master         1            1         I          O         -        -          -     0x40     XXX00XXX        0x43      XXX10XXX
                    0            2         O          O         -        -          -                                        XXX00XXX
                    3            0         -          -         I        I          I                                        XXXXX111
                    2            1         -          -         I        O          I                                        XXXXX101
      Slave                                                                               0xC0     XXXXX000        0xC3
                    1            2         -          -        O         I          O                                        XXXXX010
                    0            3         -          -        O         O          O                                        XXXXX000
Copyright©2016 THine Electronics, Inc.                                37/68                                   THine Electronics, Inc.
                                                                                                                      Security E


THCV235_THCV236_Rev.3.40_E
Interruption
 INT pin outputs interrupt event indicator on Sub-Link Master side of the system. The INT signal is active low.
Being set by 2-wire serial interface, the THCV235 and THCV236 can monitor any changes of GPIO input pins,
Sub-Link communication statuses and internal statuses as an interrupt. About the way to make interruption occur
and the way to clear the interruption, see Table 40 (Address 0x02, 0x03) and Table 41 (Address 0x82, 0x83).
                     Figure 16. 2-wire serial I/F Interrupt to HOST access configuration
                                         Table 39. Interrupt output
                                            INT                State
                                             L          Interrupt occurred
                                             H             Steady state
Copyright©2016 THine Electronics, Inc.                  38/68                            THine Electronics, Inc.
                                                                                               Security E


THCV235_THCV236_Rev.3.40_E
Low Speed Data Bridge Mode
 Low speed data input to SD2, SD1 and SD0 of Sub-Link Master device is output respectively from SD2, SD1
and SD0 of Sub-Link Slave device by LVCMOS push pull output buffer. Low speed data input to SD3 of
Sub-Link Slave device is output from SD3 of Sub-Link Master device by LVCMOS push pull output buffer.
 At Low Speed Data Bridge Mode, access to register of the THCV235 and THCV236 is unable.
                            Figure 17. Low Speed Data Bridge Mode configuration
Copyright©2016 THine Electronics, Inc.              39/68                           THine Electronics, Inc.
                                                                                          Security E


THCV235_THCV236_Rev.3.40_E
Register Map
 HOST MPU can set various operating conditions of the THCV235 and THCV236 through internal registers.
The THCV235 and THCV236 have two types of register address map depending upon Sub-Link configuration.
 Sub-Link Master (2-wire serial slave) is connected to external HOST MPU (2-wire serial master).
 Sub-Link Slave (2-wire serial master) is connected to external 2-wire serial slave devices.
 Sub-Link Master device has address 0x00-0x7F, Sub-Link Slave device has address 0x80-0xFF. See Figure 18.
                                THCV235                                      THCV236
                            (Sub-Link Master)                             (Sub-Link Slave)
                   0x00                                          0x80
                                 Sub-Link Master                               Sub-Link Slave
                                 Control Register                              Control Register
                  0x2C                                           0x8F
         2-wire                     Reserved                                      Reserved                    2-wire
         serial    0x40                                          0xC0                                         serial
           I/F                                        Sub-Link                                                  I/F    Slave
 HOST                            THCV235 GPIO                                  THCV236 GPIO
                                                                                                                       Device
 MPU                             Control Register                              Control Register
                   0x46                                          0xC6                                                   #0
                                    Reserved                                      Reserved
                   0x50                                          0xD0                                                    ・・・
                               THCV235 Main-Link                             THCV236 Main-Link
                                Control Register                              Control Register                         Slave
                  0x7C                                           0xFC                                                  Device
                                    Reserved                                      Reserved                              #7
                            MSSEL = 0                                     MSSEL = 1
                   Figure 18. Sub-Link Master/Slave device Register Address configuration
Copyright©2016 THine Electronics, Inc.                  40/68                                     THine Electronics, Inc.
                                                                                                        Security E


THCV235_THCV236_Rev.3.40_E
                                        Table 40. Sub-Link Master Control Register
Address                  Default
         Bit#   R/W                            Register Name                                                     Description                                Note
 (Hex)                    (Hex)
  0x00    7:3     R        0x00                                                              Reserved                                                          -
                                                                              Interrupt condition
           2      R          0      INT                                       0: Steady state                                                                  -
                                                                              1: Interrupt occurred(INT output =L)
                                                                              V-by-One® HS lock status
           1      R          1      LOCKN                                     0: Locked (LOCKN=L)                                                              -
                                                                              1: Unlocked
                                                                              V-by-One® HS plug status
           0      R          1      HTPDN                                     0: Connected (HTPDN=L)                                                           -
                                                                              1: Not connected or Rx inactive
  0x01    7:1     R        0x00                                                              Reserved                                                          -
                                                                              Sub-Link soft reset
           0     RW          0      SFTRST                                    Write 1: Sub-Link reset                                                          -
                                                                              Automatically cleared into 0 after reset action. 0 is always read.
  0x02                                                                        Cause of interrupt access completion to register of Sub-Link Slave or
                                                                              Remote side 2-wire serial Slave device
           7     RW          0      2WIRE_ACS_END_INT                         0: Access incomplete
                                                                              1: Access complete
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt LOCKN
                                                                              0: No change on lock status ever
           6     RW          0      LOCKN_INT
                                                                              1: Lock status has once changed
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt HTPDN
                                                                              0: No change on plug status ever
           5     RW          0      HTPDN_INT
                                                                              1: Plug status has once changed
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt Sub-Link Slave side
                                                                              0: No interrupt at Sub-Link Slave ever
           4      R          0      SLAVESIDE_INT                             1: Interrupted at Sub-Link Slave once
                                                                              This bit is cleared when cause of interrupt register at Sub-Link Slave (0x82)
                                                                              is cleared.                                                                    (*1)
                                                                              Cause of interrupt Sub-Link Master GPIO
                                                                              0: No change in Master GPIO inputs ever
           3      R          0      GPIO_INT                                  1: Master GPIO inputs have once changed.
                                                                              This bit is cleared when GPIOn_INPUT_MONITOR (n=4~0) register (0x41)
                                                                              is read.
                                                                              Cause of interrupt Sub-Link communication Error
                                                                              0: No communication error on Sub-Link ever
           2     RW          0      COMERR_INT
                                                                              1: Communication error on Sub-Link once happened
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt 2-wire serial time out
                                                                              0: 2-wire serial access in time ever
           1     RW          0      2WIRE_TIMEOUT_INT
                                                                              1: 2-wire serial access has once had time out
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt Sub-Link time out
                                                                              0: Sub-Link access in time ever
           0     RW          0      SLINK_TIMEOUT_INT
                                                                              1: Sub-Link has once had time out
                                                                              Any write action: clear this bit into 0
  0x03                                                                        0: "2WIRE_ACS_END_INT" is blocked to take interrupt action
           7      R         (*2)    2WIRE_ACS_END_INT_ENABLE                                                                                                   -
                                                                              1: "2WIRE_ACS_END_INT" is allowed to take action on INT output
                                                                              0: "LOCKN_INT" is blocked to take interrupt action
           6     RW          0      LOCKN_INT_ENABLE                                                                                                           -
                                                                              1: "LOCKN_INT" is allowed to take action on INT output
                                                                              0: "HTPDN_INT" is blocked to take interrupt action
           5     RW          0      HTPDN_INT_ENABLE                                                                                                           -
                                                                              1: "HTPDN_INT" is allowed to take action on INT output
                                                                              0: "SLAVESIDE_INT" is blocked to take interrupt action
           4     RW          0      SLAVESIDE_INT_ENABLE                                                                                                       -
                                                                              1: "SLAVESIDE_INT" is allowed to take action on INT output
                                                                              0: "GPIO_INT" is blocked to take interrupt action
           3     RW          0      GPIO_INT_ENABLE                                                                                                            -
                                                                              1: "GPIO_INT" is allowed to take action on INT output
                                                                              0: "COMERR_INT" is blocked to take interrupt action
           2     RW          0      COMERR_INT_ENABLE                                                                                                          -
                                                                              1: "COMERR_INT" is allowed to take action on INT output
                                                                              0: "2WIRE_TIMEOUT_INT" is blocked to take interrupt action
           1     RW          0      2WIRE_TIMEOUT_INT_ENABLE                                                                                                   -
                                                                              1: "2WIRE_TIMEOUT_INT" is allowed to take action on INT output
                                                                              0: "SLINK_TIMEOUT_INT" is blocked to take interrupt action
           0     RW          0      SLINK_TIMEOUT_INT_ENABLE                                                                                                   -
                                                                              1: "SLINK_TIMEOUT_INT" is allowed to take action on INT output
   *1    These registers are always active independent of Interrupt permission register.
   *2    When No clock stretching mode, the value is 1 fixed, otherwise 0 fixed.
Copyright©2016 THine Electronics, Inc.                                       41/68                                                  THine Electronics, Inc.
                                                                                                                                            Security E


THCV235_THCV236_Rev.3.40_E
                              Table 40. Sub-Link Master Control Register (continued)
 Address                Default
          Bit#   R/W                         Register Name                                                 Description                                     Note
  (Hex)                  (Hex)
   0x04                                                                 0: Value in "2WIRE_DEV_ADDR_0" is inactive
           7     RW         0       2WIRE_DEV_ADDR_0_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_0" is active
          6:0    RW       0x00      2WIRE_DEV_ADDR_0                    Remote side 2-wire serial Slave Device Address #0
   0x05                                                                 0: Value in "2WIRE_DEV_ADDR_1" is inactive
           7     RW         0       2WIRE_DEV_ADDR_1_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_1" is active
          6:0    RW       0x00      2WIRE_DEV_ADDR_1                    Remote side 2-wire serial Slave Device Address #1
   0x06                                                                 0: Value in "2WIRE_DEV_ADDR_2" is inactive
           7     RW         0       2WIRE_DEV_ADDR_2_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_2" is active
          6:0    RW       0x00      2WIRE_DEV_ADDR_2                    Remote side 2-wire serial Slave Device Address #2
   0x07                                                                 0: Value in "2WIRE_DEV_ADDR_3" is inactive
           7     RW         0       2WIRE_DEV_ADDR_3_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_3" is active
          6:0    RW       0x00      2WIRE_DEV_ADDR_3                    Remote side 2-wire serial Slave Device Address #3
                                                                                                                                                            (*3)
   0x08                                                                 0: Value in "2WIRE_DEV_ADDR_4" is inactive
           7     RW         0       2WIRE_DEV_ADDR_4_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_4" is active
          6:0    RW       0x00      2WIRE_DEV_ADDR_4                    Remote side 2-wire serial Slave Device Address #4
   0x09                                                                 0: Value in "2WIRE_DEV_ADDR_5" is inactive
           7     RW         0       2WIRE_DEV_ADDR_5_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_5" is active
          6:0    RW       0x00      2WIRE_DEV_ADDR_5                    Remote side 2-wire serial Slave Device Address #5
  0x0A                                                                  0: Value in "2WIRE_DEV_ADDR_6" is inactive
           7     RW         0       2WIRE_DEV_ADDR_6_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_6" is active
          6:0    RW       0x00      2WIRE_DEV_ADDR_6                    Remote side 2-wire serial Slave Device Address #6
  0x0B                                                                  0: Value in "2WIRE_DEV_ADDR_7" is inactive
           7     RW         0       2WIRE_DEV_ADDR_7_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_7" is active
          6:0    RW       0x00      2WIRE_DEV_ADDR_7                    Remote side 2-wire serial Slave Device Address #7
  0x0C    7:0    RW       0x00                                                            Reserved                                                            -
  0x0D    7:0     R       0x00                                                            Reserved                                                            -
          7:2     R       0x00                                                            Reserved                                                            -
  0x0E
          1:0    RW        0x0                                                     Reserved. Must be 0                                                        -
          7:2     R       0x00                                                            Reserved                                                            -
                                                                        00: clock stretching mode
  0x0F                                                                  01: No clock stretching mode
          1:0    RW        0x1      2WIRE_MODE                                                                                                                -
                                                                        10: Reserved (Forbidden)
                                                                        11: Reserved (Forbidden)
   0x10   7:0    RW       0x00      2WIRE_DATA0                         2-wire serial I/F Write/Read Data #0                                                  -
   0x11   7:0    RW       0x00      2WIRE_DATA1                         2-wire serial I/F Write/Read Data #1                                                  -
   0x12   7:0    RW       0x00      2WIRE_DATA2                         2-wire serial I/F Write/Read Data #2                                                  -
   0x13   7:0    RW       0x00      2WIRE_DATA3                         2-wire serial I/F Write/Read Data #3                                                  -
   0x14   7:0    RW       0x00      2WIRE_DATA4                         2-wire serial I/F Write/Read Data #4                                                  -
   0x15   7:0    RW       0x00      2WIRE_DATA5                         2-wire serial I/F Write/Read Data #5                                                  -
   0x16   7:0    RW       0x00      2WIRE_DATA6                         2-wire serial I/F Write/Read Data #6                                                  -
   0x17   7:0    RW       0x00      2WIRE_DATA7                         2-wire serial I/F Write/Read Data #7                                                  -
   0x18   7:0    RW       0x00      2WIRE_DATA8                         2-wire serial I/F Write/Read Data #8                                                  -
   0x19   7:0    RW       0x00      2WIRE_DATA9                         2-wire serial I/F Write/Read Data #9                                                  -
  0x1A    7:0    RW       0x00      2WIRE_DATA10                        2-wire serial I/F Write/Read Data #10                                                 -
  0x1B    7:0    RW       0x00      2WIRE_DATA11                        2-wire serial I/F Write/Read Data #11                                                 -
  0x1C    7:0    RW       0x00      2WIRE_DATA12                        2-wire serial I/F Write/Read Data #12                                                 -
  0x1D    7:0    RW       0x00      2WIRE_DATA13                        2-wire serial I/F Write/Read Data #13                                                 -
  0x1E    7:0    RW       0x00      2WIRE_DATA14                        2-wire serial I/F Write/Read Data #14                                                 -
  0x1F    7:0    RW       0x00      2WIRE_DATA15                        2-wire serial I/F Write/Read Data #15                                                 -
                                                                        Remote side 2-wire Slave device's Register Address bit width select
           7     RW         0       2WIRE_ADR_SEL                       0: 8bit Register Address                                                              -
   0x20
                                                                        1: 16bit Register Address
          6:0    RW       0x00      2WIRE_TARGET_DEV_ADR                2-wire serial I/F Access Target Device Address setting                                -
          7:4     R        0x0                                                            Reserved                                                            -
   0x21                                                                 2-wire serial I/F Write Request Byte Number for both 8bit and 16bit Register
          3:0    RW        0x0      WR_REQ_BYTE                                                                                                               -
                                                                        Address device. Byte Number = register value + 1 (e.g. 0x2 for 3byte burst)
          7:4     R        0x0                                                            Reserved                                                            -
   0x22                                                                 2-wire serial I/F Read Request Byte Number for both 8bit and 16bit Register
          3:0    RW        0x0      RD_REQ_BYTE                                                                                                               -
                                                                        Address device. Byte Number = register value + 1 (e.g. 0x2 for 3byte burst)
   0x23   7:0    RW       0x00      WR_START_ADR_8B                     2-wire serial I/F Write Start Register Address for 8bit Register Address device       -
   0x24   7:0    RW       0x00      RD_START_ADR_8B                     2-wire serial I/F Read Start Register Address for 8bit Register Address device        -
          7:1     R       0x00                                                            Reserved                                                            -
   0x25
           0     RW         0       WR_START_8B                         2-wire serial I/F Write Access Start Trigger for 8bit Register Address device         -
          7:1     R       0x00                                                            Reserved                                                            -
   0x26
           0     RW         0       RD_START_8B                         2-wire serial I/F Read Access Start Trigger for 8bit Register Address device          -
                                                                        2-wire serial I/F Write Start Register Address(Low-order bits = [7:0]) for 16bit
   0x27   7:0    RW       0x00      WR_START_ADR_16B_0                                                                                                        -
                                                                        Register Address device
                                                                        2-wire serial I/F Write Start Register Address(High-order bits = [15:8]) for 16bit
   0x28   7:0    RW       0x00      WR_START_ADR_16B_1                                                                                                        -
                                                                        Register Address device
                                                                        2-wire serial I/F Read Start Register Address(Low-order bits = [7:0]) for 16bit
   0x29   7:0    RW       0x00      RD_START_ADR_16B_0                                                                                                        -
                                                                        Register Address device
                                                                        2-wire serial I/F Read Start Register Address(High-order bits = [15:8]) for 16bit
  0x2A    7:0    RW       0x00      RD_START_ADR_16B_1                                                                                                        -
                                                                        Register Address device
          7:1     R       0x00                                                            Reserved                                                            -
  0x2B
           0     RW         0       WT_START_16B                        2-wire serial I/F Write Access Start Trigger for 16bit Register Address device        -
          7:1     R       0x00                                                            Reserved                                                            -
  0x2C
           0     RW         0       RD_START_16B                        2-wire serial I/F Read Access Start Trigger for 16bit Register Address device         -
0x2D-0x3F 7:0     R       0x00                                                            Reserved                                                            -
    *3    Assignment of 2-wire serial slave device address connected to Sub-Link Slave outside
Copyright©2016 THine Electronics, Inc.                                     42/68                                                 THine Electronics, Inc.
                                                                                                                                         Security E


THCV235_THCV236_Rev.3.40_E
                                           Table 41. Sub-Link Slave Control Register
Address                    Default
         Bit#    R/W                                  Name                                                        Description                              Note
 (Hex)                      (Hex)
  0x80    7:0      R         0x00                                                           Reserved                                                          -
          7:1      R         0x00                                                           Reserved                                                          -
                                                                                2-wire serial I/F reset
                                                                                Write 1: 16 pulse SCL signal is sent to 2-wire serial slave device
  0x81
           0      RW           0     2WIRE_RST                                  connected to Sub-Link Slave.                                                  -
                                                                                This bit is a remedy against SDA=L, 2-wire serial stuck condition.
                                                                                Automatically cleared into 0 after reset action.0 is always read.
          7:6      R          0x0                                                           Reserved                                                          -
                                                                                Cause of interrupt 2-wire serial reset done
                                                                                0: Normal operation
           5      RW           0     2WIRE_RST_END_INT                                                                                                        -
                                                                                1: 2-wire serial reset signal has all finished
                                                                                Any write action: clear this bit into 0
                                                                                Cause of interrupt 2-wire serial Slave NACK
                                                                                0: No NACK from remote side 2-wire serial slave ever
           4      RW           0     2WIRE_NACK_INT                                                                                                           -
                                                                                1: NACK from remote side 2-wire serial slave once come
                                                                                Any write action: clear this bit into 0
                                                                                Cause of interrupt Sub-Link Slave GPIO
                                                                                0: No change in Slave GPIO inputs ever
           3       R           0     GPIO_INT                                   1: Slave GPIO inputs have once changed.                                       -
  0x82                                                                          This bit is cleared when GPIOn_INPUT_MONITOR (n=4~0) register
                                                                                (0xC1) is read.
                                                                                Cause of interrupt Sub-Link communication Error
                                                                                0: No communication error on Sub-Link ever
           2      RW           0     COMERR_INT                                                                                                               -
                                                                                1: Communication error on Sub-Link once happened
                                                                                Any write action: clear this bit into 0
                                                                                Cause of interrupt 2-wire serial time out
                                                                                0: 2-wire serial access in time ever
           1      RW           0     2WIRE_TIMEOUT_INT                                                                                                        -
                                                                                1: 2-wire serial access has once had time out
                                                                                Any write action: clear this bit into 0
                                                                                Cause of interrupt Sub-Link time out0: Sub-Link access in time ever
           0      RW           0     SLINK_TIMEOUT_INT                          1: Sub-Link has once had time out                                             -
                                                                                Any write action: clear this bit into 0
          7:6      R          0x0                                                           Reserved                                                          -
                                                                                0: "2WIRE_RST_END_INT" is blocked to be reported to Master Side.
           5      RW           0     2WIRE_RST_ENABLED_INT_ENABLE
                                                                                1: "2WIRE_RST_END_INT" is allowed to be reported to Master Side.
                                                                                0: "2WIRE_NACK_INT" is blocked to be reported to Master Side.
           4      RW           0     2WIRE_NACK_INT_ENABLE
                                                                                1: "2WIRE_NACK_INT" is allowed to be reported to Master Side.
                                                                                0: "GPIO_INT" is blocked to be reported to Master Side.
           3      RW           0     GPIO_INT_ENABLE
  0x83                                                                          1: "GPIO_INT" is allowed to be reported to Master Side.
                                                                                                                                                            (*1)
                                                                                0: "COMERR_INT" is blocked to be reported to Master Side.
           2      RW           0     COMERR_INT_ENABLE
                                                                                1: "COMERR_INT" is allowed to be reported to Master Side.
                                                                                0: "2WIRE_TIMEOUT_INT" is blocked to be reported to Master Side.
           1      RW           0     2WIRE_TIMEOUT_INT_ENABLE
                                                                                1: "2WIRE_TIMEOUT_INT" is allowed to be reported to Master Side.
                                                                                0: "SLINK_TIMEOUT_INT" is blocked to be reported to Master Side.
           0      RW           0     SLINK_TIMEOUT_INT_ENABLE
                                                                                1: "SLINK_TIMEOUT_INT" is allowed to be reported to Master Side.
  0x84
          7:0      R         0x00                                                           Reserved                                                          -
 -0x8B
           7       R           0                                                            Reserved                                                          -
  0x8C                                                                          SCL High width [tHIGH] setting. Output SCL High width is defined as below.
          6:0     RW        0x2D     SCL_W_H                                                                                                                  -
                                                                                ((SCL_W_H + 1) * 8 + 8) * tOSC
           7       R           0                                                            Reserved                                                          -
  0x8D                                                                          SCL Low width [tLOW] setting. Output SCL Low width is defined as below.
          6:0     RW         0x37    SCL_W_L                                                                                                                  -
                                                                                ((SCL_W_L + 1) * 8 + 8) * tOSC
          7:2      R         0x00                                                           Reserved                                                          -
  0x8E
          1:0     RW          0x0                                                    Reserved. Must be 0                                                      -
          7:2      R         0x00                                                           Reserved                                                          -
  0x8F
          1:0     RW          0x1                                                           Reserved                                                          -
  0x90
          7:0      R         0x00                                                           Reserved                                                          -
 -0xBF
   *1    Interrupt signal from Sub-Link Slave is reported to Sub-Link Master as Cause of interrupt Sub-Link Slave Side (0x02 bit4 SLAVESIDE_INT).
Copyright©2016 THine Electronics, Inc.                                        43/68                                                 THine Electronics, Inc.
                                                                                                                                            Security E


THCV235_THCV236_Rev.3.40_E
                                         Table 42. THCV235 GPIO Control Register Map
   Address (Hex)
                                           Default
Sub-Link   Sub-Link       Bit#   R/W                           Name                                       Description                     Note
                                            (Hex)
 Master      Slave
  0x40        0xC0        7:5      R         0x0                                             Reserved                                        -
                                                                             GPIO4 type select
                           4      RW           1       GPIO4_TYPE            0: Programmable GPIO                                            -
                                                                             1: Through GPIO
                                                                             GPIO3 type select
                           3      RW           1       GPIO3_TYPE            0: Programmable GPIO                                            -
                                                                             1: Through GPIO
                                                                             GPIO2 type select
                           2       R          0        GPIO2_TYPE            0: Programmable GPIO                                            -
                                                                             0 Fix
                                                                             GPIO1 type select
                           1       R          0        GPIO1_TYPE            0: Programmable GPIO                                            -
                                                                             0 Fix
                                                                             GPIO0 type select
                           0       R          0        GPIO0_TYPE            0: Programmable GPIO                                            -
                                                                             0 Fix
  0x41        0xC1        7:5      R         0x0                                             Reserved                                        -
                           4       R          0        GPIO4_INPUT_MONITOR   GPIO4 input value
                           3       R          0        GPIO3_INPUT_MONITOR   GPIO3 input value
                           2       R          0        GPIO2_INPUT_MONITOR   GPIO2 input value
                                                                                                                                           (*1)
                           1       R          0        GPIO1_INPUT_MONITOR   GPIO1 input value
                           0       R          0        GPIO0_INPUT_MONITOR   GPIO0 input value
  0x42        0xC2        7:5      R         0x0                                             Reserved
                           4      RW           0       GPIO4_OUT             GPIO4 output value setting
                           3      RW           0       GPIO3_OUT             GPIO3 output value setting
                           2      RW           0       GPIO2_OUT             GPIO2 output value setting                                    (*2)
                           1      RW           0       GPIO1_OUT             GPIO1 output value setting
                           0      RW           0       GPIO0_OUT             GPIO0 output value setting
  0x43        0xC3        7:5      R         0x0                                             Reserved                                        -
                                                                             GPIO input/output direction setting
                          4:0     RW         0x07      GPIO_IO_SEL                                                                           -
                                                                             See Table 36, Table 37 and Table 38
  0x44        0xC4        7:5      R         0x0                                             Reserved                                        -
                                                                             GPIO4 input filter enable
                           4      RW           1       GPIO4_FILT_ENABLE     0: Disable
                                                                             1: Enable
                                                                             GPIO3 input filter enable
                           3      RW           1       GPIO3_FILT_ENABLE     0: Disable
                                                                             1: Enable
                                                                             GPIO2 input filter enable
                           2      RW           1       GPIO2_FILT_ENABLE     0: Disable                                                    (*3)
                                                                             1: Enable
                                                                             GPIO1 input filter enable
                           1      RW           1       GPIO1_FILT_ENABLE     0: Disable
                                                                             1: Enable
                                                                             GPIO0 input filter enable
                           0      RW           1       GPIO0_FILT_ENABLE     0: Disable
                                                                             1: Enable
   *1      Active only when GPIO is set as input port.
   *2      Active only when GPIO type is set as "Programmable GPIO" and set as output port.
   *3      Filter eliminates input glitch shorter than tOSC/2.
Copyright©2016 THine Electronics, Inc.                                     44/68                                      THine Electronics, Inc.
                                                                                                                           Security E


THCV235_THCV236_Rev.3.40_E
                           Table 42. THCV235 GPIO Control Register Map (continued)
    Address (Hex)
                                              Default
Sub-Link    Sub-Link      Bit#        R/W                         Name                                      Description                         Note
                                               (Hex)
 Master       Slave
  0x45         0xC5        7:5         R         0x0                                           Reserved                                            -
                                                                                  GPIO4 interrupt enable
                            4         RW          1     GPIO4_INT_ENABLE          0: Disable
                                                                                  1: Enable
                                                                                  GPIO3 interrupt enable
                            3         RW          1     GPIO3_INT_ENABLE          0: Disable
                                                                                  1: Enable
                                                                                  GPIO2 interrupt enable
                            2         RW          1     GPIO2_INT_ENABLE          0: Disable                                                     (*4)
                                                                                  1: Enable
                                                                                  GPIO1 interrupt enable
                            1         RW          1     GPIO1_INT_ENABLE          0: Disable
                                                                                  1: Enable
                                                                                  GPIO0 interrupt enable
                            0         RW          1     GPIO0_INT_ENABLE          0: Disable
                                                                                  1: Enable
  0x46         0xC6        7:5         R         0x0                                           Reserved                                            -
                                                                                  GPIO4 output buffer select
                            4         RW          0     GPIO4_OUTBUF_SEL          0: GPIO4 is open-drain output                                    -
                                                                                  1: GPIO4 is push pull output
                                                                                  GPIO3 output buffer select
                            3         RW          0     GPIO3_OUTBUF_SEL          0: GPIO3 is open-drain output                                    -
                                                                                  1: GPIO3 is push pull output
                                                                                  GPIO2 output buffer select
                            2         RW          0     GPIO2_OUTBUF_SEL          0: GPIO2 is open-drain output                                    -
                                                                                  1: GPIO2 is push pull output
                                                                                  GPIO1 has only open-drain output buffer. Must be 0 setting
                            1         RW          0     GPIO1_OUTBUF_SEL                                                                           -
                                                                                  0: GPIO1 is open-drain output
                                                                                  GPIO0 has only open-drain output buffer. Must be 0 setting
                            0         RW          0     GPIO0_OUTBUF_SEL                                                                           -
                                                                                  0: GPIO0 is open-drain output
  0x47         0xC7
                           7:0         R        0x00                                           Reserved                                            -
 -0x4F        -0xCF
   *4      GPIO input transition is counted as GPIO_INT(0x02 or 0x82 bit3).
Copyright©2016 THine Electronics, Inc.                                      45/68                                          THine Electronics, Inc.
                                                                                                                                  Security E


THCV235_THCV236_Rev.3.40_E
                                Table 43. THCV235 Main-Link Control Register Map
    Address (Hex)
                                         Default
Sub-Link     Sub-Link     Bit#     R/W                   Name                                Description                         Note
                                          (Hex)
 Master       Slave
  0x50         0xD0                                             MAINMODE setting
                           7       RW        0      MAINMODE    0: V-by-One® HS Mode                                                -
                                                                1: Sync Free Mode
                                                                HFSEL setting
                           6       RW        0      HFSEL       0: High Frequency Mode Disable                                      -
                                                                1: High Frequency Mode Enable
                                                                COL1 setting
                                                                when MAINMODE =0
                                                                0: Color Space Converter Disable
                           5       RW        0      COL1                                                                            -
                                                                1: Color Space Converter Enable
                                                                when MAINMODE =1
                                                                Data Width Setting. See Table 20.
                                                                COL0 setting
                           4       RW        0      COL0                                                                            -
                                                                Data Width Setting. See Table 20.
                                                                PRE setting
                           3       RW        0      PRE         0: Pre-Emphasis Disable
                                                                1: Pre-Emphasis Enable
                                                                CMLDRV setting
                                                                                                                                  (*1)
                                                                00: 400mV diff p-p
                          2:1      RW       0x2     CMLDRV      01: 600mV diff p-p
                                                                10: 800mV diff p-p
                                                                11: Reserved (Forbidden)
                           0       RW        0                                      Reserved                                        -
  0x51         0xD1       7:6       R       0x0                                     Reserved                                        -
                                                                SSEN setting
                           5       RW        0      SSEN        0: SSCG Disable
                                                                1: SSCG Enable                                                    (*2)
                                                                SSCG modulation depth setting
                          4:0      RW      0x05     SPREAD
                                                                Spread depth = ±SPREAD x 0.1% (Center Spread)
  0x52         0xD2       7:4       R       0x0                                     Reserved                                        -
                          3:0      RW      0xD      FMOD        SSCG Modulation Frequency setting                                   -
  0x53         0xD3       7:2       R      0x00                                     Reserved                                        -
                                                                Field BET Mode Enable setting
                           1       RW        0      BET         0: Normal Mode                                                      -
                                                                1: Field BET Operation
                                                                Main-Link / Sub-Link Field BET Mode select
                           0       RW        0      BET_SEL     0: Main-Link Field BET Mode                                         -
                                                                1: Sub-Link Field BET Mode
  0x54         0xD4        7        R        0                                      Reserved                                        -
                          6:0      RW     0x3E                           Reserved. Must be default setting.                         -
  0x55         0xD5
                          7:0      RW      0x00                                     Reserved                                        -
 -0x6C        -0xEC
  0x6D         0xED       7:3       R      0x00                                     Reserved                                        -
                          2:0      RW       0x1                                     Reserved                                        -
  0x6E         0xEE       7:1       R      0x00                                     Reserved                                        -
                           0       RW        1                                 Reserved. Must be 1                                  -
  0x6F         0xEF       7:0       R      0x00                                     Reserved                                        -
  0x70         0xF0       7:2       R      0x00                                     Reserved                                        -
                           1       RW        0                                 Reserved. Must be 0                                  -
                                                                SSCG PLL setting register Enable
                           0       RW        0      PLL_SET_EN  1: Enable                                                           -
                                                                0: Disable
  0x71         0xF1
                          7:0       R      0x00                                     Reserved                                        -
 -0x75        -0xF5
  0x76         0xF6       7:6       R       0x0                                     Reserved                                        -
                          5:0      RW     0xXX      PLL_SET0    SSCG PLL setting                                                  (*3)
  0x77         0xF7       7:4       R       0x0                                     Reserved                                        -
                          3:0      RW       0x0                          Reserved. Must be default setting.                         -
  0x78         0xF8       7:0      RW     0xXX      PLL_SET1    SSCG PLL setting                                                  (*3)
  0x79         0xF9
                          7:0      RW      0x00                          Reserved. Must be default setting.                         -
 -0x7B        -0xFB
  0x7C         0xFC       7:6       R       0x0                                     Reserved.                                       -
                          5:0      RW     0xXX      PLL_SET2    SSCG PLL setting                                                  (*3)
  0x7D         0xFD
                          7:0      RW     0xXX                           Reserved. Must be default setting.                         -
 -0x7F        -0xFF
   *1      See Table 4 and Table 5
   *2      SSEN=1 and SPREAD=0 setting is forbidden
   *3      See Table 11, Table 21
Copyright©2016 THine Electronics, Inc.                         46/68                                        THine Electronics, Inc.
                                                                                                                 Security E


THCV235_THCV236_Rev.3.40_E
                                         Table 44. THCV236 GPIO Control Register Map
   Address (Hex)
                                           Default
Sub-Link   Sub-Link       Bit#   R/W                            Name                                         Description                       Note
                                            (Hex)
 Master      Slave
  0x40        0xC0        7:5      R         0x0                                            Reserved                                              -
                                                                                 GPIO4 type select
                           4      RW          1       GPIO4_TYPE                 0: Programmable GPIO                                             -
                                                                                 1: Through GPIO
                                                                                 GPIO3 type select
                           3      RW          1       GPIO3_TYPE                 0: Programmable GPIO                                             -
                                                                                 1: Through GPIO
                                                                                 GPIO2 type select
                           2       R          0       GPIO2_TYPE                 0: Programmable GPIO                                             -
                                                                                 0 Fix
                                                                                 GPIO1 type select
                           1       R          0       GPIO1_TYPE                 0: Programmable GPIO                                             -
                                                                                 0 Fix
                                                                                 GPIO0 type select
                           0       R          0       GPIO0_TYPE                 0: Programmable GPIO                                             -
                                                                                 0 Fix
  0x41        0xC1        7:5      R         0x0                                            Reserved                                              -
                           4       R          0       GPIO4_INPUT_MONITOR        GPIO4 input value
                           3       R          0       GPIO3_INPUT_MONITOR        GPIO3 input value
                           2       R          0       GPIO0_INPUT_MONITOR(*2)    GPIO0 input value                                              (*1)
                           1       R          0       GPIO1_INPUT_MONITOR        GPIO1 input value
                           0       R          0       GPIO2_INPUT_MONITOR(*2)    GPIO2 input value
  0x42        0xC2        7:5      R         0x0                                            Reserved                                              -
                           4      RW          0       GPIO4_OUT                  GPIO4 output value setting
                           3      RW          0       GPIO3_OUT                  GPIO3 output value setting
                           2      RW          0       GPIO2_OUT                  GPIO2 output value setting                                     (*3)
                           1      RW          0       GPIO1_OUT                  GPIO1 output value setting
                           0      RW          0       GPIO0_OUT                  GPIO0 output value setting
  0x43        0xC3        7:5      R         0x0                                            Reserved                                              -
                           4      RW         (*4)
                                                                                 GPIO input/output direction setting
                           3      RW         (*4)     GPIO_IO_SEL                                                                                 -
                                                                                 See Table 36, Table 37, and Table 38
                          2:0     RW         0x7
  0x44        0xC4        7:5      R         0x0                                            Reserved                                              -
                                                                                 GPIO4 input filter enable
                           4      RW          1       GPIO4_FILT_ENABLE          0: Disable
                                                                                 1: Enable
                                                                                 GPIO3 input filter enable
                           3      RW          1       GPIO3_FILT_ENABLE          0: Disable
                                                                                 1: Enable
                                                                                 GPIO0 input filter enable
                           2      RW          1       GPIO0_FILT_ENABLE(*6)      0: Disable                                                     (*5)
                                                                                 1: Enable
                                                                                 GPIO1 input filter enable
                           1      RW          1       GPIO1_FILT_ENABLE          0: Disable
                                                                                 1: Enable
                                                                                 GPIO2 input filter enable
                           0      RW          1       GPIO2_FILT_ENABLE(*6)      0: Disable
                                                                                 1: Enable
   *1      Active only when GPIO is set as input port.
   *2      Note that GPIO2_INPUT_MONITOR corresponds to Bit#”0”, GPIO0_INPUT_MONITOR corresponds to Bit#”2”.
   *3      Active only when GPIO type is set as "Programmable GPIO" and set as output port.
   *4      Default value depends on RXDEFSEL setting when Power on sequence. RXDEFSEL=1 → default value is 0, RXDEFSEL=0 → default value is 1.
   *5      Filter eliminates input glitch shorter than tOSC/2.
   *6      Note that GPIO2_FILT_ENABLE corresponds to Bit#”0”, GPIO0_FILT_ENABLE corresponds to Bit#”2”.
Copyright©2016 THine Electronics, Inc.                                      47/68                                        THine Electronics, Inc.
                                                                                                                              Security E


THCV235_THCV236_Rev.3.40_E
                             Table 44. THCV236 GPIO Control Register Map (continued)
   Address (Hex)
                                        Default
Sub-Link   Sub-Link     Bit#    R/W                        Name                                             Description                       Note
                                         (Hex)
 Master      Slave
  0x45       0xC5       7:5      R        0x0                                                 Reserved                                           -
                                                                              GPIO4 interrupt enable
                         4      RW          1     GPIO4_INT_ENABLE            0: Disable
                                                                              1: Enable
                                                                              GPIO3 interrupt enable
                         3      RW          1     GPIO3_INT_ENABLE            0: Disable
                                                                              1: Enable
                                                                              GPIO0 interrupt enable
                         2      RW          1     GPIO0_INT_ENABLE(*8)        0: Disable                                                       (*7)
                                                                              1: Enable
                                                                              GPIO1 interrupt enable
                         1      RW          1     GPIO1_INT_ENABLE            0: Disable
                                                                              1: Enable
                                                                              GPIO2 interrupt enable
                         0      RW          1     GPIO2_INT_ENABLE(*8)        0: Disable
                                                                              1: Enable
  0x46       0xC6       7:5      R        0x0                                                 Reserved                                           -
                                                                              GPIO4 output buffer select
                         4      RW          0     GPIO4_OUTBUF_SEL            0: GPIO4 is open-drain output                                      -
                                                                              1: GPIO4 is push pull output
                                                                              GPIO3 output buffer select
                         3      RW          0     GPIO3_OUTBUF_SEL            0: GPIO3 is open-drain output                                      -
                                                                              1: GPIO3 is push pull output
                                                                              GPIO2 output buffer select
                         2      RW          0     GPIO2_OUTBUF_SEL            0: GPIO2 is open-drain output                                      -
                                                                              1: GPIO2 is push pull output
                                                                              GPIO1 output buffer select
                         1      RW          0     GPIO1_OUTBUF_SEL            0: GPIO1 is open-drain output                                      -
                                                                              1: GPIO1 is push pull output
                                                                              GPIO0 output buffer select
                         0      RW          0     GPIO0_OUTBUF_SEL            0: GPIO0 is open-drain output                                      -
                                                                              1: GPIO0 is push pull output
  0x47       0xC7
                        7:0      R        0x00                                                Reserved                                           -
 -0x4F      -0xCF
    *7      GPIO input transition is counted as GPIO_INT(0x02 or 0x82 bit3).
    *8      Note that GPIO2_INT_ENABLE corresponds to Bit#”0”, GPIO0_INT_ENABLE corresponds to Bit#”2”.
Copyright©2016 THine Electronics, Inc.                                       48/68                                      THine Electronics, Inc.
                                                                                                                             Security E


THCV235_THCV236_Rev.3.40_E
                                   Table 45. THCV236 Main-Link Control Register Map
   Address (Hex)
                                        Default
Sub-Link   Sub-Link     Bit#    R/W                          Name                                              Description                        Note
                                          (Hex)
 Master      Slave
  0x50       0xD0                                                              MAINMODE setting
                          7     RW          (*1)     MAINMODE                  0: V-by-One® HS Mode                                                  -
                                                                               1: Sync Free Mode
                                                                               HFSEL setting
                          6     RW          (*1)     HFSEL                     0: High Frequency Mode Disable                                        -
                                                                               1: High Frequency Mode Enable
                                                                               COL1 setting
                                                                               when MAINMODE =0
                                                                               0: Color Space Converter Disable
                          5     RW           0       COL1                                                                                            -
                                                                               1: Color Space Converter Enable
                                                                               when MAINMODE =1
                                                                               Data Width Setting. See Table 20.
                                                                               COL0 setting
                          4     RW          (*1)     COL0                                                                                            -
                                                                               Data Width Setting. See Table 20.
                          3     RW           0                                                      Reserved                                         -
                         2:1    RW          0x0                                                     Reserved                                         -
                                                                               TTLDRV setting
                          0     RW           0       TTLDRV                    0: Weak Drive Strength                                                -
                                                                               1: Normal Drive Strength
  0x51       0xD1        7:6     R          0x0                                                     Reserved                                         -
                                                                               SSEN setting
                          5     RW           0       SSEN                      0: SSCG Disable
                                                                               1: SSCG Enable                                                      (*2)
                                                                               SSCG modulation depth setting
                         4:0    RW         0x05      SPREAD
                                                                               Spread depth = ±SPREAD x 0.1% (Center Spread)
  0x52       0xD2        7:4     R          0x0                                                     Reserved                                         -
                         3:0    RW         0xD       FMOD                      SSCG Modulation Frequency setting                                     -
  0x53       0xD3        7:2     R         0x00                                                     Reserved                                         -
                          1     RW           0                                                      Reserved                                         -
                                                                               Main-Link / Sub-Link Field BET Mode select
                          0     RW           0       BET_SEL                   0: Main-Link Field BET Mode                                           -
                                                                               1: Sub-Link Field BET Mode
  0x54       0xD4         7      R           0                                                      Reserved                                         -
                         6:0    RW        0x3E                                          Reserved. Must be default setting.                           -
  0x55       0xD5
                         7:0    RW         0x00                                                     Reserved                                         -
 -0x6C      -0xEC
  0x6D       0xED        7:3     R         0x00                                                     Reserved                                         -
                                                                               Permanent Clock Output Enable setting
                          2     RW           0       OUTSEL_ENABLE             0: Permanent Clock Output Disable                                     -
                                                                               1: Permanent Clock Output Enable
                                                                               Permanent Clock Frequency setting
                                                                               00: 80MHz (Clock Period : tOSC)
                         1:0    RW          0x1      OUTSEL_SETTING            01: 40MHz (Clock Period : tOSC/2)                                   (*3)
                                                                               10: 20MHz (Clock Period : tOSC/4)
                                                                               11: 10MHz (Clock Period : tOSC/8)
  0x6E       0xEE        7:1     R         0x00                                                     Reserved                                         -
                          0     RW           1                                                 Reserved. Must be 1                                   -
  0x6F       0xEF        7:0     R         0x00                                                     Reserved                                         -
  0x70        0xF0       7:2     R         0x00                                                     Reserved                                         -
                          1     RW           0                                                 Reserved. Must be 0                                   -
                                                                               SSCG PLL setting register Enable
                          0     RW           0       PLL_SET_EN                1: Enable                                                             -
                                                                               0: Disable
  0x71        0xF1
                         7:0     R         0x00                                                     Reserved                                         -
 -0x75       -0xF5
  0x76        0xF6       7:6     R          0x0                                                     Reserved                                         -
                         5:0    RW        0xXX       PLL_SET0                  SSCG PLL setting                                                    (*4)
  0x77        0xF7       7:4     R          0x0                                                     Reserved                                         -
                         3:0    RW          0x0                                         Reserved. Must be default setting.                           -
  0x78        0xF8       7:0    RW        0xXX       PLL_SET1                  SSCG PLL setting                                                    (*4)
  0x79        0xF9
                         7:0    RW         0x00                                         Reserved. Must be default setting.                           -
 -0x7B      -0xFB
  0x7C       0xFC        7:6     R          0x0                                                     Reserved.                                        -
                         5:0    RW        0xXX       PLL_SET2                  SSCG PLL setting                                                    (*4)
  0x7D       0xFD
                         7:0    RW        0xXX                                          Reserved. Must be default setting.                           -
 -0x7F       -0xFF
   *1      Default value depends on RXDEFSEL setting when Power on sequence. RXDEFSEL=1 → default value is 0, RXDEFSEL=0 → default value is 1.
   *2      SSEN=1 and SPREAD=0 setting is forbidden.
   *3      Described value is typical value. It has variation in the range from min spec value to max spec value of tOSC.
   *4      See Table 11, Table 21.
Copyright©2016 THine Electronics, Inc.                                            49/68                                      THine Electronics, Inc.
                                                                                                                                  Security E


THCV235_THCV236_Rev.3.40_E
Absolute Maximum Ratings
                                    Table 46. Absolute Maximum Ratings
                         Parameter                               Min          Typ        Max             Unit
                Supply Voltage(VDD,AVDD)                         -0.3          -          4.0              V
                   LVCMOS Input Voltage                          -0.3          -       VDD+0.3             V
                  LVCMOS Output Voltage                          -0.3          -       VDD+0.3             V
         LVCMOS Bi-directional buffer Input Voltage              -0.3          -       VDD+0.3             V
        LVCMOS Bi-directional buffer Output Voltage              -0.3          -       VDD+0.3             V
                 Open-Drain Output Voltage                       -0.3          -          4.0              V
                CML Receiver Input Voltage                       -0.3          -      CAPINA+0.3           V
              CML Transmitter Output Voltage                     -0.3          -      CAPINA+0.3           V
           CML Bi-directional buffer Input Voltage               -0.3          -       VDD+0.3             V
          CML Bi-directional buffer Output Voltage               -0.3          -       VDD+0.3             V
                       Output Current                             -50          -           50             mA
                    Storage temperature                           -55          -          125             °C
                    Junction temperature                            -          -          125             °C
              Reflow Peak Temperature/Time                          -          -        260/10         °C/sec
           Maximum Power Dissipation @+25°C                         -          -          2.5             W
Recommended Operating Conditions
                               Table 47. Recommended Operating Condition
                         Parameter                                Min         Typ         Max            Unit
                Supply Voltage(VDD,AVDD)                           1.7          -          3.6             V
                   Operating Temperature                           -40          -         105             °C
Electrical Specification
LVCMOS DC Specification
                                     Table 48. LVCMOS DC Specification
Symbol              Parameter               Pin Type     Condition        Min     Typ        Max          Unit
                                                      VDD=1.7-2.0V     0.65×VDD    -         VDD            V
                                                  I   VDD=2.0-3.0V     0.70×VDD    -         VDD            V
   VIH     High Level Input Voltage
                                                      VDD=3.0-3.6V        2.0      -         VDD            V
                                               IL,B   VDD=1.7-3.6V     0.70×VDD    -         VDD            V
                                                      VDD=1.7-2.0V         0       -      0.35×VDD          V
                                                  I   VDD=2.0-3.0V         0       -      0.30×VDD          V
   VIL     Low Level Input Voltage
                                                      VDD=3.0-3.6V         0       -          0.8           V
                                               IL,B   VDD=1.7-3.6V         0       -      0.30×VDD          V
                                                      VDD=1.7-3.6V
  VOH      High Level Output Voltage           O,B                     VDD-0.45    -         VDD            V
                                                      IOH=-4mA
                                                      VDD=1.7-3.6V
                                               O,B                         0       -         0.45           V
                                                      IOL=4mA
  VOL      Low Level Output Voltage
                                                      VDD=1.7-3.6V
                                                BO                         0       -          0.2           V
                                                      IOL=2mA
   IIH     Input Leak Current High              I,IL  VIN=VDD              -       -           10          uA
   IIL     Input Leak Current Low               I,IL  VIN=0V              -10      -            -          uA
           Output Leak Current High in
 IOZH                                       O,B,BO    VIN=VDD              -       -           10          uA
           Hi-Z State
           Output Leak Current Low in
  IOZL                                      O,B,BO    VIN=0V              -10      -           10          uA
           Hi-Z State
Copyright©2016 THine Electronics, Inc.                  50/68                         THine Electronics, Inc.
                                                                                            Security E


THCV235_THCV236_Rev.3.40_E
CML DC Specification
                                Table 49. CML DC Specification(THCV235)
Symbol                 Parameter                         Condition(*1)               Min       Typ      Max       Unit
                                                 PDN1=0,CMLDRV=0                     200       300      400       mV
                                                 PDN1=0,CMLDRV=1                     300       400      500       mV
 VTOD     CML Differential Output Voltage        PDN1=1,CMLDRV[1:0]=00               133       200      267       mV
                                                 PDN1=1,CMLDRV[1:0]=01               200       300      400       mV
                                                 PDN1=1,CMLDRV[1:0]=10               300       400      500       mV
                                                 PRE=0                                -           0        -       %
                                                 PDN1=0,PRE=1,CMLDRV=0                -         50         -       %
   PRE    CML Pre-emphasis Level
                                                 PDN1=1,PRE=1,CMLDRV[1:0]=00          -        100         -       %
                                                 PDN1=1,PRE=1,CMLDRV[1:0]=01          -         50         -       %
                                                 PRE=0                                   CAPINA-VTOD              mV
          CML Common Mode Output                 PDN1=0,PRE=1,CMLDRV=0                 CAPINA-1.5×VTOD            mV
 VTOC
          Voltage                                PDN1=1,PRE=1,CMLDRV[1:0]=00            CAPINA-2×VTOD             mV
                                                 PDN1=1,PRE=1,CMLDRV[1:0]=01           CAPINA-1.5×VTOD            mV
  ITOH    CML Output Leak Current High           PDN0=0,TXP/N=CAPINA                 -30          -      30        uA
  ITOS    CML Output Short Current               PDN0=0,TXP/N=0V                     -80          -        -      mA
*1 When PDN1=0, PRE and CMLDRV are external pins. When PDN1=1, PRE and CMLDRV[1:0] are registers.
                                Table 50. CML DC Specification(THCV236)
Symbol                   Parameter                         Condition            Min          Typ       Max        Unit
 VRTH     CML Differential Input High Threshold                 -                  -           -         50       mV
 VRTL     CML Differential Input High Threshold                 -                -50           -          -       mV
   IRIH   CML Input Leak Current High              PDN0=0,RXP/N=CAPINA           -10           -        10         uA
   IRIL   CML Input Leak Current Low               PDN0=0,RXP/N=0V               -10           -        10         uA
 IRRIH    CML Input Current High                   RXP/N=CAPINA                    -           -          2       mA
 IRRIL    CML Input Current Low                    RXP/N=0V                       -6           -          -       mA
  RRIN    CML Differential Input Resistance                     -                 80         100        120        Ω
CML Bi-Directional DC Specification
                               Table 51. CML Bi-Directional DC Specification
   Symbol                   Parameter                        Condition            Min         Typ       Max       Unit
              Bi-Directional Buffer Differential
    VBTH                                                          -                 -            -       150      mV
              Input High Threshold
              Bi-Directional Buffer Differential
    VBTL                                                          -              -150            -         -      mV
              Input Low Threshold
              Bi-Directional Buffer
     IBIH                                             xCMP/N=VDD(x=T,R)           -10            -        10       uA
              Output Leak Current High
              Bi-Directional Buffer
     IBIL                                             xCMP/N=0V(x=T,R)            -10            -        10       uA
              Output Leak Current Low
              Bi-Directional Buffer                   Transmitter State          37.5          50       62.5       Ω
   RTERM
              Termination Resistance                  Receiver State              150         200        250       Ω
              Bi-Directional Buffer
    VBOD                                              RDIFF=400Ω                  300            -       660      mV
              Differential Output Voltage
              Bi-Directional Buffer
    VBOC                                                          -                 -      VDD-0.3         -        V
              Common Output Voltage
              Bi-Directional Buffer TRI-STATE
    IBOZ                                              PDN1=0                      -10            -        10       uA
              Current
Copyright©2016 THine Electronics, Inc.                   51/68                               THine Electronics, Inc.
                                                                                                    Security E


THCV235_THCV236_Rev.3.40_E
Supply Current
                                     Table 52. Supply Current(THCV235)
Symbol                  Parameter                             Condition              Min     Typ         Max     Unit
 ITCCW     Transmitter Supply Current             PDN0=1,PDN1=1, HFSEL=1               -       -         160      mA
                                                  PDN0=0 and PDN1=0
           Transmitter Power Down Supply
  ITCCS                                           All Inputs = Fixed 0 or 1            -      2.5         20      mA
           Current
                                                  Typical value is under 25°C
                                     Table 53. Supply Current(THCV236)
Symbol                  Parameter                             Condition              Min     Typ         Max     Unit
                                                  Cload=8pF,
 IRCCW     Receiver Supply Current                                                     -       -         220      mA
                                                  PDN0=1,PDN1=1,HFSEL=1
                                                  PDN0=0 and PDN1=0
           Receiver Power Down Supply
 IRCCS                                            All Inputs = Fixed 0 or 1            -      2.5         20      mA
           Current
                                                  Typical value is under 25°C
Switching Characteristics
                             Table 54. Switching Characteristics (THCV235)
Symbol                Parameter                    Condition               Min           Typ         Max         Unit
           CML Output Rise and Fall Time
    tTRF                                                 -                  50            -          150          ps
           (20%-80%)
   tTCIP   CLKIN Period                        See Table 20                    1000/Freq.Range[MHz]               ns
   tTCH    CLKIN High Time                               -             0.35×tTCIP 0.5×tTCIP      0.65×tTCIP       ns
    tTCL   CLKIN Low Time                                -             0.35×tTCIP 0.5×tTCIP      0.65×tTCIP       ns
     tTS   Data Input Setup to CLKIN                     -                 2.0            -            -          ns
     tTH   Data Input Hold to CLKIN                      -                 1.0            -            -          ns
   tTPD    Power On to PDN0 High Delay                   -                   0            -            -          ns
                                               MAINMODE=0,
                                                                        55×tTCIP          -       62×tTCIP        ns
                                               HFSEL=0,COL1=0
                                               MAINMODE=0,
                                                                        76×tTCIP          -       83×tTCIP        ns
                                               HFSEL=0,COL1=1
                                               MAINMODE=0,
                                                                       107×tTCIP          -       124×tTCIP       ns
                                               HFSEL=1,COL1=0
   tTCD    Input Clock to Output Data Delay
                                               MAINMODE=0,
                                                                       128×tTCIP          -       145×tTCIP       ns
                                               HFSEL=1,COL1=1
                                               MAINMODE=1,
                                                                        56×tTCIP          -       65×tTCIP        ns
                                               HFSEL=0
                                               MAINMODE=1,
                                                                       109×tTCIP          -       132×tTCIP       ns
                                               HFSEL=1
 tTPLL0    PDN0 High to CML Output Delay                 -                   -            -           10          ms
           PDN0 Low to CML Output High
 tTPLL1                                                  -                   -            -          20           ns
           Fix Delay
           LOCKN High to Training Pattern
  tTNP0                                                  -                   -            -          10           ms
           Output Delay
           LOCKN Low to Data Pattern
  tTNP1                                                  -                   -            -          10           ms
           Output Delay
Copyright©2016 THine Electronics, Inc.                     52/68                             THine Electronics, Inc.
                                                                                                   Security E


THCV235_THCV236_Rev.3.40_E
                              Table 55. Switching Characteristics (THCV236)
Symbol          Parameter                      Condition                  Min           Typ        Max         Unit
  tRBIT   Unit Interval                            -                      250            -         1666         ps
  tRCP    CLKOUT Period             See Table 20                            1000/Freq.Range[MHz]                ns
  tRCH    CLKOUT High Time                         -                        -         tRCP/2          -         ns
  tRCL    CLKOUT Low Time                          -                        -         tRCP/2          -         ns
 tDOUT    Data Output Period                       -                        -          tRCP           -         ns
          Power On to PDN0
  tRPD                                             -                       0             -            -         ns
          High Delay
                                    MAINMODE=0,HFSEL=0,COL1=0           60×tRCP          -       67×tRCP        ns
                                    MAINMODE=0,HFSEL=0,COL1=1           81×tRCP          -       88×tRCP        ns
          Input Data to Output      MAINMODE=0,HFSEL=1,COL1=0          114×tRCP          -      132×tRCP        ns
  tRDC
          Clock Delay               MAINMODE=0,HFSEL=1,COL1=1          135×tRCP          -      153×tRCP        ns
                                    MAINMODE=1,HFSEL=0                  61×tRCP          -       70×tRCP        ns
                                    MAINMODE=1,HFSEL=1                 116×tRCP          -      140×tRCP        ns
          PDN0 High to
tRHPD0                                             -                        -            -           10         ms
          HTPDN Low Delay
          PDN0 Low to HTPDN
tRHPD1                                             -                        -            -           50         us
          High Delay
          Training Pattern Input
 tRPLL0                                            -                        -            -           10         ms
          to LOCKN Low Delay
          PDN0 Low to LOCKN
 tRPLL1                                            -                        -            -           10         us
          High Delay
          LOCKN Low to Data
tRLCK0                                             -                        -            -            5         ms
          Output Delay
          LOCKN High to Data
tRLCK1                                             -                        -            -           10         us
          Output Stop Delay
          PDN0 High to
tROSC0    Permanent Clock           OUTSEL=1                                -            -            5         ms
          output Delay
          LOCKN Low to
tROSC1    Permanent Clock           OUTSEL=1                                -            -            1         ms
          output Low Delay
          LOCKN High to
tROSC2    Permanent Clock           OUTSEL=1                                -            -           10         us
          output Delay
          Data Output Setup to
    tRS                                            -                0.45×tRCP-0.65       -            -         ns
          CLKOUT
          Data Output Hold to
    tRH                                            -                0.45×tRCP-0.65       -            -         ns
          CLKOUT
                                    Clock , TTLDRV=0                        -            -           2.0        ns
          Clock, Data Output
                                    Data , TTLDRV=0                         -            -           3.5        ns
   tTLH   Low to High
                                    Clock , TTLDRV=1                        -            -           0.8        ns
          Transition Time
                                    Data , TTLDRV=1                         -            -           1.9        ns
                                    Clock , TTLDRV=0                        -            -           2.4        ns
          Clock, Data Output
                                    Data , TTLDRV=0                         -            -           4.4        ns
   tTHL   High to Low
                                    Clock , TTLDRV=1                        -            -           1.0        ns
          Transition Time
                                    Data , TTLDRV=1                         -            -           2.2        ns
                         Table 56. CML Bi-Directional Switching Characteristics
 Symbol                 Parameter                    Condition        Min          Typ           Max          Unit
    tBUI   Bi-Directional Buffer Unit Interval            -           80           100            120          ns
           Bi-Directional Buffer
   tBRF                                                   -           150           -            1000          ps
           Rise and Fall Time(20%-80%)
           Bi-Directional Buffer
 tBPJTX    Transmitter Period Jitter Accuracy             -            -            -              1           ns
           (peak to peak)
           Bi-Directional Buffer
 tBPJRX    Receiver Period Jitter Tolerance               -            8            -              -           ns
           (peak to peak)
Copyright©2016 THine Electronics, Inc.                   53/68                            THine Electronics, Inc.
                                                                                               Security E


THCV235_THCV236_Rev.3.40_E
                     Table 57. 2-wire serial slave AC Timing (Sub-Link Master device)
  Symbol                                     Parameter                                  Min      Typ      Max       Unit
     fSCL    SCL clock frequency                                                          -        -      400        kHz
   tHD;STA   Hold time (repeated) START condition                                        0.6       -        -         us
    tLOW     LOW period of the SCL clock                                                 1.3       -        -         us
    tHIGH    HIGH period of the SCL clock                                                0.6       -        -         us
             Data hold time: output                                                       -     9×tOSC      -         us
   tHD;DAT
             Data hold time: input                                                       20        -        -         ns
             Data setup time: output                                                    500        -        -         ns
   tSU;DAT
             Data setup time: input                                                     100        -        -         ns
       tr    Rise time of both SDA and SCL signals                                        -        -     300(*1)      ns
             Fall time of both SDA and SCL signals
       tf                                                                                 -        -      300         ns
             (pull-up resistor:2.5kΩ,bus capacitance:400pF)
   tSU;STO   Setup time for STOP condition                                               0.6       -        -         ns
     tBUF    Bus free time between a STOP and START condition                            1.3       -        -         us
      tSP    Pulse width of spikes which must be suppressed by the input filter           -        -       50         ns
     tPDS    Required wait time from PDN1 high to START condition                         2        -        -        ms
  *1 Please adjust Pull-up resistor and bus capacitance to meet the spec value.
                     Table 58. 2-wire serial master AC Timing (Sub-Link Slave device)
  Symbol                            Parameter                           Min              Typ               Max       Unit
     tOSC     Cycle of internal oscillator clock                      10.417             12.5            15.625        ns
                                                                                   (SCL_W_H × 8 – 3)
   tHD;STA    Hold time (repeated) START condition                        -                                  -         us
                                                                                        × tOSC
                                                                                ((SCL_W_L + 1) × 8 + 8)
     tLOW     LOW period of the SCL clock                                 -                                  -         us
                                                                                        × tOSC
                                                                                ((SCL_W_H + 1) × 8 + 8)
    tHIGH     HIGH period of the SCL clock                                -                                  -         us
                                                                                        × tOSC
              Data hold time: output                                      -             9×tOSC               -         us
   tHD;DAT
              Data hold time: input                                      20                 -                -         ns
              Data setup time: output                                 31×tOSC               -                -         ns
   tSU;DAT
              Data setup time: input                                    100                 -                -         ns
       tr     Rise time of both SDA and SCL signals                       -                 -            300(*1)       ns
              Fall time of both SDA and SCL signals
       tf                                                                 -                 -              300         ns
              (pull-up resistor:2.5kΩ,bus capacitance:400pF)
   tSU;STO    Setup time for STOP condition                               -            386×tOSC              -         ns
              Bus free time between a STOP and START
     tBUF                                                               4.7                 -                -         us
              condition
  *1 Please adjust Pull-up resistor and bus capacitance to meet the spec value.
Copyright©2016 THine Electronics, Inc.                          54/68                              THine Electronics, Inc.
                                                                                                        Security E


THCV235_THCV236_Rev.3.40_E
                              Table 59. 2-wire serial interface transaction wait time
  Symbol                             Parameter                             Min            Typ          Max        Unit
                Write access completion time to Sub-Link Slave
    tWSSR                                                                    -             -           110          us
                register
                Read access completion time to Sub-Link Slave
    tRSSR                                                                    -             -            90          us
                register
                Write start to Remote side Start Condition
     tWRS                                                                    -             -            65          us
                generating time
                Remote side Stop Condition generating to Write
     tRPW                                                                    -             -           300          us
                access completion time
                Read start to Remote side Start Condition
     tRRS                                                                    -             -            65          us
                generating time
                Remote side Stop Condition generating to Read
     tRPR                                                                    -             -           300          us
                access completion time
                                                                       Depending on characteristics of 2-wire
    tSSEP       Sub-Link Slave External processing time                serial slave devices connected to            us
                                                                       Sub-Link Slave
                Table 60. Sub-Link control switching characteristics (2-wire serial I/F Mode)
       Symbol                              Parameter                                   Min       Typ    Max    Unit
          tPVM     Programmable GPIO output at Sub-Link Master data valid               -          -      0     us
          tPVS     Programmable GPIO output at Sub-Link Slave data valid                -          -     110    us
        tTGPIO     Through GPIO delay                                                   -          -    280     us
          tIVM     Sub-Link Master interrupt valid                                      -          -     90     us
          tIRM     Sub-Link Master interrupt reset delay                                -          -      0     us
           tIVS    Sub-Link Slave interrupt valid                                       -          -    300     us
                                                           2WIRE_MODE=00                -          -    300
           tIRS    Sub-Link Slave interrupt reset delay                                                         us
                                                           2WIRE_MODE=01                -          -      0
           tPS     Programmable GPIO input data setup                            10000×(1/fSCL)    -      -     us
           tPH     Programmable GPIO input data hold                                    0          -      -     us
            Table 61. Sub-Link control switching characteristics (Low Speed Data Bridge Mode)
       Symbol                     Parameter                        Min             Typ           Max          Unit
          tLSD     Low Speed Data input to output delay             -                -            20           us
         fLSSR     Low Speed Data input sampling rate              70                -             -          kHz
Copyright©2016 THine Electronics, Inc.                       55/68                               THine Electronics, Inc.
                                                                                                       Security E


THCV235_THCV236_Rev.3.40_E
AC Timing Diagrams and Test Circuits
LVCMOS Input, Output Switching Characteristics
                                                      tTCIP
                                         tTCH (RF=1)          tTCL (RF=1)
                                         tTCL (RF=0)         tTCH (RF=0)
                                                                                                       RF=0
                 CLKIN                 VDD/2               VDD/2              VDD/2
                                                                                                       RF=1
                                                                   tTS              tTH
                D31-D0
        HSYNC,VSYNC                                          VDD/2                               VDD/2
                    DE
                            Figure 19. LVCMOS Input Switching Timing Diagrams
                   RD = 10Ω
                                    Test Point                     80%            80%
                Cload = 8pF
                                                  20%                                          20%
                                                          tTLH                           tTHL
                                                                tRCP
                                                  tRCH(RF=0)           tRCL(RF=0)
                                                  tRCL(RF=1)           tRCH(RF=1)
                                                                                                       RF=0
               CLKOUT                           VDD/2                VDD/2            VDD/2
                                                                                                       RF=1
                                                        tRS                tRH
                D31-D0
         HSYNC,VSYNC                             VDD/2                                  VDD/2
                     DE
                                                                 tDOUT
                           Figure 20. LVCMOS Output Switching Timing Diagrams
Copyright©2016 THine Electronics, Inc.                      56/68                             THine Electronics, Inc.
                                                                                                   Security E


THCV235_THCV236_Rev.3.40_E
CML Output Switching Characteristics
                               Figure 21. CML Output Switching Characteristics
                                     Figure 22. CML Buffer Equivalent Circuit
Copyright©2016 THine Electronics, Inc.                 57/68                   THine Electronics, Inc.
                                                                                    Security E


THCV235_THCV236_Rev.3.40_E
CML Bi-directional Output Test Circuit
                           Figure 23. Bi-directional CML VBOD/VBOC Test Circuit
                Figure 24. Bi-directional CML Switching Timing Diagram and Test Circuit
Copyright©2016 THine Electronics, Inc.                58/68                      THine Electronics, Inc.
                                                                                       Security E


THCV235_THCV236_Rev.3.40_E
Latency Characteristics
                                       Figure 25. THCV235 Latency
                                       Figure 26. THCV236 Latency
Copyright©2016 THine Electronics, Inc.              59/68         THine Electronics, Inc.
                                                                       Security E


THCV235_THCV236_Rev.3.40_E
Lock and Unlock Sequence
                                    Figure 27. THCV235 Lock/Unlock Sequence
                                    Figure 28. THCV236 Lock/Unlock Sequence
Copyright©2016 THine Electronics, Inc.                60/68                 THine Electronics, Inc.
                                                                                 Security E


THCV235_THCV236_Rev.3.40_E
2-wire serial I/F Switching Characteristics
                               Figure 29. 2-wire serial interface Timing Diagram
                      Figure 30. Write access completion time to Sub-Link Slave register
                      Figure 31. Read access completion time to Sub-Link Slave register
Copyright©2016 THine Electronics, Inc.                  61/68                          THine Electronics, Inc.
                                                                                            Security E


THCV235_THCV236_Rev.3.40_E
             Figure 32. Write access completion time to Remote side 2-wire serial slave register
             Figure 33. Read access completion time to Remote side 2-wire serial slave register
Copyright©2016 THine Electronics, Inc.              62/68                             THine Electronics, Inc.
                                                                                            Security E


THCV235_THCV236_Rev.3.40_E
GPIO Switching Characteristics
                                       Figure 34. Through GPIO delay
                   Figure 35. Programmable GPIO input timing at Sub-Link Master side
                  Figure 36. Programmable GPIO output timing at Sub-Link Master side
                   Figure 37. Programmable GPIO output timing at Sub-Link Slave side
Copyright©2016 THine Electronics, Inc.               63/68                       THine Electronics, Inc.
                                                                                      Security E


THCV235_THCV236_Rev.3.40_E
             Figure 38. GPIO input and other interrupt event timing at Sub-Link Master side
               Figure 39. GPIO input and other interrupt event timing at Sub-Link Slave side
                                        (Clock Stretching Mode)
              Figure 39. GPIO input and other interrupt event timing at Sub-Link Slave side
                                       (No Clock Stretching Mode)
Copyright©2016 THine Electronics, Inc.              64/68                           THine Electronics, Inc.
                                                                                          Security E


THCV235_THCV236_Rev.3.40_E
Low Speed Data Bridge Switching Characteristics
                              Figure 40. Low Speed Data Bridge Mode Data Delay
Copyright©2016 THine Electronics, Inc.               65/68                     THine Electronics, Inc.
                                                                                    Security E


THCV235_THCV236_Rev.3.40_E
PCB Layout Guideline regarding VDD and AVDD for THCV236
 When power is supplied from reverse side layer to AVDD, please place ferrite bead between through-hole and
AVDD/VDD pins (Good Example1, 2). If it is needed to set ferrite beads on reverse side, please set
GND-through-hole between AVDD and VDD, and separate the distance as possible (Example). Don’t set
through-holes next to each other between ferrite beads and AVDD/VDD pins (Bad Example).
Good Example 1                                                    Good Example 2
Example                                                           Bad Example
Copyright©2016 THine Electronics, Inc.                 66/68                          THine Electronics, Inc.
                                                                                           Security E


THCV235_THCV236_Rev.3.40_E
Package
                                                                                    Unit : mm
                               Figure 41. 64-pin QFN package physical dimension
Copyright©2016 THine Electronics, Inc.                67/68                     THine Electronics, Inc.
                                                                                     Security E


THCV235_THCV236_Rev.3.40_E
Notices and Requests
1.    The product specifications described in this material are subject to change without prior notice.
2.    The circuit diagrams described in this material are examples of the application which may not always apply
      to the customer’s design. We are not responsible for possible errors and omissions in this material. Please
      note if errors or omissions should be found in this material, we may not be able to correct them
      immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties
      the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we
      will be exempted from the responsibility unless it directly relates to the production process or functions of
      the product.
5. Product Application
 5.1 Application of this product is intended for and limited to the following applications: audio-video device,
        office automation device, communication device, consumer electronics, smartphone, feature phone, and
        amusement machine device. This product must not be used for applications that require extremely
        high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power
        control device, combustion chamber device, medical device related to critical care, or any kind of safety
        device.
 5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product
        conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in this data
        sheet. THine Electronics, Inc. (“THine”) accepts no liability whatsoever for any product other than the
        Specified Product for it not conforming to the aforementioned demands and specifications.
 5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the
        user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a
      certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to
      have sufficiently redundant or error preventive design applied to the use of the product so as not to have our
      product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to
      support warranty for performance of this product. Except where mandated by applicable law or deemed
      necessary by THine based on the user’s request, testing of all functions and performance of the product is
      not necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
      goods under the Foreign Exchange and Foreign Trade Control Law.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings
      or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a
      smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection
      devices, such as fuses.
THine Electronics, Inc.
sales@thine.co.jp
http://www.thine.co.jp
Copyright©2016 THine Electronics, Inc.                     68/68                             THine Electronics, Inc.
                                                                                                   Security E


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THCV235
