[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2573853 heartbeat IPC: 3.885 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2573853 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2573853 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 16033563 heartbeat IPC: 0.743 cumulative IPC: 0.743 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 25569283 heartbeat IPC: 1.049 cumulative IPC: 0.8697 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 34727132 heartbeat IPC: 1.092 cumulative IPC: 0.933 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 43831641 heartbeat IPC: 1.098 cumulative IPC: 0.9695 (Simulation time: 00 hr 02 min 31 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 50449593 cumulative IPC: 0.9911 (Simulation time: 00 hr 03 min 01 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 50449593 cumulative IPC: 0.9911 (Simulation time: 00 hr 03 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9911 instructions: 50000000 cycles: 50449593
CPU 0 Branch Prediction Accuracy: 88.24% MPKI: 19.91 Average ROB Occupancy at Mispredict: 20.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1049
BRANCH_INDIRECT: 0.0134
BRANCH_CONDITIONAL: 19.75
BRANCH_DIRECT_CALL: 0.00596
BRANCH_INDIRECT_CALL: 0.0036
BRANCH_RETURN: 0.0321

cpu0->cpu0_STLB TOTAL        ACCESS:      20372 HIT:      19822 MISS:        550 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      20372 HIT:      19822 MISS:        550 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 262.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     307829 HIT:     146666 MISS:     161163 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137180 HIT:      61527 MISS:      75653 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      66524 HIT:      32976 MISS:      33548 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     103759 HIT:      52020 MISS:      51739 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        366 HIT:        143 MISS:        223 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5771351 HIT:    5750452 MISS:      20899 MSHR_MERGE:       8462
cpu0->cpu0_L1I LOAD         ACCESS:    5771351 HIT:    5750452 MISS:      20899 MSHR_MERGE:       8462
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15797490 HIT:   15348259 MISS:     449231 MSHR_MERGE:     257597
cpu0->cpu0_L1D LOAD         ACCESS:    9189178 HIT:    9000016 MISS:     189162 MSHR_MERGE:      64418
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6607761 HIT:    6348058 MISS:     259703 MSHR_MERGE:     193179
cpu0->cpu0_L1D TRANSLATION  ACCESS:        551 HIT:        185 MISS:        366 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5165857 HIT:    5165243 MISS:        614 MSHR_MERGE:        328
cpu0->cpu0_ITLB LOAD         ACCESS:    5165857 HIT:    5165243 MISS:        614 MSHR_MERGE:        328
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 51.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14973836 HIT:   14948153 MISS:      25683 MSHR_MERGE:       5597
cpu0->cpu0_DTLB LOAD         ACCESS:   14973836 HIT:   14948153 MISS:      25683 MSHR_MERGE:       5597
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.57 cycles
cpu0->LLC TOTAL        ACCESS:     183648 HIT:     157834 MISS:      25814 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      75653 HIT:      57558 MISS:      18095 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      33548 HIT:      26015 MISS:       7533 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      74224 HIT:      74171 MISS:         53 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        223 HIT:         90 MISS:        133 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2914
  ROW_BUFFER_MISS:      22847
  AVG DBUS CONGESTED CYCLE: 15.08
Channel 0 WQ ROW_BUFFER_HIT:         86
  ROW_BUFFER_MISS:        619
  FULL:          0
Channel 0 REFRESHES ISSUED:       4204
