./../../syn/outputs/MEMCTRL_gate.v
./TB_MEMCTRL_gate.v
/home/eda/soc/lib/gpdk/32n/lib/sram/verilog/saed32sram.v
/home/eda/soc/lib/gpdk/32n/lib/stdcell_hvt/verilog/saed32nm_hvt.v
