[connectivity]
sp=kernel_louvain_0.m_axi_gmem0:DDR[0]
sp=kernel_louvain_0.m_axi_gmem1:DDR[1]
sp=kernel_louvain_0.m_axi_gmem2:DDR[0]
sp=kernel_louvain_0.m_axi_gmem3:DDR[1]
sp=kernel_louvain_0.m_axi_gmem4:DDR[1]
sp=kernel_louvain_0.m_axi_gmem5:DDR[0]
sp=kernel_louvain_0.m_axi_gmem6:DDR[1]
sp=kernel_louvain_0.m_axi_gmem7:DDR[1]
sp=kernel_louvain_0.m_axi_gmem8:DDR[0]
sp=kernel_louvain_0.m_axi_gmem9:DDR[1]
sp=kernel_louvain_0.m_axi_gmem10:DDR[0]
sp=kernel_louvain_0.m_axi_gmem11:DDR[0]
sp=kernel_louvain_0.m_axi_gmem12:DDR[1]
sp=kernel_louvain_0.m_axi_gmem13:DDR[0]
sp=kernel_louvain_0.m_axi_gmem14:DDR[0]
sp=kernel_louvain_0.m_axi_gmem15:DDR[1]
nk=kernel_louvain:1:kernel_louvain_0
[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraNetDelay_low
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=NoTimingRelaxation
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup}
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
