ANOMALY_05000435,VAR_0
CLKBUFOE,VAR_1
CONFIG_CCLK_ACT_DIV,VAR_2
CONFIG_MEM_EBIU_DDRQUE,VAR_3
CONFIG_SCLK_DIV,VAR_4
IWR_DISABLE_ALL,VAR_5
IWR_ENABLE,FUNC_0
MAX_DMA_CHANNELS,VAR_6
PLL_CTL,VAR_7
PLL_CTL_VAL,VAR_8
SDGCTL_WIDTH,VAR_9
SRFS,VAR_10
SRREQ,VAR_11
VR_CTL,VAR_12
bfin_read16,FUNC_1
bfin_read_EBIU_RSTCTL,FUNC_2
bfin_read_EBIU_SDGCTL,FUNC_3
bfin_read_VR_CTL,FUNC_4
bfin_write16,FUNC_5
bfin_write_EBIU_DDRCTL0,FUNC_6
bfin_write_EBIU_DDRCTL1,FUNC_7
bfin_write_EBIU_DDRCTL2,FUNC_8
bfin_write_EBIU_DDRQUE,FUNC_9
bfin_write_EBIU_RSTCTL,FUNC_10
bfin_write_EBIU_SDGCTL,FUNC_11
bfin_write_EBIU_SDRRC,FUNC_12
bfin_write_PLL_DIV,FUNC_13
bfin_write_PLL_LOCKCNT,FUNC_14
bfin_write_SIC_IWR,FUNC_15
bfin_write_SIC_IWR0,FUNC_16
bfin_write_SIC_IWR1,FUNC_17
bfin_write_SIC_IWR2,FUNC_18
dma_io_base_addr,VAR_13
do_sync,FUNC_19
mem_DDRCTL0,VAR_14
mem_DDRCTL1,VAR_15
mem_DDRCTL2,VAR_16
mem_SDGCTL,VAR_17
mem_SDRRC,VAR_18
init_clocks,FUNC_20
i,VAR_19
dma,VAR_20
