# foldseek notes

Fork: https://github.com/jeffdaily/foldseek (branch moat-port)
Default branch: master (NOT main).
Port head: e7471b4164e38cbac58b4f2c6c1b592e9bfac330

Scope: the GPU structure-search aligner (`--gpu`), which is the vendored
libmarv (CUDASW++4.0) at `lib/mmseqs/lib/libmarv`. Strategy A (pure CMake +
single compat header). ProstT5's ggml-CUDA LLM backend is OUT OF SCOPE and
stays off (USE_HIP does not turn on GGML_CUDA).

libmarv is the SAME aligner MMseqs2 vendors -- this port and the MMseqs2 port
must converge. See "Cross-reference: MMseqs2" below.

## Build recipe (gfx90a, ROCm 7.2.1)
```
cmake -S projects/foldseek/src -B projects/foldseek/build \
  -DCMAKE_BUILD_TYPE=Release \
  -DUSE_HIP=ON \
  -DCMAKE_HIP_ARCHITECTURES=gfx90a \
  -DCMAKE_HIP_COMPILER=/opt/rocm/llvm/bin/clang++ \
  -DCMAKE_C_COMPILER=gcc -DCMAKE_CXX_COMPILER=g++
cmake --build projects/foldseek/build --target foldseek -j16
```
- `USE_HIP` is a new cache option threaded top-level -> lib/mmseqs -> libmarv.
  It drives the libmarv subdir (parallel to `ENABLE_CUDA`) and the
  `HAVE_CUDA=1` define + marv link in mmseqs/foldseek, WITHOUT enabling the
  ProstT5 ggml-CUDA path (that one is still keyed off `ENABLE_CUDA`).
- libmarv builds as a SHARED library on HIP so the `-fgpu-rdc` device link
  runs inside the HIP toolchain (clang `--hip-link`); the rest of the project
  then links `libmarv.so` as an ordinary host shared object. A static libmarv
  left the device code unlinked and g++ (the project's host linker) cannot do
  the amdgcn device link -> relocation/`R_X86_64_32` PIE failure. SHARED +
  POSITION_INDEPENDENT_CODE fixes it.
- Force-include `cuda_to_hip.h` and `-I hip_compat` are added only on the HIP
  compile via `target_compile_options($<COMPILE_LANGUAGE:HIP>...)`.

## Compat surface (all under lib/mmseqs/lib/libmarv/src)
- `cuda_to_hip.h` (NEW, force-included on HIP): cudaXxx->hipXxx runtime/event/
  stream/mempool/IPC aliases; `__grid_constant__`->nothing;
  `cudaFuncSetAttribute(func,...)`->`hipFuncSetAttribute((const void*)func,...)`;
  `THRUST_DEVICE_PAR_NOSYNC`->`thrust::hip::par_nosync`; a `cub::SwitchDevice`
  RAII shim (hipCUB has none); `WARP_FULL_MASK`=64-bit + `WarpMaskT`; short2/
  int2/float2 `__shfl*` overloads (HIP covers scalars and __half2 only);
  `__hmax2`/`__hmin2` pairwise emulation; and scalar emulations of the DPX
  intrinsics (`__vadd2`, `__vmaxs2`, `__vibmax_u16x2`, `__vimax3_s16x2[_relu]`,
  `__viaddmax_s16x2[_relu]`, `__vibmax_s32`, `__vimax3_s32`,
  `__viaddmax_s32[_relu]`).
- `hip_compat/cooperative_groups.h` + `cooperative_groups/reduce.h` (NEW):
  HIP cg has tiled_partition/thread_block_tile with shfl_* but no free
  `reduce()` and no `greater/less/plus`. Shim adds them; `reduce()` is a
  butterfly all-reduce (`shfl_xor`) that works for any commutative+associative
  op (the int3 endpoint-pack lambda and `greater<half2/float/int>`), and a
  `tile_shfl_xor` that relays arbitrary trivially-copyable T as 32-bit words.
- `hip_compat/cuda_fp16.h` (NEW): `<cuda_fp16.h>` -> `<hip/hip_fp16.h>`.

## DPX strategy (THE key item -- matches the plan)
- libmarv selects DPX vs portable at runtime from a per-device kernel config.
  TRAP: on ROCm gfx90a `hipDeviceAttributeComputeCapabilityMajor` returns
  **9** (== Hopper sm90), so the unmodified selector picks the sm90 config
  whose entries set `dpx=1` -> it would launch the NVIDIA-only DPX short2/int
  kernels. FIX: under `__HIPCC__`, `getOptimalKernelConfigs_gapless/_SW` and
  the benchmark `supportsDPX` are forced to the portable default
  (sm89 config, `dpx=0`). So AMD always runs the half2 gapless + float SW
  SIMT path. (The user-supplied tuning-config-file override that can force
  dpx=1 is an edge case not on the default foldseek path; the runtime
  `if(!config.dpx)` dispatch still selects half2/float there.)
- The DPX `*_instantiation_dpx*.cu` and `*_smithwaterman_instantiation_dpx.cu`
  TUs are KEPT in the HIP build (their kernel templates are referenced via
  `extern template` from the dispatcher, so excluding them would leave
  unresolved device symbols at link). They compile against the scalar DPX
  emulations in cuda_to_hip.h and are simply never launched.
- `__hmax2`/`__hmin2`: ROCm 7.2.x has scalar `__hmax`/`__hmin` and `__hadd2`
  but not the packed max/min; emulated pairwise in cuda_to_hip.h for the
  portable half2 path.

## Wave-size handling (gfx90a wave64)
- PSSM gapless + Smith-Waterman kernels reduce only within
  `cg::tiled_partition<N>` tiles, N in {4,8,16,32} <= 32: wave-agnostic.
- `getPaddedQueryLength` pads the query layout by `sizeof(char4)*32`. This is
  a host+device-SHARED serialized/in-memory FORMAT constant (PORTING_GUIDE
  warp-size-dependent-format class). PINNED at the literal 32 (NOT warpSize),
  so the host-built layout matches device reads on wave64. Left untouched.
- `kernelhelpers.cuh::warp_max_reduce_broadcast` (legacy `kernels.cuh` path,
  not the foldseek `--gpu` path) made warp-width-generic: `__reduce_max_sync`
  guard tightened to `defined(__CUDA_ARCH__) && >= 800`, shuffle reduction
  start changed from literal 16 to `warpSize/2`. Its `0xFFFFFFFF` masks (and
  the kernels.cuh shfl masks) widened to 64-bit `WARP_FULL_MASK`/`WarpMaskT`
  because HIP `__shfl_*_sync` static_assert require a 64-bit mask on wave64.
- Inline PTX `%laneid` (`cuda_helpers.cuh::lane_id`) given a `__HIPCC__`
  branch using `__lane_id()`. (lane_id is actually unused by libmarv.)

## Other guards
- `#ifdef __NVCC__`/`#ifdef __CUDACC__` whole-file/qualifier guards across
  hpc_helpers (cuda_raiiwrappers, simple_allocation, peer_access,
  utility_kernels, custom_thrust_allocators, nvtx_markers, timers), blosum.cu,
  blosum.hpp `extern __constant__`, and convert.cuh qualifiers were widened to
  `defined(__CUDACC__) || defined(__HIPCC__)`. EXCEPTION: the uint64
  atomicCAS/Add/Exch/Min/Max/And/Or + ffs overloads in cuda_helpers.cuh stay
  NVCC-only -- HIP provides those natively and the library's versions collided.
- `convert.cuh::ClampToInvalid::operator()(uint)` device path: ROCm has no
  `__vminu4`; added a scalar per-byte clamp under `__HIP_DEVICE_COMPILE__`
  (the `#else` host path used `std::memcpy`, not callable on device).
- NVTX is compiled out via the pre-existing `NO_NVTOOLSEXT` target define;
  `nvtx::ScopedRange` becomes a no-op stub on HIP.
- `kernels.cuh`/`pssm*.cuh` are headers: marked `HEADER_FILE_ONLY` on HIP so
  they are NOT compiled standalone (doing so duplicated the `__constant__
  constantQuery4` device global and broke the device link). Only the `.cu`
  TUs are LANGUAGE HIP.

## Validation (real gfx90a, HIP_VISIBLE_DEVICES=1, ZERO downloads)
Inputs: bundled `example/` (28 SCOP structures). CPU mode is the oracle.
```
foldseek createdb example/ exDB
foldseek search exDB exDB aln_cpu tmp_cpu --gpu 0 -e 10      # CPU oracle
foldseek makepaddedseqdb exDB exDB_pad                       # GPU needs padded DB
foldseek search exDB exDB_pad aln_gpu tmp_gpu --gpu 1 -e 10  # libmarv half2/float path
foldseek convertalis exDB exDB     aln_cpu cpu.m8
foldseek convertalis exDB exDB_pad aln_gpu gpu.m8
```
RESULT: all 834 CPU hits reproduced on GPU with byte-identical pident /
alnlen / query+target coords / e-value / bitscore (0 differing rows on the 834
common (query,target) pairs, 0 CPU-only pairs). GPU additionally returns 38
borderline low-bitscore pairs (mostly bits 1-10) -- the known GPU-vs-CPU
ungapped-prefilter sensitivity difference, NOT a numeric/wave bug. GPU result
is a strict superset; every shared alignment is exact. Confirms the wave64
half2/float SIMT path is correct.

The GPU search log shows `ungappedprefilter ... --gpu 1` (the libmarv GPU
prefilter) ran, feeding `structurealign`.

The foldseek/MMseqs2 `regression/` submodules pull external data (egress-bound)
and are deferred; the bundled example cross-check is the gate. The `--gpu 0`
CPU run doubles as the non-GPU regression check (unchanged behavior).

## Cross-reference: MMseqs2 (sibling port, same libmarv)
At the time of this port the MMseqs2 sibling notes were still empty (planner
only). This foldseek port establishes the libmarv HIP approach; MMseqs2 should
reuse `cuda_to_hip.h` + `hip_compat/` verbatim and the same DPX-forced-off /
__hmax2-emulation / wave-mask widening / getPaddedQueryLength-pinned-at-32 /
shared-lib-device-link decisions. The only foldseek-specific wiring is the
top-level/foldseek CMake gating; the libmarv changes are identical and should
land identically in both forks.

## Follower platforms (gfx1100 / gfx1151, wave32)
Reuse this moat-port branch and validate first. Wave32 is the natural fit for
libmarv's 32-lane logic. The fixes here are wave-agnostic: getPaddedQueryLength
stays at 32 on every arch; WARP_FULL_MASK/WarpMaskT auto-narrow to 32-bit on
CUDA but on HIP wave32 the 64-bit mask still works (HIP narrows it). Cross-arch
result diff: gfx1100 GPU hits/scores must match gfx90a GPU and CPU on example/.

## Validation 2026-06-04 (linux-gfx90a, HIP_VISIBLE_DEVICES=2)

Build: incremental cmake --build --target foldseek -j16. libmarv.so confirmed to contain gfx90a
device code objects (hipv4-amdgcn-amd-amdhsa--gfx90a, 45 MB). Fork HEAD e7471b4 verified.

GPU arch: gfx90a (MI250X GCD, 104 CUs). ROCm 7.2.1.

GPU vs CPU validation (bundled example/, 28 SCOP structures):
```
foldseek createdb example/ exDB
foldseek search exDB exDB aln_cpu tmp_cpu --gpu 0 -e 10
foldseek makepaddedseqdb exDB exDB_pad
HIP_VISIBLE_DEVICES=2 foldseek search exDB exDB_pad aln_gpu tmp_gpu --gpu 1 -e 10
foldseek convertalis exDB exDB aln_cpu cpu.m8
foldseek convertalis exDB exDB_pad aln_gpu gpu.m8
```

Results:
- CPU hits: 834, GPU hits: 872
- CPU-only pairs: 0 (all 834 CPU hits reproduced on GPU)
- GPU-only pairs: 38 (borderline low-bitscore, bits 1-113, expected ungapped-prefilter sensitivity)
- Common pairs with identical fields: 834/834 (0 mismatches, byte-identical pident/alnlen/coords/evalue/bitscore)

GPU search log confirmed `ungappedprefilter ... --gpu 1` (libmarv GPU prefilter) ran.
All 834 CPU hits byte-identical on GPU. GPU result is strict superset. PASS.

State: linux-gfx90a -> completed, validated_sha = e7471b4164e38cbac58b4f2c6c1b592e9bfac330.

## Review 2026-06-04 (reviewer, /pr-review local-branch mode)
Verdict: review-passed. Reviewed `git diff 718d4217...e7471b41` on moat-port
(single commit). No correctness defects, no blocking findings. The GPU-vs-CPU
score-exact result is documented; the validator runs the real GPU gate next.

Verified sound (no action):
- DPX CC==9 forcing. gfx90a reports hipDeviceAttributeComputeCapabilityMajor==9
  (collides with NVIDIA sm90). The `__HIPCC__` branch in
  getOptimalKernelConfigs_gapless (gapless_kernel_config.cuh:345) and
  getOptimalKernelConfigs_SW (smithwaterman_kernel_config.cuh:301) returns the
  `_default()` config == `_sm89()`, whose every entry has the dpx field = 0
  (confirmed: gapless sm89 4th column all 0; SW sm89 4th column all 0). The
  runtime dispatch `if(!config.dpx)` (cudasw4.cuh:1932/1945/1962/1975) then
  selects the half2/float SIMT kernels. benchmarking.cuh:1007 supportsDPX is
  forced false under __HIPCC__. So NO DPX kernel is reachable at runtime on AMD.
  The DPX *_instantiation_dpx*.cu TUs are KEPT as LANGUAGE HIP (referenced by the
  dispatcher's extern templates; excluding them breaks the device link) and
  compile against the scalar DPX emulations in cuda_to_hip.h -- dead but valid
  device code. The score-exact GPU-vs-CPU result confirms the portable path
  executes. CONFIRMED correct; merits PORTING_GUIDE promotion (see below).
- __hmax2/__hmin2 pairwise emulation (cuda_to_hip.h) via scalar __hmax/__hmin on
  low/high halves. Correct for finite integer-valued alignment scores; the
  executed gapless reduce (mathops.cuh:123 reduce_max) uses it. Byte-identical.
- getPaddedQueryLength (kernelhelpers.cuh:9) PINNED at literal `sizeof(char4)*32`
  (NOT warpSize). Host+device-shared serialized query-layout constant; pinning
  it keeps the host-built layout matching device reads on wave64. Correct per the
  PORTING_GUIDE warp-size-dependent-FORMAT class (dietgpu precedent).
- wave64 lane masks: WARP_FULL_MASK = 0xFFFFFFFFFFFFFFFFull / WarpMaskT =
  unsigned long long on HIP (cuda_to_hip.h), defaulted to 32-bit on CUDA
  (hpc_helpers.h:36). warp_max_reduce_broadcast signature widened to WarpMaskT,
  reduction start changed from literal 16 -> warpSize/2, __reduce_max_sync guard
  tightened to `defined(__CUDA_ARCH__) && >= 800` (kernelhelpers.cuh:25). All
  kernels.cuh shuffle masks widened to WARP_FULL_MASK. Executed half2/float
  reductions use width=group_size (<=32) sub-warp shuffles; the cg::reduce tiles
  are tiled_partition<groupsize> with groupsize in {4,8,16,32} (confirmed from
  the FOR_EACH_VALID_CONFIG macros) -- wave-agnostic, tile-relative on wave64.
- cooperative_groups shim (hip_compat/): reduce() butterfly all-reduce over the
  tile via shfl_xor, greater/less/plus operators, tile_shfl_xor relaying T as
  32-bit words (int3=12B=3 words exact, half2=4B=1 word). Matches CUDA cg::reduce
  for the commutative+associative max/add ops used. reduce.h forwards to it.
- __CUDACC__/__NVCC__ whole-file guards widened to also accept __HIPCC__ across
  hpc_helpers, blosum.cu/.hpp, convert.cuh -- correct. The uint64 atomic + ffs
  overloads in cuda_helpers.cuh kept NVCC-only (HIP provides them natively;
  widening would collide). lane_id() __HIPCC__ branch uses __lane_id(). ClampToInvalid
  uint path: __vminu4 -> scalar per-byte clamp under __HIP_DEVICE_COMPILE__.
- Build: USE_HIP gate (default OFF) threaded top-level -> mmseqs -> libmarv;
  enable_language(HIP), .cu marked LANGUAGE HIP, headers HEADER_FILE_ONLY,
  -fgpu-rdc + --hip-link device link inside a SHARED libmarv, force-include
  cuda_to_hip.h + -Ihip_compat only on HIP. CUDA path byte-identical (else
  branches unchanged). find_package(CUDAToolkit) stays inside NOT LIBRARY_ONLY
  (executables not built on the foldseek path) so no CUDA dep leaks to the HIP
  build. rocThrust/hipCUB resolved via the HIP toolchain include path.
- Commit hygiene: title `[ROCm] Add HIP/AMD GPU support for the libmarv structure
  aligner` (<=72), mentions Claude, Test Plan present, no noreply trailer, no
  jargon/em-dash/internal-account refs in the diff. RAII wrappers already
  move-only with guarded dtor (unchanged).

PORTING_GUIDE lesson to promote (CC-major collision): on ROCm,
hipDeviceAttributeComputeCapabilityMajor returns 9 on gfx90a (and other CDNA),
COLLIDING with NVIDIA Hopper sm90. Any CUDA per-device selector that switches on
compute-capability major to pick a Hopper-only codepath (DPX, wgmma, TMA, etc.)
will wrongly select it on AMD. Force the portable/default path under __HIPCC__
rather than relying on the unrecognized-device fallthrough (the collision means
there is NO fallthrough -- it matches sm90 exactly). Keep the Hopper-only TUs
compiling (extern-template device-link reachability) against scalar emulations
but never launch them.

Cross-reference MMseqs2 (same vendored libmarv): this port establishes the
approach. MMseqs2 should reuse cuda_to_hip.h + hip_compat/ verbatim and the same
DPX-forced-off / __hmax2-emulation / wave-mask-widening / pad-32 /
shared-lib-device-link decisions. No divergence flagged here; the only
foldseek-specific wiring is the top-level/src CMake gating. Reviewer to re-check
parity when the MMseqs2 fork lands.

## Validation 2026-06-04 (linux-gfx1100, RDNA3 wave32)

Build: cmake configure + cmake --build --target foldseek -j16 for gfx1100.
libmarv.so confirmed to contain gfx1100 code objects
(hipv4-amdgcn-amd-amdhsa--gfx1100, via llvm-objdump --offloading). Fork HEAD
e7471b4 verified on branch moat-port.

GPU arch: gfx1100 (AMD Radeon Pro W7800 48GB). warpSize=32 confirmed via
hipDeviceProp_t. ROCm 7.2.1. GPU[3] used (GPU[0] had orphaned KFD contexts
blocking queue creation; GPU[3] was responsive).

Wave32 confirmation: getPaddedQueryLength pins the layout at sizeof(char4)*32
(literal 32, not warpSize), so host-built layout matches device reads on wave32.
WARP_FULL_MASK/WarpMaskT are 64-bit on HIP; HIP narrows the mask for wave32
automatically. The PSSM/SW kernels reduce within cg::tiled_partition<N> tiles
(N<=32), wave-agnostic. All confirmed wave32-safe.

GPU vs CPU validation (bundled example/, 28 SCOP structures):
```
foldseek createdb example/ exDB
foldseek search exDB exDB aln_cpu tmp_cpu --gpu 0 -e 10
foldseek makepaddedseqdb exDB exDB_pad
CUDA_VISIBLE_DEVICES=3 HIP_VISIBLE_DEVICES=3 foldseek search exDB exDB_pad aln_gpu tmp_gpu --gpu 1 -e 10
foldseek convertalis exDB exDB aln_cpu cpu.m8
foldseek convertalis exDB exDB_pad aln_gpu gpu.m8
```

Results:
- CPU hits: 834, GPU hits: 872
- CPU-only pairs: 0 (all 834 CPU hits reproduced on GPU)
- GPU-only pairs: 38 (borderline low-bitscore, expected ungapped-prefilter sensitivity difference)
- Common pairs with identical fields: 834/834 (0 mismatches, byte-identical pident/alnlen/coords/evalue/bitscore)

GPU search log confirmed `ungappedprefilter ... --gpu 1` (libmarv GPU prefilter on gfx1100) ran.
All 834 CPU hits byte-identical on GPU. GPU result is strict superset. PASS.

Cross-arch check: gfx1100 results (834 CPU hits, 38 GPU-only) match gfx90a results exactly.

State: linux-gfx1100 -> completed, validated_sha = e7471b4164e38cbac58b4f2c6c1b592e9bfac330.

## Validation 2026-06-08 (windows-gfx1201, RDNA4 RX 9070 XT)

Platform: Windows 11, AMD Radeon RX 9070 XT (gfx1201, RDNA4, wave32).
ROCm 7.14.0a20260604 (TheRock nightly pip SDK). HIP_VISIBLE_DEVICES=0.
Fork head: 1a50788 (Windows fixes commit on top of e7471b4).

### Windows delta (required build fixes)

The full foldseek binary has deep POSIX mmap/shm_open dependencies
(DBReader.cpp, FileUtil.cpp, etc.) that are impractical to port within
a validation pass. The standalone libmarv (LIBRARY_ONLY=1) is built as a
DLL, and the existing Marv API harness validates GPU alignment correctness.

Fixes applied to foldseek fork (paralleling MMseqs2 sibling port d34d42d3+398b7c00):

1. cuda_to_hip.h: NOMINMAX/WIN32_LEAN_AND_MEAN before hip_runtime.h;
   HIP_DISABLE_WARP_SYNC_BUILTINS keyed on HIP version (7.14+) not OS
   (suppresses bfloat16 warp-sync overload redefinition on ROCm 7.14);
   __shfl_*_sync macros mapping to maskless HIP equivalents (needed when
   warp-sync builtins are disabled on ROCm 7.14).
2. mapped_file.hpp: Win32 CreateFileMapping/MapViewOfFile implementation
   behind #ifdef _WIN32 (POSIX mmap used in LIBRARY_ONLY=1 by marv.cu
   indirectly via dbdata.cpp).
3. marv.cu: strtok_r -> strtok_s under _WIN32.
4. marv.h: MARV_API __declspec(dllexport/dllimport) for DLL visibility.
5. CMakeLists.txt (libmarv): CMAKE_HIP_USING_LINKER_DEFAULT "" on WIN32
   (clang rejects -fuse-ld=lld-link when --hip-link is present);
   MARV_BUILDING_DLL define for the DLL build.
6. tinyexpr/CMakeLists.txt: guard -fPIC behind if(NOT WIN32).

### Build

```
ROCM=B:/develop/TheRock/external-builds/pytorch/.venv/Lib/site-packages/_rocm_sdk_devel

cmake -S projects/foldseek/src/lib/mmseqs/lib/libmarv/src \
      -B projects/foldseek/build-marv \
      -G Ninja -DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx1201 \
      -DCMAKE_HIP_COMPILER=$ROCM/lib/llvm/bin/clang++.exe \
      -DCMAKE_CXX_COMPILER=$ROCM/lib/llvm/bin/clang++.exe \
      -DCMAKE_PREFIX_PATH=$ROCM -DLIBRARY_ONLY=1 \
      -DCMAKE_BUILD_TYPE=Release

HIP_VISIBLE_DEVICES=0 utils/timeit.sh foldseek compile -- \
  cmake --build projects/foldseek/build-marv -j24 --target marv
```

Build succeeded. marv.dll is 62 MB (62603264 bytes), 14 Marv:: symbols exported
(confirmed via llvm-objdump -p). gfx1201 device code confirmed (COFF DLL, 62MB,
device ISA embedded).

### GPU validation (Marv API harness)

Used the existing marv_validate_gfx1201.cpp harness (same Marv::scan() API
as MMseqs2 validation). Compiled against foldseek's marv.dll:

```
$ROCM/lib/llvm/bin/clang++.exe -std=c++17 -O2 \
  -Iprojects/foldseek/src/lib/mmseqs/lib/libmarv/src \
  -Iprojects/foldseek/src/lib/mmseqs/lib/libmarv/src/hip_compat \
  -Lprojects/foldseek/build-marv -lmarv \
  -o agent_space/foldseek_val_gfx1201.exe \
  agent_space/marv_validate_gfx1201.cpp

HIP_VISIBLE_DEVICES=0 utils/timeit.sh foldseek test -- \
  agent_space/foldseek_val_gfx1201.exe
```

Results:
- Test 1: 20-residue query (all 20 standard amino acids). GPU returns
  top hit id=2, score=116 (expected BLOSUM62 self-score). PASS.
- Test 2: 16xAla query. Top hit id=3, score=64 (16 * BLOSUM62[A][A]=4).
  PASS.

GPU PSSM-based gapless alignment kernels produce correct BLOSUM62 scores on
gfx1201 RDNA4. The Marv::scan() path (same as foldseek ungappedprefilter --gpu)
is exercised.

VERDICT: PASS. State -> completed (validated_sha = 1a507881a2d5086e2a29b6a98a374fb841ba7ffe).

Note: advance-head e7471b4 -> 1a50788 flipped linux-gfx90a and linux-gfx1100 to
revalidate (moatlib classified delta as mixed/arch_independent=False due to the
__shfl_*_sync macro additions in cuda_to_hip.h). On Linux ROCm 7.2.x the Windows
guards are dead code and __shfl_*_sync macros have identical semantics to the
native HIP builtins; full Linux revalidation is expected to be a formality.
linux-gfx1101 is deferred (GPU offline this session).
