-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pynq_filters_Filter2D_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_kernel_val_1_V_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_kernel_val_2_V_2_read : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pynq_filters_Filter2D_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_pp0_stg0_fsm_3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_st11_fsm_4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_1E3 : STD_LOGIC_VECTOR (8 downto 0) := "111100011";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1DF : STD_LOGIC_VECTOR (8 downto 0) := "111011111";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv10_3FD : STD_LOGIC_VECTOR (9 downto 0) := "1111111101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv10_3FC : STD_LOGIC_VECTOR (9 downto 0) := "1111111100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv10_3FB : STD_LOGIC_VECTOR (9 downto 0) := "1111111011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv10_284 : STD_LOGIC_VECTOR (9 downto 0) := "1010000100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_280 : STD_LOGIC_VECTOR (10 downto 0) := "01010000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv12_4FF : STD_LOGIC_VECTOR (11 downto 0) := "010011111111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_22 : BOOLEAN;
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal exitcond_reg_1849 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1858 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_1810 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal or_cond_i_reg_1881 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_098_0_i_reg_434 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_45_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_116 : BOOLEAN;
    signal OP2_V_fu_451_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_reg_1747 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_phi_fu_416_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal OP2_V_0_1_fu_454_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_0_1_reg_1752 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_0_2_fu_457_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_0_2_reg_1757 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_1_fu_460_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_1_reg_1762 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_1_1_fu_463_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_1_1_reg_1767 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_1_2_fu_466_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_1_2_reg_1772 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_2_fu_469_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_2_reg_1777 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_2_1_fu_472_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_2_1_reg_1782 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_2_2_fu_475_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP2_V_2_2_reg_1787 : STD_LOGIC_VECTOR (23 downto 0);
    signal exitcond1_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_146 : BOOLEAN;
    signal i_V_fu_488_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_V_reg_1796 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_47_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_291_not_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_291_not_reg_1805 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_1815 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_338_1_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_338_1_reg_1819 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_338_4_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_338_4_reg_1823 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_1827 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_13_2_t_fu_668_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_13_2_t_reg_1834 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_13_3_t_fu_682_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_13_3_t_reg_1839 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_13_4_t_fu_696_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_13_4_t_reg_1844 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_3 : STD_LOGIC;
    signal ap_sig_176 : BOOLEAN;
    signal ap_sig_182 : BOOLEAN;
    signal ap_sig_186 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_1849_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_712_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_i_i_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_842_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_reg_1862 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_90_fu_850_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_90_reg_1867 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_1867_pp0_iter1 : STD_LOGIC_VECTOR (2 downto 0);
    signal brmerge_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1872 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_1872_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_5_addr_reg_1885 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_6_addr_reg_1891 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_7_addr_reg_1897 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_8_addr_reg_1903 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_9_addr_reg_1909 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_val_3_0_fu_1119_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_0_reg_1915 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_lo_reg_1920 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter4 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_3_lo_reg_1925 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_3_lo_reg_1930 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1532_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_s_reg_1935 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_25_0_2_fu_1491_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_25_0_2_reg_1940 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_25_2_fu_1504_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_25_2_reg_1945 : STD_LOGIC_VECTOR (23 downto 0);
    signal src_kernel_win_0_val_3_3_lo_reg_1950 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_28_1_fu_1264_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_28_1_reg_1955 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1509_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp2_reg_1960 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_28_2_1_fu_1320_p2 : STD_LOGIC_VECTOR (26 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_Val2_28_2_1_fu_1320_p2 : signal is "no";
    signal p_Val2_28_2_1_reg_1965 : STD_LOGIC_VECTOR (26 downto 0);
    signal signbit_fu_1331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_reg_1970 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_1365_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_reg_1976 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_38_i_i_i_fu_1420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i_reg_1982 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_reg_1988 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_6_ce0 : STD_LOGIC;
    signal k_buf_0_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_6_ce1 : STD_LOGIC;
    signal k_buf_0_val_6_we1 : STD_LOGIC;
    signal k_buf_0_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_7_ce0 : STD_LOGIC;
    signal k_buf_0_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_ce1 : STD_LOGIC;
    signal k_buf_0_val_7_we1 : STD_LOGIC;
    signal k_buf_0_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_8_ce0 : STD_LOGIC;
    signal k_buf_0_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_ce1 : STD_LOGIC;
    signal k_buf_0_val_8_we1 : STD_LOGIC;
    signal k_buf_0_val_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_0_val_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_083_0_i_reg_423 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st11_fsm_4 : STD_LOGIC;
    signal ap_sig_353 : BOOLEAN;
    signal tmp_60_fu_867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_2_1_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_fu_1097_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_3_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_3_1_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_2_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_3_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_3_1_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_1_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_0_fu_1141_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_2_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_3_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_3_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_927_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_1_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_4_1_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_4_1_1_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_fu_1019_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_1_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_950_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_1_1_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_1_1_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_fu_996_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_1_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_1_1_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_973_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_cast_cast_fu_478_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_14_2_fu_536_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_70_fu_562_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_68_fu_554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_566_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_65_fu_542_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_assign_14_3_fu_580_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_83_fu_598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_606_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_81_fu_586_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_assign_14_4_fu_620_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_86_fu_638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_646_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_84_fu_626_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_546_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_572_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_2_2_fu_660_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_82_fu_590_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_612_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_2_3_fu_674_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_85_fu_630_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_652_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_2_4_fu_688_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_87_fu_718_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_cast_cast_fu_702_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_fu_734_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_88_fu_744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_fu_778_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_p_i_i_fu_784_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_p_i_i_cast_fu_792_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal addconv_fu_806_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_cast_fu_740_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal addconv_cast_fu_812_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_67_not_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p_i_i_cast4_fu_796_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp_fu_816_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_cast7_fu_864_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_4_t_fu_906_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_fu_911_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_934_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_957_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_980_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_1003_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_1082_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_1104_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1126_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1516_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_1496_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_cast_fu_1261_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_28_0_1_cast_fu_1251_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1524_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp2_cast_fu_1317_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1549_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1537_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_94_fu_1347_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_1338_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_i_i_fu_1354_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_96_fu_1371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_1358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_i_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1391_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal carry_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_i_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_not_fu_1442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_i_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_fu_1468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i_fu_1475_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_25_0_2_fu_1491_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_25_0_2_fu_1491_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1496_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1496_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_25_2_fu_1504_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_25_2_fu_1504_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1509_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1509_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1516_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1516_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1524_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1524_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1532_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_1532_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1537_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1537_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1549_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1549_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1496_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1509_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1516_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1524_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1537_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1549_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_25_0_2_fu_1491_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_25_2_fu_1504_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_s_fu_1532_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_sig_1152 : BOOLEAN;
    signal ap_sig_1154 : BOOLEAN;
    signal ap_sig_1151 : BOOLEAN;
    signal ap_sig_1157 : BOOLEAN;

    component pynq_filters_mux_5to1_sel3_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pynq_filters_mul_mul_16s_8ns_24_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component pynq_filters_mac_muladd_16s_8ns_24s_25_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component pynq_filters_mac_muladd_16s_8ns_25s_26_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component pynq_filters_mac_muladd_16s_8ns_27s_28_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component pynq_filters_mac_muladd_16s_8ns_26s_27_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component pynq_filters_Filter2D_1_k_buf_0_val_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_5_U : component pynq_filters_Filter2D_1_k_buf_0_val_5
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_1885,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_6_U : component pynq_filters_Filter2D_1_k_buf_0_val_5
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_6_address0,
        ce0 => k_buf_0_val_6_ce0,
        q0 => k_buf_0_val_6_q0,
        address1 => k_buf_0_val_6_addr_reg_1891,
        ce1 => k_buf_0_val_6_ce1,
        we1 => k_buf_0_val_6_we1,
        d1 => k_buf_0_val_6_d1);

    k_buf_0_val_7_U : component pynq_filters_Filter2D_1_k_buf_0_val_5
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_7_address0,
        ce0 => k_buf_0_val_7_ce0,
        q0 => k_buf_0_val_7_q0,
        address1 => k_buf_0_val_7_addr_reg_1897,
        ce1 => k_buf_0_val_7_ce1,
        we1 => k_buf_0_val_7_we1,
        d1 => k_buf_0_val_7_d1);

    k_buf_0_val_8_U : component pynq_filters_Filter2D_1_k_buf_0_val_5
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_8_address0,
        ce0 => k_buf_0_val_8_ce0,
        q0 => k_buf_0_val_8_q0,
        address1 => k_buf_0_val_8_addr_reg_1903,
        ce1 => k_buf_0_val_8_ce1,
        we1 => k_buf_0_val_8_we1,
        d1 => k_buf_0_val_8_d1);

    k_buf_0_val_9_U : component pynq_filters_Filter2D_1_k_buf_0_val_5
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        q0 => k_buf_0_val_9_q0,
        address1 => k_buf_0_val_9_addr_reg_1909,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => k_buf_0_val_9_d1);

    pynq_filters_mux_5to1_sel3_8_1_U38 : component pynq_filters_mux_5to1_sel3_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_val_0_1_fu_226,
        din2 => right_border_buf_0_val_0_1_1_fu_230,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => col_assign_4_t_fu_906_p2,
        dout => tmp_61_fu_911_p7);

    pynq_filters_mux_5to1_sel3_8_1_U39 : component pynq_filters_mux_5to1_sel3_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_val_1_1_fu_246,
        din2 => right_border_buf_0_val_1_1_1_fu_250,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => col_assign_4_t_fu_906_p2,
        dout => tmp_62_fu_934_p7);

    pynq_filters_mux_5to1_sel3_8_1_U40 : component pynq_filters_mux_5to1_sel3_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_val_2_1_1_fu_262,
        din2 => right_border_buf_0_val_2_1_fu_258,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => col_assign_4_t_fu_906_p2,
        dout => tmp_63_fu_957_p7);

    pynq_filters_mux_5to1_sel3_8_1_U41 : component pynq_filters_mux_5to1_sel3_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_val_3_1_1_fu_254,
        din2 => right_border_buf_0_val_3_1_fu_242,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => col_assign_4_t_fu_906_p2,
        dout => tmp_64_fu_980_p7);

    pynq_filters_mux_5to1_sel3_8_1_U42 : component pynq_filters_mux_5to1_sel3_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_val_4_1_1_fu_238,
        din2 => right_border_buf_0_val_4_1_fu_234,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => col_assign_4_t_fu_906_p2,
        dout => tmp_67_fu_1003_p7);

    pynq_filters_mux_5to1_sel3_8_1_U43 : component pynq_filters_mux_5to1_sel3_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_927_p3,
        din2 => col_buf_0_val_1_0_fu_950_p3,
        din3 => col_buf_0_val_2_0_fu_973_p3,
        din4 => col_buf_0_val_3_0_fu_996_p3,
        din5 => col_buf_0_val_4_0_fu_1019_p3,
        din6 => row_assign_13_2_t_reg_1834,
        dout => tmp_69_fu_1082_p7);

    pynq_filters_mux_5to1_sel3_8_1_U44 : component pynq_filters_mux_5to1_sel3_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_927_p3,
        din2 => col_buf_0_val_1_0_fu_950_p3,
        din3 => col_buf_0_val_2_0_fu_973_p3,
        din4 => col_buf_0_val_3_0_fu_996_p3,
        din5 => col_buf_0_val_4_0_fu_1019_p3,
        din6 => row_assign_13_3_t_reg_1839,
        dout => tmp_71_fu_1104_p7);

    pynq_filters_mux_5to1_sel3_8_1_U45 : component pynq_filters_mux_5to1_sel3_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_927_p3,
        din2 => col_buf_0_val_1_0_fu_950_p3,
        din3 => col_buf_0_val_2_0_fu_973_p3,
        din4 => col_buf_0_val_3_0_fu_996_p3,
        din5 => col_buf_0_val_4_0_fu_1019_p3,
        din6 => row_assign_13_4_t_reg_1844,
        dout => tmp_72_fu_1126_p7);

    pynq_filters_mul_mul_16s_8ns_24_1_U46 : component pynq_filters_mul_mul_16s_8ns_24_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_25_0_2_fu_1491_p0,
        din1 => p_Val2_25_0_2_fu_1491_p1,
        dout => p_Val2_25_0_2_fu_1491_p2);

    pynq_filters_mac_muladd_16s_8ns_24s_25_1_U47 : component pynq_filters_mac_muladd_16s_8ns_24s_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_1496_p0,
        din1 => grp_fu_1496_p1,
        din2 => p_Val2_25_0_2_reg_1940,
        dout => grp_fu_1496_p3);

    pynq_filters_mul_mul_16s_8ns_24_1_U48 : component pynq_filters_mul_mul_16s_8ns_24_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_25_2_fu_1504_p0,
        din1 => p_Val2_25_2_fu_1504_p1,
        dout => p_Val2_25_2_fu_1504_p2);

    pynq_filters_mac_muladd_16s_8ns_25s_26_1_U49 : component pynq_filters_mac_muladd_16s_8ns_25s_26_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 25,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1509_p0,
        din1 => grp_fu_1509_p1,
        din2 => grp_fu_1524_p3,
        dout => grp_fu_1509_p3);

    pynq_filters_mac_muladd_16s_8ns_24s_25_1_U50 : component pynq_filters_mac_muladd_16s_8ns_24s_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_1516_p0,
        din1 => grp_fu_1516_p1,
        din2 => p_Val2_s_reg_1935,
        dout => grp_fu_1516_p3);

    pynq_filters_mac_muladd_16s_8ns_24s_25_1_U51 : component pynq_filters_mac_muladd_16s_8ns_24s_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_1524_p0,
        din1 => grp_fu_1524_p1,
        din2 => p_Val2_25_2_reg_1945,
        dout => grp_fu_1524_p3);

    pynq_filters_mul_mul_16s_8ns_24_1_U52 : component pynq_filters_mul_mul_16s_8ns_24_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_s_fu_1532_p0,
        din1 => p_Val2_s_fu_1532_p1,
        dout => p_Val2_s_fu_1532_p2);

    pynq_filters_mac_muladd_16s_8ns_27s_28_1_U53 : component pynq_filters_mac_muladd_16s_8ns_27s_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 27,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_1537_p0,
        din1 => grp_fu_1537_p1,
        din2 => p_Val2_28_2_1_reg_1965,
        dout => grp_fu_1537_p3);

    pynq_filters_mac_muladd_16s_8ns_26s_27_1_U54 : component pynq_filters_mac_muladd_16s_8ns_26s_27_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 26,
        dout_WIDTH => 27)
    port map (
        din0 => grp_fu_1549_p0,
        din1 => grp_fu_1549_p1,
        din2 => p_Val2_28_1_reg_1955,
        dout => grp_fu_1549_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = exitcond_fu_706_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_482_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_482_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
                        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) then 
                        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_482_p2))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_083_0_i_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_4)) then 
                p_083_0_i_reg_423 <= i_V_reg_1796;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_s_phi_fu_416_p4))) then 
                p_083_0_i_reg_423 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    p_098_0_i_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and (ap_const_lv1_0 = exitcond_fu_706_p2))) then 
                p_098_0_i_reg_434 <= j_V_fu_712_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_482_p2))) then 
                p_098_0_i_reg_434 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    tmp_s_reg_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                tmp_s_reg_412 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_s_phi_fu_416_p4)))) then 
                tmp_s_reg_412 <= tmp_45_fu_445_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_s_phi_fu_416_p4))) then
                OP2_V_0_1_reg_1752 <= OP2_V_0_1_fu_454_p1;
                OP2_V_0_2_reg_1757 <= OP2_V_0_2_fu_457_p1;
                OP2_V_1_1_reg_1767 <= OP2_V_1_1_fu_463_p1;
                OP2_V_1_2_reg_1772 <= OP2_V_1_2_fu_466_p1;
                OP2_V_1_reg_1762 <= OP2_V_1_fu_460_p1;
                OP2_V_2_1_reg_1782 <= OP2_V_2_1_fu_472_p1;
                OP2_V_2_2_reg_1787 <= OP2_V_2_2_fu_475_p1;
                OP2_V_2_reg_1777 <= OP2_V_2_fu_469_p1;
                OP2_V_reg_1747 <= OP2_V_fu_451_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then
                ap_reg_ppstg_brmerge_reg_1872_pp0_iter1 <= brmerge_reg_1872;
                ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 <= exitcond_reg_1849;
                ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1 <= or_cond_i_i_reg_1858;
                ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter1 <= or_cond_i_reg_1881;
                ap_reg_ppstg_tmp_90_reg_1867_pp0_iter1 <= tmp_90_reg_1867;
                exitcond_reg_1849 <= exitcond_fu_706_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) then
                ap_reg_ppstg_exitcond_reg_1849_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_1849_pp0_iter1;
                ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2 <= ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter1;
                ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter3 <= ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2;
                ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter4 <= ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter3;
                ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5 <= ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter4;
                ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter3 <= src_kernel_win_0_val_2_2_lo_reg_1920;
                ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter4 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and (ap_const_lv1_0 = exitcond_fu_706_p2))) then
                brmerge_reg_1872 <= brmerge_fu_854_p2;
                or_cond_i_i_reg_1858 <= or_cond_i_i_fu_764_p2;
                or_cond_i_reg_1881 <= or_cond_i_fu_859_p2;
                tmp_90_reg_1867 <= tmp_90_fu_850_p1;
                x_reg_1862 <= x_fu_842_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                i_V_reg_1796 <= i_V_fu_488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and (exitcond_reg_1849 = ap_const_lv1_0))) then
                k_buf_0_val_5_addr_reg_1885 <= tmp_60_fu_867_p1(10 - 1 downto 0);
                k_buf_0_val_6_addr_reg_1891 <= tmp_60_fu_867_p1(10 - 1 downto 0);
                k_buf_0_val_7_addr_reg_1897 <= tmp_60_fu_867_p1(10 - 1 downto 0);
                k_buf_0_val_8_addr_reg_1903 <= tmp_60_fu_867_p1(10 - 1 downto 0);
                k_buf_0_val_9_addr_reg_1909 <= tmp_60_fu_867_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter4)))) then
                p_38_i_i_i_reg_1982 <= p_38_i_i_i_fu_1420_p2;
                p_39_demorgan_i_i_i_reg_1988 <= p_39_demorgan_i_i_i_fu_1426_p2;
                p_Val2_2_reg_1976 <= p_Val2_2_fu_1365_p2;
                signbit_reg_1970 <= grp_fu_1537_p3(27 downto 27);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter1)))) then
                p_Val2_25_0_2_reg_1940 <= p_Val2_25_0_2_fu_1491_p2;
                p_Val2_25_2_reg_1945 <= p_Val2_25_2_fu_1504_p2;
                p_Val2_s_reg_1935 <= p_Val2_s_fu_1532_p2;
                src_kernel_win_0_val_2_2_lo_reg_1920 <= src_kernel_win_0_val_2_2_fu_182;
                src_kernel_win_0_val_2_3_lo_reg_1925 <= src_kernel_win_0_val_2_3_fu_186;
                src_kernel_win_0_val_4_3_lo_reg_1930 <= src_kernel_win_0_val_4_3_fu_218;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2)))) then
                p_Val2_28_1_reg_1955 <= p_Val2_28_1_fu_1264_p2;
                src_kernel_win_0_val_3_3_lo_reg_1950 <= src_kernel_win_0_val_3_3_fu_202;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter3)))) then
                p_Val2_28_2_1_reg_1965 <= p_Val2_28_2_1_fu_1320_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then
                right_border_buf_0_val_0_1_1_fu_230 <= right_border_buf_0_val_0_1_fu_226;
                right_border_buf_0_val_0_1_fu_226 <= col_buf_0_val_0_0_fu_927_p3;
                right_border_buf_0_val_1_1_1_fu_250 <= right_border_buf_0_val_1_1_fu_246;
                right_border_buf_0_val_1_1_fu_246 <= col_buf_0_val_1_0_fu_950_p3;
                right_border_buf_0_val_2_1_1_fu_262 <= col_buf_0_val_2_0_fu_973_p3;
                right_border_buf_0_val_2_1_fu_258 <= right_border_buf_0_val_2_1_1_fu_262;
                right_border_buf_0_val_3_1_1_fu_254 <= col_buf_0_val_3_0_fu_996_p3;
                right_border_buf_0_val_3_1_fu_242 <= right_border_buf_0_val_3_1_1_fu_254;
                right_border_buf_0_val_4_1_1_fu_238 <= col_buf_0_val_4_0_fu_1019_p3;
                right_border_buf_0_val_4_1_fu_234 <= right_border_buf_0_val_4_1_1_fu_238;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond1_fu_482_p2))) then
                row_assign_13_2_t_reg_1834 <= row_assign_13_2_t_fu_668_p2;
                row_assign_13_3_t_reg_1839 <= row_assign_13_3_t_fu_682_p2;
                row_assign_13_4_t_reg_1844 <= row_assign_13_4_t_fu_696_p2;
                tmp_291_not_reg_1805 <= tmp_291_not_fu_500_p2;
                tmp_338_1_reg_1819 <= tmp_338_1_fu_518_p2;
                tmp_338_4_reg_1823 <= tmp_338_4_fu_524_p2;
                tmp_47_reg_1801 <= tmp_47_fu_494_p2;
                tmp_48_reg_1810 <= tmp_48_fu_506_p2;
                tmp_49_reg_1815 <= tmp_49_fu_512_p2;
                tmp_50_reg_1827 <= tmp_50_fu_530_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then
                src_kernel_win_0_val_2_1_fu_178 <= src_kernel_win_0_val_2_0_fu_1097_p3;
                src_kernel_win_0_val_2_2_fu_182 <= src_kernel_win_0_val_2_1_fu_178;
                src_kernel_win_0_val_2_3_1_fu_190 <= src_kernel_win_0_val_2_3_fu_186;
                src_kernel_win_0_val_2_3_fu_186 <= src_kernel_win_0_val_2_2_fu_182;
                src_kernel_win_0_val_4_1_fu_210 <= src_kernel_win_0_val_4_0_fu_1141_p3;
                src_kernel_win_0_val_4_2_fu_214 <= src_kernel_win_0_val_4_1_fu_210;
                src_kernel_win_0_val_4_3_1_fu_222 <= src_kernel_win_0_val_4_3_fu_218;
                src_kernel_win_0_val_4_3_fu_218 <= src_kernel_win_0_val_4_2_fu_214;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then
                src_kernel_win_0_val_3_0_reg_1915 <= src_kernel_win_0_val_3_0_fu_1119_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_1849_pp0_iter2))) then
                src_kernel_win_0_val_3_1_fu_194 <= src_kernel_win_0_val_3_0_reg_1915;
                src_kernel_win_0_val_3_2_fu_198 <= src_kernel_win_0_val_3_1_fu_194;
                src_kernel_win_0_val_3_3_1_fu_206 <= src_kernel_win_0_val_3_3_fu_202;
                src_kernel_win_0_val_3_3_fu_202 <= src_kernel_win_0_val_3_2_fu_198;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter2)))) then
                tmp2_reg_1960 <= grp_fu_1509_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, tmp_s_phi_fu_416_p4, exitcond1_fu_482_p2, ap_sig_182, ap_sig_186)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = tmp_s_phi_fu_416_p4)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = exitcond1_fu_482_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                end if;
            when ap_ST_pp0_stg0_fsm_3 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it5)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it5))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))) then
                    ap_NS_fsm <= ap_ST_st11_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                end if;
            when ap_ST_st11_fsm_4 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        OP2_V_0_1_fu_454_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_1_read),24));

        OP2_V_0_2_fu_457_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_2_read),24));

        OP2_V_1_1_fu_463_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_1_read),24));

        OP2_V_1_2_fu_466_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_2_read),24));

        OP2_V_1_fu_460_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_0_read),24));

        OP2_V_2_1_fu_472_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_1_read),24));

        OP2_V_2_2_fu_475_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_2_read),24));

        OP2_V_2_fu_469_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_0_read),24));

        OP2_V_fu_451_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_0_read),24));

    Range1_all_ones_fu_1400_p2 <= "1" when (tmp_73_fu_1391_p4 = ap_const_lv6_3F) else "0";
    Range1_all_zeros_fu_1406_p2 <= "1" when (tmp_73_fu_1391_p4 = ap_const_lv6_0) else "0";
    addconv_cast_fu_812_p1 <= std_logic_vector(resize(unsigned(addconv_fu_806_p2),13));
    addconv_fu_806_p2 <= std_logic_vector(unsigned(ap_const_lv12_4FF) - unsigned(p_p_i_i_cast_fu_792_p1));

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, exitcond1_fu_482_p2, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond1_fu_482_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond1_fu_482_p2, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond1_fu_482_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1151_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)
    begin
                ap_sig_1151 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)));
    end process;


    ap_sig_1152_assign_proc : process(tmp_48_reg_1810, tmp_49_reg_1815)
    begin
                ap_sig_1152 <= ((ap_const_lv1_0 = tmp_48_reg_1810) and not((ap_const_lv1_0 = tmp_49_reg_1815)));
    end process;


    ap_sig_1154_assign_proc : process(tmp_48_reg_1810, tmp_47_reg_1801)
    begin
                ap_sig_1154 <= (not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)));
    end process;


    ap_sig_1157_assign_proc : process(tmp_48_reg_1810, tmp_338_1_reg_1819)
    begin
                ap_sig_1157 <= ((ap_const_lv1_0 = tmp_48_reg_1810) and not((ap_const_lv1_0 = tmp_338_1_reg_1819)));
    end process;


    ap_sig_116_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_116 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_146_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_146 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_176_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_176 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_182_assign_proc : process(p_src_data_stream_V_empty_n, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801)
    begin
                ap_sig_182 <= (((ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and (p_src_data_stream_V_empty_n = ap_const_logic_0)) or ((ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and (p_src_data_stream_V_empty_n = ap_const_logic_0)));
    end process;


    ap_sig_186_assign_proc : process(p_dst_data_stream_V_full_n, ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5)
    begin
                ap_sig_186 <= (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5)) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_353_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_353 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_3_assign_proc : process(ap_sig_176)
    begin
        if (ap_sig_176) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_4_assign_proc : process(ap_sig_353)
    begin
        if (ap_sig_353) then 
            ap_sig_cseq_ST_st11_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_22)
    begin
        if (ap_sig_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_116)
    begin
        if (ap_sig_116) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_146)
    begin
        if (ap_sig_146) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_854_p2 <= (tmp_291_not_reg_1805 or tmp_58_fu_758_p2);
    brmerge_i_i_fu_1462_p2 <= (neg_src_not_i_i_fu_1447_p2 or p_39_demorgan_i_not_i_i_fu_1457_p2);
    brmerge_i_i_not_i_i_fu_1452_p2 <= (p_39_demorgan_i_i_i_reg_1988 and neg_src_not_i_i_fu_1447_p2);
    carry_fu_1385_p2 <= (tmp_95_fu_1358_p3 and tmp_7_i_i_fu_1379_p2);
    col_assign_4_t_fu_906_p2 <= (ap_reg_ppstg_tmp_90_reg_1867_pp0_iter1 xor ap_const_lv3_7);
        col_assign_cast7_fu_864_p1 <= std_logic_vector(resize(signed(x_reg_1862),32));

    col_buf_0_val_0_0_fu_927_p3 <= 
        k_buf_0_val_5_q0 when (ap_reg_ppstg_brmerge_reg_1872_pp0_iter1(0) = '1') else 
        tmp_61_fu_911_p7;
    col_buf_0_val_1_0_fu_950_p3 <= 
        k_buf_0_val_6_q0 when (ap_reg_ppstg_brmerge_reg_1872_pp0_iter1(0) = '1') else 
        tmp_62_fu_934_p7;
    col_buf_0_val_2_0_fu_973_p3 <= 
        k_buf_0_val_7_q0 when (ap_reg_ppstg_brmerge_reg_1872_pp0_iter1(0) = '1') else 
        tmp_63_fu_957_p7;
    col_buf_0_val_3_0_fu_996_p3 <= 
        k_buf_0_val_8_q0 when (ap_reg_ppstg_brmerge_reg_1872_pp0_iter1(0) = '1') else 
        tmp_64_fu_980_p7;
    col_buf_0_val_4_0_fu_1019_p3 <= 
        k_buf_0_val_9_q0 when (ap_reg_ppstg_brmerge_reg_1872_pp0_iter1(0) = '1') else 
        tmp_67_fu_1003_p7;
    deleted_zeros_fu_1412_p3 <= 
        Range1_all_ones_fu_1400_p2 when (carry_fu_1385_p2(0) = '1') else 
        Range1_all_zeros_fu_1406_p2;
    exitcond1_fu_482_p2 <= "1" when (p_083_0_i_reg_423 = ap_const_lv9_1E3) else "0";
    exitcond_fu_706_p2 <= "1" when (p_098_0_i_reg_434 = ap_const_lv10_284) else "0";
    grp_fu_1496_p0 <= OP2_V_1_reg_1762(16 - 1 downto 0);
    grp_fu_1496_p1 <= grp_fu_1496_p10(8 - 1 downto 0);
    grp_fu_1496_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_3_3_1_fu_206),24));
    grp_fu_1509_p0 <= OP2_V_1_2_reg_1772(16 - 1 downto 0);
    grp_fu_1509_p1 <= grp_fu_1509_p10(8 - 1 downto 0);
    grp_fu_1509_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_3_2_fu_198),24));
    grp_fu_1516_p0 <= OP2_V_0_1_reg_1752(16 - 1 downto 0);
    grp_fu_1516_p1 <= grp_fu_1516_p10(8 - 1 downto 0);
    grp_fu_1516_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_3_lo_reg_1930),24));
    grp_fu_1524_p0 <= OP2_V_2_1_reg_1782(16 - 1 downto 0);
    grp_fu_1524_p1 <= grp_fu_1524_p10(8 - 1 downto 0);
    grp_fu_1524_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_3_lo_reg_1925),24));
    grp_fu_1537_p0 <= OP2_V_2_2_reg_1787(16 - 1 downto 0);
    grp_fu_1537_p1 <= grp_fu_1537_p10(8 - 1 downto 0);
    grp_fu_1537_p10 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_reg_1920_pp0_iter4),24));
    grp_fu_1549_p0 <= OP2_V_1_1_reg_1767(16 - 1 downto 0);
    grp_fu_1549_p1 <= grp_fu_1549_p10(8 - 1 downto 0);
    grp_fu_1549_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_3_3_lo_reg_1950),24));
    i_V_fu_488_p2 <= std_logic_vector(unsigned(p_083_0_i_reg_423) + unsigned(ap_const_lv9_1));
    icmp_fu_728_p2 <= "0" when (tmp_87_fu_718_p4 = ap_const_lv8_0) else "1";
    j_V_fu_712_p2 <= std_logic_vector(unsigned(p_098_0_i_reg_434) + unsigned(ap_const_lv10_1));
    k_buf_0_val_5_address0 <= tmp_60_fu_867_p1(10 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_182, ap_sig_186)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_338_4_reg_1823, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_338_4_reg_1823))))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_338_4_reg_1823, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_338_4_reg_1823))))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_6_address0 <= tmp_60_fu_867_p1(10 - 1 downto 0);

    k_buf_0_val_6_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_182, ap_sig_186)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then 
            k_buf_0_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_49_reg_1815, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_49_reg_1815))))) then 
            k_buf_0_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_d1_assign_proc : process(p_src_data_stream_V_dout, k_buf_0_val_5_q0, ap_sig_1152, ap_sig_1154, ap_sig_1151)
    begin
        if (ap_sig_1151) then
            if (ap_sig_1154) then 
                k_buf_0_val_6_d1 <= k_buf_0_val_5_q0;
            elsif (ap_sig_1152) then 
                k_buf_0_val_6_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_6_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_6_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_49_reg_1815, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_49_reg_1815))))) then 
            k_buf_0_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_7_address0 <= tmp_60_fu_867_p1(10 - 1 downto 0);

    k_buf_0_val_7_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_182, ap_sig_186)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then 
            k_buf_0_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_338_1_reg_1819, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_338_1_reg_1819))))) then 
            k_buf_0_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_d1_assign_proc : process(p_src_data_stream_V_dout, k_buf_0_val_6_q0, ap_sig_1154, ap_sig_1151, ap_sig_1157)
    begin
        if (ap_sig_1151) then
            if (ap_sig_1154) then 
                k_buf_0_val_7_d1 <= k_buf_0_val_6_q0;
            elsif (ap_sig_1157) then 
                k_buf_0_val_7_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_7_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_7_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_338_1_reg_1819, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_338_1_reg_1819))))) then 
            k_buf_0_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_8_address0 <= tmp_60_fu_867_p1(10 - 1 downto 0);

    k_buf_0_val_8_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_182, ap_sig_186)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then 
            k_buf_0_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_338_1_reg_1819, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_338_1_reg_1819))))) then 
            k_buf_0_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_d1_assign_proc : process(p_src_data_stream_V_dout, k_buf_0_val_7_q0, ap_sig_1154, ap_sig_1151, ap_sig_1157)
    begin
        if (ap_sig_1151) then
            if (ap_sig_1154) then 
                k_buf_0_val_8_d1 <= k_buf_0_val_7_q0;
            elsif (ap_sig_1157) then 
                k_buf_0_val_8_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_8_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_8_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_338_1_reg_1819, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_338_1_reg_1819))))) then 
            k_buf_0_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= tmp_60_fu_867_p1(10 - 1 downto 0);

    k_buf_0_val_9_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_sig_182, ap_sig_186)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_49_reg_1815, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_49_reg_1815))))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_d1_assign_proc : process(p_src_data_stream_V_dout, k_buf_0_val_8_q0, ap_sig_1152, ap_sig_1154, ap_sig_1151)
    begin
        if (ap_sig_1151) then
            if (ap_sig_1154) then 
                k_buf_0_val_9_d1 <= k_buf_0_val_8_q0;
            elsif (ap_sig_1152) then 
                k_buf_0_val_9_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_9_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, tmp_49_reg_1815, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))) and not((ap_const_lv1_0 = tmp_49_reg_1815))))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    neg_src_fu_1437_p2 <= (signbit_reg_1970 and tmp_8_i_i_fu_1432_p2);
    neg_src_not_i_i_fu_1447_p2 <= (p_38_i_i_i_reg_1982 or signbit_not_fu_1442_p2);
    or_cond_i_fu_859_p2 <= (tmp_48_reg_1810 and icmp_fu_728_p2);
    or_cond_i_i_fu_764_p2 <= (tmp_58_fu_758_p2 and rev_fu_752_p2);
    p_38_i_i_i_fu_1420_p2 <= (carry_fu_1385_p2 and Range1_all_ones_fu_1400_p2);
    p_39_demorgan_i_i_i_fu_1426_p2 <= (deleted_zeros_fu_1412_p3 or signbit_fu_1331_p3);
    p_39_demorgan_i_not_i_i_fu_1457_p2 <= (p_39_demorgan_i_i_i_reg_1988 xor ap_const_lv1_1);
    p_Val2_1_fu_1338_p4 <= grp_fu_1537_p3(21 downto 14);
    p_Val2_25_0_2_fu_1491_p0 <= OP2_V_0_2_reg_1757(16 - 1 downto 0);
    p_Val2_25_0_2_fu_1491_p1 <= p_Val2_25_0_2_fu_1491_p10(8 - 1 downto 0);
    p_Val2_25_0_2_fu_1491_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_2_fu_214),24));
    p_Val2_25_2_fu_1504_p0 <= OP2_V_2_reg_1777(16 - 1 downto 0);
    p_Val2_25_2_fu_1504_p1 <= p_Val2_25_2_fu_1504_p10(8 - 1 downto 0);
    p_Val2_25_2_fu_1504_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_3_1_fu_190),24));
        p_Val2_28_0_1_cast_fu_1251_p1 <= std_logic_vector(resize(signed(grp_fu_1516_p3),26));

    p_Val2_28_1_fu_1264_p2 <= std_logic_vector(signed(tmp_cast_fu_1261_p1) + signed(p_Val2_28_0_1_cast_fu_1251_p1));
    p_Val2_28_2_1_fu_1320_p2 <= std_logic_vector(signed(tmp2_cast_fu_1317_p1) + signed(grp_fu_1549_p3));
    p_Val2_2_fu_1365_p2 <= std_logic_vector(unsigned(p_Val2_1_fu_1338_p4) + unsigned(tmp_3_i_i_fu_1354_p1));
    p_Val2_s_fu_1532_p0 <= OP2_V_reg_1747(16 - 1 downto 0);
    p_Val2_s_fu_1532_p1 <= p_Val2_s_fu_1532_p10(8 - 1 downto 0);
    p_Val2_s_fu_1532_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_3_1_fu_222),24));
    p_assign_14_2_fu_536_p2 <= std_logic_vector(signed(ap_const_lv10_3FD) + signed(tmp_85_cast_cast_fu_478_p1));
    p_assign_14_3_fu_580_p2 <= std_logic_vector(signed(ap_const_lv10_3FC) + signed(tmp_85_cast_cast_fu_478_p1));
    p_assign_14_4_fu_620_p2 <= std_logic_vector(signed(ap_const_lv10_3FB) + signed(tmp_85_cast_cast_fu_478_p1));
    p_assign_fu_778_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) - unsigned(tmp_89_cast_cast_fu_702_p1));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5)))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        p_mux_i_i_fu_1468_p3 when (brmerge_i_i_fu_1462_p2(0) = '1') else 
        p_i_i_fu_1475_p3;

    p_dst_data_stream_V_write_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5, ap_sig_182, ap_sig_186)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_reg_1881_pp0_iter5)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186))))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_i_fu_1475_p3 <= 
        ap_const_lv8_0 when (neg_src_fu_1437_p2(0) = '1') else 
        p_Val2_2_reg_1976;
    p_mux_i_i_fu_1468_p3 <= 
        p_Val2_2_reg_1976 when (brmerge_i_i_not_i_i_fu_1452_p2(0) = '1') else 
        ap_const_lv8_FF;
        p_p_i_i_cast4_fu_796_p1 <= std_logic_vector(resize(signed(p_p_i_i_fu_784_p3),13));

        p_p_i_i_cast_fu_792_p1 <= std_logic_vector(resize(signed(p_p_i_i_fu_784_p3),12));

    p_p_i_i_fu_784_p3 <= 
        p_assign_fu_778_p2 when (tmp_89_fu_770_p3(0) = '1') else 
        r_V_fu_734_p2;

    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801))))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_exitcond_reg_1849_pp0_iter1, ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1, tmp_48_reg_1810, tmp_47_reg_1801, ap_sig_182, ap_sig_186)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and (ap_const_lv1_0 = tmp_48_reg_1810) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond_reg_1849_pp0_iter1 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1)) and not((ap_const_lv1_0 = tmp_48_reg_1810)) and not((ap_const_lv1_0 = tmp_47_reg_1801)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_182) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and ap_sig_186)))))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

        r_V_cast_fu_740_p1 <= std_logic_vector(resize(signed(r_V_fu_734_p2),13));

    r_V_fu_734_p2 <= std_logic_vector(signed(ap_const_lv11_7FE) + signed(tmp_89_cast_cast_fu_702_p1));
    rev_fu_752_p2 <= (tmp_88_fu_744_p3 xor ap_const_lv1_1);
    row_assign_13_2_t_fu_668_p2 <= (y_2_2_fu_660_p3 xor ap_const_lv3_7);
    row_assign_13_3_t_fu_682_p2 <= (y_2_3_fu_674_p3 xor ap_const_lv3_7);
    row_assign_13_4_t_fu_696_p2 <= (y_2_4_fu_688_p3 xor ap_const_lv3_7);
    sel_tmp11_fu_830_p2 <= (tmp_88_fu_744_p3 or tmp_67_not_fu_824_p2);
    sel_tmp12_fu_836_p2 <= (tmp_59_fu_800_p2 and sel_tmp11_fu_830_p2);
    sel_tmp_fu_816_p3 <= 
        r_V_cast_fu_740_p1 when (or_cond_i_i_fu_764_p2(0) = '1') else 
        addconv_cast_fu_812_p1;
    signbit_fu_1331_p3 <= grp_fu_1537_p3(27 downto 27);
    signbit_not_fu_1442_p2 <= (signbit_reg_1970 xor ap_const_lv1_1);
    src_kernel_win_0_val_2_0_fu_1097_p3 <= 
        tmp_69_fu_1082_p7 when (tmp_50_reg_1827(0) = '1') else 
        col_buf_0_val_2_0_fu_973_p3;
    src_kernel_win_0_val_3_0_fu_1119_p3 <= 
        tmp_71_fu_1104_p7 when (tmp_50_reg_1827(0) = '1') else 
        col_buf_0_val_3_0_fu_996_p3;
    src_kernel_win_0_val_4_0_fu_1141_p3 <= 
        tmp_72_fu_1126_p7 when (tmp_50_reg_1827(0) = '1') else 
        col_buf_0_val_4_0_fu_1019_p3;
        tmp2_cast_fu_1317_p1 <= std_logic_vector(resize(signed(tmp2_reg_1960),27));

    tmp_291_not_fu_500_p2 <= "1" when (unsigned(p_083_0_i_reg_423) > unsigned(ap_const_lv9_1DF)) else "0";
    tmp_338_1_fu_518_p2 <= "1" when (p_083_0_i_reg_423 = ap_const_lv9_0) else "0";
    tmp_338_4_fu_524_p2 <= "1" when (p_083_0_i_reg_423 = ap_const_lv9_2) else "0";
    tmp_3_i_i_fu_1354_p1 <= std_logic_vector(resize(unsigned(tmp_94_fu_1347_p3),8));
    tmp_45_fu_445_p2 <= (tmp_s_reg_412 xor ap_const_lv1_1);
    tmp_47_fu_494_p2 <= "1" when (unsigned(p_083_0_i_reg_423) < unsigned(ap_const_lv9_1E0)) else "0";
    tmp_48_fu_506_p2 <= "1" when (unsigned(p_083_0_i_reg_423) > unsigned(ap_const_lv9_2)) else "0";
    tmp_49_fu_512_p2 <= "1" when (p_083_0_i_reg_423 = ap_const_lv9_1) else "0";
    tmp_50_fu_530_p2 <= "1" when (unsigned(p_083_0_i_reg_423) > unsigned(ap_const_lv9_1E0)) else "0";
    tmp_51_fu_566_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) - unsigned(tmp_70_fu_562_p1));
    tmp_52_fu_572_p3 <= 
        tmp_51_fu_566_p2 when (tmp_68_fu_554_p3(0) = '1') else 
        tmp_65_fu_542_p1;
    tmp_53_fu_606_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) - unsigned(tmp_70_fu_562_p1));
    tmp_54_fu_612_p3 <= 
        tmp_53_fu_606_p2 when (tmp_83_fu_598_p3(0) = '1') else 
        tmp_81_fu_586_p1;
    tmp_55_fu_646_p2 <= std_logic_vector(signed(ap_const_lv3_4) - signed(tmp_70_fu_562_p1));
    tmp_56_fu_652_p3 <= 
        tmp_55_fu_646_p2 when (tmp_86_fu_638_p3(0) = '1') else 
        tmp_84_fu_626_p1;
    tmp_58_fu_758_p2 <= "1" when (signed(r_V_fu_734_p2) < signed(ap_const_lv11_280)) else "0";
    tmp_59_fu_800_p2 <= "1" when (signed(p_p_i_i_fu_784_p3) < signed(ap_const_lv11_280)) else "0";
    tmp_60_fu_867_p1 <= std_logic_vector(resize(unsigned(col_assign_cast7_fu_864_p1),64));
    tmp_65_fu_542_p1 <= p_assign_14_2_fu_536_p2(3 - 1 downto 0);
    tmp_66_fu_546_p3 <= p_assign_14_2_fu_536_p2(9 downto 9);
    tmp_67_not_fu_824_p2 <= (tmp_58_fu_758_p2 xor ap_const_lv1_1);
    tmp_68_fu_554_p3 <= p_assign_14_2_fu_536_p2(9 downto 9);
    tmp_70_fu_562_p1 <= p_083_0_i_reg_423(3 - 1 downto 0);
    tmp_73_fu_1391_p4 <= grp_fu_1537_p3(27 downto 22);
    tmp_7_i_i_fu_1379_p2 <= (tmp_96_fu_1371_p3 xor ap_const_lv1_1);
    tmp_81_fu_586_p1 <= p_assign_14_3_fu_580_p2(3 - 1 downto 0);
    tmp_82_fu_590_p3 <= p_assign_14_3_fu_580_p2(9 downto 9);
    tmp_83_fu_598_p3 <= p_assign_14_3_fu_580_p2(9 downto 9);
    tmp_84_fu_626_p1 <= p_assign_14_4_fu_620_p2(3 - 1 downto 0);
    tmp_85_cast_cast_fu_478_p1 <= std_logic_vector(resize(unsigned(p_083_0_i_reg_423),10));
    tmp_85_fu_630_p3 <= p_assign_14_4_fu_620_p2(9 downto 9);
    tmp_86_fu_638_p3 <= p_assign_14_4_fu_620_p2(9 downto 9);
    tmp_87_fu_718_p4 <= p_098_0_i_reg_434(9 downto 2);
    tmp_88_fu_744_p3 <= r_V_fu_734_p2(10 downto 10);
    tmp_89_cast_cast_fu_702_p1 <= std_logic_vector(resize(unsigned(p_098_0_i_reg_434),11));
    tmp_89_fu_770_p3 <= r_V_fu_734_p2(10 downto 10);
    tmp_8_i_i_fu_1432_p2 <= (p_38_i_i_i_reg_1982 xor ap_const_lv1_1);
    tmp_90_fu_850_p1 <= x_fu_842_p3(3 - 1 downto 0);
    tmp_94_fu_1347_p3 <= grp_fu_1537_p3(13 downto 13);
    tmp_95_fu_1358_p3 <= grp_fu_1537_p3(21 downto 21);
    tmp_96_fu_1371_p3 <= p_Val2_2_fu_1365_p2(7 downto 7);
        tmp_cast_fu_1261_p1 <= std_logic_vector(resize(signed(grp_fu_1496_p3),26));

    tmp_s_phi_fu_416_p4 <= tmp_s_reg_412;
    x_fu_842_p3 <= 
        p_p_i_i_cast4_fu_796_p1 when (sel_tmp12_fu_836_p2(0) = '1') else 
        sel_tmp_fu_816_p3;
    y_2_2_fu_660_p3 <= 
        tmp_52_fu_572_p3 when (tmp_66_fu_546_p3(0) = '1') else 
        tmp_65_fu_542_p1;
    y_2_3_fu_674_p3 <= 
        tmp_54_fu_612_p3 when (tmp_82_fu_590_p3(0) = '1') else 
        tmp_81_fu_586_p1;
    y_2_4_fu_688_p3 <= 
        tmp_56_fu_652_p3 when (tmp_85_fu_630_p3(0) = '1') else 
        tmp_84_fu_626_p1;
end behav;
