// Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
// Date        : Thu Oct 24 13:48:59 2013
// Host        : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
// Command     : write_verilog -force -mode funcsim
//               /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_funcsim.v
// Design      : ten_gig_eth_mac_ip
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "ten_gig_eth_mac_ip,ten_gig_eth_mac_v13_0,{x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=ten_gig_eth_mac,x_ipVersion=13.0,x_ipLanguage=VHDL,c_family=virtex7,c_component_name=ten_gig_eth_mac_ip,c_has_xgmii=false,c_has_management=false,c_has_stats=false,c_has_wan_support=false,c_1588=0,c_supportlevel=0}" *) 
(* NotValidForBitStream *)
module ten_gig_eth_mac_ip
   (tx_clk0,
    reset,
    tx_axis_aresetn,
    tx_axis_tdata,
    tx_axis_tvalid,
    tx_axis_tlast,
    tx_axis_tuser,
    tx_ifg_delay,
    tx_axis_tkeep,
    tx_axis_tready,
    tx_statistics_vector,
    tx_statistics_valid,
    pause_val,
    pause_req,
    rx_axis_aresetn,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_axis_tvalid,
    rx_axis_tuser,
    rx_axis_tlast,
    rx_statistics_vector,
    rx_statistics_valid,
    tx_configuration_vector,
    rx_configuration_vector,
    status_vector,
    tx_dcm_locked,
    xgmii_txd,
    xgmii_txc,
    rx_clk0,
    rx_dcm_locked,
    xgmii_rxd,
    xgmii_rxc);
  input tx_clk0;
  input reset;
  input tx_axis_aresetn;
  input [63:0]tx_axis_tdata;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input tx_axis_tuser;
  input [7:0]tx_ifg_delay;
  input [7:0]tx_axis_tkeep;
  output tx_axis_tready;
  output [25:0]tx_statistics_vector;
  output tx_statistics_valid;
  input [15:0]pause_val;
  input pause_req;
  input rx_axis_aresetn;
  output [63:0]rx_axis_tdata;
  output [7:0]rx_axis_tkeep;
  output rx_axis_tvalid;
  output rx_axis_tuser;
  output rx_axis_tlast;
  output [29:0]rx_statistics_vector;
  output rx_statistics_valid;
  input [79:0]tx_configuration_vector;
  input [79:0]rx_configuration_vector;
  output [1:0]status_vector;
  input tx_dcm_locked;
  output [63:0]xgmii_txd;
  output [7:0]xgmii_txc;
  input rx_clk0;
  input rx_dcm_locked;
  input [63:0]xgmii_rxd;
  input [7:0]xgmii_rxc;

  wire pause_req;
  wire [15:0]pause_val;
  wire reset;
  wire rx_axis_aresetn;
  wire [63:0]rx_axis_tdata;
  wire [7:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk0;
  wire [79:0]rx_configuration_vector;
  wire rx_dcm_locked;
  wire rx_statistics_valid;
  wire [29:0]rx_statistics_vector;
  wire [1:0]status_vector;
  wire tx_axis_aresetn;
  wire [63:0]tx_axis_tdata;
  wire [7:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_clk0;
  wire [79:0]tx_configuration_vector;
  wire tx_dcm_locked;
  wire [7:0]tx_ifg_delay;
  wire tx_statistics_valid;
  wire [25:0]tx_statistics_vector;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

ten_gig_eth_mac_ipten_gig_eth_mac_ip_block inst
       (.pause_req(pause_req),
        .pause_val(pause_val),
        .reset(reset),
        .rx_axis_aresetn(rx_axis_aresetn),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk0(rx_clk0),
        .rx_configuration_vector(rx_configuration_vector),
        .rx_dcm_locked(rx_dcm_locked),
        .rx_statistics_valid(rx_statistics_valid),
        .rx_statistics_vector(rx_statistics_vector),
        .status_vector(status_vector),
        .tx_axis_aresetn(tx_axis_aresetn),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_clk0(tx_clk0),
        .tx_configuration_vector(tx_configuration_vector),
        .tx_dcm_locked(tx_dcm_locked),
        .tx_ifg_delay(tx_ifg_delay),
        .tx_statistics_valid(tx_statistics_valid),
        .tx_statistics_vector(tx_statistics_vector),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

module ten_gig_eth_mac_ipten_gig_eth_mac_ip_block
   (reset,
    tx_axis_aresetn,
    tx_axis_tdata,
    tx_axis_tvalid,
    tx_axis_tlast,
    tx_axis_tuser,
    tx_ifg_delay,
    tx_axis_tkeep,
    tx_axis_tready,
    tx_statistics_vector,
    tx_statistics_valid,
    pause_val,
    pause_req,
    rx_axis_aresetn,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_axis_tvalid,
    rx_axis_tuser,
    rx_axis_tlast,
    rx_statistics_vector,
    rx_statistics_valid,
    tx_configuration_vector,
    rx_configuration_vector,
    status_vector,
    tx_clk0,
    tx_dcm_locked,
    xgmii_txd,
    xgmii_txc,
    rx_clk0,
    rx_dcm_locked,
    xgmii_rxd,
    xgmii_rxc);
  input reset;
  input tx_axis_aresetn;
  input [63:0]tx_axis_tdata;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input tx_axis_tuser;
  input [7:0]tx_ifg_delay;
  input [7:0]tx_axis_tkeep;
  output tx_axis_tready;
  output [25:0]tx_statistics_vector;
  output tx_statistics_valid;
  input [15:0]pause_val;
  input pause_req;
  input rx_axis_aresetn;
  output [63:0]rx_axis_tdata;
  output [7:0]rx_axis_tkeep;
  output rx_axis_tvalid;
  output rx_axis_tuser;
  output rx_axis_tlast;
  output [29:0]rx_statistics_vector;
  output rx_statistics_valid;
  input [79:0]tx_configuration_vector;
  input [79:0]rx_configuration_vector;
  output [1:0]status_vector;
  input tx_clk0;
  input tx_dcm_locked;
  output [63:0]xgmii_txd;
  output [7:0]xgmii_txc;
  input rx_clk0;
  input rx_dcm_locked;
  input [63:0]xgmii_rxd;
  input [7:0]xgmii_rxc;

(* RTL_KEEP = "true" *)   wire n_0_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_100_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_101_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_102_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_28_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_29_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_30_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_31_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_32_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_33_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_34_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_35_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_36_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_37_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_38_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_39_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_40_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_41_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_42_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_43_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_44_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_45_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_46_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_47_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_48_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_49_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_50_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_51_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_52_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_53_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_54_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_55_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_56_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_57_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_58_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_59_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_60_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_61_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_62_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_63_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_64_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_65_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_66_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_67_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_68_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_69_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_70_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_71_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_72_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_73_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_74_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_75_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_76_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_77_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_78_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_79_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_80_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_81_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_82_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_83_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_84_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_85_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_86_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_87_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_88_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_89_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_90_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_91_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_92_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_93_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_94_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_95_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_96_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_97_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_98_ten_gig_eth_mac_ip_core;
(* RTL_KEEP = "true" *)   wire n_99_ten_gig_eth_mac_ip_core;
  wire pause_req;
  wire [15:0]pause_val;
  wire reset;
  wire rx_axis_aresetn;
  wire [63:0]rx_axis_tdata;
  wire [7:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk0;
  wire [79:0]rx_configuration_vector;
  wire rx_dcm_locked;
  wire rx_statistics_valid;
  wire [29:0]rx_statistics_vector;
  wire [1:0]status_vector;
  wire tx_axis_aresetn;
(* RTL_KEEP = "true" *)   wire [63:0]tx_axis_tdata;
(* RTL_KEEP = "true" *)   wire [7:0]tx_axis_tkeep;
(* RTL_KEEP = "true" *)   wire tx_axis_tlast;
  wire tx_axis_tready;
(* RTL_KEEP = "true" *)   wire tx_axis_tuser;
(* RTL_KEEP = "true" *)   wire tx_axis_tvalid;
  wire tx_clk0;
  wire [79:0]tx_configuration_vector;
  wire tx_dcm_locked;
  wire [7:0]tx_ifg_delay;
  wire tx_statistics_valid;
  wire [25:0]tx_statistics_vector;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(n_0_ten_gig_eth_mac_ip_core),
        .O(tx_axis_tready));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(n_28_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[63]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(n_37_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[54]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(n_38_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[53]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(n_39_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[52]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(n_40_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[51]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(n_41_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[50]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(n_42_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[49]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(n_43_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[48]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(n_44_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[47]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(n_45_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[46]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(n_46_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[45]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(n_29_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[62]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(n_47_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[44]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(n_48_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[43]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(n_49_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[42]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(n_50_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[41]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(n_51_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[40]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(n_52_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[39]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(n_53_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[38]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(n_54_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[37]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(n_55_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[36]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(n_56_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[35]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(n_30_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[61]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(n_57_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[34]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(n_58_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(n_59_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(n_60_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(n_61_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(n_62_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(n_63_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(n_64_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(n_65_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(n_66_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(n_31_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[60]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(n_67_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(n_68_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(n_69_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(n_70_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(n_71_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(n_72_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(n_73_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(n_74_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(n_75_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(n_76_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(n_32_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[59]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(n_77_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(n_78_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(n_79_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(n_80_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(n_81_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(n_82_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(n_83_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(n_84_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(n_85_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(n_86_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(n_33_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[58]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(n_87_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(n_88_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(n_89_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(n_90_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(n_91_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(n_95_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tkeep[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(n_96_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tkeep[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(n_97_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tkeep[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(n_98_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tkeep[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(n_99_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tkeep[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(n_34_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[57]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(n_100_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tkeep[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(n_101_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tkeep[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(n_102_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tkeep[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(n_92_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tvalid));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(n_93_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tuser));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(n_94_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tlast));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(n_35_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[56]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(n_36_ten_gig_eth_mac_ip_core),
        .O(rx_axis_tdata[55]));
ten_gig_eth_mac_ipten_gig_eth_mac_v13_0 ten_gig_eth_mac_ip_core
       (.I1(tx_axis_tvalid),
        .I2(tx_axis_tlast),
        .I3(tx_axis_tkeep),
        .O1(n_0_ten_gig_eth_mac_ip_core),
        .O2(n_92_ten_gig_eth_mac_ip_core),
        .O3(n_93_ten_gig_eth_mac_ip_core),
        .O4(n_94_ten_gig_eth_mac_ip_core),
        .out(tx_axis_tdata),
        .pause_req(pause_req),
        .pause_val(pause_val),
        .reset(reset),
        .rx_axis_aresetn(rx_axis_aresetn),
        .rx_axis_tdata({n_28_ten_gig_eth_mac_ip_core,n_29_ten_gig_eth_mac_ip_core,n_30_ten_gig_eth_mac_ip_core,n_31_ten_gig_eth_mac_ip_core,n_32_ten_gig_eth_mac_ip_core,n_33_ten_gig_eth_mac_ip_core,n_34_ten_gig_eth_mac_ip_core,n_35_ten_gig_eth_mac_ip_core,n_36_ten_gig_eth_mac_ip_core,n_37_ten_gig_eth_mac_ip_core,n_38_ten_gig_eth_mac_ip_core,n_39_ten_gig_eth_mac_ip_core,n_40_ten_gig_eth_mac_ip_core,n_41_ten_gig_eth_mac_ip_core,n_42_ten_gig_eth_mac_ip_core,n_43_ten_gig_eth_mac_ip_core,n_44_ten_gig_eth_mac_ip_core,n_45_ten_gig_eth_mac_ip_core,n_46_ten_gig_eth_mac_ip_core,n_47_ten_gig_eth_mac_ip_core,n_48_ten_gig_eth_mac_ip_core,n_49_ten_gig_eth_mac_ip_core,n_50_ten_gig_eth_mac_ip_core,n_51_ten_gig_eth_mac_ip_core,n_52_ten_gig_eth_mac_ip_core,n_53_ten_gig_eth_mac_ip_core,n_54_ten_gig_eth_mac_ip_core,n_55_ten_gig_eth_mac_ip_core,n_56_ten_gig_eth_mac_ip_core,n_57_ten_gig_eth_mac_ip_core,n_58_ten_gig_eth_mac_ip_core,n_59_ten_gig_eth_mac_ip_core,n_60_ten_gig_eth_mac_ip_core,n_61_ten_gig_eth_mac_ip_core,n_62_ten_gig_eth_mac_ip_core,n_63_ten_gig_eth_mac_ip_core,n_64_ten_gig_eth_mac_ip_core,n_65_ten_gig_eth_mac_ip_core,n_66_ten_gig_eth_mac_ip_core,n_67_ten_gig_eth_mac_ip_core,n_68_ten_gig_eth_mac_ip_core,n_69_ten_gig_eth_mac_ip_core,n_70_ten_gig_eth_mac_ip_core,n_71_ten_gig_eth_mac_ip_core,n_72_ten_gig_eth_mac_ip_core,n_73_ten_gig_eth_mac_ip_core,n_74_ten_gig_eth_mac_ip_core,n_75_ten_gig_eth_mac_ip_core,n_76_ten_gig_eth_mac_ip_core,n_77_ten_gig_eth_mac_ip_core,n_78_ten_gig_eth_mac_ip_core,n_79_ten_gig_eth_mac_ip_core,n_80_ten_gig_eth_mac_ip_core,n_81_ten_gig_eth_mac_ip_core,n_82_ten_gig_eth_mac_ip_core,n_83_ten_gig_eth_mac_ip_core,n_84_ten_gig_eth_mac_ip_core,n_85_ten_gig_eth_mac_ip_core,n_86_ten_gig_eth_mac_ip_core,n_87_ten_gig_eth_mac_ip_core,n_88_ten_gig_eth_mac_ip_core,n_89_ten_gig_eth_mac_ip_core,n_90_ten_gig_eth_mac_ip_core,n_91_ten_gig_eth_mac_ip_core}),
        .rx_axis_tkeep({n_95_ten_gig_eth_mac_ip_core,n_96_ten_gig_eth_mac_ip_core,n_97_ten_gig_eth_mac_ip_core,n_98_ten_gig_eth_mac_ip_core,n_99_ten_gig_eth_mac_ip_core,n_100_ten_gig_eth_mac_ip_core,n_101_ten_gig_eth_mac_ip_core,n_102_ten_gig_eth_mac_ip_core}),
        .rx_clk0(rx_clk0),
        .rx_configuration_vector({rx_configuration_vector[79:32],rx_configuration_vector[30:16],rx_configuration_vector[14],rx_configuration_vector[10:7],rx_configuration_vector[5:0]}),
        .rx_dcm_locked(rx_dcm_locked),
        .rx_statistics_valid(rx_statistics_valid),
        .rx_statistics_vector(rx_statistics_vector),
        .status_vector(status_vector),
        .tx_axis_aresetn(tx_axis_aresetn),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_clk0(tx_clk0),
        .tx_configuration_vector({tx_configuration_vector[79:32],tx_configuration_vector[30:16],tx_configuration_vector[14],tx_configuration_vector[10:7],tx_configuration_vector[5:0]}),
        .tx_dcm_locked(tx_dcm_locked),
        .tx_ifg_delay(tx_ifg_delay),
        .tx_statistics_valid(tx_statistics_valid),
        .tx_statistics_vector(tx_statistics_vector),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

module ten_gig_eth_mac_ipten_gig_eth_mac_v13_0
   (O1,
    tx_statistics_vector,
    tx_statistics_valid,
    rx_axis_tdata,
    O2,
    O3,
    O4,
    rx_axis_tkeep,
    rx_statistics_vector,
    rx_statistics_valid,
    status_vector,
    xgmii_txd,
    xgmii_txc,
    reset,
    tx_axis_aresetn,
    out,
    I1,
    I2,
    tx_axis_tuser,
    tx_ifg_delay,
    I3,
    pause_val,
    pause_req,
    rx_axis_aresetn,
    tx_configuration_vector,
    rx_configuration_vector,
    tx_clk0,
    tx_dcm_locked,
    rx_clk0,
    rx_dcm_locked,
    xgmii_rxd,
    xgmii_rxc);
  output O1;
  output [25:0]tx_statistics_vector;
  output tx_statistics_valid;
  output [63:0]rx_axis_tdata;
  output O2;
  output O3;
  output O4;
  output [7:0]rx_axis_tkeep;
  output [29:0]rx_statistics_vector;
  output rx_statistics_valid;
  output [1:0]status_vector;
  output [63:0]xgmii_txd;
  output [7:0]xgmii_txc;
  input reset;
  input tx_axis_aresetn;
  input [63:0]out;
  input I1;
  input I2;
  input [0:0]tx_axis_tuser;
  input [7:0]tx_ifg_delay;
  input [7:0]I3;
  input [15:0]pause_val;
  input pause_req;
  input rx_axis_aresetn;
  input [73:0]tx_configuration_vector;
  input [73:0]rx_configuration_vector;
  input tx_clk0;
  input tx_dcm_locked;
  input rx_clk0;
  input rx_dcm_locked;
  input [63:0]xgmii_rxd;
  input [7:0]xgmii_rxc;

  wire \<const0> ;
  wire I1;
  wire I2;
  wire [7:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire n_0_xgmac_inst_i_1;
  wire n_0_xgmac_inst_i_2;
  wire n_100_xgmac_inst;
  wire n_101_xgmac_inst;
  wire n_102_xgmac_inst;
  wire n_103_xgmac_inst;
  wire n_104_xgmac_inst;
  wire n_105_xgmac_inst;
  wire n_106_xgmac_inst;
  wire n_107_xgmac_inst;
  wire n_108_xgmac_inst;
  wire n_109_xgmac_inst;
  wire n_10_xgmac_inst;
  wire n_110_xgmac_inst;
  wire n_111_xgmac_inst;
  wire n_112_xgmac_inst;
  wire n_113_xgmac_inst;
  wire n_114_xgmac_inst;
  wire n_115_xgmac_inst;
  wire n_116_xgmac_inst;
  wire n_117_xgmac_inst;
  wire n_118_xgmac_inst;
  wire n_119_xgmac_inst;
  wire n_11_xgmac_inst;
  wire n_120_xgmac_inst;
  wire n_121_xgmac_inst;
  wire n_122_xgmac_inst;
  wire n_123_xgmac_inst;
  wire n_124_xgmac_inst;
  wire n_125_xgmac_inst;
  wire n_126_xgmac_inst;
  wire n_127_xgmac_inst;
  wire n_128_xgmac_inst;
  wire n_129_xgmac_inst;
  wire n_12_xgmac_inst;
  wire n_13_xgmac_inst;
  wire n_14_xgmac_inst;
  wire n_15_xgmac_inst;
  wire n_16_xgmac_inst;
  wire n_17_xgmac_inst;
  wire n_18_xgmac_inst;
  wire n_19_xgmac_inst;
  wire n_1_xgmac_inst;
  wire n_20_xgmac_inst;
  wire n_21_xgmac_inst;
  wire n_22_xgmac_inst;
  wire n_232_xgmac_inst;
  wire n_233_xgmac_inst;
  wire n_234_xgmac_inst;
  wire n_235_xgmac_inst;
  wire n_236_xgmac_inst;
  wire n_237_xgmac_inst;
  wire n_238_xgmac_inst;
  wire n_239_xgmac_inst;
  wire n_23_xgmac_inst;
  wire n_240_xgmac_inst;
  wire n_241_xgmac_inst;
  wire n_242_xgmac_inst;
  wire n_243_xgmac_inst;
  wire n_244_xgmac_inst;
  wire n_245_xgmac_inst;
  wire n_246_xgmac_inst;
  wire n_247_xgmac_inst;
  wire n_248_xgmac_inst;
  wire n_249_xgmac_inst;
  wire n_24_xgmac_inst;
  wire n_250_xgmac_inst;
  wire n_251_xgmac_inst;
  wire n_252_xgmac_inst;
  wire n_253_xgmac_inst;
  wire n_254_xgmac_inst;
  wire n_255_xgmac_inst;
  wire n_256_xgmac_inst;
  wire n_257_xgmac_inst;
  wire n_258_xgmac_inst;
  wire n_259_xgmac_inst;
  wire n_25_xgmac_inst;
  wire n_260_xgmac_inst;
  wire n_261_xgmac_inst;
  wire n_262_xgmac_inst;
  wire n_263_xgmac_inst;
  wire n_264_xgmac_inst;
  wire n_265_xgmac_inst;
  wire n_266_xgmac_inst;
  wire n_267_xgmac_inst;
  wire n_268_xgmac_inst;
  wire n_269_xgmac_inst;
  wire n_26_xgmac_inst;
  wire n_270_xgmac_inst;
  wire n_271_xgmac_inst;
  wire n_272_xgmac_inst;
  wire n_273_xgmac_inst;
  wire n_274_xgmac_inst;
  wire n_275_xgmac_inst;
  wire n_276_xgmac_inst;
  wire n_277_xgmac_inst;
  wire n_278_xgmac_inst;
  wire n_279_xgmac_inst;
  wire n_27_xgmac_inst;
  wire n_280_xgmac_inst;
  wire n_281_xgmac_inst;
  wire n_282_xgmac_inst;
  wire n_283_xgmac_inst;
  wire n_284_xgmac_inst;
  wire n_285_xgmac_inst;
  wire n_286_xgmac_inst;
  wire n_287_xgmac_inst;
  wire n_288_xgmac_inst;
  wire n_289_xgmac_inst;
  wire n_28_xgmac_inst;
  wire n_290_xgmac_inst;
  wire n_291_xgmac_inst;
  wire n_292_xgmac_inst;
  wire n_293_xgmac_inst;
  wire n_294_xgmac_inst;
  wire n_295_xgmac_inst;
  wire n_296_xgmac_inst;
  wire n_297_xgmac_inst;
  wire n_298_xgmac_inst;
  wire n_299_xgmac_inst;
  wire n_29_xgmac_inst;
  wire n_2_xgmac_inst;
  wire n_300_xgmac_inst;
  wire n_301_xgmac_inst;
  wire n_302_xgmac_inst;
  wire n_303_xgmac_inst;
  wire n_304_xgmac_inst;
  wire n_305_xgmac_inst;
  wire n_306_xgmac_inst;
  wire n_307_xgmac_inst;
  wire n_308_xgmac_inst;
  wire n_309_xgmac_inst;
  wire n_30_xgmac_inst;
  wire n_310_xgmac_inst;
  wire n_311_xgmac_inst;
  wire n_312_xgmac_inst;
  wire n_313_xgmac_inst;
  wire n_314_xgmac_inst;
  wire n_315_xgmac_inst;
  wire n_316_xgmac_inst;
  wire n_317_xgmac_inst;
  wire n_318_xgmac_inst;
  wire n_319_xgmac_inst;
  wire n_31_xgmac_inst;
  wire n_320_xgmac_inst;
  wire n_321_xgmac_inst;
  wire n_322_xgmac_inst;
  wire n_323_xgmac_inst;
  wire n_324_xgmac_inst;
  wire n_325_xgmac_inst;
  wire n_326_xgmac_inst;
  wire n_327_xgmac_inst;
  wire n_328_xgmac_inst;
  wire n_329_xgmac_inst;
  wire n_32_xgmac_inst;
  wire n_330_xgmac_inst;
  wire n_331_xgmac_inst;
  wire n_332_xgmac_inst;
  wire n_333_xgmac_inst;
  wire n_334_xgmac_inst;
  wire n_335_xgmac_inst;
  wire n_336_xgmac_inst;
  wire n_337_xgmac_inst;
  wire n_338_xgmac_inst;
  wire n_339_xgmac_inst;
  wire n_33_xgmac_inst;
  wire n_340_xgmac_inst;
  wire n_341_xgmac_inst;
  wire n_342_xgmac_inst;
  wire n_343_xgmac_inst;
  wire n_344_xgmac_inst;
  wire n_345_xgmac_inst;
  wire n_346_xgmac_inst;
  wire n_347_xgmac_inst;
  wire n_348_xgmac_inst;
  wire n_349_xgmac_inst;
  wire n_34_xgmac_inst;
  wire n_350_xgmac_inst;
  wire n_351_xgmac_inst;
  wire n_352_xgmac_inst;
  wire n_353_xgmac_inst;
  wire n_354_xgmac_inst;
  wire n_355_xgmac_inst;
  wire n_356_xgmac_inst;
  wire n_357_xgmac_inst;
  wire n_358_xgmac_inst;
  wire n_359_xgmac_inst;
  wire n_35_xgmac_inst;
  wire n_360_xgmac_inst;
  wire n_36_xgmac_inst;
  wire n_37_xgmac_inst;
  wire n_38_xgmac_inst;
  wire n_392_xgmac_inst;
  wire n_393_xgmac_inst;
  wire n_394_xgmac_inst;
  wire n_395_xgmac_inst;
  wire n_396_xgmac_inst;
  wire n_397_xgmac_inst;
  wire n_398_xgmac_inst;
  wire n_399_xgmac_inst;
  wire n_39_xgmac_inst;
  wire n_3_xgmac_inst;
  wire n_400_xgmac_inst;
  wire n_401_xgmac_inst;
  wire n_402_xgmac_inst;
  wire n_403_xgmac_inst;
  wire n_404_xgmac_inst;
  wire n_405_xgmac_inst;
  wire n_406_xgmac_inst;
  wire n_407_xgmac_inst;
  wire n_408_xgmac_inst;
  wire n_409_xgmac_inst;
  wire n_40_xgmac_inst;
  wire n_410_xgmac_inst;
  wire n_411_xgmac_inst;
  wire n_412_xgmac_inst;
  wire n_413_xgmac_inst;
  wire n_414_xgmac_inst;
  wire n_415_xgmac_inst;
  wire n_416_xgmac_inst;
  wire n_417_xgmac_inst;
  wire n_418_xgmac_inst;
  wire n_419_xgmac_inst;
  wire n_41_xgmac_inst;
  wire n_420_xgmac_inst;
  wire n_421_xgmac_inst;
  wire n_422_xgmac_inst;
  wire n_423_xgmac_inst;
  wire n_424_xgmac_inst;
  wire n_425_xgmac_inst;
  wire n_426_xgmac_inst;
  wire n_427_xgmac_inst;
  wire n_428_xgmac_inst;
  wire n_429_xgmac_inst;
  wire n_42_xgmac_inst;
  wire n_430_xgmac_inst;
  wire n_43_xgmac_inst;
  wire n_44_xgmac_inst;
  wire n_45_xgmac_inst;
  wire n_46_xgmac_inst;
  wire n_47_xgmac_inst;
  wire n_48_xgmac_inst;
  wire n_49_xgmac_inst;
  wire n_4_xgmac_inst;
  wire n_50_xgmac_inst;
  wire n_51_xgmac_inst;
  wire n_52_xgmac_inst;
  wire n_53_xgmac_inst;
  wire n_54_xgmac_inst;
  wire n_55_xgmac_inst;
  wire n_56_xgmac_inst;
  wire n_57_xgmac_inst;
  wire n_58_xgmac_inst;
  wire n_59_xgmac_inst;
  wire n_5_xgmac_inst;
  wire n_60_xgmac_inst;
  wire n_61_xgmac_inst;
  wire n_62_xgmac_inst;
  wire n_63_xgmac_inst;
  wire n_64_xgmac_inst;
  wire n_65_xgmac_inst;
  wire n_66_xgmac_inst;
  wire n_67_xgmac_inst;
  wire n_68_xgmac_inst;
  wire n_69_xgmac_inst;
  wire n_6_xgmac_inst;
  wire n_70_xgmac_inst;
  wire n_71_xgmac_inst;
  wire n_72_xgmac_inst;
  wire n_73_xgmac_inst;
  wire n_74_xgmac_inst;
  wire n_75_xgmac_inst;
  wire n_76_xgmac_inst;
  wire n_77_xgmac_inst;
  wire n_78_xgmac_inst;
  wire n_79_xgmac_inst;
  wire n_7_xgmac_inst;
  wire n_80_xgmac_inst;
  wire n_81_xgmac_inst;
  wire n_82_xgmac_inst;
  wire n_83_xgmac_inst;
  wire n_84_xgmac_inst;
  wire n_85_xgmac_inst;
  wire n_86_xgmac_inst;
  wire n_87_xgmac_inst;
  wire n_88_xgmac_inst;
  wire n_89_xgmac_inst;
  wire n_8_xgmac_inst;
  wire n_90_xgmac_inst;
  wire n_91_xgmac_inst;
  wire n_92_xgmac_inst;
  wire n_93_xgmac_inst;
  wire n_94_xgmac_inst;
  wire n_95_xgmac_inst;
  wire n_96_xgmac_inst;
  wire n_97_xgmac_inst;
  wire n_98_xgmac_inst;
  wire n_99_xgmac_inst;
  wire n_9_xgmac_inst;
  wire [63:0]out;
  wire pause_req;
  wire [15:0]pause_val;
  wire reset;
  wire rx_axis_aresetn;
  wire [63:0]rx_axis_tdata;
  wire [7:0]rx_axis_tkeep;
  wire rx_clk0;
  wire [73:0]rx_configuration_vector;
  wire rx_dcm_locked;
  wire rx_statistics_valid;
  wire [29:0]rx_statistics_vector;
  wire [1:0]status_vector;
  wire tx_axis_aresetn;
  wire [0:0]tx_axis_tuser;
  wire tx_clk0;
  wire [73:0]tx_configuration_vector;
  wire tx_dcm_locked;
  wire [7:0]tx_ifg_delay;
  wire tx_statistics_valid;
  wire [25:0]tx_statistics_vector;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

GND GND
       (.G(\<const0> ));
(* C_1588 = "0" *) 
   (* C_FAMILY = "virtex7" *) 
   (* C_HAS_MANAGEMENT = "false" *) 
   (* C_HAS_STATS = "false" *) 
   (* C_HAS_WAN_SUPPORT = "false" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   ten_gig_eth_mac_ipxgmac_gen xgmac_inst
       (.bus2ip_addr({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .bus2ip_clk(\<const0> ),
        .bus2ip_cs(\<const0> ),
        .bus2ip_data({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .bus2ip_reset(\<const0> ),
        .bus2ip_rnw(\<const0> ),
        .ip2bus_data({n_392_xgmac_inst,n_393_xgmac_inst,n_394_xgmac_inst,n_395_xgmac_inst,n_396_xgmac_inst,n_397_xgmac_inst,n_398_xgmac_inst,n_399_xgmac_inst,n_400_xgmac_inst,n_401_xgmac_inst,n_402_xgmac_inst,n_403_xgmac_inst,n_404_xgmac_inst,n_405_xgmac_inst,n_406_xgmac_inst,n_407_xgmac_inst,n_408_xgmac_inst,n_409_xgmac_inst,n_410_xgmac_inst,n_411_xgmac_inst,n_412_xgmac_inst,n_413_xgmac_inst,n_414_xgmac_inst,n_415_xgmac_inst,n_416_xgmac_inst,n_417_xgmac_inst,n_418_xgmac_inst,n_419_xgmac_inst,n_420_xgmac_inst,n_421_xgmac_inst,n_422_xgmac_inst,n_423_xgmac_inst}),
        .ip2bus_error(n_426_xgmac_inst),
        .ip2bus_rdack(n_424_xgmac_inst),
        .ip2bus_wrack(n_425_xgmac_inst),
        .mdc_out(n_428_xgmac_inst),
        .mdio_in(\<const0> ),
        .mdio_out(n_429_xgmac_inst),
        .mdio_tri(n_430_xgmac_inst),
        .pause_req(pause_req),
        .pause_val(pause_val),
        .reset(reset),
        .rx_axis_aresetn(rx_axis_aresetn),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(O4),
        .rx_axis_tuser(O3),
        .rx_axis_tvalid(O2),
        .rx_clk0(rx_clk0),
        .rx_configuration_vector({rx_configuration_vector[73:26],\<const0> ,rx_configuration_vector[25:11],\<const0> ,rx_configuration_vector[10],\<const0> ,\<const0> ,\<const0> ,rx_configuration_vector[9:6],\<const0> ,rx_configuration_vector[5:1],n_0_xgmac_inst_i_2}),
        .rx_dcm_lock(rx_dcm_locked),
        .rx_statistics_valid(rx_statistics_valid),
        .rx_statistics_vector(rx_statistics_vector),
        .rx_ts_axis_tdata({n_232_xgmac_inst,n_233_xgmac_inst,n_234_xgmac_inst,n_235_xgmac_inst,n_236_xgmac_inst,n_237_xgmac_inst,n_238_xgmac_inst,n_239_xgmac_inst,n_240_xgmac_inst,n_241_xgmac_inst,n_242_xgmac_inst,n_243_xgmac_inst,n_244_xgmac_inst,n_245_xgmac_inst,n_246_xgmac_inst,n_247_xgmac_inst,n_248_xgmac_inst,n_249_xgmac_inst,n_250_xgmac_inst,n_251_xgmac_inst,n_252_xgmac_inst,n_253_xgmac_inst,n_254_xgmac_inst,n_255_xgmac_inst,n_256_xgmac_inst,n_257_xgmac_inst,n_258_xgmac_inst,n_259_xgmac_inst,n_260_xgmac_inst,n_261_xgmac_inst,n_262_xgmac_inst,n_263_xgmac_inst,n_264_xgmac_inst,n_265_xgmac_inst,n_266_xgmac_inst,n_267_xgmac_inst,n_268_xgmac_inst,n_269_xgmac_inst,n_270_xgmac_inst,n_271_xgmac_inst,n_272_xgmac_inst,n_273_xgmac_inst,n_274_xgmac_inst,n_275_xgmac_inst,n_276_xgmac_inst,n_277_xgmac_inst,n_278_xgmac_inst,n_279_xgmac_inst,n_280_xgmac_inst,n_281_xgmac_inst,n_282_xgmac_inst,n_283_xgmac_inst,n_284_xgmac_inst,n_285_xgmac_inst,n_286_xgmac_inst,n_287_xgmac_inst,n_288_xgmac_inst,n_289_xgmac_inst,n_290_xgmac_inst,n_291_xgmac_inst,n_292_xgmac_inst,n_293_xgmac_inst,n_294_xgmac_inst,n_295_xgmac_inst,n_296_xgmac_inst,n_297_xgmac_inst,n_298_xgmac_inst,n_299_xgmac_inst,n_300_xgmac_inst,n_301_xgmac_inst,n_302_xgmac_inst,n_303_xgmac_inst,n_304_xgmac_inst,n_305_xgmac_inst,n_306_xgmac_inst,n_307_xgmac_inst,n_308_xgmac_inst,n_309_xgmac_inst,n_310_xgmac_inst,n_311_xgmac_inst,n_312_xgmac_inst,n_313_xgmac_inst,n_314_xgmac_inst,n_315_xgmac_inst,n_316_xgmac_inst,n_317_xgmac_inst,n_318_xgmac_inst,n_319_xgmac_inst,n_320_xgmac_inst,n_321_xgmac_inst,n_322_xgmac_inst,n_323_xgmac_inst,n_324_xgmac_inst,n_325_xgmac_inst,n_326_xgmac_inst,n_327_xgmac_inst,n_328_xgmac_inst,n_329_xgmac_inst,n_330_xgmac_inst,n_331_xgmac_inst,n_332_xgmac_inst,n_333_xgmac_inst,n_334_xgmac_inst,n_335_xgmac_inst,n_336_xgmac_inst,n_337_xgmac_inst,n_338_xgmac_inst,n_339_xgmac_inst,n_340_xgmac_inst,n_341_xgmac_inst,n_342_xgmac_inst,n_343_xgmac_inst,n_344_xgmac_inst,n_345_xgmac_inst,n_346_xgmac_inst,n_347_xgmac_inst,n_348_xgmac_inst,n_349_xgmac_inst,n_350_xgmac_inst,n_351_xgmac_inst,n_352_xgmac_inst,n_353_xgmac_inst,n_354_xgmac_inst,n_355_xgmac_inst,n_356_xgmac_inst,n_357_xgmac_inst,n_358_xgmac_inst,n_359_xgmac_inst}),
        .rx_ts_axis_tvalid(n_360_xgmac_inst),
        .rxphy_ns_field({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .rxphy_s_field({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .status_vector(status_vector),
        .systemtimer_ns_field({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .systemtimer_s_field({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .tx_axis_aresetn(tx_axis_aresetn),
        .tx_axis_tdata(out),
        .tx_axis_tkeep(I3),
        .tx_axis_tlast(I2),
        .tx_axis_tready(O1),
        .tx_axis_tuser({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,tx_axis_tuser}),
        .tx_axis_tvalid(I1),
        .tx_clk0(tx_clk0),
        .tx_configuration_vector({tx_configuration_vector[73:26],\<const0> ,tx_configuration_vector[25:11],\<const0> ,tx_configuration_vector[10],\<const0> ,\<const0> ,\<const0> ,tx_configuration_vector[9:6],\<const0> ,tx_configuration_vector[5:1],n_0_xgmac_inst_i_1}),
        .tx_dcm_lock(tx_dcm_locked),
        .tx_ifg_delay(tx_ifg_delay),
        .tx_statistics_valid(tx_statistics_valid),
        .tx_statistics_vector(tx_statistics_vector),
        .tx_ts_axis_tdata({n_1_xgmac_inst,n_2_xgmac_inst,n_3_xgmac_inst,n_4_xgmac_inst,n_5_xgmac_inst,n_6_xgmac_inst,n_7_xgmac_inst,n_8_xgmac_inst,n_9_xgmac_inst,n_10_xgmac_inst,n_11_xgmac_inst,n_12_xgmac_inst,n_13_xgmac_inst,n_14_xgmac_inst,n_15_xgmac_inst,n_16_xgmac_inst,n_17_xgmac_inst,n_18_xgmac_inst,n_19_xgmac_inst,n_20_xgmac_inst,n_21_xgmac_inst,n_22_xgmac_inst,n_23_xgmac_inst,n_24_xgmac_inst,n_25_xgmac_inst,n_26_xgmac_inst,n_27_xgmac_inst,n_28_xgmac_inst,n_29_xgmac_inst,n_30_xgmac_inst,n_31_xgmac_inst,n_32_xgmac_inst,n_33_xgmac_inst,n_34_xgmac_inst,n_35_xgmac_inst,n_36_xgmac_inst,n_37_xgmac_inst,n_38_xgmac_inst,n_39_xgmac_inst,n_40_xgmac_inst,n_41_xgmac_inst,n_42_xgmac_inst,n_43_xgmac_inst,n_44_xgmac_inst,n_45_xgmac_inst,n_46_xgmac_inst,n_47_xgmac_inst,n_48_xgmac_inst,n_49_xgmac_inst,n_50_xgmac_inst,n_51_xgmac_inst,n_52_xgmac_inst,n_53_xgmac_inst,n_54_xgmac_inst,n_55_xgmac_inst,n_56_xgmac_inst,n_57_xgmac_inst,n_58_xgmac_inst,n_59_xgmac_inst,n_60_xgmac_inst,n_61_xgmac_inst,n_62_xgmac_inst,n_63_xgmac_inst,n_64_xgmac_inst,n_65_xgmac_inst,n_66_xgmac_inst,n_67_xgmac_inst,n_68_xgmac_inst,n_69_xgmac_inst,n_70_xgmac_inst,n_71_xgmac_inst,n_72_xgmac_inst,n_73_xgmac_inst,n_74_xgmac_inst,n_75_xgmac_inst,n_76_xgmac_inst,n_77_xgmac_inst,n_78_xgmac_inst,n_79_xgmac_inst,n_80_xgmac_inst,n_81_xgmac_inst,n_82_xgmac_inst,n_83_xgmac_inst,n_84_xgmac_inst,n_85_xgmac_inst,n_86_xgmac_inst,n_87_xgmac_inst,n_88_xgmac_inst,n_89_xgmac_inst,n_90_xgmac_inst,n_91_xgmac_inst,n_92_xgmac_inst,n_93_xgmac_inst,n_94_xgmac_inst,n_95_xgmac_inst,n_96_xgmac_inst,n_97_xgmac_inst,n_98_xgmac_inst,n_99_xgmac_inst,n_100_xgmac_inst,n_101_xgmac_inst,n_102_xgmac_inst,n_103_xgmac_inst,n_104_xgmac_inst,n_105_xgmac_inst,n_106_xgmac_inst,n_107_xgmac_inst,n_108_xgmac_inst,n_109_xgmac_inst,n_110_xgmac_inst,n_111_xgmac_inst,n_112_xgmac_inst,n_113_xgmac_inst,n_114_xgmac_inst,n_115_xgmac_inst,n_116_xgmac_inst,n_117_xgmac_inst,n_118_xgmac_inst,n_119_xgmac_inst,n_120_xgmac_inst,n_121_xgmac_inst,n_122_xgmac_inst,n_123_xgmac_inst,n_124_xgmac_inst,n_125_xgmac_inst,n_126_xgmac_inst,n_127_xgmac_inst,n_128_xgmac_inst}),
        .tx_ts_axis_tvalid(n_129_xgmac_inst),
        .xgmacint(n_427_xgmac_inst),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
LUT2 #(
    .INIT(4'hB)) 
     xgmac_inst_i_1
       (.I0(tx_configuration_vector[0]),
        .I1(tx_dcm_locked),
        .O(n_0_xgmac_inst_i_1));
LUT2 #(
    .INIT(4'hB)) 
     xgmac_inst_i_2
       (.I0(rx_configuration_vector[0]),
        .I1(rx_dcm_locked),
        .O(n_0_xgmac_inst_i_2));
endmodule

(* c_family = "virtex7" *) (* c_has_stats = "false" *) (* c_has_management = "false" *) 
(* c_has_wan_support = "false" *) (* c_1588 = "0" *) (* downgradeipidentifiedwarnings = "yes" *) 
module ten_gig_eth_mac_ipxgmac_gen
   (reset,
    tx_axis_aresetn,
    tx_axis_tdata,
    tx_axis_tvalid,
    tx_axis_tlast,
    tx_axis_tuser,
    tx_ifg_delay,
    tx_axis_tkeep,
    tx_axis_tready,
    tx_ts_axis_tdata,
    tx_ts_axis_tvalid,
    tx_statistics_vector,
    tx_statistics_valid,
    pause_val,
    pause_req,
    rx_axis_aresetn,
    rx_axis_tdata,
    rx_axis_tvalid,
    rx_axis_tuser,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_ts_axis_tdata,
    rx_ts_axis_tvalid,
    rx_statistics_vector,
    rx_statistics_valid,
    bus2ip_clk,
    bus2ip_reset,
    bus2ip_rnw,
    bus2ip_addr,
    bus2ip_data,
    ip2bus_data,
    bus2ip_cs,
    ip2bus_rdack,
    ip2bus_wrack,
    ip2bus_error,
    xgmacint,
    mdc_out,
    mdio_in,
    mdio_out,
    mdio_tri,
    tx_configuration_vector,
    rx_configuration_vector,
    status_vector,
    systemtimer_s_field,
    systemtimer_ns_field,
    tx_clk0,
    tx_dcm_lock,
    xgmii_txd,
    xgmii_txc,
    rx_clk0,
    rx_dcm_lock,
    xgmii_rxd,
    xgmii_rxc,
    rxphy_s_field,
    rxphy_ns_field);
  input reset;
  input tx_axis_aresetn;
  input [63:0]tx_axis_tdata;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input [127:0]tx_axis_tuser;
  input [7:0]tx_ifg_delay;
  input [7:0]tx_axis_tkeep;
  output tx_axis_tready;
  output [127:0]tx_ts_axis_tdata;
  output tx_ts_axis_tvalid;
  output [25:0]tx_statistics_vector;
  output tx_statistics_valid;
  input [15:0]pause_val;
  input pause_req;
  input rx_axis_aresetn;
  output [63:0]rx_axis_tdata;
  output rx_axis_tvalid;
  output rx_axis_tuser;
  output rx_axis_tlast;
  output [7:0]rx_axis_tkeep;
  output [127:0]rx_ts_axis_tdata;
  output rx_ts_axis_tvalid;
  output [29:0]rx_statistics_vector;
  output rx_statistics_valid;
  input bus2ip_clk;
  input bus2ip_reset;
  input bus2ip_rnw;
  input [10:0]bus2ip_addr;
  input [31:0]bus2ip_data;
  output [31:0]ip2bus_data;
  input bus2ip_cs;
  output ip2bus_rdack;
  output ip2bus_wrack;
  output ip2bus_error;
  output xgmacint;
  output mdc_out;
  input mdio_in;
  output mdio_out;
  output mdio_tri;
  input [79:0]tx_configuration_vector;
  input [79:0]rx_configuration_vector;
  output [1:0]status_vector;
  input [47:0]systemtimer_s_field;
  input [31:0]systemtimer_ns_field;
  input tx_clk0;
  input tx_dcm_lock;
  output [63:0]xgmii_txd;
  output [7:0]xgmii_txc;
  input rx_clk0;
  input rx_dcm_lock;
  input [63:0]xgmii_rxd;
  input [7:0]xgmii_rxc;
  input [47:0]rxphy_s_field;
  input [35:0]rxphy_ns_field;

  wire \<const0> ;
  wire \<const1> ;
  wire good_frame_to_tx;
  wire \n_0_FSM_onehot_axi_tx_state[0]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[0]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[0]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[0]_i_4 ;
  wire \n_0_FSM_onehot_axi_tx_state[0]_i_5 ;
  wire \n_0_FSM_onehot_axi_tx_state[0]_i_6 ;
  wire \n_0_FSM_onehot_axi_tx_state[1]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[1]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[1]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[1]_i_4 ;
  wire \n_0_FSM_onehot_axi_tx_state[1]_i_5 ;
  wire \n_0_FSM_onehot_axi_tx_state[1]_i_6 ;
  wire \n_0_FSM_onehot_axi_tx_state[1]_i_7 ;
  wire \n_0_FSM_onehot_axi_tx_state[1]_i_8 ;
  wire \n_0_FSM_onehot_axi_tx_state[2]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[2]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[2]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[2]_i_4 ;
  wire \n_0_FSM_onehot_axi_tx_state[2]_i_5 ;
  wire \n_0_FSM_onehot_axi_tx_state[3]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[3]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[3]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[3]_i_4 ;
  wire \n_0_FSM_onehot_axi_tx_state[3]_i_5 ;
  wire \n_0_FSM_onehot_axi_tx_state[4]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[4]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[5]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[5]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[5]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[6]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[6]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[6]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[6]_i_4 ;
  wire \n_0_FSM_onehot_axi_tx_state[6]_i_5 ;
  wire \n_0_FSM_onehot_axi_tx_state[6]_i_6 ;
  wire \n_0_FSM_onehot_axi_tx_state[6]_i_7 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_10 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_11 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_12 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_13 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_14 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_4 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_5 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_6 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_7 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_8 ;
  wire \n_0_FSM_onehot_axi_tx_state[7]_i_9 ;
  wire \n_0_FSM_onehot_axi_tx_state[8]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[8]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[8]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[8]_i_4 ;
  wire \n_0_FSM_onehot_axi_tx_state[8]_i_5 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_1 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_10 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_11 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_12 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_13 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_14 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_15 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_16 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_17 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_18 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_19 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_2 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_20 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_21 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_3 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_6 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_7 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_8 ;
  wire \n_0_FSM_onehot_axi_tx_state[9]_i_9 ;
  wire \n_0_FSM_onehot_state[0]_i_1 ;
  wire \n_0_FSM_onehot_state[0]_i_2 ;
  wire \n_0_FSM_onehot_state[10]_i_1 ;
  wire \n_0_FSM_onehot_state[11]_i_1 ;
  wire \n_0_FSM_onehot_state[11]_i_2 ;
  wire \n_0_FSM_onehot_state[11]_i_3 ;
  wire \n_0_FSM_onehot_state[11]_i_4 ;
  wire \n_0_FSM_onehot_state[11]_i_5 ;
  wire \n_0_FSM_onehot_state[12]_i_1 ;
  wire \n_0_FSM_onehot_state[13]_i_1 ;
  wire \n_0_FSM_onehot_state[13]_i_2 ;
  wire \n_0_FSM_onehot_state[14]_i_1 ;
  wire \n_0_FSM_onehot_state[14]_i_2 ;
  wire \n_0_FSM_onehot_state[15]_i_1 ;
  wire \n_0_FSM_onehot_state[15]_i_10 ;
  wire \n_0_FSM_onehot_state[15]_i_100 ;
  wire \n_0_FSM_onehot_state[15]_i_101 ;
  wire \n_0_FSM_onehot_state[15]_i_102 ;
  wire \n_0_FSM_onehot_state[15]_i_103 ;
  wire \n_0_FSM_onehot_state[15]_i_104 ;
  wire \n_0_FSM_onehot_state[15]_i_105 ;
  wire \n_0_FSM_onehot_state[15]_i_106 ;
  wire \n_0_FSM_onehot_state[15]_i_107 ;
  wire \n_0_FSM_onehot_state[15]_i_108 ;
  wire \n_0_FSM_onehot_state[15]_i_109 ;
  wire \n_0_FSM_onehot_state[15]_i_11 ;
  wire \n_0_FSM_onehot_state[15]_i_110 ;
  wire \n_0_FSM_onehot_state[15]_i_111 ;
  wire \n_0_FSM_onehot_state[15]_i_112 ;
  wire \n_0_FSM_onehot_state[15]_i_113 ;
  wire \n_0_FSM_onehot_state[15]_i_114 ;
  wire \n_0_FSM_onehot_state[15]_i_115 ;
  wire \n_0_FSM_onehot_state[15]_i_116 ;
  wire \n_0_FSM_onehot_state[15]_i_117 ;
  wire \n_0_FSM_onehot_state[15]_i_118 ;
  wire \n_0_FSM_onehot_state[15]_i_119 ;
  wire \n_0_FSM_onehot_state[15]_i_12 ;
  wire \n_0_FSM_onehot_state[15]_i_120 ;
  wire \n_0_FSM_onehot_state[15]_i_121 ;
  wire \n_0_FSM_onehot_state[15]_i_122 ;
  wire \n_0_FSM_onehot_state[15]_i_123 ;
  wire \n_0_FSM_onehot_state[15]_i_124 ;
  wire \n_0_FSM_onehot_state[15]_i_13 ;
  wire \n_0_FSM_onehot_state[15]_i_14 ;
  wire \n_0_FSM_onehot_state[15]_i_15 ;
  wire \n_0_FSM_onehot_state[15]_i_16 ;
  wire \n_0_FSM_onehot_state[15]_i_17 ;
  wire \n_0_FSM_onehot_state[15]_i_18 ;
  wire \n_0_FSM_onehot_state[15]_i_19 ;
  wire \n_0_FSM_onehot_state[15]_i_2 ;
  wire \n_0_FSM_onehot_state[15]_i_20 ;
  wire \n_0_FSM_onehot_state[15]_i_21 ;
  wire \n_0_FSM_onehot_state[15]_i_22 ;
  wire \n_0_FSM_onehot_state[15]_i_23 ;
  wire \n_0_FSM_onehot_state[15]_i_24 ;
  wire \n_0_FSM_onehot_state[15]_i_25 ;
  wire \n_0_FSM_onehot_state[15]_i_26 ;
  wire \n_0_FSM_onehot_state[15]_i_27 ;
  wire \n_0_FSM_onehot_state[15]_i_28 ;
  wire \n_0_FSM_onehot_state[15]_i_29 ;
  wire \n_0_FSM_onehot_state[15]_i_3 ;
  wire \n_0_FSM_onehot_state[15]_i_30 ;
  wire \n_0_FSM_onehot_state[15]_i_31 ;
  wire \n_0_FSM_onehot_state[15]_i_32 ;
  wire \n_0_FSM_onehot_state[15]_i_33 ;
  wire \n_0_FSM_onehot_state[15]_i_34 ;
  wire \n_0_FSM_onehot_state[15]_i_35 ;
  wire \n_0_FSM_onehot_state[15]_i_36 ;
  wire \n_0_FSM_onehot_state[15]_i_37 ;
  wire \n_0_FSM_onehot_state[15]_i_38 ;
  wire \n_0_FSM_onehot_state[15]_i_39 ;
  wire \n_0_FSM_onehot_state[15]_i_4 ;
  wire \n_0_FSM_onehot_state[15]_i_40 ;
  wire \n_0_FSM_onehot_state[15]_i_41 ;
  wire \n_0_FSM_onehot_state[15]_i_42 ;
  wire \n_0_FSM_onehot_state[15]_i_43 ;
  wire \n_0_FSM_onehot_state[15]_i_44 ;
  wire \n_0_FSM_onehot_state[15]_i_45 ;
  wire \n_0_FSM_onehot_state[15]_i_46 ;
  wire \n_0_FSM_onehot_state[15]_i_47 ;
  wire \n_0_FSM_onehot_state[15]_i_48 ;
  wire \n_0_FSM_onehot_state[15]_i_49 ;
  wire \n_0_FSM_onehot_state[15]_i_5 ;
  wire \n_0_FSM_onehot_state[15]_i_50 ;
  wire \n_0_FSM_onehot_state[15]_i_51 ;
  wire \n_0_FSM_onehot_state[15]_i_52 ;
  wire \n_0_FSM_onehot_state[15]_i_53 ;
  wire \n_0_FSM_onehot_state[15]_i_54 ;
  wire \n_0_FSM_onehot_state[15]_i_55 ;
  wire \n_0_FSM_onehot_state[15]_i_56 ;
  wire \n_0_FSM_onehot_state[15]_i_57 ;
  wire \n_0_FSM_onehot_state[15]_i_58 ;
  wire \n_0_FSM_onehot_state[15]_i_59 ;
  wire \n_0_FSM_onehot_state[15]_i_6 ;
  wire \n_0_FSM_onehot_state[15]_i_60 ;
  wire \n_0_FSM_onehot_state[15]_i_61 ;
  wire \n_0_FSM_onehot_state[15]_i_62 ;
  wire \n_0_FSM_onehot_state[15]_i_63 ;
  wire \n_0_FSM_onehot_state[15]_i_64 ;
  wire \n_0_FSM_onehot_state[15]_i_65 ;
  wire \n_0_FSM_onehot_state[15]_i_66 ;
  wire \n_0_FSM_onehot_state[15]_i_67 ;
  wire \n_0_FSM_onehot_state[15]_i_68 ;
  wire \n_0_FSM_onehot_state[15]_i_69 ;
  wire \n_0_FSM_onehot_state[15]_i_7 ;
  wire \n_0_FSM_onehot_state[15]_i_70 ;
  wire \n_0_FSM_onehot_state[15]_i_71 ;
  wire \n_0_FSM_onehot_state[15]_i_72 ;
  wire \n_0_FSM_onehot_state[15]_i_73 ;
  wire \n_0_FSM_onehot_state[15]_i_74 ;
  wire \n_0_FSM_onehot_state[15]_i_75 ;
  wire \n_0_FSM_onehot_state[15]_i_76 ;
  wire \n_0_FSM_onehot_state[15]_i_77 ;
  wire \n_0_FSM_onehot_state[15]_i_78 ;
  wire \n_0_FSM_onehot_state[15]_i_79 ;
  wire \n_0_FSM_onehot_state[15]_i_8 ;
  wire \n_0_FSM_onehot_state[15]_i_80 ;
  wire \n_0_FSM_onehot_state[15]_i_81 ;
  wire \n_0_FSM_onehot_state[15]_i_82 ;
  wire \n_0_FSM_onehot_state[15]_i_83 ;
  wire \n_0_FSM_onehot_state[15]_i_84 ;
  wire \n_0_FSM_onehot_state[15]_i_85 ;
  wire \n_0_FSM_onehot_state[15]_i_86 ;
  wire \n_0_FSM_onehot_state[15]_i_87 ;
  wire \n_0_FSM_onehot_state[15]_i_88 ;
  wire \n_0_FSM_onehot_state[15]_i_89 ;
  wire \n_0_FSM_onehot_state[15]_i_9 ;
  wire \n_0_FSM_onehot_state[15]_i_90 ;
  wire \n_0_FSM_onehot_state[15]_i_91 ;
  wire \n_0_FSM_onehot_state[15]_i_92 ;
  wire \n_0_FSM_onehot_state[15]_i_93 ;
  wire \n_0_FSM_onehot_state[15]_i_94 ;
  wire \n_0_FSM_onehot_state[15]_i_95 ;
  wire \n_0_FSM_onehot_state[15]_i_96 ;
  wire \n_0_FSM_onehot_state[15]_i_97 ;
  wire \n_0_FSM_onehot_state[15]_i_98 ;
  wire \n_0_FSM_onehot_state[15]_i_99 ;
  wire \n_0_FSM_onehot_state[1]_i_1 ;
  wire \n_0_FSM_onehot_state[1]_i_2 ;
  wire \n_0_FSM_onehot_state[1]_i_3 ;
  wire \n_0_FSM_onehot_state[1]_i_4 ;
  wire \n_0_FSM_onehot_state[1]_i_5 ;
  wire \n_0_FSM_onehot_state[1]_i_6 ;
  wire \n_0_FSM_onehot_state[2]_i_1 ;
  wire \n_0_FSM_onehot_state[2]_i_2 ;
  wire \n_0_FSM_onehot_state[2]_i_3 ;
  wire \n_0_FSM_onehot_state[3]_i_1 ;
  wire \n_0_FSM_onehot_state[3]_i_2 ;
  wire \n_0_FSM_onehot_state[3]_i_3 ;
  wire \n_0_FSM_onehot_state[4]_i_1 ;
  wire \n_0_FSM_onehot_state[5]_i_1 ;
  wire \n_0_FSM_onehot_state[5]_i_2 ;
  wire \n_0_FSM_onehot_state[5]_i_3 ;
  wire \n_0_FSM_onehot_state[5]_i_4 ;
  wire \n_0_FSM_onehot_state[6]_i_1 ;
  wire \n_0_FSM_onehot_state[7]_i_1 ;
  wire \n_0_FSM_onehot_state[8]_i_1 ;
  wire \n_0_FSM_onehot_state[9]_i_1 ;
  wire \n_0_FSM_onehot_state[9]_i_2 ;
  wire \n_0_G_ASYNC.tx_dic_i_1 ;
  wire \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ;
  wire \n_0_G_LAN_ONLY.ifg_base_value[10]_i_3 ;
  wire \n_0_G_LAN_ONLY.ifg_base_value[10]_i_4 ;
  wire \n_0_G_LAN_ONLY.ifg_base_value[3]_i_2 ;
  wire \n_0_G_LAN_ONLY.ifg_base_value[3]_i_3 ;
  wire \n_0_G_LAN_ONLY.ifg_base_value[3]_i_4 ;
  wire \n_0_G_LAN_ONLY.ifg_base_value[5]_i_1 ;
  wire \n_0_G_LAN_ONLY.ifg_base_value[7]_i_2 ;
  wire n_0_add_control_enable_i_1;
  wire n_0_add_match_lower_i_10;
  wire n_0_add_match_lower_i_3;
  wire n_0_add_match_lower_i_4;
  wire n_0_add_match_lower_i_5;
  wire n_0_add_match_lower_i_6;
  wire n_0_add_match_lower_i_7;
  wire n_0_add_match_lower_i_8;
  wire n_0_add_match_lower_i_9;
  wire n_0_add_match_lower_reg_i_2;
  wire n_0_add_match_upper_i_10;
  wire n_0_add_match_upper_i_3;
  wire n_0_add_match_upper_i_4;
  wire n_0_add_match_upper_i_5;
  wire n_0_add_match_upper_i_6;
  wire n_0_add_match_upper_i_7;
  wire n_0_add_match_upper_i_8;
  wire n_0_add_match_upper_i_9;
  wire n_0_add_match_upper_reg_i_2;
  wire n_0_axi_eof_reg_i_2;
  wire n_0_axi_eof_reg_i_3;
  wire n_0_axi_eof_reg_i_4;
  wire n_0_bad_crc_i_2;
  wire n_0_bad_frame_i_2;
  wire n_0_bad_opcode_int_i_1;
  wire n_0_bad_opcode_int_i_2;
  wire n_0_bad_opcode_int_i_3;
  wire n_0_bad_opcode_int_i_4;
  wire n_0_bad_opcode_int_i_5;
  wire n_0_block_other_underruns_i_2;
  wire n_0_broad_add_match_i_10;
  wire n_0_broad_add_match_i_2;
  wire n_0_broad_add_match_i_3;
  wire n_0_broad_add_match_i_4;
  wire n_0_broad_add_match_i_5;
  wire n_0_broad_add_match_i_6;
  wire n_0_broad_add_match_i_7;
  wire n_0_broad_add_match_i_8;
  wire n_0_broad_add_match_i_9;
  wire n_0_broadcast_i_1;
  wire n_0_broadcast_match_i_1;
  wire \n_0_byte_count[0]_i_1 ;
  wire \n_0_byte_count[0]_i_4 ;
  wire \n_0_byte_count[0]_i_5 ;
  wire \n_0_byte_count[0]_i_6 ;
  wire \n_0_byte_count[0]_i_7 ;
  wire \n_0_byte_count[0]_i_8 ;
  wire \n_0_byte_count[12]_i_2 ;
  wire \n_0_byte_count[4]_i_2 ;
  wire \n_0_byte_count[4]_i_3 ;
  wire \n_0_byte_count[4]_i_4 ;
  wire \n_0_byte_count[4]_i_5 ;
  wire \n_0_byte_count[8]_i_2 ;
  wire \n_0_byte_count[8]_i_3 ;
  wire \n_0_byte_count[8]_i_4 ;
  wire \n_0_byte_count[8]_i_5 ;
  wire \n_0_byte_count_reg[0]_i_3 ;
  wire \n_0_byte_count_reg[4]_i_1 ;
  wire \n_0_byte_count_reg[8]_i_1 ;
  wire \n_0_byte_en_reg[0]_i_1 ;
  wire \n_0_byte_en_reg[0]_i_2 ;
  wire \n_0_byte_en_reg[1]_i_1 ;
  wire \n_0_byte_en_reg[2]_i_1 ;
  wire \n_0_byte_en_reg[2]_i_2 ;
  wire \n_0_byte_en_reg[3]_i_1 ;
  wire \n_0_byte_en_reg[4]_i_1 ;
  wire \n_0_byte_en_reg[4]_i_2 ;
  wire \n_0_byte_en_reg[5]_i_1 ;
  wire \n_0_byte_en_reg[6]_i_1 ;
  wire \n_0_byte_en_reg[6]_i_2 ;
  wire \n_0_c_out[0]_i_1 ;
  wire \n_0_c_out[1]_i_1 ;
  wire \n_0_c_out[2]_i_1 ;
  wire \n_0_c_out[3]_i_1 ;
  wire \n_0_c_out[4]_i_1 ;
  wire \n_0_c_out[5]_i_1 ;
  wire \n_0_c_out[6]_i_1 ;
  wire \n_0_c_out[7]_i_1 ;
  wire \n_0_c_pipeline_reg[8][0]_srl10_i_2 ;
  wire \n_0_c_pipeline_reg[8][1]_srl10_i_2 ;
  wire \n_0_c_pipeline_reg[8][1]_srl10_i_3 ;
  wire \n_0_c_pipeline_reg[8][2]_srl10_i_2 ;
  wire \n_0_c_pipeline_reg[8][2]_srl10_i_4 ;
  wire \n_0_c_pipeline_reg[8][3]_srl10_i_3 ;
  wire \n_0_c_pipeline_reg[8][4]_srl10_i_3 ;
  wire \n_0_c_pipeline_reg[8][5]_srl10_i_3 ;
  wire \n_0_c_pipeline_reg[8][6]_srl10_i_3 ;
  wire n_0_calculating_i_1;
  wire \n_0_col_cnt[0]_i_1 ;
  wire \n_0_col_cnt[6]_i_1 ;
  wire n_0_control_enable_i_1;
  wire n_0_control_enable_i_2;
  wire n_0_control_enable_i_3;
  wire n_0_control_enable_i_4;
  wire n_0_control_len_error_i_1;
  wire \n_0_count[0]_i_1 ;
  wire \n_0_count[0]_i_10 ;
  wire \n_0_count[0]_i_11 ;
  wire \n_0_count[0]_i_12 ;
  wire \n_0_count[0]_i_13 ;
  wire \n_0_count[0]_i_3 ;
  wire \n_0_count[0]_i_4 ;
  wire \n_0_count[0]_i_5 ;
  wire \n_0_count[0]_i_6 ;
  wire \n_0_count[0]_i_7 ;
  wire \n_0_count[0]_i_8 ;
  wire \n_0_count[0]_i_9 ;
  wire \n_0_count[1]_i_1 ;
  wire \n_0_count[2]_i_1 ;
  wire \n_0_count[3]_i_1 ;
  wire \n_0_count[3]_i_1__0 ;
  wire \n_0_count[4]_i_1 ;
  wire \n_0_count[4]_i_3 ;
  wire \n_0_count[4]_i_4 ;
  wire \n_0_count[4]_i_5 ;
  wire \n_0_count[4]_i_6 ;
  wire \n_0_count[4]_i_7 ;
  wire \n_0_count[5]_i_1 ;
  wire \n_0_count[5]_i_2 ;
  wire \n_0_count[5]_i_3 ;
  wire \n_0_count[6]_i_1 ;
  wire \n_0_count[6]_i_2 ;
  wire \n_0_count[7]_i_1 ;
  wire \n_0_count[7]_i_10 ;
  wire \n_0_count[7]_i_2 ;
  wire \n_0_count[7]_i_5 ;
  wire \n_0_count[7]_i_6 ;
  wire \n_0_count[7]_i_7 ;
  wire \n_0_count[7]_i_8 ;
  wire \n_0_count[7]_i_9 ;
  wire \n_0_count_reg[0]_i_2 ;
  wire \n_0_count_reg[4]_i_2 ;
  wire n_0_count_set_i_1;
  wire n_0_count_set_int_i_1;
  wire n_0_count_set_int_i_2;
  wire n_0_count_set_int_i_3;
  wire n_0_count_set_int_i_4;
  wire n_0_count_set_int_i_5;
  wire n_0_count_set_int_i_6;
  wire \n_0_counter[11]_i_2 ;
  wire \n_0_counter[11]_i_3 ;
  wire \n_0_counter[11]_i_4 ;
  wire \n_0_counter[11]_i_5 ;
  wire \n_0_counter[15]_i_2 ;
  wire \n_0_counter[3]_i_1 ;
  wire \n_0_counter[3]_i_3 ;
  wire \n_0_counter[3]_i_4 ;
  wire \n_0_counter[3]_i_5 ;
  wire \n_0_counter[3]_i_6 ;
  wire \n_0_counter[7]_i_2 ;
  wire \n_0_counter[7]_i_3 ;
  wire \n_0_counter[7]_i_4 ;
  wire \n_0_counter[7]_i_5 ;
  wire \n_0_counter_reg[11]_i_1 ;
  wire \n_0_counter_reg[3]_i_2 ;
  wire \n_0_counter_reg[7]_i_1 ;
  wire \n_0_crc_bytes_ctrl[0]_i_1 ;
  wire \n_0_crc_bytes_ctrl[1]_i_1 ;
  wire \n_0_crc_bytes_ctrl[2]_i_1 ;
  wire \n_0_crc_bytes_valid[0]_i_1 ;
  wire \n_0_crc_bytes_valid[1]_i_1 ;
  wire \n_0_crc_bytes_valid[2]_i_1 ;
  wire \n_0_crc_bytes_valid[3]_i_1 ;
  wire \n_0_crc_bytes_valid[4]_i_1 ;
  wire \n_0_crc_bytes_valid[5]_i_1 ;
  wire \n_0_crc_bytes_valid[6]_i_1 ;
  wire \n_0_crc_bytes_valid[7]_i_1 ;
  wire \n_0_crc_bytes_valid[7]_i_2 ;
  wire \n_0_crc_data[15]_i_1 ;
  wire \n_0_crc_data[23]_i_1 ;
  wire \n_0_crc_data[31]_i_1 ;
  wire \n_0_crc_data[39]_i_1 ;
  wire \n_0_crc_data[47]_i_1 ;
  wire \n_0_crc_data[55]_i_1 ;
  wire \n_0_crc_data[63]_i_1 ;
  wire \n_0_crc_data[7]_i_1 ;
  wire \n_0_crc_data_reg[0]_i_1 ;
  wire \n_0_crc_data_reg[1]_i_1 ;
  wire \n_0_crc_data_reg[2]_i_1 ;
  wire \n_0_crc_dv_reg[1]_i_1 ;
  wire \n_0_crc_dv_reg[2]_i_2 ;
  wire \n_0_crc_dv_reg[2]_i_3 ;
  wire \n_0_crc_dv_reg[2]_i_4 ;
  wire \n_0_crc_dv_reg[3]_i_1 ;
  wire n_0_crc_insert_d1_i_2;
  wire n_0_crc_insert_d_i_2;
  wire n_0_crc_insert_out_i_1;
  wire \n_0_crc_invalid[1]_i_2 ;
  wire \n_0_crc_invalid[1]_i_3 ;
  wire \n_0_crc_invalid[1]_i_4 ;
  wire \n_0_crc_invalid[1]_i_5 ;
  wire \n_0_crc_invalid[2]_i_2 ;
  wire \n_0_crc_invalid[2]_i_3 ;
  wire \n_0_crc_invalid[2]_i_4 ;
  wire \n_0_crc_invalid[2]_i_5 ;
  wire \n_0_crc_invalid[2]_i_6 ;
  wire \n_0_crc_invalid[2]_i_7 ;
  wire \n_0_crc_invalid[3]_i_2 ;
  wire \n_0_crc_invalid[3]_i_3 ;
  wire \n_0_crc_invalid[3]_i_4 ;
  wire \n_0_crc_invalid[3]_i_5 ;
  wire \n_0_crc_invalid[4]_i_2 ;
  wire \n_0_crc_invalid[4]_i_3 ;
  wire \n_0_crc_invalid[4]_i_4 ;
  wire \n_0_crc_invalid[4]_i_5 ;
  wire \n_0_crc_invalid[4]_i_6 ;
  wire \n_0_crc_invalid[4]_i_7 ;
  wire \n_0_crc_invalid[4]_i_8 ;
  wire \n_0_crc_invalid[5]_i_2 ;
  wire \n_0_crc_invalid[5]_i_3 ;
  wire \n_0_crc_invalid[5]_i_4 ;
  wire \n_0_crc_invalid[6]_i_2 ;
  wire \n_0_crc_invalid[6]_i_3 ;
  wire \n_0_crc_invalid[6]_i_4 ;
  wire \n_0_crc_invalid[6]_i_5 ;
  wire \n_0_crc_invalid[6]_i_6 ;
  wire \n_0_crc_invalid[7]_i_2 ;
  wire \n_0_crc_invalid[7]_i_3 ;
  wire \n_0_crc_invalid[7]_i_4 ;
  wire \n_0_crc_invalid[7]_i_5 ;
  wire \n_0_crc_invalid[7]_i_6 ;
  wire \n_0_crc_invalid[7]_i_7 ;
  wire \n_0_crc_invalid[7]_i_8 ;
  wire n_0_crc_invalid_early_0_i_2;
  wire n_0_crc_invalid_early_0_i_3;
  wire n_0_crc_invalid_early_0_i_4;
  wire n_0_crc_invalid_early_0_i_5;
  wire n_0_crc_invalid_early_0_i_6;
  wire n_0_crc_invalid_early_0_i_7;
  wire n_0_crc_invalid_early_0_i_8;
  wire n_0_crc_invalid_early_0_i_9;
  wire \n_0_crc_pos_d1[2]_i_2 ;
  wire \n_0_crc_pos_d1[2]_i_3 ;
  wire \n_0_crc_pos_d[0]_i_2 ;
  wire \n_0_crc_pos_d[0]_i_3 ;
  wire \n_0_crc_pos_d[0]_i_4 ;
  wire \n_0_crc_pos_d[1]_i_2 ;
  wire \n_0_crc_pos_out[0]_i_1 ;
  wire \n_0_crc_pos_out[1]_i_1 ;
  wire \n_0_crc_pos_out[2]_i_1 ;
  wire \n_0_crc_pos_out[2]_i_2 ;
  wire n_0_crc_select_i_1;
  wire n_0_custom_preamble_en_qualify_i_1;
  wire \n_0_d_d1[32]_i_1 ;
  wire \n_0_d_d1[32]_i_2 ;
  wire \n_0_d_d1[32]_i_3 ;
  wire \n_0_d_d1[33]_i_1 ;
  wire \n_0_d_d1[33]_i_2 ;
  wire \n_0_d_d1[33]_i_3 ;
  wire \n_0_d_d1[34]_i_1 ;
  wire \n_0_d_d1[34]_i_2 ;
  wire \n_0_d_d1[34]_i_3 ;
  wire \n_0_d_d1[35]_i_1 ;
  wire \n_0_d_d1[35]_i_2 ;
  wire \n_0_d_d1[35]_i_3 ;
  wire \n_0_d_d1[36]_i_1 ;
  wire \n_0_d_d1[36]_i_2 ;
  wire \n_0_d_d1[36]_i_3 ;
  wire \n_0_d_d1[37]_i_1 ;
  wire \n_0_d_d1[37]_i_2 ;
  wire \n_0_d_d1[37]_i_3 ;
  wire \n_0_d_d1[38]_i_1 ;
  wire \n_0_d_d1[38]_i_2 ;
  wire \n_0_d_d1[38]_i_3 ;
  wire \n_0_d_d1[39]_i_1 ;
  wire \n_0_d_d1[39]_i_2 ;
  wire \n_0_d_d1[39]_i_3 ;
  wire \n_0_d_d1[40]_i_1 ;
  wire \n_0_d_d1[40]_i_2 ;
  wire \n_0_d_d1[40]_i_3 ;
  wire \n_0_d_d1[41]_i_1 ;
  wire \n_0_d_d1[41]_i_2 ;
  wire \n_0_d_d1[41]_i_3 ;
  wire \n_0_d_d1[42]_i_1 ;
  wire \n_0_d_d1[42]_i_2 ;
  wire \n_0_d_d1[42]_i_3 ;
  wire \n_0_d_d1[43]_i_1 ;
  wire \n_0_d_d1[43]_i_2 ;
  wire \n_0_d_d1[43]_i_3 ;
  wire \n_0_d_d1[44]_i_1 ;
  wire \n_0_d_d1[44]_i_2 ;
  wire \n_0_d_d1[44]_i_3 ;
  wire \n_0_d_d1[45]_i_1 ;
  wire \n_0_d_d1[45]_i_2 ;
  wire \n_0_d_d1[45]_i_3 ;
  wire \n_0_d_d1[46]_i_1 ;
  wire \n_0_d_d1[46]_i_2 ;
  wire \n_0_d_d1[46]_i_3 ;
  wire \n_0_d_d1[47]_i_1 ;
  wire \n_0_d_d1[47]_i_2 ;
  wire \n_0_d_d1[47]_i_3 ;
  wire \n_0_d_d1[48]_i_1 ;
  wire \n_0_d_d1[48]_i_2 ;
  wire \n_0_d_d1[48]_i_3 ;
  wire \n_0_d_d1[49]_i_1 ;
  wire \n_0_d_d1[49]_i_2 ;
  wire \n_0_d_d1[49]_i_3 ;
  wire \n_0_d_d1[50]_i_1 ;
  wire \n_0_d_d1[50]_i_2 ;
  wire \n_0_d_d1[50]_i_3 ;
  wire \n_0_d_d1[51]_i_1 ;
  wire \n_0_d_d1[51]_i_2 ;
  wire \n_0_d_d1[51]_i_3 ;
  wire \n_0_d_d1[52]_i_1 ;
  wire \n_0_d_d1[52]_i_2 ;
  wire \n_0_d_d1[52]_i_3 ;
  wire \n_0_d_d1[53]_i_1 ;
  wire \n_0_d_d1[53]_i_2 ;
  wire \n_0_d_d1[53]_i_3 ;
  wire \n_0_d_d1[54]_i_1 ;
  wire \n_0_d_d1[54]_i_2 ;
  wire \n_0_d_d1[54]_i_3 ;
  wire \n_0_d_d1[55]_i_1 ;
  wire \n_0_d_d1[55]_i_2 ;
  wire \n_0_d_d1[55]_i_3 ;
  wire \n_0_d_d1[56]_i_1 ;
  wire \n_0_d_d1[56]_i_2 ;
  wire \n_0_d_d1[57]_i_1 ;
  wire \n_0_d_d1[57]_i_2 ;
  wire \n_0_d_d1[58]_i_1 ;
  wire \n_0_d_d1[58]_i_2 ;
  wire \n_0_d_d1[59]_i_1 ;
  wire \n_0_d_d1[59]_i_2 ;
  wire \n_0_d_d1[60]_i_1 ;
  wire \n_0_d_d1[60]_i_2 ;
  wire \n_0_d_d1[61]_i_1 ;
  wire \n_0_d_d1[61]_i_2 ;
  wire \n_0_d_d1[62]_i_1 ;
  wire \n_0_d_d1[62]_i_2 ;
  wire \n_0_d_d1[63]_i_1 ;
  wire \n_0_d_d1[63]_i_2 ;
  wire \n_0_d_in_d1[0]_i_2 ;
  wire \n_0_d_in_d1[10]_i_2 ;
  wire \n_0_d_in_d1[11]_i_2 ;
  wire \n_0_d_in_d1[12]_i_2 ;
  wire \n_0_d_in_d1[13]_i_2 ;
  wire \n_0_d_in_d1[14]_i_2 ;
  wire \n_0_d_in_d1[15]_i_2 ;
  wire \n_0_d_in_d1[16]_i_2 ;
  wire \n_0_d_in_d1[17]_i_2 ;
  wire \n_0_d_in_d1[18]_i_2 ;
  wire \n_0_d_in_d1[19]_i_2 ;
  wire \n_0_d_in_d1[1]_i_2 ;
  wire \n_0_d_in_d1[20]_i_2 ;
  wire \n_0_d_in_d1[21]_i_2 ;
  wire \n_0_d_in_d1[22]_i_2 ;
  wire \n_0_d_in_d1[23]_i_2 ;
  wire \n_0_d_in_d1[24]_i_2 ;
  wire \n_0_d_in_d1[25]_i_2 ;
  wire \n_0_d_in_d1[26]_i_2 ;
  wire \n_0_d_in_d1[27]_i_2 ;
  wire \n_0_d_in_d1[28]_i_2 ;
  wire \n_0_d_in_d1[29]_i_2 ;
  wire \n_0_d_in_d1[2]_i_2 ;
  wire \n_0_d_in_d1[30]_i_2 ;
  wire \n_0_d_in_d1[31]_i_2 ;
  wire \n_0_d_in_d1[32]_i_2 ;
  wire \n_0_d_in_d1[33]_i_2 ;
  wire \n_0_d_in_d1[34]_i_2 ;
  wire \n_0_d_in_d1[35]_i_2 ;
  wire \n_0_d_in_d1[36]_i_2 ;
  wire \n_0_d_in_d1[37]_i_2 ;
  wire \n_0_d_in_d1[38]_i_2 ;
  wire \n_0_d_in_d1[39]_i_2 ;
  wire \n_0_d_in_d1[3]_i_2 ;
  wire \n_0_d_in_d1[40]_i_2 ;
  wire \n_0_d_in_d1[41]_i_2 ;
  wire \n_0_d_in_d1[42]_i_2 ;
  wire \n_0_d_in_d1[43]_i_2 ;
  wire \n_0_d_in_d1[44]_i_2 ;
  wire \n_0_d_in_d1[45]_i_2 ;
  wire \n_0_d_in_d1[46]_i_2 ;
  wire \n_0_d_in_d1[47]_i_2 ;
  wire \n_0_d_in_d1[48]_i_2 ;
  wire \n_0_d_in_d1[49]_i_2 ;
  wire \n_0_d_in_d1[4]_i_2 ;
  wire \n_0_d_in_d1[50]_i_2 ;
  wire \n_0_d_in_d1[51]_i_2 ;
  wire \n_0_d_in_d1[52]_i_2 ;
  wire \n_0_d_in_d1[53]_i_2 ;
  wire \n_0_d_in_d1[54]_i_2 ;
  wire \n_0_d_in_d1[55]_i_2 ;
  wire \n_0_d_in_d1[56]_i_2 ;
  wire \n_0_d_in_d1[57]_i_2 ;
  wire \n_0_d_in_d1[58]_i_2 ;
  wire \n_0_d_in_d1[59]_i_2 ;
  wire \n_0_d_in_d1[5]_i_2 ;
  wire \n_0_d_in_d1[60]_i_2 ;
  wire \n_0_d_in_d1[61]_i_2 ;
  wire \n_0_d_in_d1[62]_i_2 ;
  wire \n_0_d_in_d1[63]_i_2 ;
  wire \n_0_d_in_d1[63]_i_3 ;
  wire \n_0_d_in_d1[63]_i_4 ;
  wire \n_0_d_in_d1[6]_i_2 ;
  wire \n_0_d_in_d1[7]_i_2 ;
  wire \n_0_d_in_d1[8]_i_2 ;
  wire \n_0_d_in_d1[9]_i_2 ;
  wire \n_0_d_out[0]_i_1 ;
  wire \n_0_d_out[10]_i_1 ;
  wire \n_0_d_out[11]_i_1 ;
  wire \n_0_d_out[12]_i_1 ;
  wire \n_0_d_out[13]_i_1 ;
  wire \n_0_d_out[14]_i_1 ;
  wire \n_0_d_out[15]_i_1 ;
  wire \n_0_d_out[16]_i_1 ;
  wire \n_0_d_out[17]_i_1 ;
  wire \n_0_d_out[18]_i_1 ;
  wire \n_0_d_out[19]_i_1 ;
  wire \n_0_d_out[1]_i_1 ;
  wire \n_0_d_out[20]_i_1 ;
  wire \n_0_d_out[21]_i_1 ;
  wire \n_0_d_out[22]_i_1 ;
  wire \n_0_d_out[23]_i_1 ;
  wire \n_0_d_out[24]_i_1 ;
  wire \n_0_d_out[25]_i_1 ;
  wire \n_0_d_out[26]_i_1 ;
  wire \n_0_d_out[27]_i_1 ;
  wire \n_0_d_out[28]_i_1 ;
  wire \n_0_d_out[29]_i_1 ;
  wire \n_0_d_out[2]_i_1 ;
  wire \n_0_d_out[30]_i_1 ;
  wire \n_0_d_out[31]_i_1 ;
  wire \n_0_d_out[32]_i_1 ;
  wire \n_0_d_out[32]_i_2 ;
  wire \n_0_d_out[32]_i_4 ;
  wire \n_0_d_out[32]_i_5 ;
  wire \n_0_d_out[33]_i_1 ;
  wire \n_0_d_out[33]_i_2 ;
  wire \n_0_d_out[33]_i_4 ;
  wire \n_0_d_out[33]_i_5 ;
  wire \n_0_d_out[34]_i_1 ;
  wire \n_0_d_out[34]_i_2 ;
  wire \n_0_d_out[34]_i_4 ;
  wire \n_0_d_out[34]_i_5 ;
  wire \n_0_d_out[35]_i_1 ;
  wire \n_0_d_out[35]_i_2 ;
  wire \n_0_d_out[35]_i_4 ;
  wire \n_0_d_out[35]_i_5 ;
  wire \n_0_d_out[36]_i_1 ;
  wire \n_0_d_out[36]_i_2 ;
  wire \n_0_d_out[36]_i_4 ;
  wire \n_0_d_out[36]_i_5 ;
  wire \n_0_d_out[37]_i_1 ;
  wire \n_0_d_out[37]_i_2 ;
  wire \n_0_d_out[37]_i_4 ;
  wire \n_0_d_out[37]_i_5 ;
  wire \n_0_d_out[38]_i_1 ;
  wire \n_0_d_out[38]_i_2 ;
  wire \n_0_d_out[38]_i_4 ;
  wire \n_0_d_out[38]_i_5 ;
  wire \n_0_d_out[39]_i_1 ;
  wire \n_0_d_out[39]_i_2 ;
  wire \n_0_d_out[39]_i_4 ;
  wire \n_0_d_out[39]_i_5 ;
  wire \n_0_d_out[3]_i_1 ;
  wire \n_0_d_out[40]_i_1 ;
  wire \n_0_d_out[40]_i_3 ;
  wire \n_0_d_out[40]_i_4 ;
  wire \n_0_d_out[41]_i_1 ;
  wire \n_0_d_out[41]_i_3 ;
  wire \n_0_d_out[41]_i_4 ;
  wire \n_0_d_out[42]_i_1 ;
  wire \n_0_d_out[42]_i_3 ;
  wire \n_0_d_out[42]_i_4 ;
  wire \n_0_d_out[43]_i_1 ;
  wire \n_0_d_out[43]_i_3 ;
  wire \n_0_d_out[43]_i_4 ;
  wire \n_0_d_out[44]_i_1 ;
  wire \n_0_d_out[44]_i_3 ;
  wire \n_0_d_out[44]_i_4 ;
  wire \n_0_d_out[45]_i_1 ;
  wire \n_0_d_out[45]_i_3 ;
  wire \n_0_d_out[45]_i_4 ;
  wire \n_0_d_out[46]_i_1 ;
  wire \n_0_d_out[46]_i_3 ;
  wire \n_0_d_out[46]_i_4 ;
  wire \n_0_d_out[47]_i_1 ;
  wire \n_0_d_out[47]_i_3 ;
  wire \n_0_d_out[47]_i_4 ;
  wire \n_0_d_out[48]_i_1 ;
  wire \n_0_d_out[48]_i_2 ;
  wire \n_0_d_out[48]_i_4 ;
  wire \n_0_d_out[48]_i_5 ;
  wire \n_0_d_out[49]_i_1 ;
  wire \n_0_d_out[49]_i_2 ;
  wire \n_0_d_out[49]_i_4 ;
  wire \n_0_d_out[49]_i_5 ;
  wire \n_0_d_out[4]_i_1 ;
  wire \n_0_d_out[50]_i_1 ;
  wire \n_0_d_out[50]_i_2 ;
  wire \n_0_d_out[50]_i_4 ;
  wire \n_0_d_out[50]_i_5 ;
  wire \n_0_d_out[51]_i_1 ;
  wire \n_0_d_out[51]_i_2 ;
  wire \n_0_d_out[51]_i_4 ;
  wire \n_0_d_out[51]_i_5 ;
  wire \n_0_d_out[52]_i_1 ;
  wire \n_0_d_out[52]_i_2 ;
  wire \n_0_d_out[52]_i_4 ;
  wire \n_0_d_out[52]_i_5 ;
  wire \n_0_d_out[53]_i_1 ;
  wire \n_0_d_out[53]_i_2 ;
  wire \n_0_d_out[53]_i_4 ;
  wire \n_0_d_out[53]_i_5 ;
  wire \n_0_d_out[54]_i_1 ;
  wire \n_0_d_out[54]_i_2 ;
  wire \n_0_d_out[54]_i_4 ;
  wire \n_0_d_out[54]_i_5 ;
  wire \n_0_d_out[55]_i_1 ;
  wire \n_0_d_out[55]_i_2 ;
  wire \n_0_d_out[55]_i_4 ;
  wire \n_0_d_out[55]_i_5 ;
  wire \n_0_d_out[56]_i_1 ;
  wire \n_0_d_out[56]_i_2 ;
  wire \n_0_d_out[57]_i_1 ;
  wire \n_0_d_out[57]_i_2 ;
  wire \n_0_d_out[58]_i_1 ;
  wire \n_0_d_out[58]_i_2 ;
  wire \n_0_d_out[59]_i_1 ;
  wire \n_0_d_out[59]_i_2 ;
  wire \n_0_d_out[5]_i_1 ;
  wire \n_0_d_out[60]_i_1 ;
  wire \n_0_d_out[60]_i_2 ;
  wire \n_0_d_out[61]_i_1 ;
  wire \n_0_d_out[61]_i_2 ;
  wire \n_0_d_out[62]_i_1 ;
  wire \n_0_d_out[62]_i_2 ;
  wire \n_0_d_out[63]_i_1 ;
  wire \n_0_d_out[63]_i_2 ;
  wire \n_0_d_out[63]_i_3 ;
  wire \n_0_d_out[6]_i_1 ;
  wire \n_0_d_out[7]_i_1 ;
  wire \n_0_d_out[8]_i_1 ;
  wire \n_0_d_out[9]_i_1 ;
  wire \n_0_d_out_int[0]_i_1 ;
  wire \n_0_d_out_int[0]_i_2 ;
  wire \n_0_d_out_int[0]_i_3 ;
  wire \n_0_d_out_int[0]_i_4 ;
  wire \n_0_d_out_int[0]_i_5 ;
  wire \n_0_d_out_int[0]_i_6 ;
  wire \n_0_d_out_int[10]_i_1 ;
  wire \n_0_d_out_int[10]_i_2 ;
  wire \n_0_d_out_int[10]_i_3 ;
  wire \n_0_d_out_int[10]_i_4 ;
  wire \n_0_d_out_int[10]_i_5 ;
  wire \n_0_d_out_int[10]_i_6 ;
  wire \n_0_d_out_int[11]_i_1 ;
  wire \n_0_d_out_int[11]_i_2 ;
  wire \n_0_d_out_int[11]_i_3 ;
  wire \n_0_d_out_int[12]_i_1 ;
  wire \n_0_d_out_int[12]_i_2 ;
  wire \n_0_d_out_int[12]_i_3 ;
  wire \n_0_d_out_int[13]_i_1 ;
  wire \n_0_d_out_int[13]_i_2 ;
  wire \n_0_d_out_int[13]_i_3 ;
  wire \n_0_d_out_int[14]_i_1 ;
  wire \n_0_d_out_int[14]_i_2 ;
  wire \n_0_d_out_int[14]_i_3 ;
  wire \n_0_d_out_int[14]_i_4 ;
  wire \n_0_d_out_int[14]_i_5 ;
  wire \n_0_d_out_int[15]_i_1 ;
  wire \n_0_d_out_int[15]_i_10 ;
  wire \n_0_d_out_int[15]_i_11 ;
  wire \n_0_d_out_int[15]_i_12 ;
  wire \n_0_d_out_int[15]_i_2 ;
  wire \n_0_d_out_int[15]_i_3 ;
  wire \n_0_d_out_int[15]_i_4 ;
  wire \n_0_d_out_int[15]_i_5 ;
  wire \n_0_d_out_int[15]_i_6 ;
  wire \n_0_d_out_int[15]_i_7 ;
  wire \n_0_d_out_int[15]_i_8 ;
  wire \n_0_d_out_int[15]_i_9 ;
  wire \n_0_d_out_int[16]_i_1 ;
  wire \n_0_d_out_int[16]_i_2 ;
  wire \n_0_d_out_int[16]_i_3 ;
  wire \n_0_d_out_int[16]_i_4 ;
  wire \n_0_d_out_int[16]_i_5 ;
  wire \n_0_d_out_int[16]_i_6 ;
  wire \n_0_d_out_int[16]_i_7 ;
  wire \n_0_d_out_int[16]_i_8 ;
  wire \n_0_d_out_int[17]_i_1 ;
  wire \n_0_d_out_int[17]_i_10 ;
  wire \n_0_d_out_int[17]_i_2 ;
  wire \n_0_d_out_int[17]_i_3 ;
  wire \n_0_d_out_int[17]_i_4 ;
  wire \n_0_d_out_int[17]_i_6 ;
  wire \n_0_d_out_int[17]_i_7 ;
  wire \n_0_d_out_int[17]_i_8 ;
  wire \n_0_d_out_int[17]_i_9 ;
  wire \n_0_d_out_int[18]_i_1 ;
  wire \n_0_d_out_int[18]_i_2 ;
  wire \n_0_d_out_int[18]_i_3 ;
  wire \n_0_d_out_int[18]_i_4 ;
  wire \n_0_d_out_int[18]_i_5 ;
  wire \n_0_d_out_int[19]_i_1 ;
  wire \n_0_d_out_int[19]_i_2 ;
  wire \n_0_d_out_int[1]_i_1 ;
  wire \n_0_d_out_int[1]_i_3 ;
  wire \n_0_d_out_int[1]_i_4 ;
  wire \n_0_d_out_int[1]_i_5 ;
  wire \n_0_d_out_int[1]_i_6 ;
  wire \n_0_d_out_int[1]_i_7 ;
  wire \n_0_d_out_int[1]_i_8 ;
  wire \n_0_d_out_int[20]_i_1 ;
  wire \n_0_d_out_int[20]_i_2 ;
  wire \n_0_d_out_int[21]_i_1 ;
  wire \n_0_d_out_int[21]_i_2 ;
  wire \n_0_d_out_int[21]_i_3 ;
  wire \n_0_d_out_int[21]_i_4 ;
  wire \n_0_d_out_int[22]_i_1 ;
  wire \n_0_d_out_int[22]_i_2 ;
  wire \n_0_d_out_int[23]_i_1 ;
  wire \n_0_d_out_int[23]_i_10 ;
  wire \n_0_d_out_int[23]_i_11 ;
  wire \n_0_d_out_int[23]_i_2 ;
  wire \n_0_d_out_int[23]_i_3 ;
  wire \n_0_d_out_int[23]_i_4 ;
  wire \n_0_d_out_int[23]_i_5 ;
  wire \n_0_d_out_int[23]_i_6 ;
  wire \n_0_d_out_int[23]_i_7 ;
  wire \n_0_d_out_int[23]_i_8 ;
  wire \n_0_d_out_int[23]_i_9 ;
  wire \n_0_d_out_int[24]_i_1 ;
  wire \n_0_d_out_int[24]_i_2 ;
  wire \n_0_d_out_int[24]_i_3 ;
  wire \n_0_d_out_int[24]_i_4 ;
  wire \n_0_d_out_int[24]_i_5 ;
  wire \n_0_d_out_int[24]_i_6 ;
  wire \n_0_d_out_int[25]_i_1 ;
  wire \n_0_d_out_int[25]_i_2 ;
  wire \n_0_d_out_int[25]_i_3 ;
  wire \n_0_d_out_int[25]_i_4 ;
  wire \n_0_d_out_int[25]_i_5 ;
  wire \n_0_d_out_int[26]_i_1 ;
  wire \n_0_d_out_int[26]_i_2 ;
  wire \n_0_d_out_int[26]_i_3 ;
  wire \n_0_d_out_int[26]_i_4 ;
  wire \n_0_d_out_int[26]_i_5 ;
  wire \n_0_d_out_int[27]_i_1 ;
  wire \n_0_d_out_int[27]_i_2 ;
  wire \n_0_d_out_int[28]_i_1 ;
  wire \n_0_d_out_int[28]_i_2 ;
  wire \n_0_d_out_int[29]_i_1 ;
  wire \n_0_d_out_int[29]_i_2 ;
  wire \n_0_d_out_int[2]_i_1 ;
  wire \n_0_d_out_int[2]_i_10 ;
  wire \n_0_d_out_int[2]_i_11 ;
  wire \n_0_d_out_int[2]_i_2 ;
  wire \n_0_d_out_int[2]_i_3 ;
  wire \n_0_d_out_int[2]_i_4 ;
  wire \n_0_d_out_int[2]_i_5 ;
  wire \n_0_d_out_int[2]_i_6 ;
  wire \n_0_d_out_int[2]_i_7 ;
  wire \n_0_d_out_int[2]_i_8 ;
  wire \n_0_d_out_int[2]_i_9 ;
  wire \n_0_d_out_int[30]_i_1 ;
  wire \n_0_d_out_int[30]_i_2 ;
  wire \n_0_d_out_int[31]_i_1 ;
  wire \n_0_d_out_int[31]_i_2 ;
  wire \n_0_d_out_int[31]_i_3 ;
  wire \n_0_d_out_int[31]_i_4 ;
  wire \n_0_d_out_int[31]_i_5 ;
  wire \n_0_d_out_int[31]_i_6 ;
  wire \n_0_d_out_int[31]_i_7 ;
  wire \n_0_d_out_int[31]_i_8 ;
  wire \n_0_d_out_int[32]_i_1 ;
  wire \n_0_d_out_int[32]_i_2 ;
  wire \n_0_d_out_int[32]_i_3 ;
  wire \n_0_d_out_int[32]_i_4 ;
  wire \n_0_d_out_int[33]_i_1 ;
  wire \n_0_d_out_int[33]_i_2 ;
  wire \n_0_d_out_int[33]_i_3 ;
  wire \n_0_d_out_int[33]_i_5 ;
  wire \n_0_d_out_int[33]_i_6 ;
  wire \n_0_d_out_int[34]_i_1 ;
  wire \n_0_d_out_int[34]_i_2 ;
  wire \n_0_d_out_int[34]_i_3 ;
  wire \n_0_d_out_int[34]_i_4 ;
  wire \n_0_d_out_int[34]_i_5 ;
  wire \n_0_d_out_int[34]_i_6 ;
  wire \n_0_d_out_int[35]_i_1 ;
  wire \n_0_d_out_int[35]_i_2 ;
  wire \n_0_d_out_int[36]_i_1 ;
  wire \n_0_d_out_int[36]_i_2 ;
  wire \n_0_d_out_int[37]_i_1 ;
  wire \n_0_d_out_int[37]_i_2 ;
  wire \n_0_d_out_int[38]_i_1 ;
  wire \n_0_d_out_int[38]_i_2 ;
  wire \n_0_d_out_int[39]_i_1 ;
  wire \n_0_d_out_int[39]_i_2 ;
  wire \n_0_d_out_int[39]_i_3 ;
  wire \n_0_d_out_int[39]_i_4 ;
  wire \n_0_d_out_int[39]_i_5 ;
  wire \n_0_d_out_int[39]_i_6 ;
  wire \n_0_d_out_int[39]_i_7 ;
  wire \n_0_d_out_int[3]_i_1 ;
  wire \n_0_d_out_int[3]_i_2 ;
  wire \n_0_d_out_int[40]_i_1 ;
  wire \n_0_d_out_int[40]_i_2 ;
  wire \n_0_d_out_int[40]_i_3 ;
  wire \n_0_d_out_int[40]_i_4 ;
  wire \n_0_d_out_int[40]_i_5 ;
  wire \n_0_d_out_int[41]_i_1 ;
  wire \n_0_d_out_int[41]_i_2 ;
  wire \n_0_d_out_int[41]_i_3 ;
  wire \n_0_d_out_int[41]_i_4 ;
  wire \n_0_d_out_int[41]_i_5 ;
  wire \n_0_d_out_int[41]_i_6 ;
  wire \n_0_d_out_int[42]_i_1 ;
  wire \n_0_d_out_int[42]_i_2 ;
  wire \n_0_d_out_int[42]_i_3 ;
  wire \n_0_d_out_int[42]_i_4 ;
  wire \n_0_d_out_int[42]_i_5 ;
  wire \n_0_d_out_int[43]_i_1 ;
  wire \n_0_d_out_int[43]_i_2 ;
  wire \n_0_d_out_int[43]_i_3 ;
  wire \n_0_d_out_int[43]_i_4 ;
  wire \n_0_d_out_int[44]_i_1 ;
  wire \n_0_d_out_int[44]_i_2 ;
  wire \n_0_d_out_int[45]_i_1 ;
  wire \n_0_d_out_int[45]_i_2 ;
  wire \n_0_d_out_int[46]_i_1 ;
  wire \n_0_d_out_int[46]_i_2 ;
  wire \n_0_d_out_int[47]_i_1 ;
  wire \n_0_d_out_int[47]_i_2 ;
  wire \n_0_d_out_int[47]_i_3 ;
  wire \n_0_d_out_int[47]_i_4 ;
  wire \n_0_d_out_int[47]_i_5 ;
  wire \n_0_d_out_int[47]_i_6 ;
  wire \n_0_d_out_int[47]_i_7 ;
  wire \n_0_d_out_int[48]_i_1 ;
  wire \n_0_d_out_int[48]_i_2 ;
  wire \n_0_d_out_int[48]_i_3 ;
  wire \n_0_d_out_int[48]_i_4 ;
  wire \n_0_d_out_int[48]_i_5 ;
  wire \n_0_d_out_int[48]_i_6 ;
  wire \n_0_d_out_int[48]_i_7 ;
  wire \n_0_d_out_int[49]_i_1 ;
  wire \n_0_d_out_int[49]_i_2 ;
  wire \n_0_d_out_int[49]_i_3 ;
  wire \n_0_d_out_int[49]_i_4 ;
  wire \n_0_d_out_int[49]_i_5 ;
  wire \n_0_d_out_int[49]_i_6 ;
  wire \n_0_d_out_int[4]_i_1 ;
  wire \n_0_d_out_int[4]_i_2 ;
  wire \n_0_d_out_int[50]_i_1 ;
  wire \n_0_d_out_int[50]_i_2 ;
  wire \n_0_d_out_int[50]_i_3 ;
  wire \n_0_d_out_int[50]_i_4 ;
  wire \n_0_d_out_int[50]_i_5 ;
  wire \n_0_d_out_int[50]_i_6 ;
  wire \n_0_d_out_int[50]_i_7 ;
  wire \n_0_d_out_int[50]_i_8 ;
  wire \n_0_d_out_int[51]_i_1 ;
  wire \n_0_d_out_int[51]_i_2 ;
  wire \n_0_d_out_int[52]_i_1 ;
  wire \n_0_d_out_int[52]_i_2 ;
  wire \n_0_d_out_int[53]_i_1 ;
  wire \n_0_d_out_int[53]_i_2 ;
  wire \n_0_d_out_int[54]_i_1 ;
  wire \n_0_d_out_int[54]_i_2 ;
  wire \n_0_d_out_int[55]_i_1 ;
  wire \n_0_d_out_int[55]_i_3 ;
  wire \n_0_d_out_int[55]_i_4 ;
  wire \n_0_d_out_int[55]_i_5 ;
  wire \n_0_d_out_int[55]_i_6 ;
  wire \n_0_d_out_int[55]_i_7 ;
  wire \n_0_d_out_int[56]_i_1 ;
  wire \n_0_d_out_int[56]_i_2 ;
  wire \n_0_d_out_int[56]_i_3 ;
  wire \n_0_d_out_int[56]_i_4 ;
  wire \n_0_d_out_int[56]_i_5 ;
  wire \n_0_d_out_int[56]_i_6 ;
  wire \n_0_d_out_int[56]_i_7 ;
  wire \n_0_d_out_int[57]_i_1 ;
  wire \n_0_d_out_int[57]_i_2 ;
  wire \n_0_d_out_int[57]_i_3 ;
  wire \n_0_d_out_int[57]_i_4 ;
  wire \n_0_d_out_int[58]_i_1 ;
  wire \n_0_d_out_int[58]_i_2 ;
  wire \n_0_d_out_int[58]_i_3 ;
  wire \n_0_d_out_int[58]_i_4 ;
  wire \n_0_d_out_int[59]_i_1 ;
  wire \n_0_d_out_int[59]_i_2 ;
  wire \n_0_d_out_int[5]_i_1 ;
  wire \n_0_d_out_int[5]_i_2 ;
  wire \n_0_d_out_int[60]_i_1 ;
  wire \n_0_d_out_int[60]_i_2 ;
  wire \n_0_d_out_int[61]_i_1 ;
  wire \n_0_d_out_int[61]_i_2 ;
  wire \n_0_d_out_int[62]_i_1 ;
  wire \n_0_d_out_int[62]_i_2 ;
  wire \n_0_d_out_int[63]_i_1 ;
  wire \n_0_d_out_int[63]_i_2 ;
  wire \n_0_d_out_int[63]_i_3 ;
  wire \n_0_d_out_int[63]_i_4 ;
  wire \n_0_d_out_int[6]_i_1 ;
  wire \n_0_d_out_int[6]_i_2 ;
  wire \n_0_d_out_int[7]_i_1 ;
  wire \n_0_d_out_int[7]_i_10 ;
  wire \n_0_d_out_int[7]_i_2 ;
  wire \n_0_d_out_int[7]_i_4 ;
  wire \n_0_d_out_int[7]_i_5 ;
  wire \n_0_d_out_int[7]_i_6 ;
  wire \n_0_d_out_int[7]_i_7 ;
  wire \n_0_d_out_int[7]_i_8 ;
  wire \n_0_d_out_int[7]_i_9 ;
  wire \n_0_d_out_int[8]_i_1 ;
  wire \n_0_d_out_int[8]_i_2 ;
  wire \n_0_d_out_int[8]_i_3 ;
  wire \n_0_d_out_int[8]_i_4 ;
  wire \n_0_d_out_int[8]_i_5 ;
  wire \n_0_d_out_int[8]_i_6 ;
  wire \n_0_d_out_int[9]_i_1 ;
  wire \n_0_d_out_int[9]_i_2 ;
  wire \n_0_d_out_int[9]_i_3 ;
  wire \n_0_d_out_int[9]_i_4 ;
  wire \n_0_d_out_int[9]_i_5 ;
  wire \n_0_d_out_int[9]_i_6 ;
  wire \n_0_d_out_int[9]_i_7 ;
  wire \n_0_d_out_int[9]_i_8 ;
  wire \n_0_data_avail_reg[7]_i_2 ;
  wire \n_0_data_avail_reg[7]_i_3 ;
  wire \n_0_data_bytes_ctrl[0]_i_1 ;
  wire \n_0_data_bytes_ctrl[1]_i_1 ;
  wire \n_0_data_bytes_ctrl[2]_i_1 ;
  wire \n_0_data_bytes_ctrl[3]_i_1 ;
  wire \n_0_data_bytes_ctrl[4]_i_1 ;
  wire \n_0_data_bytes_ctrl[5]_i_1 ;
  wire \n_0_data_bytes_ctrl[6]_i_1 ;
  wire \n_0_data_valid[7]_i_2 ;
  wire \n_0_decode/data_valid[0]_i_1 ;
  wire \n_0_decode/data_valid[1]_i_1 ;
  wire \n_0_decode/data_valid[2]_i_1 ;
  wire \n_0_decode/data_valid[3]_i_1 ;
  wire \n_0_decode/data_valid[4]_i_1 ;
  wire \n_0_decode/data_valid[5]_i_1 ;
  wire \n_0_decode/data_valid[6]_i_1 ;
  wire \n_0_decode/data_valid[7]_i_1 ;
  wire \n_0_decode/exceed_18bytes_i_1 ;
  wire \n_0_decode/exceed_length_type_i_1 ;
  wire \n_0_decode/exceed_min_length_i_1 ;
  wire \n_0_decode/number_of_bytes[3]_i_1 ;
  wire \n_0_decode/stats_length[0]_i_1 ;
  wire \n_0_decode/stats_length[1]_i_1 ;
  wire \n_0_decode/stats_length[2]_i_1 ;
  wire \n_0_decode/stop_wrap_around_i_1 ;
  wire \n_0_decode/terminate_control[2]_i_1 ;
  wire n_0_deferring_q_i_1;
  wire n_0_deferring_q_i_2;
  wire n_0_deferring_q_i_3;
  wire n_0_deferring_q_i_4;
  wire n_0_deferring_q_i_5;
  wire \n_0_dest_add[0]_i_2 ;
  wire \n_0_detect_link_fail/seq_cnt[0]_i_1 ;
  wire \n_0_detect_link_fail/seq_cnt[1]_i_1 ;
  wire \n_0_detect_link_fail/seq_cnt[2]_i_1 ;
  wire \n_0_detect_link_fail/seq_type_lower[0]_i_1 ;
  wire \n_0_detect_link_fail/seq_type_lower[1]_i_1 ;
  wire \n_0_detect_link_fail/seq_type_upper[0]_i_1 ;
  wire \n_0_detect_link_fail/seq_type_upper[1]_i_1 ;
  wire \n_0_detect_link_fail/sm_active_i_1 ;
  wire n_0_end_of_padding_i_2;
  wire n_0_end_of_padding_i_3;
  wire \n_0_error_code_reg[0]_i_2 ;
  wire \n_0_error_code_reg[0]_i_3 ;
  wire \n_0_error_code_reg[1]_i_2 ;
  wire \n_0_error_code_reg[1]_i_3 ;
  wire \n_0_error_code_reg[2]_i_2 ;
  wire \n_0_error_code_reg[2]_i_3 ;
  wire \n_0_error_code_reg[3]_i_2 ;
  wire \n_0_error_code_reg[3]_i_3 ;
  wire \n_0_error_code_reg[4]_i_2 ;
  wire \n_0_error_code_reg[4]_i_3 ;
  wire \n_0_error_code_reg[5]_i_2 ;
  wire \n_0_error_code_reg[5]_i_3 ;
  wire \n_0_error_code_reg[6]_i_2 ;
  wire \n_0_error_code_reg[6]_i_3 ;
  wire \n_0_error_code_reg[7]_i_2 ;
  wire \n_0_error_code_reg[7]_i_3 ;
  wire n_0_error_reg_i_1;
  wire n_0_error_reg_i_1__0;
  wire n_0_error_reg_i_2;
  wire n_0_error_reg_i_2__0;
  wire n_0_error_reg_i_3;
  wire n_0_exceed_normal_frame_i_1;
  wire n_0_exceed_normal_frame_i_10;
  wire n_0_exceed_normal_frame_i_11;
  wire n_0_exceed_normal_frame_i_12;
  wire n_0_exceed_normal_frame_i_13;
  wire n_0_exceed_normal_frame_i_14;
  wire n_0_exceed_normal_frame_i_15;
  wire n_0_exceed_normal_frame_i_16;
  wire n_0_exceed_normal_frame_i_17;
  wire n_0_exceed_normal_frame_i_18;
  wire n_0_exceed_normal_frame_i_19;
  wire n_0_exceed_normal_frame_i_20;
  wire n_0_exceed_normal_frame_i_21;
  wire n_0_exceed_normal_frame_i_22;
  wire n_0_exceed_normal_frame_i_23;
  wire n_0_exceed_normal_frame_i_24;
  wire n_0_exceed_normal_frame_i_25;
  wire n_0_exceed_normal_frame_i_26;
  wire n_0_exceed_normal_frame_i_27;
  wire n_0_exceed_normal_frame_i_28;
  wire n_0_exceed_normal_frame_i_29;
  wire n_0_exceed_normal_frame_i_3;
  wire n_0_exceed_normal_frame_i_30;
  wire n_0_exceed_normal_frame_i_31;
  wire n_0_exceed_normal_frame_i_32;
  wire n_0_exceed_normal_frame_i_4;
  wire n_0_exceed_normal_frame_i_6;
  wire n_0_exceed_normal_frame_i_7;
  wire n_0_exceed_normal_frame_i_8;
  wire n_0_exceed_normal_frame_i_9;
  wire n_0_exceed_normal_frame_reg_i_5;
  wire n_0_exceed_vlan_frame_i_1;
  wire n_0_exceed_vlan_frame_i_2;
  wire n_0_exceed_vlan_frame_i_3;
  wire n_0_fcs_error_i_1;
  wire n_0_feed_d1_i_1;
  wire n_0_flip_int_i_1;
  wire n_0_flip_int_i_3;
  wire n_0_flip_int_i_4;
  wire n_0_flip_int_i_5;
  wire n_0_flip_int_i_6;
  wire n_0_flip_int_i_7;
  wire n_0_flip_int_i_8;
  wire n_0_flip_save_i_1;
  wire \n_0_frame_byte_reg[0]_i_2 ;
  wire \n_0_frame_byte_reg[0]_i_3 ;
  wire \n_0_frame_byte_reg[13]_i_10 ;
  wire \n_0_frame_byte_reg[13]_i_11 ;
  wire \n_0_frame_byte_reg[13]_i_3 ;
  wire \n_0_frame_byte_reg[13]_i_4 ;
  wire \n_0_frame_byte_reg[13]_i_5 ;
  wire \n_0_frame_byte_reg[13]_i_6 ;
  wire \n_0_frame_byte_reg[13]_i_8 ;
  wire \n_0_frame_byte_reg[13]_i_9 ;
  wire \n_0_frame_byte_reg[14]_i_4 ;
  wire \n_0_frame_byte_reg[14]_i_6 ;
  wire \n_0_frame_byte_reg[14]_i_7 ;
  wire \n_0_frame_byte_reg[1]_i_10 ;
  wire \n_0_frame_byte_reg[1]_i_3 ;
  wire \n_0_frame_byte_reg[1]_i_4 ;
  wire \n_0_frame_byte_reg[1]_i_6 ;
  wire \n_0_frame_byte_reg[1]_i_7 ;
  wire \n_0_frame_byte_reg[1]_i_8 ;
  wire \n_0_frame_byte_reg[1]_i_9 ;
  wire \n_0_frame_byte_reg[5]_i_3 ;
  wire \n_0_frame_byte_reg[5]_i_4 ;
  wire \n_0_frame_byte_reg[5]_i_5 ;
  wire \n_0_frame_byte_reg[5]_i_7 ;
  wire \n_0_frame_byte_reg[9]_i_10 ;
  wire \n_0_frame_byte_reg[9]_i_11 ;
  wire \n_0_frame_byte_reg[9]_i_12 ;
  wire \n_0_frame_byte_reg[9]_i_3 ;
  wire \n_0_frame_byte_reg[9]_i_4 ;
  wire \n_0_frame_byte_reg[9]_i_5 ;
  wire \n_0_frame_byte_reg[9]_i_6 ;
  wire \n_0_frame_byte_reg[9]_i_8 ;
  wire \n_0_frame_byte_reg[9]_i_9 ;
  wire n_0_frame_da_muxed_i_1;
  wire n_0_frame_is_ctrl_i_1;
  wire n_0_frame_is_ctrl_i_2;
  wire n_0_frame_is_type_i_1;
  wire n_0_frame_is_vlan_i_1;
  wire n_0_frame_is_vlan_i_2;
  wire n_0_frame_is_vlan_i_2__0;
  wire n_0_frame_is_vlan_i_3;
  wire n_0_frame_is_vlan_i_3__0;
  wire n_0_frame_is_vlan_i_4;
  wire n_0_frame_is_vlan_i_4__0;
  wire n_0_frame_is_vlan_i_5;
  wire n_0_frame_len_error_stats_i_2;
  wire n_0_frame_len_error_stats_i_3;
  wire \n_0_frame_offset[2]_i_2 ;
  wire \n_0_full_bytes_ctrl[0]_i_1 ;
  wire \n_0_full_bytes_ctrl[1]_i_1 ;
  wire \n_0_full_bytes_ctrl[2]_i_1 ;
  wire \n_0_full_bytes_ctrl[3]_i_1 ;
  wire \n_0_full_bytes_ctrl[4]_i_1 ;
  wire \n_0_full_bytes_ctrl[5]_i_1 ;
  wire \n_0_full_bytes_ctrl[6]_i_1 ;
  wire \n_0_full_bytes_valid[0]_i_1 ;
  wire \n_0_full_bytes_valid[1]_i_1 ;
  wire \n_0_full_bytes_valid[2]_i_1 ;
  wire \n_0_full_bytes_valid[3]_i_1 ;
  wire \n_0_full_bytes_valid[4]_i_1 ;
  wire \n_0_full_bytes_valid[5]_i_1 ;
  wire \n_0_full_bytes_valid[6]_i_1 ;
  wire \n_0_full_bytes_valid[7]_i_1 ;
  wire n_0_good_frame_to_tx_i_1;
  wire \n_0_if_byte_counter[0]_i_1 ;
  wire \n_0_if_byte_counter[10]_i_1 ;
  wire \n_0_if_byte_counter[11]_i_1 ;
  wire \n_0_if_byte_counter[11]_i_3 ;
  wire \n_0_if_byte_counter[11]_i_4 ;
  wire \n_0_if_byte_counter[11]_i_5 ;
  wire \n_0_if_byte_counter[11]_i_6 ;
  wire \n_0_if_byte_counter[12]_i_1 ;
  wire \n_0_if_byte_counter[13]_i_1 ;
  wire \n_0_if_byte_counter[14]_i_1 ;
  wire \n_0_if_byte_counter[14]_i_2 ;
  wire \n_0_if_byte_counter[14]_i_3 ;
  wire \n_0_if_byte_counter[14]_i_4 ;
  wire \n_0_if_byte_counter[14]_i_5 ;
  wire \n_0_if_byte_counter[14]_i_7 ;
  wire \n_0_if_byte_counter[14]_i_8 ;
  wire \n_0_if_byte_counter[14]_i_9 ;
  wire \n_0_if_byte_counter[1]_i_1 ;
  wire \n_0_if_byte_counter[2]_i_1 ;
  wire \n_0_if_byte_counter[2]_i_3 ;
  wire \n_0_if_byte_counter[2]_i_4 ;
  wire \n_0_if_byte_counter[2]_i_5 ;
  wire \n_0_if_byte_counter[2]_i_6 ;
  wire \n_0_if_byte_counter[2]_i_7 ;
  wire \n_0_if_byte_counter[3]_i_1 ;
  wire \n_0_if_byte_counter[3]_i_2 ;
  wire \n_0_if_byte_counter[3]_i_3 ;
  wire \n_0_if_byte_counter[4]_i_1 ;
  wire \n_0_if_byte_counter[4]_i_2 ;
  wire \n_0_if_byte_counter[4]_i_3 ;
  wire \n_0_if_byte_counter[5]_i_1 ;
  wire \n_0_if_byte_counter[6]_i_1 ;
  wire \n_0_if_byte_counter[7]_i_1 ;
  wire \n_0_if_byte_counter[7]_i_3 ;
  wire \n_0_if_byte_counter[7]_i_4 ;
  wire \n_0_if_byte_counter[7]_i_5 ;
  wire \n_0_if_byte_counter[7]_i_6 ;
  wire \n_0_if_byte_counter[8]_i_1 ;
  wire \n_0_if_byte_counter[9]_i_1 ;
  wire \n_0_if_byte_counter_reg[11]_i_2 ;
  wire \n_0_if_byte_counter_reg[2]_i_2 ;
  wire \n_0_if_byte_counter_reg[7]_i_2 ;
  wire \n_0_ifg_control_inst/eof_during_pad_i_1 ;
  wire \n_0_ifg_control_inst/frame_offset[0]_i_1 ;
  wire \n_0_ifg_control_inst/frame_offset[1]_i_1 ;
  wire \n_0_ifg_control_inst/frame_offset[2]_i_1 ;
  wire \n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[0]_i_1 ;
  wire \n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[1]_i_1 ;
  wire \n_0_ifg_control_inst/ifg_calc/current_dic_value[0]_i_1 ;
  wire \n_0_ifg_control_inst/ifg_calc/current_dic_value[1]_i_1 ;
  wire \n_0_ifg_control_inst/ifg_counter/count[8]_i_1 ;
  wire n_0_ifg_lower_ok_i_10;
  wire n_0_ifg_lower_ok_i_2;
  wire n_0_ifg_lower_ok_i_3;
  wire n_0_ifg_lower_ok_i_4;
  wire n_0_ifg_lower_ok_i_5;
  wire n_0_ifg_lower_ok_i_6;
  wire n_0_ifg_lower_ok_i_7;
  wire n_0_ifg_lower_ok_i_8;
  wire n_0_ifg_lower_ok_i_9;
  wire n_0_ifg_upper_ok_i_10;
  wire n_0_ifg_upper_ok_i_2;
  wire n_0_ifg_upper_ok_i_3;
  wire n_0_ifg_upper_ok_i_4;
  wire n_0_ifg_upper_ok_i_5;
  wire n_0_ifg_upper_ok_i_6;
  wire n_0_ifg_upper_ok_i_7;
  wire n_0_ifg_upper_ok_i_8;
  wire n_0_ifg_upper_ok_i_9;
  wire n_0_in_frame_reg_i_1;
  wire \n_0_is_data_d1[0]_i_2 ;
  wire \n_0_is_data_d1[2]_i_2 ;
  wire \n_0_is_data_d1[6]_i_2 ;
  wire \n_0_is_data_d1[7]_i_2 ;
  wire \n_0_is_data_d1[7]_i_3 ;
  wire n_0_is_error_d1_i_2;
  wire n_0_is_error_d1_i_3;
  wire \n_0_is_pad_d1[0]_i_2 ;
  wire \n_0_is_pad_d1[0]_i_3 ;
  wire \n_0_is_pad_d1[1]_i_2 ;
  wire \n_0_is_pad_d1[2]_i_2 ;
  wire \n_0_is_pad_d1[3]_i_2 ;
  wire \n_0_is_pad_d1[4]_i_2 ;
  wire \n_0_is_pad_d1[5]_i_2 ;
  wire \n_0_is_pad_d1[6]_i_2 ;
  wire \n_0_is_pad_d1[7]_i_2 ;
  wire \n_0_is_pad_d1[7]_i_3 ;
  wire \n_0_is_pause_d1[7]_i_2 ;
  wire \n_0_is_pause_d1[7]_i_3 ;
  wire \n_0_is_pause_d1[7]_i_4 ;
  wire \n_0_is_pause_d1[7]_i_5 ;
  wire n_0_is_start_d1_i_1;
  wire n_0_is_start_d1_i_2;
  wire n_0_is_start_d1_i_3;
  wire n_0_is_start_d1_i_4;
  wire n_0_is_start_d1_i_5;
  wire \n_0_is_terminate_d1[0]_i_2 ;
  wire \n_0_is_terminate_d1[0]_i_3 ;
  wire \n_0_is_terminate_d1[1]_i_2 ;
  wire \n_0_is_terminate_d1[3]_i_2 ;
  wire \n_0_is_terminate_d1[3]_i_3 ;
  wire \n_0_is_terminate_d1[4]_i_2 ;
  wire \n_0_is_terminate_d1[5]_i_2 ;
  wire \n_0_is_terminate_d1[5]_i_3 ;
  wire \n_0_is_terminate_d1[6]_i_2 ;
  wire \n_0_is_terminate_d1[6]_i_3 ;
  wire \n_0_is_terminate_d1[6]_i_4 ;
  wire \n_0_is_terminate_d1[7]_i_10 ;
  wire \n_0_is_terminate_d1[7]_i_2 ;
  wire \n_0_is_terminate_d1[7]_i_3 ;
  wire \n_0_is_terminate_d1[7]_i_4 ;
  wire \n_0_is_terminate_d1[7]_i_5 ;
  wire \n_0_is_terminate_d1[7]_i_6 ;
  wire \n_0_is_terminate_d1[7]_i_7 ;
  wire \n_0_is_terminate_d1[7]_i_8 ;
  wire \n_0_is_terminate_d1[7]_i_9 ;
  wire n_0_is_underrun_i_2;
  wire n_0_is_underrun_i_3;
  wire n_0_is_underrun_i_4;
  wire \n_0_last_bytes_reg[0]_i_2 ;
  wire \n_0_last_bytes_reg[1]_i_2 ;
  wire \n_0_last_bytes_reg[1]_i_3 ;
  wire \n_0_last_bytes_reg[2]_i_1 ;
  wire \n_0_last_bytes_reg[2]_i_2 ;
  wire \n_0_last_data[0]_i_1 ;
  wire \n_0_last_data[10]_i_1 ;
  wire \n_0_last_data[11]_i_1 ;
  wire \n_0_last_data[12]_i_1 ;
  wire \n_0_last_data[13]_i_1 ;
  wire \n_0_last_data[14]_i_1 ;
  wire \n_0_last_data[15]_i_1 ;
  wire \n_0_last_data[16]_i_1 ;
  wire \n_0_last_data[17]_i_1 ;
  wire \n_0_last_data[18]_i_1 ;
  wire \n_0_last_data[19]_i_1 ;
  wire \n_0_last_data[1]_i_1 ;
  wire \n_0_last_data[20]_i_1 ;
  wire \n_0_last_data[21]_i_1 ;
  wire \n_0_last_data[22]_i_1 ;
  wire \n_0_last_data[23]_i_1 ;
  wire \n_0_last_data[24]_i_1 ;
  wire \n_0_last_data[25]_i_1 ;
  wire \n_0_last_data[26]_i_1 ;
  wire \n_0_last_data[27]_i_1 ;
  wire \n_0_last_data[28]_i_1 ;
  wire \n_0_last_data[29]_i_1 ;
  wire \n_0_last_data[2]_i_1 ;
  wire \n_0_last_data[30]_i_1 ;
  wire \n_0_last_data[31]_i_1 ;
  wire \n_0_last_data[32]_i_1 ;
  wire \n_0_last_data[33]_i_1 ;
  wire \n_0_last_data[34]_i_1 ;
  wire \n_0_last_data[35]_i_1 ;
  wire \n_0_last_data[36]_i_1 ;
  wire \n_0_last_data[37]_i_1 ;
  wire \n_0_last_data[38]_i_1 ;
  wire \n_0_last_data[39]_i_1 ;
  wire \n_0_last_data[3]_i_1 ;
  wire \n_0_last_data[40]_i_1 ;
  wire \n_0_last_data[41]_i_1 ;
  wire \n_0_last_data[42]_i_1 ;
  wire \n_0_last_data[43]_i_1 ;
  wire \n_0_last_data[44]_i_1 ;
  wire \n_0_last_data[45]_i_1 ;
  wire \n_0_last_data[46]_i_1 ;
  wire \n_0_last_data[47]_i_1 ;
  wire \n_0_last_data[4]_i_1 ;
  wire \n_0_last_data[55]_i_1 ;
  wire \n_0_last_data[5]_i_1 ;
  wire \n_0_last_data[6]_i_1 ;
  wire \n_0_last_data[7]_i_1 ;
  wire \n_0_last_data[8]_i_1 ;
  wire \n_0_last_data[9]_i_1 ;
  wire \n_0_last_data_delay_reg[6]_srl7_i_1 ;
  wire \n_0_last_seq_type[1]_i_1 ;
  wire n_0_length_match_i_4;
  wire n_0_length_match_i_5;
  wire n_0_length_match_i_6;
  wire n_0_length_match_i_7;
  wire n_0_length_match_i_8;
  wire n_0_length_match_reg1_i_1;
  wire n_0_length_match_reg1_i_2;
  wire n_0_length_match_reg_i_3;
  wire n_0_less_than_10bytes_i_2;
  wire n_0_less_than_10bytes_i_3;
  wire n_0_load_max_count_i_1;
  wire n_0_local_failure_i_1;
  wire n_0_local_failure_i_3;
  wire \n_0_max_count[0]_i_1 ;
  wire \n_0_max_count[0]_i_3 ;
  wire \n_0_max_count[0]_i_4 ;
  wire \n_0_max_count[0]_i_5 ;
  wire \n_0_max_count[0]_i_6 ;
  wire \n_0_max_count[0]_i_7 ;
  wire \n_0_max_count[4]_i_2 ;
  wire \n_0_max_count[4]_i_3 ;
  wire \n_0_max_count[4]_i_4 ;
  wire \n_0_max_count[4]_i_5 ;
  wire \n_0_max_count[8]_i_2 ;
  wire \n_0_max_count[8]_i_3 ;
  wire \n_0_max_count[8]_i_4 ;
  wire \n_0_max_count[8]_i_5 ;
  wire n_0_max_count_enable_i_1;
  wire n_0_max_count_enable_i_2;
  wire \n_0_max_count_reg[0]_i_2 ;
  wire \n_0_max_count_reg[4]_i_1 ;
  wire n_0_max_pkt_len_reached_i_1;
  wire n_0_max_pkt_len_reached_i_2;
  wire n_0_max_pkt_len_reached_i_3;
  wire n_0_max_pkt_reg_i_1;
  wire n_0_mtusize_limit_exceeded_int_i_1;
  wire n_0_mtusize_limit_exceeded_int_i_102;
  wire n_0_mtusize_limit_exceeded_int_i_103;
  wire n_0_mtusize_limit_exceeded_int_i_104;
  wire n_0_mtusize_limit_exceeded_int_i_105;
  wire n_0_mtusize_limit_exceeded_int_i_106;
  wire n_0_mtusize_limit_exceeded_int_i_107;
  wire n_0_mtusize_limit_exceeded_int_i_108;
  wire n_0_mtusize_limit_exceeded_int_i_109;
  wire n_0_mtusize_limit_exceeded_int_i_110;
  wire n_0_mtusize_limit_exceeded_int_i_111;
  wire n_0_mtusize_limit_exceeded_int_i_112;
  wire n_0_mtusize_limit_exceeded_int_i_113;
  wire n_0_mtusize_limit_exceeded_int_i_114;
  wire n_0_mtusize_limit_exceeded_int_i_115;
  wire n_0_mtusize_limit_exceeded_int_i_116;
  wire n_0_mtusize_limit_exceeded_int_i_118;
  wire n_0_mtusize_limit_exceeded_int_i_119;
  wire n_0_mtusize_limit_exceeded_int_i_120;
  wire n_0_mtusize_limit_exceeded_int_i_121;
  wire n_0_mtusize_limit_exceeded_int_i_125;
  wire n_0_mtusize_limit_exceeded_int_i_127;
  wire n_0_mtusize_limit_exceeded_int_i_128;
  wire n_0_mtusize_limit_exceeded_int_i_129;
  wire n_0_mtusize_limit_exceeded_int_i_13;
  wire n_0_mtusize_limit_exceeded_int_i_130;
  wire n_0_mtusize_limit_exceeded_int_i_131;
  wire n_0_mtusize_limit_exceeded_int_i_132;
  wire n_0_mtusize_limit_exceeded_int_i_133;
  wire n_0_mtusize_limit_exceeded_int_i_134;
  wire n_0_mtusize_limit_exceeded_int_i_14;
  wire n_0_mtusize_limit_exceeded_int_i_15;
  wire n_0_mtusize_limit_exceeded_int_i_17;
  wire n_0_mtusize_limit_exceeded_int_i_18;
  wire n_0_mtusize_limit_exceeded_int_i_19;
  wire n_0_mtusize_limit_exceeded_int_i_2;
  wire n_0_mtusize_limit_exceeded_int_i_20;
  wire n_0_mtusize_limit_exceeded_int_i_24;
  wire n_0_mtusize_limit_exceeded_int_i_25;
  wire n_0_mtusize_limit_exceeded_int_i_26;
  wire n_0_mtusize_limit_exceeded_int_i_27;
  wire n_0_mtusize_limit_exceeded_int_i_28;
  wire n_0_mtusize_limit_exceeded_int_i_29;
  wire n_0_mtusize_limit_exceeded_int_i_30;
  wire n_0_mtusize_limit_exceeded_int_i_31;
  wire n_0_mtusize_limit_exceeded_int_i_33;
  wire n_0_mtusize_limit_exceeded_int_i_34;
  wire n_0_mtusize_limit_exceeded_int_i_35;
  wire n_0_mtusize_limit_exceeded_int_i_36;
  wire n_0_mtusize_limit_exceeded_int_i_37;
  wire n_0_mtusize_limit_exceeded_int_i_38;
  wire n_0_mtusize_limit_exceeded_int_i_39;
  wire n_0_mtusize_limit_exceeded_int_i_4;
  wire n_0_mtusize_limit_exceeded_int_i_40;
  wire n_0_mtusize_limit_exceeded_int_i_42;
  wire n_0_mtusize_limit_exceeded_int_i_43;
  wire n_0_mtusize_limit_exceeded_int_i_44;
  wire n_0_mtusize_limit_exceeded_int_i_45;
  wire n_0_mtusize_limit_exceeded_int_i_49;
  wire n_0_mtusize_limit_exceeded_int_i_50;
  wire n_0_mtusize_limit_exceeded_int_i_51;
  wire n_0_mtusize_limit_exceeded_int_i_52;
  wire n_0_mtusize_limit_exceeded_int_i_60;
  wire n_0_mtusize_limit_exceeded_int_i_61;
  wire n_0_mtusize_limit_exceeded_int_i_62;
  wire n_0_mtusize_limit_exceeded_int_i_63;
  wire n_0_mtusize_limit_exceeded_int_i_64;
  wire n_0_mtusize_limit_exceeded_int_i_65;
  wire n_0_mtusize_limit_exceeded_int_i_66;
  wire n_0_mtusize_limit_exceeded_int_i_67;
  wire n_0_mtusize_limit_exceeded_int_i_68;
  wire n_0_mtusize_limit_exceeded_int_i_69;
  wire n_0_mtusize_limit_exceeded_int_i_7;
  wire n_0_mtusize_limit_exceeded_int_i_70;
  wire n_0_mtusize_limit_exceeded_int_i_71;
  wire n_0_mtusize_limit_exceeded_int_i_72;
  wire n_0_mtusize_limit_exceeded_int_i_73;
  wire n_0_mtusize_limit_exceeded_int_i_74;
  wire n_0_mtusize_limit_exceeded_int_i_75;
  wire n_0_mtusize_limit_exceeded_int_i_77;
  wire n_0_mtusize_limit_exceeded_int_i_8;
  wire n_0_mtusize_limit_exceeded_int_i_81;
  wire n_0_mtusize_limit_exceeded_int_i_82;
  wire n_0_mtusize_limit_exceeded_int_i_83;
  wire n_0_mtusize_limit_exceeded_int_i_84;
  wire n_0_mtusize_limit_exceeded_int_i_86;
  wire n_0_mtusize_limit_exceeded_int_i_87;
  wire n_0_mtusize_limit_exceeded_int_i_88;
  wire n_0_mtusize_limit_exceeded_int_i_89;
  wire n_0_mtusize_limit_exceeded_int_i_9;
  wire n_0_mtusize_limit_exceeded_int_i_90;
  wire n_0_mtusize_limit_exceeded_int_i_91;
  wire n_0_mtusize_limit_exceeded_int_i_92;
  wire n_0_mtusize_limit_exceeded_int_i_93;
  wire n_0_mtusize_limit_exceeded_int_i_94;
  wire n_0_mtusize_limit_exceeded_int_i_95;
  wire n_0_mtusize_limit_exceeded_int_reg_i_101;
  wire n_0_mtusize_limit_exceeded_int_reg_i_117;
  wire n_0_mtusize_limit_exceeded_int_reg_i_12;
  wire n_0_mtusize_limit_exceeded_int_reg_i_16;
  wire n_0_mtusize_limit_exceeded_int_reg_i_22;
  wire n_0_mtusize_limit_exceeded_int_reg_i_23;
  wire n_0_mtusize_limit_exceeded_int_reg_i_32;
  wire n_0_mtusize_limit_exceeded_int_reg_i_41;
  wire n_0_mtusize_limit_exceeded_int_reg_i_47;
  wire n_0_mtusize_limit_exceeded_int_reg_i_48;
  wire n_0_mtusize_limit_exceeded_int_reg_i_53;
  wire n_0_mtusize_limit_exceeded_int_reg_i_6;
  wire n_0_mtusize_limit_exceeded_int_reg_i_78;
  wire n_0_mtusize_limit_exceeded_int_reg_i_79;
  wire n_0_mtusize_limit_exceeded_int_reg_i_80;
  wire n_0_mtusize_limit_exceeded_int_reg_i_85;
  wire n_0_mtusize_limit_exceeded_int_reg_i_96;
  wire n_0_multicast_i_1;
  wire n_0_multicast_i_10;
  wire n_0_multicast_i_11;
  wire n_0_multicast_i_3;
  wire n_0_multicast_i_4;
  wire n_0_multicast_i_5;
  wire n_0_multicast_i_6;
  wire n_0_multicast_i_7;
  wire n_0_multicast_i_8;
  wire n_0_multicast_i_9;
  wire n_0_multicast_match_i_1;
  wire n_0_multicast_pause_i_10;
  wire n_0_multicast_pause_i_2;
  wire n_0_multicast_pause_i_3;
  wire n_0_multicast_pause_i_4;
  wire n_0_multicast_pause_i_5;
  wire n_0_multicast_pause_i_6;
  wire n_0_multicast_pause_i_7;
  wire n_0_multicast_pause_i_8;
  wire n_0_multicast_pause_i_9;
  wire n_0_mux_control_i_2;
  wire \n_0_number_of_bytes[0]_i_1 ;
  wire \n_0_number_of_bytes[0]_i_2 ;
  wire \n_0_number_of_bytes[0]_i_3 ;
  wire \n_0_number_of_bytes[1]_i_1 ;
  wire \n_0_number_of_bytes[1]_i_2 ;
  wire \n_0_number_of_bytes[2]_i_1 ;
  wire n_0_out_of_bounds_error_int_i_1;
  wire n_0_padding_i_1;
  wire \n_0_pause_count[0]_i_1 ;
  wire \n_0_pause_count[0]_i_3 ;
  wire \n_0_pause_count[0]_i_4 ;
  wire \n_0_pause_count[0]_i_5 ;
  wire \n_0_pause_count[0]_i_6 ;
  wire \n_0_pause_count[0]_i_7 ;
  wire \n_0_pause_count[12]_i_2 ;
  wire \n_0_pause_count[12]_i_3 ;
  wire \n_0_pause_count[12]_i_4 ;
  wire \n_0_pause_count[12]_i_5 ;
  wire \n_0_pause_count[4]_i_2 ;
  wire \n_0_pause_count[4]_i_3 ;
  wire \n_0_pause_count[4]_i_4 ;
  wire \n_0_pause_count[4]_i_5 ;
  wire \n_0_pause_count[8]_i_2 ;
  wire \n_0_pause_count[8]_i_3 ;
  wire \n_0_pause_count[8]_i_4 ;
  wire \n_0_pause_count[8]_i_5 ;
  wire \n_0_pause_count_reg[0]_i_2 ;
  wire \n_0_pause_count_reg[4]_i_1 ;
  wire \n_0_pause_count_reg[8]_i_1 ;
  wire n_0_pause_crc_reg_i_1;
  wire \n_0_pause_data_count[1]_i_3 ;
  wire \n_0_pause_data_count[2]_i_2 ;
  wire \n_0_pause_data_count[2]_i_3 ;
  wire n_0_pause_opcode_int_i_1;
  wire n_0_pause_opcode_int_i_2;
  wire \n_0_pause_quanta[0]_i_1 ;
  wire \n_0_pause_quanta[1]_i_1 ;
  wire \n_0_pause_quanta[2]_i_1 ;
  wire n_0_pause_req_int_i_1;
  wire n_0_pause_req_reg_i_1;
  wire n_0_pause_stats_update_i_1;
  wire n_0_pause_status_int_i_1;
  wire n_0_pause_status_int_i_3;
  wire n_0_pause_status_int_i_4;
  wire n_0_pause_status_int_i_5;
  wire n_0_pause_tx_scheduled_i_1;
  wire \n_0_pause_value[15]_i_1 ;
  wire \n_0_pause_value[15]_i_2 ;
  wire \n_0_preamble_reg[55]_i_1 ;
  wire \n_0_preamble_reg[55]_i_4 ;
  wire n_0_prefixed_en_qualify_i_1;
  wire n_0_prefixed_en_qualify_i_3;
  wire n_0_receive_error_i_1;
  wire n_0_receive_error_i_2;
  wire \n_0_reg1[0]_i_1 ;
  wire \n_0_reg1[0]_i_1__0 ;
  wire \n_0_reg1[0]_i_2 ;
  wire \n_0_reg1[0]_i_2__0 ;
  wire \n_0_reg1[0]_i_3 ;
  wire \n_0_reg1[0]_i_4 ;
  wire \n_0_reg1[0]_i_5 ;
  wire \n_0_reg1[10]_i_1 ;
  wire \n_0_reg1[10]_i_1__0 ;
  wire \n_0_reg1[10]_i_2 ;
  wire \n_0_reg1[10]_i_2__0 ;
  wire \n_0_reg1[10]_i_3 ;
  wire \n_0_reg1[11]_i_1 ;
  wire \n_0_reg1[11]_i_1__0 ;
  wire \n_0_reg1[11]_i_2 ;
  wire \n_0_reg1[11]_i_2__0 ;
  wire \n_0_reg1[11]_i_3 ;
  wire \n_0_reg1[11]_i_3__0 ;
  wire \n_0_reg1[12]_i_1 ;
  wire \n_0_reg1[12]_i_1__0 ;
  wire \n_0_reg1[12]_i_2 ;
  wire \n_0_reg1[12]_i_2__0 ;
  wire \n_0_reg1[12]_i_3 ;
  wire \n_0_reg1[12]_i_3__0 ;
  wire \n_0_reg1[12]_i_4 ;
  wire \n_0_reg1[13]_i_1 ;
  wire \n_0_reg1[13]_i_1__0 ;
  wire \n_0_reg1[13]_i_2 ;
  wire \n_0_reg1[13]_i_2__0 ;
  wire \n_0_reg1[13]_i_3 ;
  wire \n_0_reg1[13]_i_3__0 ;
  wire \n_0_reg1[13]_i_4 ;
  wire \n_0_reg1[14]_i_1 ;
  wire \n_0_reg1[14]_i_1__0 ;
  wire \n_0_reg1[14]_i_2 ;
  wire \n_0_reg1[14]_i_2__0 ;
  wire \n_0_reg1[15]_i_1 ;
  wire \n_0_reg1[15]_i_1__0 ;
  wire \n_0_reg1[15]_i_2 ;
  wire \n_0_reg1[15]_i_2__0 ;
  wire \n_0_reg1[15]_i_3 ;
  wire \n_0_reg1[15]_i_3__0 ;
  wire \n_0_reg1[15]_i_4 ;
  wire \n_0_reg1[16]_i_1 ;
  wire \n_0_reg1[16]_i_1__0 ;
  wire \n_0_reg1[16]_i_2 ;
  wire \n_0_reg1[16]_i_2__0 ;
  wire \n_0_reg1[16]_i_3 ;
  wire \n_0_reg1[17]_i_1 ;
  wire \n_0_reg1[17]_i_1__0 ;
  wire \n_0_reg1[17]_i_2 ;
  wire \n_0_reg1[17]_i_2__0 ;
  wire \n_0_reg1[17]_i_3 ;
  wire \n_0_reg1[18]_i_1 ;
  wire \n_0_reg1[18]_i_1__0 ;
  wire \n_0_reg1[18]_i_2 ;
  wire \n_0_reg1[18]_i_2__0 ;
  wire \n_0_reg1[18]_i_3 ;
  wire \n_0_reg1[18]_i_3__0 ;
  wire \n_0_reg1[19]_i_1 ;
  wire \n_0_reg1[19]_i_1__0 ;
  wire \n_0_reg1[19]_i_2 ;
  wire \n_0_reg1[19]_i_2__0 ;
  wire \n_0_reg1[19]_i_3 ;
  wire \n_0_reg1[19]_i_3__0 ;
  wire \n_0_reg1[19]_i_4 ;
  wire \n_0_reg1[1]_i_1 ;
  wire \n_0_reg1[1]_i_1__0 ;
  wire \n_0_reg1[1]_i_2 ;
  wire \n_0_reg1[1]_i_2__0 ;
  wire \n_0_reg1[1]_i_3 ;
  wire \n_0_reg1[1]_i_3__0 ;
  wire \n_0_reg1[20]_i_1 ;
  wire \n_0_reg1[20]_i_1__0 ;
  wire \n_0_reg1[20]_i_2 ;
  wire \n_0_reg1[20]_i_2__0 ;
  wire \n_0_reg1[21]_i_1 ;
  wire \n_0_reg1[21]_i_1__0 ;
  wire \n_0_reg1[21]_i_2 ;
  wire \n_0_reg1[21]_i_2__0 ;
  wire \n_0_reg1[21]_i_3 ;
  wire \n_0_reg1[21]_i_3__0 ;
  wire \n_0_reg1[21]_i_4 ;
  wire \n_0_reg1[21]_i_4__0 ;
  wire \n_0_reg1[22]_i_1 ;
  wire \n_0_reg1[22]_i_1__0 ;
  wire \n_0_reg1[22]_i_2 ;
  wire \n_0_reg1[22]_i_2__0 ;
  wire \n_0_reg1[22]_i_3 ;
  wire \n_0_reg1[22]_i_3__0 ;
  wire \n_0_reg1[22]_i_4 ;
  wire \n_0_reg1[23]_i_1 ;
  wire \n_0_reg1[23]_i_1__0 ;
  wire \n_0_reg1[23]_i_2 ;
  wire \n_0_reg1[23]_i_2__0 ;
  wire \n_0_reg1[23]_i_3 ;
  wire \n_0_reg1[23]_i_3__0 ;
  wire \n_0_reg1[23]_i_4 ;
  wire \n_0_reg1[24]_i_1 ;
  wire \n_0_reg1[24]_i_1__0 ;
  wire \n_0_reg1[24]_i_2 ;
  wire \n_0_reg1[24]_i_2__0 ;
  wire \n_0_reg1[24]_i_3 ;
  wire \n_0_reg1[24]_i_3__0 ;
  wire \n_0_reg1[25]_i_1 ;
  wire \n_0_reg1[25]_i_1__0 ;
  wire \n_0_reg1[25]_i_2 ;
  wire \n_0_reg1[25]_i_2__0 ;
  wire \n_0_reg1[25]_i_3 ;
  wire \n_0_reg1[25]_i_3__0 ;
  wire \n_0_reg1[26]_i_1 ;
  wire \n_0_reg1[26]_i_1__0 ;
  wire \n_0_reg1[26]_i_2 ;
  wire \n_0_reg1[26]_i_2__0 ;
  wire \n_0_reg1[26]_i_3 ;
  wire \n_0_reg1[26]_i_3__0 ;
  wire \n_0_reg1[26]_i_4 ;
  wire \n_0_reg1[27]_i_1 ;
  wire \n_0_reg1[27]_i_1__0 ;
  wire \n_0_reg1[27]_i_2 ;
  wire \n_0_reg1[27]_i_2__0 ;
  wire \n_0_reg1[27]_i_3 ;
  wire \n_0_reg1[27]_i_4 ;
  wire \n_0_reg1[27]_i_5 ;
  wire \n_0_reg1[28]_i_1 ;
  wire \n_0_reg1[28]_i_1__0 ;
  wire \n_0_reg1[28]_i_2 ;
  wire \n_0_reg1[28]_i_2__0 ;
  wire \n_0_reg1[28]_i_3 ;
  wire \n_0_reg1[28]_i_3__0 ;
  wire \n_0_reg1[28]_i_4 ;
  wire \n_0_reg1[28]_i_4__0 ;
  wire \n_0_reg1[29]_i_1 ;
  wire \n_0_reg1[29]_i_1__0 ;
  wire \n_0_reg1[29]_i_2 ;
  wire \n_0_reg1[29]_i_2__0 ;
  wire \n_0_reg1[29]_i_3 ;
  wire \n_0_reg1[29]_i_3__0 ;
  wire \n_0_reg1[29]_i_4 ;
  wire \n_0_reg1[2]_i_1 ;
  wire \n_0_reg1[2]_i_1__0 ;
  wire \n_0_reg1[2]_i_2 ;
  wire \n_0_reg1[2]_i_2__0 ;
  wire \n_0_reg1[2]_i_3 ;
  wire \n_0_reg1[30]_i_1 ;
  wire \n_0_reg1[30]_i_1__0 ;
  wire \n_0_reg1[30]_i_2 ;
  wire \n_0_reg1[30]_i_2__0 ;
  wire \n_0_reg1[30]_i_3 ;
  wire \n_0_reg1[30]_i_3__0 ;
  wire \n_0_reg1[30]_i_4 ;
  wire \n_0_reg1[30]_i_4__0 ;
  wire \n_0_reg1[31]_i_1 ;
  wire \n_0_reg1[31]_i_1__0 ;
  wire \n_0_reg1[31]_i_2 ;
  wire \n_0_reg1[31]_i_2__0 ;
  wire \n_0_reg1[31]_i_3 ;
  wire \n_0_reg1[31]_i_3__0 ;
  wire \n_0_reg1[31]_i_4 ;
  wire \n_0_reg1[31]_i_4__0 ;
  wire \n_0_reg1[31]_i_5 ;
  wire \n_0_reg1[31]_i_5__0 ;
  wire \n_0_reg1[3]_i_1 ;
  wire \n_0_reg1[3]_i_1__0 ;
  wire \n_0_reg1[3]_i_2 ;
  wire \n_0_reg1[3]_i_2__0 ;
  wire \n_0_reg1[3]_i_3 ;
  wire \n_0_reg1[3]_i_3__0 ;
  wire \n_0_reg1[4]_i_1 ;
  wire \n_0_reg1[4]_i_1__0 ;
  wire \n_0_reg1[4]_i_2 ;
  wire \n_0_reg1[4]_i_2__0 ;
  wire \n_0_reg1[4]_i_3 ;
  wire \n_0_reg1[4]_i_3__0 ;
  wire \n_0_reg1[5]_i_1 ;
  wire \n_0_reg1[5]_i_1__0 ;
  wire \n_0_reg1[5]_i_2 ;
  wire \n_0_reg1[5]_i_2__0 ;
  wire \n_0_reg1[5]_i_3 ;
  wire \n_0_reg1[5]_i_3__0 ;
  wire \n_0_reg1[6]_i_1 ;
  wire \n_0_reg1[6]_i_1__0 ;
  wire \n_0_reg1[6]_i_2 ;
  wire \n_0_reg1[6]_i_2__0 ;
  wire \n_0_reg1[6]_i_3 ;
  wire \n_0_reg1[6]_i_4 ;
  wire \n_0_reg1[7]_i_1 ;
  wire \n_0_reg1[7]_i_1__0 ;
  wire \n_0_reg1[7]_i_2 ;
  wire \n_0_reg1[7]_i_2__0 ;
  wire \n_0_reg1[7]_i_3 ;
  wire \n_0_reg1[7]_i_3__0 ;
  wire \n_0_reg1[7]_i_4 ;
  wire \n_0_reg1[8]_i_1 ;
  wire \n_0_reg1[8]_i_1__0 ;
  wire \n_0_reg1[8]_i_2 ;
  wire \n_0_reg1[8]_i_2__0 ;
  wire \n_0_reg1[8]_i_3 ;
  wire \n_0_reg1[9]_i_1 ;
  wire \n_0_reg1[9]_i_1__0 ;
  wire \n_0_reg1[9]_i_2 ;
  wire \n_0_reg1[9]_i_2__0 ;
  wire \n_0_reg1[9]_i_3 ;
  wire \n_0_reg1[9]_i_3__0 ;
  wire \n_0_reg2[13]_i_2 ;
  wire \n_0_reg2[14]_i_2 ;
  wire \n_0_reg2[16]_i_2 ;
  wire \n_0_reg2[23]_i_2 ;
  wire \n_0_reg2[23]_i_3 ;
  wire \n_0_reg2[24]_i_2 ;
  wire \n_0_reg2[26]_i_2 ;
  wire \n_0_reg2[27]_i_2 ;
  wire \n_0_reg2[27]_i_3 ;
  wire \n_0_reg2[28]_i_2 ;
  wire \n_0_reg2[28]_i_3 ;
  wire \n_0_reg2[29]_i_2 ;
  wire \n_0_reg2[29]_i_3 ;
  wire \n_0_reg2[30]_i_2 ;
  wire \n_0_reg2[31]_i_1 ;
  wire \n_0_reg_next_terminate[0]_i_1 ;
  wire \n_0_reg_next_terminate[0]_i_2 ;
  wire \n_0_reg_next_terminate[0]_i_3 ;
  wire \n_0_reg_next_terminate[0]_i_4 ;
  wire \n_0_reg_next_terminate[0]_i_5 ;
  wire \n_0_reg_next_terminate[1]_i_1 ;
  wire \n_0_reg_next_terminate[1]_i_2 ;
  wire \n_0_reg_next_terminate[1]_i_3 ;
  wire \n_0_reg_next_terminate[1]_i_4 ;
  wire \n_0_reg_next_terminate[2]_i_1 ;
  wire \n_0_reg_next_terminate[2]_i_2 ;
  wire \n_0_reg_next_terminate[2]_i_3 ;
  wire \n_0_reg_next_terminate[3]_i_1 ;
  wire \n_0_reg_next_terminate[3]_i_2 ;
  wire \n_0_reg_next_terminate[3]_i_3 ;
  wire \n_0_reg_next_terminate[4]_i_2 ;
  wire \n_0_reg_next_terminate[4]_i_3 ;
  wire \n_0_reg_next_terminate[4]_i_4 ;
  wire \n_0_reg_next_terminate[4]_i_5 ;
  wire \n_0_reg_next_terminate[4]_i_6 ;
  wire \n_0_reg_next_terminate[4]_i_7 ;
  wire \n_0_reg_next_terminate[4]_i_8 ;
  wire n_0_remember_prev_block_underrun_i_1;
  wire n_0_remember_prev_block_underrun_i_2;
  wire n_0_remember_prev_block_underrun_i_3;
  wire n_0_remember_prev_block_underrun_i_4;
  wire n_0_remember_prev_block_underrun_i_5;
  wire n_0_remote_failure_i_1;
  wire n_0_rs_disable_reg_i_1;
  wire \n_0_rsgen/detect_link_fail/col_cnt_reg[0] ;
  wire \n_0_rsgen/detect_link_fail/col_cnt_reg[1] ;
  wire \n_0_rsgen/detect_link_fail/col_cnt_reg[2] ;
  wire \n_0_rsgen/detect_link_fail/col_cnt_reg[3] ;
  wire \n_0_rsgen/detect_link_fail/col_cnt_reg[4] ;
  wire \n_0_rsgen/detect_link_fail/col_cnt_reg[5] ;
  wire \n_0_rsgen/detect_link_fail/col_cnt_reg[6] ;
  wire \n_0_rsgen/detect_link_fail/last_seq_type_reg[0] ;
  wire \n_0_rsgen/detect_link_fail/last_seq_type_reg[1] ;
  wire \n_0_rsgen/detect_link_fail/remote_failure_reg ;
  wire \n_0_rsgen/detect_link_fail/rxd_reg_reg[24] ;
  wire \n_0_rsgen/detect_link_fail/rxd_reg_reg[25] ;
  wire \n_0_rsgen/detect_link_fail/rxd_reg_reg[56] ;
  wire \n_0_rsgen/detect_link_fail/rxd_reg_reg[57] ;
  wire \n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[0] ;
  wire \n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[1] ;
  wire \n_0_rsgen/detect_link_fail/seq_type_reg[0] ;
  wire \n_0_rsgen/detect_link_fail/seq_type_reg[1] ;
  wire \n_0_rsgen/detect_link_fail/stage1_reg ;
  wire \n_0_rsgen/detect_link_fail/stage2_reg ;
  wire \n_0_rsgen/rs_disable_sync/q_reg ;
  wire \n_0_rsgen/sync_lf_i/d_1_reg ;
  wire \n_0_rsgen/sync_lf_i/d_2_reg ;
  wire \n_0_rsgen/sync_lf_i/d_3_reg ;
  wire \n_0_rsgen/sync_lf_i/d_4_reg ;
  wire \n_0_rsgen/sync_rf_i/d_1_reg ;
  wire \n_0_rsgen/sync_rf_i/d_2_reg ;
  wire \n_0_rsgen/sync_rf_i/d_3_reg ;
  wire \n_0_rsgen/sync_rf_i/d_4_reg ;
  wire \n_0_rsgen/transmit_link_fail/txd_out[35]_i_1 ;
  wire \n_0_rsgen/transmit_link_fail/txd_out[36]_i_1 ;
  wire \n_0_rsgen/transmit_link_fail/txd_out[39]_i_1 ;
  wire \n_0_rsgen/transmit_link_fail/txd_out[3]_i_1 ;
  wire \n_0_rsgen/transmit_link_fail/txd_out[4]_i_1 ;
  wire \n_0_rsgen/transmit_link_fail/txd_out[7]_i_1 ;
  wire \n_0_rx/data_count[0]_i_1 ;
  wire \n_0_rx/data_count[1]_i_1 ;
  wire n_0_rx_axis_tvalid_i_2;
  wire n_0_rx_axis_tvalid_i_3;
  wire n_0_rx_axis_tvalid_i_4;
  wire n_0_rx_axis_tvalid_i_5;
  wire \n_0_rx_errors_stage2[6]_i_2 ;
  wire \n_0_rx_errors_stage2[7]_i_2 ;
  wire \n_0_rxgen/add_pause_frame_pipeline_reg[5]_srl6 ;
  wire \n_0_rxgen/address_decoding/broad_add_match_reg ;
  wire \n_0_rxgen/address_decoding/multicast_pause_reg ;
  wire \n_0_rxgen/broadcast_frame_pipeline_reg[4]_srl5 ;
  wire \n_0_rxgen/calculate_crc/seta_reg[0] ;
  wire \n_0_rxgen/calculate_crc/setb_reg[0] ;
  wire \n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg ;
  wire \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg ;
  wire \n_0_rxgen/config_sync_i/G_SYNC.rx_en_reg ;
  wire \n_0_rxgen/config_sync_i/G_SYNC.rx_lt_disable_reg ;
  wire \n_0_rxgen/config_sync_i/G_SYNC.rx_pause_lt_disable_reg ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[0] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[10] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[11] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[12] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[13] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[14] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[1] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[2] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[3] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[4] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[5] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[6] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[7] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[8] ;
  wire \n_0_rxgen/config_sync_i/rx_mtu_size_reg[9] ;
  wire \n_0_rxgen/crc_reset_reg ;
  wire \n_0_rxgen/ctrl_pipeline_reg[3][0]_srl4 ;
  wire \n_0_rxgen/ctrl_pipeline_reg[3][1]_srl4 ;
  wire \n_0_rxgen/ctrl_pipeline_reg[3][2]_srl4 ;
  wire \n_0_rxgen/ctrl_pipeline_reg[3][3]_srl4 ;
  wire \n_0_rxgen/ctrl_pipeline_reg[3][4]_srl4 ;
  wire \n_0_rxgen/ctrl_pipeline_reg[3][5]_srl4 ;
  wire \n_0_rxgen/ctrl_pipeline_reg[3][6]_srl4 ;
  wire \n_0_rxgen/ctrl_pipeline_reg[3][7]_srl4 ;
  wire \n_0_rxgen/ctrl_pipeline_reg[4][0] ;
  wire \n_0_rxgen/ctrl_pipeline_reg[4][1] ;
  wire \n_0_rxgen/ctrl_pipeline_reg[4][2] ;
  wire \n_0_rxgen/ctrl_pipeline_reg[4][3] ;
  wire \n_0_rxgen/ctrl_pipeline_reg[4][4] ;
  wire \n_0_rxgen/ctrl_pipeline_reg[4][5] ;
  wire \n_0_rxgen/ctrl_pipeline_reg[4][6] ;
  wire \n_0_rxgen/ctrl_pipeline_reg[4][7] ;
  wire \n_0_rxgen/data_pipeline_reg[4][0]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][10]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][11]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][12]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][13]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][14]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][15]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][16]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][17]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][18]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][19]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][1]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][20]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][21]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][22]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][23]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][24]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][25]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][26]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][27]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][28]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][29]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][2]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][30]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][31]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][32]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][33]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][34]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][35]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][36]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][37]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][38]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][39]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][3]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][40]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][41]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][42]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][43]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][44]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][45]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][46]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][47]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][48]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][49]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][4]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][50]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][51]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][52]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][53]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][54]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][55]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][56]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][57]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][58]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][59]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][5]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][60]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][61]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][62]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][63]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][6]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][7]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][8]_srl5 ;
  wire \n_0_rxgen/data_pipeline_reg[4][9]_srl5 ;
  wire \n_0_rxgen/decode/crc_bytes_ctrl_reg[0] ;
  wire \n_0_rxgen/decode/crc_bytes_ctrl_reg[2] ;
  wire \n_0_rxgen/decode/crc_bytes_valid_reg[0] ;
  wire \n_0_rxgen/decode/crc_bytes_valid_reg[6] ;
  wire \n_0_rxgen/decode/data_bytes_ctrl_reg[0] ;
  wire \n_0_rxgen/decode/data_bytes_ctrl_reg[1] ;
  wire \n_0_rxgen/decode/data_bytes_ctrl_reg[2] ;
  wire \n_0_rxgen/decode/data_bytes_ctrl_reg[4] ;
  wire \n_0_rxgen/decode/data_bytes_ctrl_reg[5] ;
  wire \n_0_rxgen/decode/data_bytes_ctrl_reg[6] ;
  wire \n_0_rxgen/decode/data_bytes_valid_reg[0] ;
  wire \n_0_rxgen/decode/data_bytes_valid_reg[1] ;
  wire \n_0_rxgen/decode/data_bytes_valid_reg[2] ;
  wire \n_0_rxgen/decode/data_bytes_valid_reg[3] ;
  wire \n_0_rxgen/decode/data_bytes_valid_reg[4] ;
  wire \n_0_rxgen/decode/data_bytes_valid_reg[5] ;
  wire \n_0_rxgen/decode/data_bytes_valid_reg[6] ;
  wire \n_0_rxgen/decode/full_bytes_ctrl_reg[0] ;
  wire \n_0_rxgen/decode/full_bytes_valid_reg[0] ;
  wire \n_0_rxgen/decode/rx_errors_stage1_reg[0] ;
  wire \n_0_rxgen/decode/rx_errors_stage1_reg[7] ;
  wire \n_0_rxgen/decode/stage1_reg ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][0]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][10]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][11]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][12]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][13]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][14]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][1]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][2]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][3]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][4]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][5]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][6]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][7]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][8]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_pipeline_reg[3][9]_srl4 ;
  wire \n_0_rxgen/decode/stats_length_reg[0] ;
  wire \n_0_rxgen/decode/stats_length_reg[10] ;
  wire \n_0_rxgen/decode/stats_length_reg[11] ;
  wire \n_0_rxgen/decode/stats_length_reg[12] ;
  wire \n_0_rxgen/decode/stats_length_reg[13] ;
  wire \n_0_rxgen/decode/stats_length_reg[14] ;
  wire \n_0_rxgen/decode/stats_length_reg[1] ;
  wire \n_0_rxgen/decode/stats_length_reg[2] ;
  wire \n_0_rxgen/decode/stats_length_reg[3] ;
  wire \n_0_rxgen/decode/stats_length_reg[4] ;
  wire \n_0_rxgen/decode/stats_length_reg[5] ;
  wire \n_0_rxgen/decode/stats_length_reg[6] ;
  wire \n_0_rxgen/decode/stats_length_reg[7] ;
  wire \n_0_rxgen/decode/stats_length_reg[8] ;
  wire \n_0_rxgen/decode/stats_length_reg[9] ;
  wire \n_0_rxgen/decode/terminate_control_reg[0] ;
  wire \n_0_rxgen/decode/terminate_control_reg[1] ;
  wire \n_0_rxgen/decode/terminate_control_reg[2] ;
  wire \n_0_rxgen/error_detection/crc_delay_srl16_reg[3]_srl4 ;
  wire \n_0_rxgen/error_detection/lt_check_pipeline_reg[4]_srl5 ;
  wire \n_0_rxgen/error_detection/receive_error_pipeline_reg[3]_srl4 ;
  wire \n_0_rxgen/error_detection/start_delay_srl16_reg[3]_srl4 ;
  wire \n_0_rxgen/error_detection/start_error_pipeline_reg[4]_srl5 ;
  wire \n_0_rxgen/error_detection/term0_pipeline_reg[0] ;
  wire \n_0_rxgen/error_detection/term_pipeline_reg[1][1]_srl2 ;
  wire \n_0_rxgen/error_detection/term_pipeline_reg[1][2]_srl2 ;
  wire \n_0_rxgen/error_detection/term_pipeline_reg[1][3]_srl2 ;
  wire \n_0_rxgen/error_detection/term_pipeline_reg[1][4]_srl2 ;
  wire \n_0_rxgen/error_detection/term_pipeline_reg[1][5]_srl2 ;
  wire \n_0_rxgen/error_detection/term_pipeline_reg[1][6]_srl2 ;
  wire \n_0_rxgen/error_detection/term_pipeline_reg[1][7]_srl2 ;
  wire \n_0_rxgen/error_detection/terminate_reg1_reg[0] ;
  wire \n_0_rxgen/error_detection/terminate_reg1_reg[1] ;
  wire \n_0_rxgen/error_detection/terminate_reg1_reg[2] ;
  wire \n_0_rxgen/error_detection/terminate_reg1_reg[3] ;
  wire \n_0_rxgen/error_detection/terminate_reg1_reg[4] ;
  wire \n_0_rxgen/error_detection/terminate_reg1_reg[5] ;
  wire \n_0_rxgen/error_detection/terminate_reg5_reg[2] ;
  wire \n_0_rxgen/error_detection/terminate_reg5_reg[3] ;
  wire \n_0_rxgen/error_detection/terminate_reg5_reg[4] ;
  wire \n_0_rxgen/error_detection/terminate_reg5_reg[7] ;
  wire \n_0_rxgen/exceed_18bytes_pipeline_reg[6]_srl7 ;
  wire \n_0_rxgen/exceed_length_type_pipeline_reg[4]_srl5 ;
  wire \n_0_rxgen/exceed_min_frame_pipeline_reg[4]_srl5 ;
  wire \n_0_rxgen/inband_fcs_en_held_reg ;
  wire \n_0_rxgen/jumbo_frames_held_reg ;
  wire \n_0_rxgen/mtu_en_held_reg ;
  wire \n_0_rxgen/multicast_frame_pipeline_reg[4]_srl5 ;
  wire \n_0_rxgen/pause_frame_pipeline_reg[5]_srl6 ;
  wire \n_0_rxgen/rx/bad_opcode_int_reg ;
  wire \n_0_rxgen/start_code_found_reg_reg ;
  wire \n_0_rxgen/synchronise/rxc_out[0]_i_1 ;
  wire \n_0_rxgen/synchronise/rxc_out[1]_i_1 ;
  wire \n_0_rxgen/synchronise/rxc_out[2]_i_1 ;
  wire \n_0_rxgen/synchronise/rxc_out[3]_i_1 ;
  wire \n_0_rxgen/synchronise/rxc_out[4]_i_1 ;
  wire \n_0_rxgen/synchronise/rxc_out[5]_i_1 ;
  wire \n_0_rxgen/synchronise/rxc_out[6]_i_1 ;
  wire \n_0_rxgen/synchronise/rxc_out[7]_i_1 ;
  wire \n_0_rxgen/synchronise/rxc_reg1_reg[0] ;
  wire \n_0_rxgen/synchronise/rxc_reg1_reg[1] ;
  wire \n_0_rxgen/synchronise/rxc_reg1_reg[2] ;
  wire \n_0_rxgen/synchronise/rxc_reg1_reg[3] ;
  wire \n_0_rxgen/synchronise/rxd_out[0]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[10]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[11]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[12]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[13]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[14]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[15]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[16]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[17]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[18]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[19]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[1]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[20]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[21]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[22]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[23]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[24]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[25]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[26]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[27]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[28]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[29]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[2]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[30]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[31]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[32]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[33]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[34]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[35]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[36]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[37]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[38]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[39]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[3]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[40]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[41]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[42]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[43]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[44]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[45]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[46]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[47]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[48]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[49]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[4]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[50]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[51]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[52]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[53]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[54]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[55]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[56]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[57]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[58]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[59]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[5]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[60]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[61]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[62]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[63]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[6]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[7]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[8]_i_1 ;
  wire \n_0_rxgen/synchronise/rxd_out[9]_i_1 ;
  wire \n_0_rxgen/type_frame_pipeline_reg[4]_srl5 ;
  wire \n_0_rxgen/vlan_frame_pipeline_reg[5]_srl6 ;
  wire \n_0_seq_cnt[2]_i_2 ;
  wire \n_0_seq_cnt[2]_i_3 ;
  wire \n_0_seq_cnt[2]_i_4 ;
  wire \n_0_seq_cnt_inc[0]_i_1 ;
  wire \n_0_seq_cnt_inc[1]_i_1 ;
  wire \n_0_seq_cnt_rst_val[0]_i_1 ;
  wire \n_0_seq_cnt_rst_val[0]_i_2 ;
  wire \n_0_seq_cnt_rst_val[1]_i_1 ;
  wire \n_0_seq_type[0]_i_1 ;
  wire \n_0_seq_type[1]_i_1 ;
  wire n_0_seq_upper_mismatch_i_2;
  wire n_0_seq_upper_mismatch_i_3;
  wire \n_0_seta[0]_i_2 ;
  wire \n_0_seta[0]_i_2__0 ;
  wire \n_0_seta[0]_i_3 ;
  wire \n_0_seta[0]_i_4 ;
  wire \n_0_seta[10]_i_2 ;
  wire \n_0_seta[10]_i_2__0 ;
  wire \n_0_seta[10]_i_3 ;
  wire \n_0_seta[10]_i_3__0 ;
  wire \n_0_seta[10]_i_4 ;
  wire \n_0_seta[10]_i_4__0 ;
  wire \n_0_seta[10]_i_5 ;
  wire \n_0_seta[11]_i_2 ;
  wire \n_0_seta[11]_i_2__0 ;
  wire \n_0_seta[11]_i_3 ;
  wire \n_0_seta[11]_i_3__0 ;
  wire \n_0_seta[11]_i_4 ;
  wire \n_0_seta[11]_i_4__0 ;
  wire \n_0_seta[11]_i_5 ;
  wire \n_0_seta[11]_i_6 ;
  wire \n_0_seta[12]_i_2 ;
  wire \n_0_seta[12]_i_2__0 ;
  wire \n_0_seta[13]_i_2 ;
  wire \n_0_seta[13]_i_2__0 ;
  wire \n_0_seta[14]_i_2 ;
  wire \n_0_seta[14]_i_2__0 ;
  wire \n_0_seta[14]_i_3 ;
  wire \n_0_seta[14]_i_3__0 ;
  wire \n_0_seta[14]_i_4 ;
  wire \n_0_seta[14]_i_4__0 ;
  wire \n_0_seta[15]_i_2 ;
  wire \n_0_seta[15]_i_2__0 ;
  wire \n_0_seta[15]_i_3 ;
  wire \n_0_seta[15]_i_3__0 ;
  wire \n_0_seta[15]_i_4 ;
  wire \n_0_seta[16]_i_2 ;
  wire \n_0_seta[16]_i_2__0 ;
  wire \n_0_seta[17]_i_2 ;
  wire \n_0_seta[17]_i_2__0 ;
  wire \n_0_seta[17]_i_3 ;
  wire \n_0_seta[17]_i_3__0 ;
  wire \n_0_seta[17]_i_4 ;
  wire \n_0_seta[17]_i_5 ;
  wire \n_0_seta[18]_i_2 ;
  wire \n_0_seta[18]_i_2__0 ;
  wire \n_0_seta[18]_i_3 ;
  wire \n_0_seta[18]_i_3__0 ;
  wire \n_0_seta[19]_i_2 ;
  wire \n_0_seta[19]_i_2__0 ;
  wire \n_0_seta[1]_i_2 ;
  wire \n_0_seta[1]_i_2__0 ;
  wire \n_0_seta[1]_i_3 ;
  wire \n_0_seta[1]_i_3__0 ;
  wire \n_0_seta[20]_i_2 ;
  wire \n_0_seta[20]_i_2__0 ;
  wire \n_0_seta[21]_i_2 ;
  wire \n_0_seta[21]_i_2__0 ;
  wire \n_0_seta[22]_i_2 ;
  wire \n_0_seta[22]_i_2__0 ;
  wire \n_0_seta[22]_i_3 ;
  wire \n_0_seta[23]_i_2 ;
  wire \n_0_seta[24]_i_2 ;
  wire \n_0_seta[24]_i_2__0 ;
  wire \n_0_seta[25]_i_2 ;
  wire \n_0_seta[25]_i_2__0 ;
  wire \n_0_seta[26]_i_2 ;
  wire \n_0_seta[26]_i_2__0 ;
  wire \n_0_seta[27]_i_2 ;
  wire \n_0_seta[27]_i_2__0 ;
  wire \n_0_seta[28]_i_2 ;
  wire \n_0_seta[28]_i_2__0 ;
  wire \n_0_seta[29]_i_2 ;
  wire \n_0_seta[29]_i_2__0 ;
  wire \n_0_seta[2]_i_2 ;
  wire \n_0_seta[2]_i_2__0 ;
  wire \n_0_seta[2]_i_3 ;
  wire \n_0_seta[2]_i_3__0 ;
  wire \n_0_seta[30]_i_2 ;
  wire \n_0_seta[30]_i_2__0 ;
  wire \n_0_seta[31]_i_2 ;
  wire \n_0_seta[31]_i_2__0 ;
  wire \n_0_seta[3]_i_2 ;
  wire \n_0_seta[3]_i_2__0 ;
  wire \n_0_seta[3]_i_3 ;
  wire \n_0_seta[3]_i_3__0 ;
  wire \n_0_seta[4]_i_2 ;
  wire \n_0_seta[4]_i_2__0 ;
  wire \n_0_seta[4]_i_3 ;
  wire \n_0_seta[4]_i_3__0 ;
  wire \n_0_seta[4]_i_4 ;
  wire \n_0_seta[4]_i_5 ;
  wire \n_0_seta[5]_i_2 ;
  wire \n_0_seta[5]_i_2__0 ;
  wire \n_0_seta[5]_i_3 ;
  wire \n_0_seta[5]_i_4 ;
  wire \n_0_seta[6]_i_2 ;
  wire \n_0_seta[6]_i_2__0 ;
  wire \n_0_seta[6]_i_3 ;
  wire \n_0_seta[6]_i_3__0 ;
  wire \n_0_seta[7]_i_2 ;
  wire \n_0_seta[7]_i_2__0 ;
  wire \n_0_seta[7]_i_3 ;
  wire \n_0_seta[7]_i_3__0 ;
  wire \n_0_seta[7]_i_4 ;
  wire \n_0_seta[7]_i_4__0 ;
  wire \n_0_seta[7]_i_5 ;
  wire \n_0_seta[7]_i_5__0 ;
  wire \n_0_seta[7]_i_6 ;
  wire \n_0_seta[7]_i_6__0 ;
  wire \n_0_seta[8]_i_2 ;
  wire \n_0_seta[8]_i_2__0 ;
  wire \n_0_seta[8]_i_3 ;
  wire \n_0_seta[8]_i_4 ;
  wire \n_0_seta[9]_i_2 ;
  wire \n_0_seta[9]_i_2__0 ;
  wire \n_0_setb[0]_i_2 ;
  wire \n_0_setb[0]_i_2__0 ;
  wire \n_0_setb[0]_i_3 ;
  wire \n_0_setb[0]_i_4 ;
  wire \n_0_setb[0]_i_5 ;
  wire \n_0_setb[10]_i_2 ;
  wire \n_0_setb[10]_i_2__0 ;
  wire \n_0_setb[10]_i_3 ;
  wire \n_0_setb[11]_i_2 ;
  wire \n_0_setb[11]_i_2__0 ;
  wire \n_0_setb[12]_i_2 ;
  wire \n_0_setb[12]_i_2__0 ;
  wire \n_0_setb[12]_i_3 ;
  wire \n_0_setb[12]_i_3__0 ;
  wire \n_0_setb[12]_i_4 ;
  wire \n_0_setb[13]_i_2 ;
  wire \n_0_setb[13]_i_2__0 ;
  wire \n_0_setb[14]_i_2 ;
  wire \n_0_setb[14]_i_2__0 ;
  wire \n_0_setb[15]_i_2 ;
  wire \n_0_setb[15]_i_2__0 ;
  wire \n_0_setb[15]_i_3 ;
  wire \n_0_setb[15]_i_4 ;
  wire \n_0_setb[15]_i_5 ;
  wire \n_0_setb[16]_i_2 ;
  wire \n_0_setb[16]_i_2__0 ;
  wire \n_0_setb[17]_i_2 ;
  wire \n_0_setb[17]_i_2__0 ;
  wire \n_0_setb[17]_i_3 ;
  wire \n_0_setb[18]_i_2 ;
  wire \n_0_setb[18]_i_2__0 ;
  wire \n_0_setb[19]_i_2 ;
  wire \n_0_setb[19]_i_2__0 ;
  wire \n_0_setb[1]_i_2 ;
  wire \n_0_setb[1]_i_2__0 ;
  wire \n_0_setb[1]_i_3 ;
  wire \n_0_setb[1]_i_3__0 ;
  wire \n_0_setb[1]_i_4 ;
  wire \n_0_setb[1]_i_5 ;
  wire \n_0_setb[1]_i_6 ;
  wire \n_0_setb[20]_i_2 ;
  wire \n_0_setb[20]_i_2__0 ;
  wire \n_0_setb[20]_i_3 ;
  wire \n_0_setb[21]_i_2 ;
  wire \n_0_setb[21]_i_2__0 ;
  wire \n_0_setb[21]_i_3 ;
  wire \n_0_setb[22]_i_2 ;
  wire \n_0_setb[22]_i_2__0 ;
  wire \n_0_setb[22]_i_3 ;
  wire \n_0_setb[22]_i_4 ;
  wire \n_0_setb[23]_i_2 ;
  wire \n_0_setb[23]_i_2__0 ;
  wire \n_0_setb[23]_i_3 ;
  wire \n_0_setb[24]_i_2 ;
  wire \n_0_setb[24]_i_2__0 ;
  wire \n_0_setb[24]_i_3 ;
  wire \n_0_setb[24]_i_3__0 ;
  wire \n_0_setb[25]_i_2 ;
  wire \n_0_setb[25]_i_2__0 ;
  wire \n_0_setb[26]_i_2 ;
  wire \n_0_setb[26]_i_2__0 ;
  wire \n_0_setb[27]_i_2 ;
  wire \n_0_setb[27]_i_2__0 ;
  wire \n_0_setb[27]_i_3 ;
  wire \n_0_setb[28]_i_2 ;
  wire \n_0_setb[28]_i_2__0 ;
  wire \n_0_setb[28]_i_3 ;
  wire \n_0_setb[29]_i_2 ;
  wire \n_0_setb[29]_i_2__0 ;
  wire \n_0_setb[29]_i_3 ;
  wire \n_0_setb[2]_i_2 ;
  wire \n_0_setb[2]_i_2__0 ;
  wire \n_0_setb[2]_i_3 ;
  wire \n_0_setb[2]_i_4 ;
  wire \n_0_setb[30]_i_2 ;
  wire \n_0_setb[31]_i_2 ;
  wire \n_0_setb[31]_i_2__0 ;
  wire \n_0_setb[3]_i_2 ;
  wire \n_0_setb[3]_i_2__0 ;
  wire \n_0_setb[3]_i_3 ;
  wire \n_0_setb[3]_i_4 ;
  wire \n_0_setb[4]_i_2 ;
  wire \n_0_setb[4]_i_2__0 ;
  wire \n_0_setb[4]_i_3 ;
  wire \n_0_setb[4]_i_3__0 ;
  wire \n_0_setb[4]_i_4 ;
  wire \n_0_setb[4]_i_4__0 ;
  wire \n_0_setb[4]_i_5 ;
  wire \n_0_setb[4]_i_6 ;
  wire \n_0_setb[5]_i_2 ;
  wire \n_0_setb[5]_i_2__0 ;
  wire \n_0_setb[5]_i_3 ;
  wire \n_0_setb[5]_i_3__0 ;
  wire \n_0_setb[6]_i_2 ;
  wire \n_0_setb[6]_i_2__0 ;
  wire \n_0_setb[6]_i_3 ;
  wire \n_0_setb[6]_i_4 ;
  wire \n_0_setb[7]_i_2 ;
  wire \n_0_setb[7]_i_2__0 ;
  wire \n_0_setb[7]_i_3 ;
  wire \n_0_setb[7]_i_3__0 ;
  wire \n_0_setb[7]_i_4 ;
  wire \n_0_setb[7]_i_4__0 ;
  wire \n_0_setb[7]_i_5 ;
  wire \n_0_setb[7]_i_6 ;
  wire \n_0_setb[8]_i_2 ;
  wire \n_0_setb[8]_i_2__0 ;
  wire \n_0_setb[8]_i_3 ;
  wire \n_0_setb[8]_i_3__0 ;
  wire \n_0_setb[8]_i_4 ;
  wire \n_0_setb[8]_i_4__0 ;
  wire \n_0_setb[8]_i_5 ;
  wire \n_0_setb[8]_i_5__0 ;
  wire \n_0_setb[8]_i_6 ;
  wire \n_0_setb[9]_i_2 ;
  wire \n_0_setb[9]_i_2__0 ;
  wire \n_0_setb[9]_i_3 ;
  wire \n_0_setb[9]_i_3__0 ;
  wire \n_0_setb[9]_i_4 ;
  wire n_0_sm_active_i_2;
  wire n_0_sm_active_i_3;
  wire n_0_stage1__0_i_2;
  wire n_0_stage1__0_i_3;
  wire n_0_stage1_i_2;
  wire n_0_stage1_i_2__0;
  wire n_0_stage1_i_3;
  wire n_0_stage1_i_3__0;
  wire n_0_stage2__0_i_2;
  wire n_0_stage2__0_i_3;
  wire n_0_stage2__0_i_4;
  wire n_0_stage2_i_1;
  wire n_0_stage2_i_2;
  wire n_0_stage2_i_3;
  wire n_0_stage2_i_4;
  wire n_0_start_alignment_i_1;
  wire n_0_start_alignment_i_2;
  wire n_0_start_alignment_i_3;
  wire n_0_start_alignment_i_4;
  wire n_0_start_alignment_i_5;
  wire n_0_start_alignment_i_6;
  wire n_0_start_alignment_i_7;
  wire n_0_start_error_i_1;
  wire \n_0_start_errors[1]_i_1 ;
  wire \n_0_start_errors[1]_i_2 ;
  wire \n_0_start_errors[1]_i_3 ;
  wire \n_0_start_errors[1]_i_4 ;
  wire \n_0_start_errors[2]_i_1 ;
  wire \n_0_start_errors[2]_i_2 ;
  wire \n_0_start_errors[2]_i_3 ;
  wire \n_0_start_errors[2]_i_4 ;
  wire \n_0_start_errors[3]_i_1 ;
  wire \n_0_start_errors[3]_i_2 ;
  wire \n_0_start_errors[3]_i_3 ;
  wire \n_0_start_errors[3]_i_4 ;
  wire \n_0_start_errors[4]_i_1 ;
  wire \n_0_start_errors[4]_i_2 ;
  wire \n_0_start_errors[4]_i_3 ;
  wire \n_0_start_errors[4]_i_4 ;
  wire \n_0_start_errors[5]_i_1 ;
  wire \n_0_start_errors[5]_i_2 ;
  wire \n_0_start_errors[5]_i_3 ;
  wire \n_0_start_errors[5]_i_4 ;
  wire \n_0_start_errors[5]_i_5 ;
  wire \n_0_start_errors[6]_i_1 ;
  wire \n_0_start_errors[6]_i_2 ;
  wire \n_0_start_errors[6]_i_3 ;
  wire \n_0_start_errors[6]_i_4 ;
  wire n_0_start_flag_i_2;
  wire n_0_start_flag_i_3;
  wire n_0_start_found_i_2;
  wire n_0_start_found_lane4_i_3;
  wire n_0_start_given_d1_i_1;
  wire n_0_start_given_d1_i_2;
  wire n_0_start_given_d1_i_4;
  wire n_0_start_given_d1_i_5;
  wire n_0_start_given_d1_i_6;
  wire n_0_start_given_d1_i_7;
  wire n_0_start_reg_i_1;
  wire \n_0_stat_byte_int[0]_i_2 ;
  wire \n_0_stat_byte_int[0]_i_3 ;
  wire \n_0_stat_byte_int[1]_i_1 ;
  wire \n_0_stat_byte_int[1]_i_2 ;
  wire \n_0_stat_byte_int[1]_i_3 ;
  wire \n_0_stat_byte_int[2]_i_1 ;
  wire \n_0_stat_byte_int[2]_i_2 ;
  wire \n_0_stat_byte_int[2]_i_3 ;
  wire \n_0_stat_byte_int[3]_i_1 ;
  wire \n_0_stat_byte_int[3]_i_2 ;
  wire \n_0_stat_byte_int[3]_i_3 ;
  wire \n_0_stat_byte_int[4]_i_1 ;
  wire \n_0_stat_byte_int[4]_i_2 ;
  wire \n_0_stat_byte_int[4]_i_3 ;
  wire \n_0_stat_byte_int[4]_i_4 ;
  wire \n_0_stat_byte_int[5]_i_2 ;
  wire \n_0_stat_byte_int[5]_i_3 ;
  wire \n_0_stat_byte_int[5]_i_4 ;
  wire \n_0_stat_byte_int[6]_i_1 ;
  wire \n_0_stat_byte_int[6]_i_2 ;
  wire \n_0_stat_byte_int[6]_i_3 ;
  wire \n_0_stat_byte_int[6]_i_4 ;
  wire \n_0_stat_byte_int[6]_i_5 ;
  wire \n_0_stat_byte_int[7]_i_1 ;
  wire \n_0_stat_byte_int[7]_i_2 ;
  wire \n_0_state[0]_i_10 ;
  wire \n_0_state[0]_i_11 ;
  wire \n_0_state[0]_i_12 ;
  wire \n_0_state[0]_i_2 ;
  wire \n_0_state[0]_i_3 ;
  wire \n_0_state[0]_i_4 ;
  wire \n_0_state[0]_i_5 ;
  wire \n_0_state[0]_i_6 ;
  wire \n_0_state[0]_i_7 ;
  wire \n_0_state[0]_i_8 ;
  wire \n_0_state[0]_i_9 ;
  wire \n_0_state[1]_i_2 ;
  wire \n_0_state[1]_i_3 ;
  wire \n_0_state[1]_i_4 ;
  wire \n_0_state[1]_i_5 ;
  wire \n_0_state[1]_i_6 ;
  wire \n_0_state[2]_i_2 ;
  wire \n_0_state[2]_i_3 ;
  wire \n_0_state[2]_i_4 ;
  wire \n_0_state[2]_i_5 ;
  wire \n_0_state[2]_i_6 ;
  wire \n_0_state[2]_i_7 ;
  wire n_0_state_in_frame_i_1;
  wire n_0_state_in_frame_i_2;
  wire n_0_state_in_frame_i_3;
  wire n_0_state_in_frame_i_4;
  wire n_0_state_in_frame_i_5;
  wire n_0_state_in_frame_i_6;
  wire n_0_state_in_frame_i_7;
  wire \n_0_state_inst/crc_dv_reg[0]_i_1 ;
  wire \n_0_state_inst/crc_dv_reg[2]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[0]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[10]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[11]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[12]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[13]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[14]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[1]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[2]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[3]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[4]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[5]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[5]_i_6 ;
  wire \n_0_state_inst/frame_byte_reg[6]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[7]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[8]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg[9]_i_1 ;
  wire \n_0_state_inst/frame_byte_reg_reg[13]_i_2 ;
  wire \n_0_state_inst/frame_byte_reg_reg[13]_i_7 ;
  wire \n_0_state_inst/frame_byte_reg_reg[1]_i_5 ;
  wire \n_0_state_inst/frame_byte_reg_reg[5]_i_2 ;
  wire \n_0_state_inst/frame_byte_reg_reg[9]_i_2 ;
  wire \n_0_state_inst/frame_byte_reg_reg[9]_i_7 ;
  wire \n_0_state_inst/min_pkt_len_past_i_1 ;
  wire \n_0_state_inst/min_pkt_len_reached_i_1 ;
  wire \n_0_state_inst/mtusize_limit_exceeded_d1_i_1 ;
  wire \n_0_state_inst/pause_data_count[0]_i_1 ;
  wire \n_0_state_inst/pause_data_count[1]_i_1 ;
  wire \n_0_state_inst/pause_data_count[2]_i_1 ;
  wire \n_0_state_inst/reg_next_terminate[4]_i_1 ;
  wire \n_0_state_inst/stat_byte_int[0]_i_1 ;
  wire \n_0_state_inst/stat_byte_int[5]_i_1 ;
  wire n_0_status_valid_i_1;
  wire \n_0_sync_rx_reset_i/r1_reg ;
  wire \n_0_sync_rx_reset_i/r2_reg ;
  wire \n_0_sync_rx_reset_i/r3_reg ;
  wire \n_0_sync_rx_reset_i/reset_out_reg ;
  wire \n_0_sync_tx_reset_i/reset_out_reg ;
  wire \n_0_synchronise/mux_control_i_1 ;
  wire n_0_term_next_reg_i_1;
  wire n_0_term_next_reg_i_2;
  wire n_0_term_next_reg_i_3;
  wire n_0_term_reg_i_2;
  wire n_0_term_reg_i_3;
  wire n_0_term_reg_i_4;
  wire \n_0_terminate_control[0]_i_1 ;
  wire \n_0_terminate_control[0]_i_2 ;
  wire \n_0_terminate_control[0]_i_3 ;
  wire \n_0_terminate_control[0]_i_4 ;
  wire \n_0_terminate_control[0]_i_5 ;
  wire \n_0_terminate_control[0]_i_6 ;
  wire \n_0_terminate_control[0]_i_7 ;
  wire \n_0_terminate_control[1]_i_1 ;
  wire \n_0_terminate_control[1]_i_2 ;
  wire \n_0_terminate_control[1]_i_3 ;
  wire \n_0_terminate_control[1]_i_4 ;
  wire \n_0_terminate_control[1]_i_5 ;
  wire \n_0_terminate_control[1]_i_6 ;
  wire \n_0_terminate_control[1]_i_7 ;
  wire n_0_terminate_flag_i_2;
  wire n_0_terminate_flag_i_3;
  wire n_0_terminate_flag_i_4;
  wire \n_0_terminate_flags[0]_i_1 ;
  wire \n_0_terminate_flags[0]_i_2 ;
  wire \n_0_terminate_flags[0]_i_3 ;
  wire \n_0_terminate_flags[1]_i_1 ;
  wire \n_0_terminate_flags[1]_i_2 ;
  wire \n_0_terminate_flags[1]_i_3 ;
  wire \n_0_terminate_flags[2]_i_1 ;
  wire \n_0_terminate_flags[2]_i_2 ;
  wire \n_0_terminate_flags[2]_i_3 ;
  wire \n_0_terminate_flags[3]_i_1 ;
  wire \n_0_terminate_flags[3]_i_2 ;
  wire \n_0_terminate_flags[3]_i_3 ;
  wire \n_0_terminate_flags[4]_i_1 ;
  wire \n_0_terminate_flags[4]_i_2 ;
  wire \n_0_terminate_flags[4]_i_3 ;
  wire \n_0_terminate_flags[5]_i_1 ;
  wire \n_0_terminate_flags[5]_i_2 ;
  wire \n_0_terminate_flags[5]_i_3 ;
  wire \n_0_terminate_flags[6]_i_1 ;
  wire \n_0_terminate_flags[6]_i_2 ;
  wire \n_0_terminate_flags[6]_i_3 ;
  wire \n_0_terminate_flags[7]_i_1 ;
  wire \n_0_terminate_flags[7]_i_2 ;
  wire n_0_terminate_ok_i_2;
  wire n_0_terminate_ok_i_3;
  wire n_0_terminate_ok_reg_i_1;
  wire \n_0_terminate_reg1[0]_i_1 ;
  wire \n_0_terminate_reg1[1]_i_1 ;
  wire \n_0_terminate_reg1[2]_i_1 ;
  wire \n_0_terminate_reg1[3]_i_1 ;
  wire \n_0_terminate_reg1[4]_i_1 ;
  wire \n_0_terminate_reg1[5]_i_1 ;
  wire \n_0_terminate_reg1[6]_i_1 ;
  wire \n_0_terminate_reg1[7]_i_1 ;
  wire \n_0_terminate_reg1[7]_i_2 ;
  wire \n_0_terminate_reg1[7]_i_3 ;
  wire \n_0_terminate_reg1[7]_i_4 ;
  wire \n_0_terminate_reg1[7]_i_5 ;
  wire \n_0_terminate_reg1[7]_i_6 ;
  wire \n_0_terminate_reg1[7]_i_7 ;
  wire \n_0_terminate_reg1[7]_i_8 ;
  wire n_0_termination_error_i_2;
  wire \n_0_transmit_link_fail/txc_out[0]_i_1 ;
  wire \n_0_transmit_link_fail/txc_out[4]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[11]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[12]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[13]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[14]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[15]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[19]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[20]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[21]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[22]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[23]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[25]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[27]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[28]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[29]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[2]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[30]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[31]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[34]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[37]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[38]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[43]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[44]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[45]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[46]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[47]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[51]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[52]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[53]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[54]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[55]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[57]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[59]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[5]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[60]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[61]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[62]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[63]_i_1 ;
  wire \n_0_transmit_link_fail/txd_out[6]_i_1 ;
  wire \n_0_tx_axis_in_pref[63]_i_1 ;
  wire \n_0_tx_axis_in_pref[63]_i_3 ;
  wire n_0_tx_axis_out_tready_i_1;
  wire n_0_tx_axis_out_tready_i_10;
  wire n_0_tx_axis_out_tready_i_2;
  wire n_0_tx_axis_out_tready_i_3;
  wire n_0_tx_axis_out_tready_i_4;
  wire n_0_tx_axis_out_tready_i_5;
  wire n_0_tx_axis_out_tready_i_6;
  wire n_0_tx_axis_out_tready_i_7;
  wire n_0_tx_axis_out_tready_i_8;
  wire n_0_tx_axis_out_tready_i_9;
  wire \n_0_tx_statistics_vector[21]_INST_0_i_1 ;
  wire \n_0_tx_statistics_vector[22]_INST_0_i_1 ;
  wire \n_0_tx_statistics_vector[24]_INST_0_i_1 ;
  wire \n_0_tx_statistics_vector[24]_INST_0_i_2 ;
  wire \n_0_tx_statistics_vector[24]_INST_0_i_4 ;
  wire \n_0_tx_statistics_vector[24]_INST_0_i_5 ;
  wire \n_0_tx_statistics_vector[24]_INST_0_i_6 ;
  wire \n_0_tx_statistics_vector[24]_INST_0_i_7 ;
  wire \n_0_tx_statistics_vector[24]_INST_0_i_8 ;
  wire \n_0_tx_statistics_vector[24]_INST_0_i_9 ;
  wire n_0_tx_success_i_1;
  wire n_0_tx_success_i_2;
  wire n_0_tx_success_i_3;
  wire n_0_tx_success_i_4;
  wire n_0_tx_success_i_5;
  wire \n_0_txc_out[1]_i_1 ;
  wire \n_0_txc_out[2]_i_1 ;
  wire \n_0_txc_out[3]_i_1 ;
  wire \n_0_txc_out[5]_i_1 ;
  wire \n_0_txc_out[6]_i_1 ;
  wire \n_0_txc_out[7]_i_1 ;
  wire \n_0_txd_out[0]_i_1 ;
  wire \n_0_txd_out[10]_i_1 ;
  wire \n_0_txd_out[16]_i_1 ;
  wire \n_0_txd_out[17]_i_1 ;
  wire \n_0_txd_out[18]_i_1 ;
  wire \n_0_txd_out[1]_i_1 ;
  wire \n_0_txd_out[24]_i_1 ;
  wire \n_0_txd_out[26]_i_1 ;
  wire \n_0_txd_out[32]_i_1 ;
  wire \n_0_txd_out[33]_i_1 ;
  wire \n_0_txd_out[40]_i_1 ;
  wire \n_0_txd_out[41]_i_1 ;
  wire \n_0_txd_out[42]_i_1 ;
  wire \n_0_txd_out[48]_i_1 ;
  wire \n_0_txd_out[49]_i_1 ;
  wire \n_0_txd_out[50]_i_1 ;
  wire \n_0_txd_out[56]_i_1 ;
  wire \n_0_txd_out[58]_i_1 ;
  wire \n_0_txd_out[8]_i_1 ;
  wire \n_0_txd_out[9]_i_1 ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ;
  wire \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ;
  wire \n_0_txgen/axi_tx_xgmac_i/block_other_underruns_reg ;
  wire \n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ;
  wire \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ;
  wire \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ;
  wire \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg ;
  wire \n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[0] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[10] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[11] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[12] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[13] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[14] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[15] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[16] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[17] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[18] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[19] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[1] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[20] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[21] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[22] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[23] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[24] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[25] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[26] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[27] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[28] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[29] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[2] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[30] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[31] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[32] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[33] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[34] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[35] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[36] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[37] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[38] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[39] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[3] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[40] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[41] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[42] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[43] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[44] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[45] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[46] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[47] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[48] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[49] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[4] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[50] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[51] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[52] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[53] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[54] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[55] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[56] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[57] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[58] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[59] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[5] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[60] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[61] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[62] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[63] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[6] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[7] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[8] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[9] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[0] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[1] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[2] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[3] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[4] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[5] ;
  wire \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[6] ;
  wire \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ;
  wire \n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg ;
  wire \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ;
  wire \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ;
  wire \n_0_txgen/config_sync_i/G_ASYNC.tx_jumbo_en_reg ;
  wire \n_0_txgen/config_sync_i/G_ASYNC.tx_mtu_enable_reg ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[0] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[10] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[11] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[12] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[13] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[14] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[1] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[2] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[3] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[4] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[5] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[6] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[7] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[8] ;
  wire \n_0_txgen/config_sync_i/tx_mtu_size_reg[9] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[10] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[11] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[12] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[13] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[14] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[15] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[8] ;
  wire \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[9] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9 ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ;
  wire \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7 ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[0] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[10] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[11] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[12] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[13] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[14] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[15] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[16] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[17] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[18] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[19] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[1] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[20] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[21] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[22] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[23] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[24] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[25] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[26] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[27] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[28] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[29] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[2] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[30] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[31] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[32] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[33] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[34] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[35] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[36] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[37] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[38] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[39] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[3] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[40] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[41] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[42] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[43] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[44] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[45] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[46] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[47] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[48] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[49] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[4] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[50] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[51] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[52] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[53] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[54] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[55] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[5] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[6] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[7] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[8] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[9] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[0] ;
  wire \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[0] ;
  wire \n_0_txgen/decode_frame/len_type_reg[0] ;
  wire \n_0_txgen/decode_frame/len_type_reg[10] ;
  wire \n_0_txgen/decode_frame/len_type_reg[12] ;
  wire \n_0_txgen/decode_frame/len_type_reg[13] ;
  wire \n_0_txgen/decode_frame/len_type_reg[14] ;
  wire \n_0_txgen/decode_frame/len_type_reg[15] ;
  wire \n_0_txgen/decode_frame/len_type_reg[1] ;
  wire \n_0_txgen/decode_frame/len_type_reg[2] ;
  wire \n_0_txgen/decode_frame/len_type_reg[4] ;
  wire \n_0_txgen/decode_frame/len_type_reg[5] ;
  wire \n_0_txgen/decode_frame/len_type_reg[6] ;
  wire \n_0_txgen/decode_frame/len_type_reg[8] ;
  wire \n_0_txgen/decode_frame/len_type_reg[9] ;
  wire \n_0_txgen/inband_fcs_en_frame_reg ;
  wire \n_0_txgen/jumbo_en_frame_reg ;
  wire \n_0_txgen/mtu_size_frame_reg[0] ;
  wire \n_0_txgen/mtu_size_frame_reg[10] ;
  wire \n_0_txgen/mtu_size_frame_reg[11] ;
  wire \n_0_txgen/mtu_size_frame_reg[12] ;
  wire \n_0_txgen/mtu_size_frame_reg[13] ;
  wire \n_0_txgen/mtu_size_frame_reg[14] ;
  wire \n_0_txgen/mtu_size_frame_reg[1] ;
  wire \n_0_txgen/mtu_size_frame_reg[2] ;
  wire \n_0_txgen/mtu_size_frame_reg[3] ;
  wire \n_0_txgen/mtu_size_frame_reg[4] ;
  wire \n_0_txgen/mtu_size_frame_reg[5] ;
  wire \n_0_txgen/mtu_size_frame_reg[6] ;
  wire \n_0_txgen/mtu_size_frame_reg[7] ;
  wire \n_0_txgen/mtu_size_frame_reg[8] ;
  wire \n_0_txgen/mtu_size_frame_reg[9] ;
  wire \n_0_txgen/tx_controller_inst/axi_eof_reg_reg ;
  wire \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ;
  wire \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ;
  wire \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ;
  wire \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ;
  wire \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ;
  wire \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ;
  wire \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ;
  wire \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[10] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[4] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[5] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[6] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[7] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[8] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[9] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ;
  wire \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[0] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[3] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[6] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7] ;
  wire \n_0_txgen/tx_controller_inst/state_inst/flip_reg ;
  wire \n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg ;
  wire \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ;
  wire \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ;
  wire \n_0_txgen/tx_controller_inst/state_inst/start_reg_reg ;
  wire \n_0_txgen/txframer/crc_data_reg_reg[0] ;
  wire \n_0_txgen/txframer/crc_data_reg_reg[1] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[0] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[16] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[17] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[18] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[19] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[1] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[20] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[21] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[22] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[23] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[24] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[25] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[26] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[27] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[28] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[29] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[2] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[30] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[31] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[32] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[33] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[34] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[35] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[36] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[37] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[38] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[39] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[3] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[40] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[41] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[42] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[43] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[44] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[45] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[46] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[47] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[48] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[49] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[4] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[50] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[51] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[52] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[53] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[54] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[55] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[56] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[57] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[58] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[59] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[5] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[60] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[61] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[62] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[63] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[6] ;
  wire \n_0_txgen/txframer/d_in_d2_reg[7] ;
  wire \n_0_txgen/txframer/is_data_d1_reg[0] ;
  wire \n_0_txgen/txframer/is_pad_d1_reg[0] ;
  wire \n_0_txgen/txframer/is_pause_d1_reg[0] ;
  wire \n_0_txgen/txframer/is_terminate_d1_reg[0] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[0] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[10] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[11] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[12] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[13] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[14] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[15] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[16] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[17] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[18] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[19] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[1] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[20] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[21] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[22] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[23] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[24] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[25] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[26] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[27] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[28] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[29] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[2] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[30] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[31] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[32] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[33] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[34] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[35] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[36] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[37] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[38] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[39] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[3] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[40] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[41] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[42] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[43] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[44] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[45] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[46] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[47] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[4] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[5] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[6] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[7] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[8] ;
  wire \n_0_txgen/txframer/pause_source_held_reg[9] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[0] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[10] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[11] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[12] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[13] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[14] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[15] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[1] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[2] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[3] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[4] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[5] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[6] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[7] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[8] ;
  wire \n_0_txgen/txframer/pause_value_held_reg[9] ;
  wire n_0_type_not_length_i_1;
  wire n_0_type_not_length_i_2;
  wire n_0_underrun_store_i_1;
  wire n_1_add_match_lower_reg_i_1;
  wire n_1_add_match_lower_reg_i_2;
  wire n_1_add_match_upper_reg_i_1;
  wire n_1_add_match_upper_reg_i_2;
  wire \n_1_byte_count_reg[0]_i_3 ;
  wire \n_1_byte_count_reg[4]_i_1 ;
  wire \n_1_byte_count_reg[8]_i_1 ;
  wire \n_1_count_reg[0]_i_2 ;
  wire \n_1_count_reg[4]_i_2 ;
  wire \n_1_count_reg[7]_i_4 ;
  wire \n_1_counter_reg[11]_i_1 ;
  wire \n_1_counter_reg[3]_i_2 ;
  wire \n_1_counter_reg[7]_i_1 ;
  wire n_1_exceed_normal_frame_reg_i_2;
  wire n_1_exceed_normal_frame_reg_i_5;
  wire \n_1_if_byte_counter_reg[11]_i_2 ;
  wire \n_1_if_byte_counter_reg[2]_i_2 ;
  wire \n_1_if_byte_counter_reg[7]_i_2 ;
  wire n_1_length_match_reg_i_3;
  wire \n_1_max_count_reg[0]_i_2 ;
  wire \n_1_max_count_reg[4]_i_1 ;
  wire \n_1_max_count_reg[8]_i_1 ;
  wire n_1_mtusize_limit_exceeded_int_reg_i_10;
  wire n_1_mtusize_limit_exceeded_int_reg_i_101;
  wire n_1_mtusize_limit_exceeded_int_reg_i_11;
  wire n_1_mtusize_limit_exceeded_int_reg_i_117;
  wire n_1_mtusize_limit_exceeded_int_reg_i_12;
  wire n_1_mtusize_limit_exceeded_int_reg_i_16;
  wire n_1_mtusize_limit_exceeded_int_reg_i_22;
  wire n_1_mtusize_limit_exceeded_int_reg_i_23;
  wire n_1_mtusize_limit_exceeded_int_reg_i_3;
  wire n_1_mtusize_limit_exceeded_int_reg_i_32;
  wire n_1_mtusize_limit_exceeded_int_reg_i_41;
  wire n_1_mtusize_limit_exceeded_int_reg_i_47;
  wire n_1_mtusize_limit_exceeded_int_reg_i_48;
  wire n_1_mtusize_limit_exceeded_int_reg_i_5;
  wire n_1_mtusize_limit_exceeded_int_reg_i_53;
  wire n_1_mtusize_limit_exceeded_int_reg_i_6;
  wire n_1_mtusize_limit_exceeded_int_reg_i_78;
  wire n_1_mtusize_limit_exceeded_int_reg_i_79;
  wire n_1_mtusize_limit_exceeded_int_reg_i_80;
  wire n_1_mtusize_limit_exceeded_int_reg_i_85;
  wire n_1_mtusize_limit_exceeded_int_reg_i_96;
  wire \n_1_pause_count_reg[0]_i_2 ;
  wire \n_1_pause_count_reg[12]_i_1 ;
  wire \n_1_pause_count_reg[4]_i_1 ;
  wire \n_1_pause_count_reg[8]_i_1 ;
  wire \n_1_state_inst/frame_byte_reg_reg[13]_i_2 ;
  wire \n_1_state_inst/frame_byte_reg_reg[13]_i_7 ;
  wire \n_1_state_inst/frame_byte_reg_reg[1]_i_5 ;
  wire \n_1_state_inst/frame_byte_reg_reg[5]_i_2 ;
  wire \n_1_state_inst/frame_byte_reg_reg[9]_i_2 ;
  wire \n_1_state_inst/frame_byte_reg_reg[9]_i_7 ;
  wire n_2_add_match_lower_reg_i_1;
  wire n_2_add_match_lower_reg_i_2;
  wire n_2_add_match_upper_reg_i_1;
  wire n_2_add_match_upper_reg_i_2;
  wire \n_2_byte_count_reg[0]_i_3 ;
  wire \n_2_byte_count_reg[4]_i_1 ;
  wire \n_2_byte_count_reg[8]_i_1 ;
  wire \n_2_count_reg[0]_i_2 ;
  wire \n_2_count_reg[4]_i_2 ;
  wire \n_2_count_reg[7]_i_4 ;
  wire \n_2_counter_reg[11]_i_1 ;
  wire \n_2_counter_reg[3]_i_2 ;
  wire \n_2_counter_reg[7]_i_1 ;
  wire n_2_exceed_normal_frame_reg_i_2;
  wire n_2_exceed_normal_frame_reg_i_5;
  wire \n_2_if_byte_counter_reg[11]_i_2 ;
  wire \n_2_if_byte_counter_reg[14]_i_6 ;
  wire \n_2_if_byte_counter_reg[2]_i_2 ;
  wire \n_2_if_byte_counter_reg[7]_i_2 ;
  wire n_2_length_match_reg_i_3;
  wire \n_2_max_count_reg[0]_i_2 ;
  wire \n_2_max_count_reg[4]_i_1 ;
  wire \n_2_max_count_reg[8]_i_1 ;
  wire n_2_mtusize_limit_exceeded_int_reg_i_10;
  wire n_2_mtusize_limit_exceeded_int_reg_i_101;
  wire n_2_mtusize_limit_exceeded_int_reg_i_11;
  wire n_2_mtusize_limit_exceeded_int_reg_i_117;
  wire n_2_mtusize_limit_exceeded_int_reg_i_12;
  wire n_2_mtusize_limit_exceeded_int_reg_i_16;
  wire n_2_mtusize_limit_exceeded_int_reg_i_22;
  wire n_2_mtusize_limit_exceeded_int_reg_i_23;
  wire n_2_mtusize_limit_exceeded_int_reg_i_3;
  wire n_2_mtusize_limit_exceeded_int_reg_i_32;
  wire n_2_mtusize_limit_exceeded_int_reg_i_41;
  wire n_2_mtusize_limit_exceeded_int_reg_i_47;
  wire n_2_mtusize_limit_exceeded_int_reg_i_48;
  wire n_2_mtusize_limit_exceeded_int_reg_i_5;
  wire n_2_mtusize_limit_exceeded_int_reg_i_53;
  wire n_2_mtusize_limit_exceeded_int_reg_i_6;
  wire n_2_mtusize_limit_exceeded_int_reg_i_78;
  wire n_2_mtusize_limit_exceeded_int_reg_i_79;
  wire n_2_mtusize_limit_exceeded_int_reg_i_80;
  wire n_2_mtusize_limit_exceeded_int_reg_i_85;
  wire n_2_mtusize_limit_exceeded_int_reg_i_96;
  wire \n_2_pause_count_reg[0]_i_2 ;
  wire \n_2_pause_count_reg[12]_i_1 ;
  wire \n_2_pause_count_reg[4]_i_1 ;
  wire \n_2_pause_count_reg[8]_i_1 ;
  wire \n_2_state_inst/frame_byte_reg_reg[13]_i_2 ;
  wire \n_2_state_inst/frame_byte_reg_reg[13]_i_7 ;
  wire \n_2_state_inst/frame_byte_reg_reg[1]_i_5 ;
  wire \n_2_state_inst/frame_byte_reg_reg[5]_i_2 ;
  wire \n_2_state_inst/frame_byte_reg_reg[9]_i_2 ;
  wire \n_2_state_inst/frame_byte_reg_reg[9]_i_7 ;
  wire n_3_add_match_lower_reg_i_1;
  wire n_3_add_match_lower_reg_i_2;
  wire n_3_add_match_upper_reg_i_1;
  wire n_3_add_match_upper_reg_i_2;
  wire \n_3_byte_count_reg[0]_i_3 ;
  wire \n_3_byte_count_reg[4]_i_1 ;
  wire \n_3_byte_count_reg[8]_i_1 ;
  wire \n_3_count_reg[0]_i_2 ;
  wire \n_3_count_reg[4]_i_2 ;
  wire \n_3_count_reg[7]_i_4 ;
  wire \n_3_counter_reg[11]_i_1 ;
  wire \n_3_counter_reg[3]_i_2 ;
  wire \n_3_counter_reg[7]_i_1 ;
  wire n_3_exceed_normal_frame_reg_i_2;
  wire n_3_exceed_normal_frame_reg_i_5;
  wire \n_3_if_byte_counter_reg[11]_i_2 ;
  wire \n_3_if_byte_counter_reg[14]_i_6 ;
  wire \n_3_if_byte_counter_reg[2]_i_2 ;
  wire \n_3_if_byte_counter_reg[7]_i_2 ;
  wire n_3_length_match_reg_i_3;
  wire \n_3_max_count_reg[0]_i_2 ;
  wire \n_3_max_count_reg[4]_i_1 ;
  wire \n_3_max_count_reg[8]_i_1 ;
  wire n_3_mtusize_limit_exceeded_int_reg_i_10;
  wire n_3_mtusize_limit_exceeded_int_reg_i_101;
  wire n_3_mtusize_limit_exceeded_int_reg_i_11;
  wire n_3_mtusize_limit_exceeded_int_reg_i_117;
  wire n_3_mtusize_limit_exceeded_int_reg_i_12;
  wire n_3_mtusize_limit_exceeded_int_reg_i_16;
  wire n_3_mtusize_limit_exceeded_int_reg_i_21;
  wire n_3_mtusize_limit_exceeded_int_reg_i_22;
  wire n_3_mtusize_limit_exceeded_int_reg_i_23;
  wire n_3_mtusize_limit_exceeded_int_reg_i_3;
  wire n_3_mtusize_limit_exceeded_int_reg_i_32;
  wire n_3_mtusize_limit_exceeded_int_reg_i_41;
  wire n_3_mtusize_limit_exceeded_int_reg_i_46;
  wire n_3_mtusize_limit_exceeded_int_reg_i_47;
  wire n_3_mtusize_limit_exceeded_int_reg_i_48;
  wire n_3_mtusize_limit_exceeded_int_reg_i_5;
  wire n_3_mtusize_limit_exceeded_int_reg_i_53;
  wire n_3_mtusize_limit_exceeded_int_reg_i_6;
  wire n_3_mtusize_limit_exceeded_int_reg_i_78;
  wire n_3_mtusize_limit_exceeded_int_reg_i_79;
  wire n_3_mtusize_limit_exceeded_int_reg_i_80;
  wire n_3_mtusize_limit_exceeded_int_reg_i_85;
  wire n_3_mtusize_limit_exceeded_int_reg_i_96;
  wire \n_3_pause_count_reg[0]_i_2 ;
  wire \n_3_pause_count_reg[12]_i_1 ;
  wire \n_3_pause_count_reg[4]_i_1 ;
  wire \n_3_pause_count_reg[8]_i_1 ;
  wire \n_3_state_inst/frame_byte_reg_reg[13]_i_2 ;
  wire \n_3_state_inst/frame_byte_reg_reg[13]_i_7 ;
  wire \n_3_state_inst/frame_byte_reg_reg[14]_i_5 ;
  wire \n_3_state_inst/frame_byte_reg_reg[1]_i_5 ;
  wire \n_3_state_inst/frame_byte_reg_reg[5]_i_2 ;
  wire \n_3_state_inst/frame_byte_reg_reg[9]_i_2 ;
  wire \n_3_state_inst/frame_byte_reg_reg[9]_i_7 ;
  wire \n_4_byte_count_reg[0]_i_3 ;
  wire \n_4_byte_count_reg[4]_i_1 ;
  wire \n_4_byte_count_reg[8]_i_1 ;
  wire \n_4_count_reg[0]_i_2 ;
  wire \n_4_count_reg[4]_i_2 ;
  wire \n_4_count_reg[7]_i_4 ;
  wire \n_4_counter_reg[11]_i_1 ;
  wire \n_4_counter_reg[3]_i_2 ;
  wire \n_4_counter_reg[7]_i_1 ;
  wire \n_4_if_byte_counter_reg[11]_i_2 ;
  wire \n_4_if_byte_counter_reg[2]_i_2 ;
  wire \n_4_if_byte_counter_reg[7]_i_2 ;
  wire \n_4_max_count_reg[0]_i_2 ;
  wire \n_4_max_count_reg[4]_i_1 ;
  wire \n_4_max_count_reg[8]_i_1 ;
  wire n_4_mtusize_limit_exceeded_int_reg_i_117;
  wire n_4_mtusize_limit_exceeded_int_reg_i_22;
  wire n_4_mtusize_limit_exceeded_int_reg_i_47;
  wire n_4_mtusize_limit_exceeded_int_reg_i_53;
  wire n_4_mtusize_limit_exceeded_int_reg_i_85;
  wire n_4_mtusize_limit_exceeded_int_reg_i_96;
  wire \n_4_pause_count_reg[0]_i_2 ;
  wire \n_4_pause_count_reg[12]_i_1 ;
  wire \n_4_pause_count_reg[4]_i_1 ;
  wire \n_4_pause_count_reg[8]_i_1 ;
  wire \n_5_byte_count_reg[0]_i_3 ;
  wire \n_5_byte_count_reg[4]_i_1 ;
  wire \n_5_byte_count_reg[8]_i_1 ;
  wire \n_5_count_reg[4]_i_2 ;
  wire \n_5_count_reg[7]_i_4 ;
  wire \n_5_counter_reg[11]_i_1 ;
  wire \n_5_counter_reg[3]_i_2 ;
  wire \n_5_counter_reg[7]_i_1 ;
  wire \n_5_if_byte_counter_reg[11]_i_2 ;
  wire \n_5_if_byte_counter_reg[14]_i_6 ;
  wire \n_5_if_byte_counter_reg[2]_i_2 ;
  wire \n_5_if_byte_counter_reg[7]_i_2 ;
  wire \n_5_max_count_reg[0]_i_2 ;
  wire \n_5_max_count_reg[4]_i_1 ;
  wire \n_5_max_count_reg[8]_i_1 ;
  wire n_5_mtusize_limit_exceeded_int_reg_i_117;
  wire n_5_mtusize_limit_exceeded_int_reg_i_22;
  wire n_5_mtusize_limit_exceeded_int_reg_i_47;
  wire n_5_mtusize_limit_exceeded_int_reg_i_53;
  wire n_5_mtusize_limit_exceeded_int_reg_i_85;
  wire n_5_mtusize_limit_exceeded_int_reg_i_96;
  wire \n_5_pause_count_reg[0]_i_2 ;
  wire \n_5_pause_count_reg[12]_i_1 ;
  wire \n_5_pause_count_reg[4]_i_1 ;
  wire \n_5_pause_count_reg[8]_i_1 ;
  wire \n_6_byte_count_reg[0]_i_3 ;
  wire \n_6_byte_count_reg[4]_i_1 ;
  wire \n_6_byte_count_reg[8]_i_1 ;
  wire \n_6_count_reg[0]_i_2 ;
  wire \n_6_count_reg[4]_i_2 ;
  wire \n_6_count_reg[7]_i_4 ;
  wire \n_6_counter_reg[11]_i_1 ;
  wire \n_6_counter_reg[3]_i_2 ;
  wire \n_6_counter_reg[7]_i_1 ;
  wire \n_6_if_byte_counter_reg[11]_i_2 ;
  wire \n_6_if_byte_counter_reg[14]_i_6 ;
  wire \n_6_if_byte_counter_reg[2]_i_2 ;
  wire \n_6_if_byte_counter_reg[7]_i_2 ;
  wire \n_6_max_count_reg[0]_i_2 ;
  wire \n_6_max_count_reg[4]_i_1 ;
  wire \n_6_max_count_reg[8]_i_1 ;
  wire n_6_mtusize_limit_exceeded_int_reg_i_117;
  wire n_6_mtusize_limit_exceeded_int_reg_i_21;
  wire n_6_mtusize_limit_exceeded_int_reg_i_22;
  wire n_6_mtusize_limit_exceeded_int_reg_i_46;
  wire n_6_mtusize_limit_exceeded_int_reg_i_47;
  wire n_6_mtusize_limit_exceeded_int_reg_i_53;
  wire n_6_mtusize_limit_exceeded_int_reg_i_85;
  wire n_6_mtusize_limit_exceeded_int_reg_i_96;
  wire \n_6_pause_count_reg[0]_i_2 ;
  wire \n_6_pause_count_reg[12]_i_1 ;
  wire \n_6_pause_count_reg[4]_i_1 ;
  wire \n_6_pause_count_reg[8]_i_1 ;
  wire \n_7_byte_count_reg[0]_i_3 ;
  wire \n_7_byte_count_reg[12]_i_1 ;
  wire \n_7_byte_count_reg[4]_i_1 ;
  wire \n_7_byte_count_reg[8]_i_1 ;
  wire \n_7_count_reg[0]_i_2 ;
  wire \n_7_count_reg[4]_i_2 ;
  wire \n_7_count_reg[7]_i_4 ;
  wire \n_7_counter_reg[11]_i_1 ;
  wire \n_7_counter_reg[15]_i_1 ;
  wire \n_7_counter_reg[3]_i_2 ;
  wire \n_7_counter_reg[7]_i_1 ;
  wire \n_7_if_byte_counter_reg[11]_i_2 ;
  wire \n_7_if_byte_counter_reg[14]_i_6 ;
  wire \n_7_if_byte_counter_reg[2]_i_2 ;
  wire \n_7_if_byte_counter_reg[7]_i_2 ;
  wire \n_7_max_count_reg[0]_i_2 ;
  wire \n_7_max_count_reg[4]_i_1 ;
  wire \n_7_max_count_reg[8]_i_1 ;
  wire n_7_mtusize_limit_exceeded_int_reg_i_117;
  wire n_7_mtusize_limit_exceeded_int_reg_i_21;
  wire n_7_mtusize_limit_exceeded_int_reg_i_22;
  wire n_7_mtusize_limit_exceeded_int_reg_i_46;
  wire n_7_mtusize_limit_exceeded_int_reg_i_47;
  wire n_7_mtusize_limit_exceeded_int_reg_i_53;
  wire n_7_mtusize_limit_exceeded_int_reg_i_85;
  wire n_7_mtusize_limit_exceeded_int_reg_i_96;
  wire \n_7_pause_count_reg[0]_i_2 ;
  wire \n_7_pause_count_reg[12]_i_1 ;
  wire \n_7_pause_count_reg[4]_i_1 ;
  wire \n_7_pause_count_reg[8]_i_1 ;
  wire [5:0]p_1_in;
  wire pause_req;
  wire pause_req_local;
  wire [15:0]pause_val;
  wire [15:0]pause_value_local;
  wire r1;
  wire r2;
  wire r3;
  wire reset;
  wire reset_in;
  wire reset_in0_out;
  wire \rsgen/d ;
  wire \rsgen/d_1 ;
  wire \rsgen/d_2 ;
  wire \rsgen/d_3 ;
  wire \rsgen/d_4 ;
  wire \rsgen/detect_link_fail/local_failure0 ;
  wire [2:0]\rsgen/detect_link_fail/seq_cnt_reg ;
  wire \rsgen/detect_link_fail/seq_lower ;
  wire \rsgen/detect_link_fail/seq_lower_mismatch ;
  wire \rsgen/detect_link_fail/seq_lower_mismatch0 ;
  wire \rsgen/detect_link_fail/seq_lower_reg2 ;
  wire \rsgen/detect_link_fail/seq_lower_reg__0 ;
  wire [1:0]\rsgen/detect_link_fail/seq_type_lower ;
  wire \rsgen/detect_link_fail/seq_type_lower1 ;
  wire [1:0]\rsgen/detect_link_fail/seq_type_upper ;
  wire \rsgen/detect_link_fail/seq_type_upper1 ;
  wire \rsgen/detect_link_fail/seq_upper ;
  wire \rsgen/detect_link_fail/seq_upper_mismatch ;
  wire \rsgen/detect_link_fail/seq_upper_mismatch0 ;
  wire \rsgen/detect_link_fail/seq_upper_reg2 ;
  wire \rsgen/detect_link_fail/seq_upper_reg__0 ;
  wire \rsgen/detect_link_fail/sm_active ;
  wire \rsgen/detect_link_fail/sm_active_reg__0 ;
  wire \rsgen/detect_link_fail/stage1 ;
  wire \rsgen/detect_link_fail/stage10 ;
  wire \rsgen/detect_link_fail/stage1019_out ;
  wire \rsgen/detect_link_fail/stage2 ;
  wire \rsgen/detect_link_fail/stage20 ;
  wire \rsgen/detect_link_fail/stage2015_out ;
  wire [1:0]\rsgen/in ;
  wire \rsgen/rs_disable_reg ;
  wire [1:0]\rsgen/seq_type_lower_reg ;
  wire [1:0]\rsgen/seq_type_upper_reg ;
  wire rx_axis_aresetn;
  wire [63:0]rx_axis_tdata;
  wire [7:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk0;
  wire [79:0]rx_configuration_vector;
  wire rx_statistics_valid;
  wire [29:0]rx_statistics_vector;
  wire \rxgen/EQUAL ;
  wire \rxgen/EQUAL0_out ;
  wire \rxgen/add_control_frame ;
  wire [6:6]\rxgen/add_pause_frame_pipeline ;
  wire \rxgen/address_decoding/add_match_lower ;
  wire \rxgen/address_decoding/add_match_upper ;
  wire \rxgen/address_decoding/broad_add_match ;
  wire \rxgen/address_decoding/end_of_frame_reg ;
  wire \rxgen/address_decoding/frame_is_vlan0 ;
  wire \rxgen/address_decoding/frame_start_reg2 ;
  wire \rxgen/address_decoding/frame_start_reg3 ;
  wire \rxgen/address_decoding/multicast_pause ;
  wire \rxgen/address_decoding/p_1_in ;
  wire \rxgen/address_decoding/type_not_length ;
  wire [1:1]\rxgen/axi_rx_xgmac_i/next_state ;
  wire \rxgen/axi_rx_xgmac_i/output_ce ;
  wire \rxgen/axi_rx_xgmac_i/rx_axis_tvalid0 ;
  wire [1:0]\rxgen/axi_rx_xgmac_i/state ;
  wire \rxgen/bad_frame_out ;
  wire \rxgen/broadcast_match ;
  wire \rxgen/calculate_crc/p_10_in48_in ;
  wire \rxgen/calculate_crc/p_10_in73_in ;
  wire \rxgen/calculate_crc/p_10_in76_in ;
  wire \rxgen/calculate_crc/p_10_in80_in ;
  wire \rxgen/calculate_crc/p_10_in84_in ;
  wire \rxgen/calculate_crc/p_10_in90_in ;
  wire \rxgen/calculate_crc/p_11_in ;
  wire \rxgen/calculate_crc/p_11_in74_in ;
  wire \rxgen/calculate_crc/p_11_in77_in ;
  wire \rxgen/calculate_crc/p_11_in85_in ;
  wire \rxgen/calculate_crc/p_11_in91_in ;
  wire \rxgen/calculate_crc/p_11_in94_in ;
  wire \rxgen/calculate_crc/p_12_in ;
  wire \rxgen/calculate_crc/p_12_in119_in ;
  wire \rxgen/calculate_crc/p_12_in129_in ;
  wire \rxgen/calculate_crc/p_12_in65_in ;
  wire \rxgen/calculate_crc/p_12_in69_in ;
  wire \rxgen/calculate_crc/p_12_in95_in ;
  wire \rxgen/calculate_crc/p_13_in120_in ;
  wire \rxgen/calculate_crc/p_13_in130_in ;
  wire \rxgen/calculate_crc/p_13_in15_in ;
  wire \rxgen/calculate_crc/p_13_in57_in ;
  wire \rxgen/calculate_crc/p_13_in66_in ;
  wire \rxgen/calculate_crc/p_13_in70_in ;
  wire \rxgen/calculate_crc/p_13_in8_in ;
  wire \rxgen/calculate_crc/p_14_in101_in ;
  wire \rxgen/calculate_crc/p_14_in107_in ;
  wire \rxgen/calculate_crc/p_14_in111_in ;
  wire \rxgen/calculate_crc/p_14_in123_in ;
  wire \rxgen/calculate_crc/p_14_in19_in ;
  wire \rxgen/calculate_crc/p_14_in29_in ;
  wire \rxgen/calculate_crc/p_14_in34_in ;
  wire \rxgen/calculate_crc/p_14_in53_in ;
  wire \rxgen/calculate_crc/p_14_in58_in ;
  wire \rxgen/calculate_crc/p_14_in61_in ;
  wire \rxgen/calculate_crc/p_14_in9_in ;
  wire \rxgen/calculate_crc/p_15_in ;
  wire \rxgen/calculate_crc/p_15_in102_in ;
  wire \rxgen/calculate_crc/p_15_in108_in ;
  wire \rxgen/calculate_crc/p_15_in112_in ;
  wire \rxgen/calculate_crc/p_15_in124_in ;
  wire \rxgen/calculate_crc/p_15_in25_in ;
  wire \rxgen/calculate_crc/p_15_in30_in ;
  wire \rxgen/calculate_crc/p_15_in35_in ;
  wire \rxgen/calculate_crc/p_15_in54_in ;
  wire \rxgen/calculate_crc/p_15_in62_in ;
  wire \rxgen/calculate_crc/p_16_in26_in ;
  wire \rxgen/calculate_crc/p_16_in98_in ;
  wire \rxgen/calculate_crc/p_17_in ;
  wire \rxgen/calculate_crc/p_18_in ;
  wire \rxgen/calculate_crc/p_18_in42_in ;
  wire \rxgen/calculate_crc/p_19_in ;
  wire \rxgen/calculate_crc/p_19_in39_in ;
  wire \rxgen/calculate_crc/p_19_in43_in ;
  wire \rxgen/calculate_crc/p_1_in ;
  wire \rxgen/calculate_crc/p_20_in40_in ;
  wire \rxgen/calculate_crc/p_2_in ;
  wire \rxgen/calculate_crc/p_4_in ;
  wire \rxgen/calculate_crc/p_5_in ;
  wire \rxgen/calculate_crc/p_8_in ;
  wire \rxgen/calculate_crc/p_9_in ;
  wire \rxgen/calculate_crc/p_9_in136_in ;
  wire \rxgen/calculate_crc/reset_reg ;
  wire \rxgen/calculate_crc/seta_reg0 ;
  wire \rxgen/calculate_crc/seta_reg0192_out ;
  wire \rxgen/calculate_crc/seta_reg0202_out ;
  wire \rxgen/calculate_crc/seta_reg0210_out ;
  wire \rxgen/calculate_crc/seta_reg0217_out ;
  wire \rxgen/calculate_crc/seta_reg0223_out ;
  wire \rxgen/calculate_crc/seta_reg0228_out ;
  wire \rxgen/calculate_crc/seta_reg0233_out ;
  wire \rxgen/calculate_crc/seta_reg0237_out ;
  wire \rxgen/calculate_crc/seta_reg0244_out ;
  wire \rxgen/calculate_crc/seta_reg0251_out ;
  wire \rxgen/calculate_crc/seta_reg0256_out ;
  wire \rxgen/calculate_crc/seta_reg0260_out ;
  wire \rxgen/calculate_crc/seta_reg0266_out ;
  wire \rxgen/calculate_crc/seta_reg0270_out ;
  wire \rxgen/calculate_crc/seta_reg0273_out ;
  wire \rxgen/calculate_crc/seta_reg0276_out ;
  wire \rxgen/calculate_crc/seta_reg0280_out ;
  wire \rxgen/calculate_crc/seta_reg0284_out ;
  wire \rxgen/calculate_crc/seta_reg0288_out ;
  wire \rxgen/calculate_crc/seta_reg0292_out ;
  wire \rxgen/calculate_crc/seta_reg0295_out ;
  wire \rxgen/calculate_crc/seta_reg0298_out ;
  wire \rxgen/calculate_crc/seta_reg0304_out ;
  wire \rxgen/calculate_crc/seta_reg0311_out ;
  wire \rxgen/calculate_crc/seta_reg0316_out ;
  wire \rxgen/calculate_crc/seta_reg0318_out ;
  wire \rxgen/calculate_crc/seta_reg0320_out ;
  wire \rxgen/calculate_crc/seta_reg0322_out ;
  wire \rxgen/calculate_crc/seta_reg0324_out ;
  wire \rxgen/calculate_crc/seta_reg0328_out ;
  wire \rxgen/calculate_crc/seta_reg0331_out ;
  wire \rxgen/calculate_crc/setb_reg0 ;
  wire \rxgen/calculate_crc/setb_reg0185_out ;
  wire \rxgen/calculate_crc/setb_reg0197_out ;
  wire \rxgen/calculate_crc/setb_reg0206_out ;
  wire \rxgen/calculate_crc/setb_reg0213_out ;
  wire \rxgen/calculate_crc/setb_reg0219_out ;
  wire \rxgen/calculate_crc/setb_reg0225_out ;
  wire \rxgen/calculate_crc/setb_reg0230_out ;
  wire \rxgen/calculate_crc/setb_reg0235_out ;
  wire \rxgen/calculate_crc/setb_reg0241_out ;
  wire \rxgen/calculate_crc/setb_reg0246_out ;
  wire \rxgen/calculate_crc/setb_reg0253_out ;
  wire \rxgen/calculate_crc/setb_reg0257_out ;
  wire \rxgen/calculate_crc/setb_reg0262_out ;
  wire \rxgen/calculate_crc/setb_reg0268_out ;
  wire \rxgen/calculate_crc/setb_reg0272_out ;
  wire \rxgen/calculate_crc/setb_reg0275_out ;
  wire \rxgen/calculate_crc/setb_reg0278_out ;
  wire \rxgen/calculate_crc/setb_reg0283_out ;
  wire \rxgen/calculate_crc/setb_reg0287_out ;
  wire \rxgen/calculate_crc/setb_reg0291_out ;
  wire \rxgen/calculate_crc/setb_reg0294_out ;
  wire \rxgen/calculate_crc/setb_reg0297_out ;
  wire \rxgen/calculate_crc/setb_reg0301_out ;
  wire \rxgen/calculate_crc/setb_reg0308_out ;
  wire \rxgen/calculate_crc/setb_reg0313_out ;
  wire \rxgen/calculate_crc/setb_reg0317_out ;
  wire \rxgen/calculate_crc/setb_reg0319_out ;
  wire \rxgen/calculate_crc/setb_reg0321_out ;
  wire \rxgen/calculate_crc/setb_reg0323_out ;
  wire \rxgen/calculate_crc/setb_reg0327_out ;
  wire \rxgen/calculate_crc/setb_reg0330_out ;
  wire [31:0]\rxgen/calculated_fcs ;
  wire \rxgen/control_frame ;
  wire [14:3]\rxgen/counter_reg ;
  wire [63:48]\rxgen/data ;
  wire [47:0]\rxgen/data__0 ;
  wire [63:0]\rxgen/data_in ;
  wire \rxgen/data_length_match ;
  wire [7:0]\rxgen/data_valid ;
  wire \rxgen/decode/EQUAL53_in ;
  wire \rxgen/decode/counter_reg0 ;
  wire \rxgen/decode/data_valid0 ;
  wire \rxgen/decode/end_of_padding ;
  wire [7:0]\rxgen/decode/error_code_reg ;
  wire \rxgen/decode/frame ;
  wire \rxgen/decode/frame0 ;
  wire \rxgen/decode/length_match ;
  wire \rxgen/decode/length_match0 ;
  wire \rxgen/decode/less_than_10bytes ;
  wire \rxgen/decode/less_than_10bytes0 ;
  wire \rxgen/decode/less_than_2bytes ;
  wire \rxgen/decode/less_than_2bytes0 ;
  wire \rxgen/decode/p_0_in10_in ;
  wire \rxgen/decode/p_10_in ;
  wire \rxgen/decode/p_10_in57_in ;
  wire \rxgen/decode/p_11_in110_in ;
  wire \rxgen/decode/p_12_in ;
  wire [7:0]\rxgen/decode/p_13_out ;
  wire \rxgen/decode/p_14_in ;
  wire [7:0]\rxgen/decode/p_14_out ;
  wire [7:0]\rxgen/decode/p_15_out ;
  wire [7:0]\rxgen/decode/p_16_out ;
  wire \rxgen/decode/p_1_in ;
  wire \rxgen/decode/p_1_in11_in ;
  wire [0:0]\rxgen/decode/p_1_out ;
  wire \rxgen/decode/p_2_in ;
  wire \rxgen/decode/p_2_in34_in ;
  wire \rxgen/decode/p_2_in98_in ;
  wire \rxgen/decode/p_3_in ;
  wire \rxgen/decode/p_3_in100_in ;
  wire \rxgen/decode/p_4_in ;
  wire \rxgen/decode/p_4_in18_in ;
  wire \rxgen/decode/p_4_in45_in ;
  wire \rxgen/decode/p_5_in ;
  wire \rxgen/decode/p_5_in102_in ;
  wire \rxgen/decode/p_5_in35_in ;
  wire \rxgen/decode/p_6_in ;
  wire \rxgen/decode/p_6_in23_in ;
  wire \rxgen/decode/p_6_in38_in ;
  wire \rxgen/decode/p_7_in ;
  wire \rxgen/decode/p_7_in104_in ;
  wire \rxgen/decode/p_7_in41_in ;
  wire \rxgen/decode/p_8_in ;
  wire \rxgen/decode/p_8_in55_in ;
  wire \rxgen/decode/p_9_in107_in ;
  wire \rxgen/decode/preserve_preamble_reg3 ;
  wire \rxgen/decode/stage1 ;
  wire \rxgen/decode/stage2 ;
  wire \rxgen/decode/start_flag0 ;
  wire \rxgen/decode/start_flag_reg1 ;
  wire [2:0]\rxgen/decode/term_control_reg ;
  wire \rxgen/decode/terminate_flag0 ;
  wire [47:0]\rxgen/dest_add ;
  wire \rxgen/end_of_frame ;
  wire \rxgen/end_of_padding ;
  wire \rxgen/end_of_padding_reg ;
  wire \rxgen/error_detection/bad_crc ;
  wire \rxgen/error_detection/bad_crc0 ;
  wire \rxgen/error_detection/bad_frame0 ;
  wire \rxgen/error_detection/control_len_error ;
  wire [7:0]\rxgen/error_detection/crc_invalid ;
  wire \rxgen/error_detection/crc_invalid_early_00 ;
  wire \rxgen/error_detection/enable_bad_crc ;
  wire \rxgen/error_detection/end_crc_pipeline ;
  wire \rxgen/error_detection/exceed_normal_frame ;
  wire \rxgen/error_detection/exceed_vlan_frame ;
  wire \rxgen/error_detection/fcs_error ;
  wire \rxgen/error_detection/frame_complete ;
  wire \rxgen/error_detection/frame_complete_ext1 ;
  wire \rxgen/error_detection/frame_complete_ext10 ;
  wire \rxgen/error_detection/frame_complete_ext2 ;
  wire \rxgen/error_detection/frame_complete_ext20 ;
  wire \rxgen/error_detection/frame_complete_reg__0 ;
  wire \rxgen/error_detection/frame_len_error_stats0 ;
  wire \rxgen/error_detection/good_frame0 ;
  wire \rxgen/error_detection/lt_check_srl16 ;
  wire \rxgen/error_detection/max_length_error ;
  wire \rxgen/error_detection/max_length_error0 ;
  wire \rxgen/error_detection/osize_violate ;
  wire \rxgen/error_detection/p_0_in ;
  wire \rxgen/error_detection/p_10_in ;
  wire [7:0]\rxgen/error_detection/p_12_out ;
  wire \rxgen/error_detection/p_1_in ;
  wire \rxgen/error_detection/p_2_in ;
  wire \rxgen/error_detection/p_8_in ;
  wire \rxgen/error_detection/preserve_preamble_reg ;
  wire \rxgen/error_detection/receive_error_srl16 ;
  wire [7:0]\rxgen/error_detection/rxc_sync_reg2 ;
  wire \rxgen/error_detection/start_error_srl16 ;
  wire [6:1]\rxgen/error_detection/start_errors ;
  wire \rxgen/error_detection/start_pipeline ;
  wire \rxgen/error_detection/terminate_ok ;
  wire \rxgen/error_detection/terminate_reg3_0 ;
  wire [0:0]\rxgen/error_detection/terminate_reg4 ;
  wire \rxgen/error_detection/termination_error ;
  wire \rxgen/error_detection/termination_error0 ;
  wire \rxgen/exceed_18bytes ;
  wire [7:7]\rxgen/exceed_18bytes_pipeline ;
  wire \rxgen/exceed_length_type ;
  wire [5:5]\rxgen/exceed_length_type_pipeline ;
  wire [5:5]\rxgen/exceed_min_frame_pipeline ;
  wire \rxgen/exceed_min_length ;
  wire [15:3]\rxgen/frame_counter ;
  wire \rxgen/frame_start ;
  wire [7:0]\rxgen/frame_terminate ;
  wire \rxgen/good_frame_out ;
  wire \rxgen/length_match_reg1 ;
  wire [15:0]\rxgen/length_type ;
  wire \rxgen/multicast_match ;
  wire \rxgen/mux_control ;
  wire \rxgen/padded_frame ;
  wire \rxgen/padding_length_match ;
  wire \rxgen/pause_req ;
  wire [15:0]\rxgen/pause_value ;
  wire \rxgen/preserve_preamble_reg2 ;
  wire \rxgen/receive_error ;
  wire [7:0]\rxgen/receive_errors ;
  wire [1:0]\rxgen/rx/data_count ;
  wire \rxgen/rx/pause_opcode_int ;
  wire \rxgen/rx/pause_req_int ;
  wire [1:0]\rxgen/rx_axi_in_user ;
  wire [63:0]\rxgen/rx_data_int ;
  wire [7:0]\rxgen/rx_data_valid_int ;
  wire \rxgen/rx_inband_fcs_en ;
  wire \rxgen/rx_jumbo_en ;
  wire \rxgen/rx_lt_disable_held ;
  wire \rxgen/rx_mtu_enable ;
  wire [47:0]\rxgen/rx_pause_ad ;
  wire \rxgen/rx_pause_control_i/good_frame_in1 ;
  wire \rxgen/rx_pause_control_i/good_frame_in2 ;
  wire \rxgen/rx_pause_control_i/good_frame_in3 ;
  wire \rxgen/rx_pause_lt_disable_held ;
  wire \rxgen/rx_vlan ;
  wire [7:0]\rxgen/rxc_reg2 ;
  wire [7:4]\rxgen/rxc_reg3 ;
  wire [7:0]\rxgen/rxc_sync ;
  wire [7:0]\rxgen/rxc_sync_reg1 ;
  wire [63:0]\rxgen/rxd_reg2 ;
  wire [63:32]\rxgen/rxd_reg3 ;
  wire [63:0]\rxgen/rxd_sync ;
  wire [55:0]\rxgen/rxd_sync_reg1 ;
  wire [63:56]\rxgen/rxd_sync_reg1__0 ;
  wire [63:0]\rxgen/rxd_sync_reg2 ;
  wire [63:0]\rxgen/rxd_sync_reg3 ;
  wire \rxgen/start_code_found ;
  wire [4:4]\rxgen/start_delay_srl16 ;
  wire \rxgen/start_error ;
  wire \rxgen/start_found ;
  wire [14:0]\rxgen/stats_length_pipeline_reg[4] ;
  wire \rxgen/stop_wrap_around ;
  wire [7:4]\rxgen/synchronise/A ;
  wire \rxgen/synchronise/ifg_lower_ok ;
  wire \rxgen/synchronise/ifg_lower_ok0 ;
  wire \rxgen/synchronise/ifg_upper_ok ;
  wire \rxgen/synchronise/ifg_upper_ok0 ;
  wire \rxgen/synchronise/p_0_in1_in ;
  wire [63:0]\rxgen/synchronise/rxd_reg1 ;
  wire \rxgen/synchronise/start_found0 ;
  wire \rxgen/synchronise/start_found_lane4 ;
  wire \rxgen/synchronise/start_found_lane40 ;
  wire [6:0]\rxgen/term_pipeline_reg[2] ;
  wire \rxgen/type_frame ;
  wire [5:5]\rxgen/type_frame_pipeline ;
  wire \rxgen/vlan_enable ;
  wire \rxgen/vlan_frame ;
  wire [35:0]rxphy_ns_field;
  wire [47:0]rxphy_s_field;
  wire [1:0]status_vector;
  wire [31:0]systemtimer_ns_field;
  wire [47:0]systemtimer_s_field;
  wire tx_axis_aresetn;
  wire [63:0]tx_axis_tdata;
  wire [7:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire [127:0]tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_clk0;
  wire [79:0]tx_configuration_vector;
  wire [7:0]tx_ifg_delay;
  wire tx_statistics_valid;
  wire [25:0]tx_statistics_vector;
  wire [7:0]txc_in;
  wire [63:0]txd_in;
  wire \txgen/ack_out ;
  wire \txgen/axi_eof ;
  wire [3:0]\txgen/axi_tx_xgmac_i/axi_tx_state_reg ;
  wire \txgen/axi_tx_xgmac_i/block_other_underruns ;
  wire \txgen/axi_tx_xgmac_i/feed ;
  wire \txgen/axi_tx_xgmac_i/feed_d1 ;
  wire \txgen/axi_tx_xgmac_i/if_byte_counter1 ;
  wire [14:1]\txgen/axi_tx_xgmac_i/last_if_byte_counter ;
  wire [14:0]\txgen/axi_tx_xgmac_i/minusOp ;
  wire \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int0 ;
  wire \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int01_in ;
  wire \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int03_in ;
  wire \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int05_in ;
  wire \txgen/axi_tx_xgmac_i/p_0_in8_in ;
  wire [55:0]\txgen/axi_tx_xgmac_i/p_1_in ;
  wire \txgen/axi_tx_xgmac_i/preamble_reg1 ;
  wire \txgen/axi_tx_xgmac_i/prefixed_en ;
  wire \txgen/axi_tx_xgmac_i/prefixed_en_d1 ;
  wire \txgen/axi_tx_xgmac_i/prefixed_en_qualify0 ;
  wire \txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1 ;
  wire [63:0]\txgen/axi_tx_xgmac_i/tx_axis_in_pref ;
  wire [63:0]\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 ;
  wire \txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1 ;
  wire \txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1 ;
  wire \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ;
  wire \txgen/crc_insert ;
  wire \txgen/crc_pipeline_inst/calculating ;
  wire [31:0]\txgen/crc_pipeline_inst/crc_d1 ;
  wire \txgen/crc_pipeline_inst/crc_select ;
  wire [63:56]\txgen/crc_pipeline_inst/data3 ;
  wire [63:56]\txgen/crc_pipeline_inst/data4 ;
  wire [63:56]\txgen/crc_pipeline_inst/data5 ;
  wire [63:56]\txgen/crc_pipeline_inst/data6 ;
  wire [55:0]\txgen/crc_pipeline_inst/data7 ;
  wire [63:56]\txgen/crc_pipeline_inst/data7__0 ;
  wire [23:0]\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i ;
  wire \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ;
  wire [2:0]\txgen/crc_pipeline_inst/pos_d1 ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/EQUAL ;
  wire [6:0]\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift80 ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg__0 ;
  wire [7:7]\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in147_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in150_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in155_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in159_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in165_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in122_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in148_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in151_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in160_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in166_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in169_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in139_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in143_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in170_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in194_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in204_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in131_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in140_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in144_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in195_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in205_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in81_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in88_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in102_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in107_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in127_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in132_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in135_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in176_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in182_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in186_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in198_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in82_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in92_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in103_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in108_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in128_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in136_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in177_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in183_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in187_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in199_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in93_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in99_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in173_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_17_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in111_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in116_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in113_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in117_in ;
  wire [31:0]\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in227_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_20_in114_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in228_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in ;
  wire [15:10]\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in219_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_5_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_8_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in154_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in211_in ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0 ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0272_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0282_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0290_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0297_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0303_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0308_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0313_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0317_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0324_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0331_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0336_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0340_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0346_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0350_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0353_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0356_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0360_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0364_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0368_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0372_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0375_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0378_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0384_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0391_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0396_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0398_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0400_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0402_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0404_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0408_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0411_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0 ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0265_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0277_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0286_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0293_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0299_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0305_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0310_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0315_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0321_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0326_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0333_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0337_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0342_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0348_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0352_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0355_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0358_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0363_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0367_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0371_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0374_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0377_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0381_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0388_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0393_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0397_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0399_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0401_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0403_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0407_out ;
  wire \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0410_out ;
  wire [2:0]\txgen/crc_pos ;
  wire [63:0]\txgen/d_in ;
  wire [7:0]\txgen/data_avail ;
  wire [63:0]\txgen/data_in ;
  wire [47:0]\txgen/decode_frame/dst_addr ;
  wire \txgen/decode_frame/multi_int ;
  wire \txgen/decode_frame/p_2_in ;
  wire \txgen/decode_frame/p_4_in ;
  wire \txgen/decode_frame/p_8_in ;
  wire \txgen/decode_frame/start_d1 ;
  wire \txgen/decode_frame/start_d2 ;
  wire \txgen/decode_frame/start_d3 ;
  wire \txgen/flip ;
  wire [7:0]\txgen/ifg_delay ;
  wire \txgen/ifg_dic_frame ;
  wire \txgen/ifs_mode_frame ;
  wire \txgen/insert ;
  wire [7:0]\txgen/is_data ;
  wire \txgen/is_error ;
  wire [7:0]\txgen/is_pad ;
  wire [0:0]\txgen/is_pause ;
  wire \txgen/is_start ;
  wire [7:0]\txgen/is_terminate ;
  wire \txgen/is_underrun ;
  wire \txgen/mtu_en_frame ;
  wire \txgen/mtusize_limit_exceeded ;
  wire \txgen/pause_status ;
  wire \txgen/pause_status_req ;
  wire [2:0]\txgen/pause_tx_count ;
  wire [2:0]\txgen/pos ;
  wire [55:0]\txgen/preamble_reg ;
  wire [7:4]\txgen/startalignment/c_d1 ;
  wire [63:32]\txgen/startalignment/d_d1 ;
  wire [0:13]\txgen/tx_controller_inst/L ;
  wire [1:0]\txgen/tx_controller_inst/current_dic_value ;
  wire \txgen/tx_controller_inst/data_avail_muxed ;
  wire \txgen/tx_controller_inst/flip_int ;
  wire [14:0]\txgen/tx_controller_inst/frame_byte_count ;
  wire [14:1]\txgen/tx_controller_inst/frame_byte_count_fin ;
  wire [8:0]\txgen/tx_controller_inst/ifg_base_load_value ;
  wire \txgen/tx_controller_inst/ifg_control_inst/ack_d1 ;
  wire \txgen/tx_controller_inst/ifg_control_inst/ack_d2 ;
  wire \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ;
  wire \txgen/tx_controller_inst/ifg_control_inst/deferring_q ;
  wire \txgen/tx_controller_inst/ifg_control_inst/eof_during_pad0 ;
  wire \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame ;
  wire \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame0 ;
  wire \txgen/tx_controller_inst/ifg_control_inst/eof_underrun ;
  wire \txgen/tx_controller_inst/ifg_control_inst/eof_underrun0 ;
  wire \txgen/tx_controller_inst/ifg_control_inst/flip ;
  wire \txgen/tx_controller_inst/ifg_control_inst/flip_save ;
  wire [2:0]\txgen/tx_controller_inst/ifg_control_inst/frame_offset ;
  wire \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1 ;
  wire \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in ;
  wire \txgen/tx_controller_inst/ifg_control_inst/load ;
  wire [2:0]\txgen/tx_controller_inst/ifg_control_inst/next_state ;
  wire \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof ;
  wire \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof0 ;
  wire \txgen/tx_controller_inst/ifg_control_inst/state_in_frame ;
  wire [0:0]\txgen/tx_controller_inst/p_0_in ;
  wire \txgen/tx_controller_inst/pause_stats_update ;
  wire [3:0]\txgen/tx_controller_inst/plusOp ;
  wire [4:0]\txgen/tx_controller_inst/reg_next_terminate ;
  wire \txgen/tx_controller_inst/sel ;
  wire \txgen/tx_controller_inst/start_align_current ;
  wire \txgen/tx_controller_inst/state_inst/byte_count ;
  wire [11:0]\txgen/tx_controller_inst/state_inst/byte_count_reg ;
  wire [12:12]\txgen/tx_controller_inst/state_inst/byte_count_reg__0 ;
  wire [3:0]\txgen/tx_controller_inst/state_inst/count_reg ;
  wire \txgen/tx_controller_inst/state_inst/crc_insert_d ;
  wire \txgen/tx_controller_inst/state_inst/crc_insert_int139_in ;
  wire [2:0]\txgen/tx_controller_inst/state_inst/crc_pos_d ;
  wire [2:0]\txgen/tx_controller_inst/state_inst/crc_pos_int ;
  wire \txgen/tx_controller_inst/state_inst/error_reg ;
  wire \txgen/tx_controller_inst/state_inst/flip_int30_out ;
  wire \txgen/tx_controller_inst/state_inst/frame_byte_valid ;
  wire \txgen/tx_controller_inst/state_inst/in_frame_reg ;
  wire \txgen/tx_controller_inst/state_inst/is_pad_reg_3 ;
  wire [1:0]\txgen/tx_controller_inst/state_inst/last_bytes ;
  wire \txgen/tx_controller_inst/state_inst/load_max_count ;
  wire [11:0]\txgen/tx_controller_inst/state_inst/max_count_reg ;
  wire \txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in ;
  wire \txgen/tx_controller_inst/state_inst/max_pkt_len_reached ;
  wire \txgen/tx_controller_inst/state_inst/max_pkt_reached_reg ;
  wire \txgen/tx_controller_inst/state_inst/max_pkt_reg ;
  wire \txgen/tx_controller_inst/state_inst/min_pkt_len_past ;
  wire \txgen/tx_controller_inst/state_inst/min_pkt_len_reached ;
  wire \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1 ;
  wire \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg ;
  wire \txgen/tx_controller_inst/state_inst/p_11_in ;
  wire \txgen/tx_controller_inst/state_inst/p_13_in ;
  wire \txgen/tx_controller_inst/state_inst/pause_data_count0 ;
  wire \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ;
  wire \txgen/tx_controller_inst/state_inst/pause_vector_c0 ;
  wire \txgen/tx_controller_inst/state_inst/start_int_d1 ;
  wire [7:0]\txgen/tx_controller_inst/state_inst/stat_byte_int ;
  wire \txgen/tx_controller_inst/state_inst/term_next_reg ;
  wire \txgen/tx_controller_inst/state_inst/term_reg ;
  wire \txgen/tx_controller_inst/state_inst/term_reg20_out ;
  wire \txgen/tx_dic ;
  wire \txgen/tx_ifs_mode ;
  wire \txgen/tx_pause_control_i/count_set ;
  wire \txgen/tx_pause_control_i/d_1 ;
  wire \txgen/tx_pause_control_i/d_2 ;
  wire \txgen/tx_pause_control_i/d_3 ;
  wire \txgen/tx_pause_control_i/d_4 ;
  wire \txgen/tx_pause_control_i/good_frame_in_tx_d1 ;
  wire [15:0]\txgen/tx_pause_control_i/pause_count_reg ;
  wire [2:0]\txgen/tx_pause_control_i/pause_quanta ;
  wire \txgen/tx_pause_control_i/pause_status_int0 ;
  wire \txgen/tx_pause_control_i/q ;
  wire \txgen/tx_start ;
  wire \txgen/tx_vlan ;
  wire \txgen/txframer/c_out_reg0 ;
  wire \txgen/txframer/c_out_reg011_out ;
  wire \txgen/txframer/c_out_reg017_out ;
  wire \txgen/txframer/c_out_reg024_out ;
  wire \txgen/txframer/c_out_reg030_out ;
  wire \txgen/txframer/c_out_reg036_out ;
  wire \txgen/txframer/c_out_reg042_out ;
  wire \txgen/txframer/c_out_reg046_out ;
  wire \txgen/txframer/crc_insert_d1 ;
  wire [2:0]\txgen/txframer/crc_pos_d1 ;
  wire [63:0]\txgen/txframer/d_in_d1 ;
  wire \txgen/txframer/d_out_int2 ;
  wire \txgen/txframer/error_reg ;
  wire \txgen/txframer/is_error_comb ;
  wire \txgen/txframer/is_error_d1 ;
  wire \txgen/txframer/is_start_d1 ;
  wire \txgen/txframer/is_underrun_d1 ;
  wire \txgen/txframer/last_column_data1 ;
  wire \txgen/txframer/last_column_data176_out ;
  wire \txgen/txframer/last_column_data182_out ;
  wire [3:0]\txgen/txframer/p_0_in ;
  wire \txgen/txframer/p_0_in1_in ;
  wire \txgen/txframer/p_0_in55_in ;
  wire \txgen/txframer/p_0_in57_in ;
  wire \txgen/txframer/p_0_in64_in ;
  wire \txgen/txframer/p_0_in69_in ;
  wire \txgen/txframer/p_0_in71_in ;
  wire \txgen/txframer/p_0_in74_in ;
  wire \txgen/txframer/p_0_in77_in ;
  wire \txgen/txframer/p_0_in80_in ;
  wire \txgen/txframer/p_0_in83_in ;
  wire [7:0]\txgen/txframer/p_1_in ;
  wire \txgen/txframer/p_1_in12_in ;
  wire \txgen/txframer/p_1_in18_in ;
  wire \txgen/txframer/p_1_in25_in ;
  wire \txgen/txframer/p_1_in31_in ;
  wire \txgen/txframer/p_1_in37_in ;
  wire \txgen/txframer/p_1_in4_in ;
  wire \txgen/txframer/p_1_in6_in ;
  wire \txgen/txframer/p_2_in ;
  wire \txgen/txframer/p_2_in14_in ;
  wire \txgen/txframer/p_2_in21_in ;
  wire \txgen/txframer/p_2_in27_in ;
  wire \txgen/txframer/p_2_in33_in ;
  wire \txgen/txframer/p_2_in39_in ;
  wire \txgen/txframer/p_2_in8_in ;
  wire \txgen/txframer/p_3_in ;
  wire \txgen/txframer/p_3_in13_in ;
  wire \txgen/txframer/p_3_in19_in ;
  wire \txgen/txframer/p_3_in26_in ;
  wire \txgen/txframer/p_3_in32_in ;
  wire \txgen/txframer/p_3_in38_in ;
  wire \txgen/txframer/p_3_in7_in ;
  wire \txgen/txframer/p_67_in ;
  wire [2:0]\txgen/txframer/pause_tx_count_d1 ;
  wire \txgen/underrun ;
  wire \txgen/vlan_en_frame ;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;
  wire [3:0]NLW_add_match_lower_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_add_match_lower_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_add_match_upper_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_add_match_upper_reg_i_2_O_UNCONNECTED;
  wire [3:0]\NLW_byte_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_byte_count_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_counter_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_exceed_normal_frame_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_exceed_normal_frame_reg_i_5_O_UNCONNECTED;
  wire [3:2]\NLW_if_byte_counter_reg[14]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_if_byte_counter_reg[14]_i_6_O_UNCONNECTED ;
  wire [3:1]NLW_length_match_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_length_match_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_length_match_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_max_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_10_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_16_O_UNCONNECTED;
  wire [3:1]NLW_mtusize_limit_exceeded_int_reg_i_21_CO_UNCONNECTED;
  wire [3:2]NLW_mtusize_limit_exceeded_int_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_23_O_UNCONNECTED;
  wire [3:3]NLW_mtusize_limit_exceeded_int_reg_i_3_CO_UNCONNECTED;
  wire [2:0]NLW_mtusize_limit_exceeded_int_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_32_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_41_O_UNCONNECTED;
  wire [3:1]NLW_mtusize_limit_exceeded_int_reg_i_46_CO_UNCONNECTED;
  wire [3:2]NLW_mtusize_limit_exceeded_int_reg_i_46_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_48_O_UNCONNECTED;
  wire [3:3]NLW_mtusize_limit_exceeded_int_reg_i_5_CO_UNCONNECTED;
  wire [2:0]NLW_mtusize_limit_exceeded_int_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_76_CO_UNCONNECTED;
  wire [3:1]NLW_mtusize_limit_exceeded_int_reg_i_76_O_UNCONNECTED;
  wire [3:0]NLW_mtusize_limit_exceeded_int_reg_i_80_O_UNCONNECTED;
  wire [3:3]\NLW_pause_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_inst/frame_byte_reg_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_state_inst/frame_byte_reg_reg[14]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_state_inst/frame_byte_reg_reg[14]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_state_inst/frame_byte_reg_reg[14]_i_5_O_UNCONNECTED ;

  assign ip2bus_data[31] = \<const0> ;
  assign ip2bus_data[30] = \<const0> ;
  assign ip2bus_data[29] = \<const0> ;
  assign ip2bus_data[28] = \<const0> ;
  assign ip2bus_data[27] = \<const0> ;
  assign ip2bus_data[26] = \<const0> ;
  assign ip2bus_data[25] = \<const0> ;
  assign ip2bus_data[24] = \<const0> ;
  assign ip2bus_data[23] = \<const0> ;
  assign ip2bus_data[22] = \<const0> ;
  assign ip2bus_data[21] = \<const0> ;
  assign ip2bus_data[20] = \<const0> ;
  assign ip2bus_data[19] = \<const0> ;
  assign ip2bus_data[18] = \<const0> ;
  assign ip2bus_data[17] = \<const0> ;
  assign ip2bus_data[16] = \<const0> ;
  assign ip2bus_data[15] = \<const0> ;
  assign ip2bus_data[14] = \<const0> ;
  assign ip2bus_data[13] = \<const0> ;
  assign ip2bus_data[12] = \<const0> ;
  assign ip2bus_data[11] = \<const0> ;
  assign ip2bus_data[10] = \<const0> ;
  assign ip2bus_data[9] = \<const0> ;
  assign ip2bus_data[8] = \<const0> ;
  assign ip2bus_data[7] = \<const0> ;
  assign ip2bus_data[6] = \<const0> ;
  assign ip2bus_data[5] = \<const0> ;
  assign ip2bus_data[4] = \<const0> ;
  assign ip2bus_data[3] = \<const0> ;
  assign ip2bus_data[2] = \<const0> ;
  assign ip2bus_data[1] = \<const0> ;
  assign ip2bus_data[0] = \<const0> ;
  assign ip2bus_error = \<const0> ;
  assign ip2bus_rdack = \<const0> ;
  assign ip2bus_wrack = \<const0> ;
  assign mdc_out = \<const0> ;
  assign mdio_out = \<const0> ;
  assign mdio_tri = \<const0> ;
  assign rx_ts_axis_tdata[127] = \<const0> ;
  assign rx_ts_axis_tdata[126] = \<const0> ;
  assign rx_ts_axis_tdata[125] = \<const0> ;
  assign rx_ts_axis_tdata[124] = \<const0> ;
  assign rx_ts_axis_tdata[123] = \<const0> ;
  assign rx_ts_axis_tdata[122] = \<const0> ;
  assign rx_ts_axis_tdata[121] = \<const0> ;
  assign rx_ts_axis_tdata[120] = \<const0> ;
  assign rx_ts_axis_tdata[119] = \<const0> ;
  assign rx_ts_axis_tdata[118] = \<const0> ;
  assign rx_ts_axis_tdata[117] = \<const0> ;
  assign rx_ts_axis_tdata[116] = \<const0> ;
  assign rx_ts_axis_tdata[115] = \<const0> ;
  assign rx_ts_axis_tdata[114] = \<const0> ;
  assign rx_ts_axis_tdata[113] = \<const0> ;
  assign rx_ts_axis_tdata[112] = \<const0> ;
  assign rx_ts_axis_tdata[111] = \<const0> ;
  assign rx_ts_axis_tdata[110] = \<const0> ;
  assign rx_ts_axis_tdata[109] = \<const0> ;
  assign rx_ts_axis_tdata[108] = \<const0> ;
  assign rx_ts_axis_tdata[107] = \<const0> ;
  assign rx_ts_axis_tdata[106] = \<const0> ;
  assign rx_ts_axis_tdata[105] = \<const0> ;
  assign rx_ts_axis_tdata[104] = \<const0> ;
  assign rx_ts_axis_tdata[103] = \<const0> ;
  assign rx_ts_axis_tdata[102] = \<const0> ;
  assign rx_ts_axis_tdata[101] = \<const0> ;
  assign rx_ts_axis_tdata[100] = \<const0> ;
  assign rx_ts_axis_tdata[99] = \<const0> ;
  assign rx_ts_axis_tdata[98] = \<const0> ;
  assign rx_ts_axis_tdata[97] = \<const0> ;
  assign rx_ts_axis_tdata[96] = \<const0> ;
  assign rx_ts_axis_tdata[95] = \<const0> ;
  assign rx_ts_axis_tdata[94] = \<const0> ;
  assign rx_ts_axis_tdata[93] = \<const0> ;
  assign rx_ts_axis_tdata[92] = \<const0> ;
  assign rx_ts_axis_tdata[91] = \<const0> ;
  assign rx_ts_axis_tdata[90] = \<const0> ;
  assign rx_ts_axis_tdata[89] = \<const0> ;
  assign rx_ts_axis_tdata[88] = \<const0> ;
  assign rx_ts_axis_tdata[87] = \<const0> ;
  assign rx_ts_axis_tdata[86] = \<const0> ;
  assign rx_ts_axis_tdata[85] = \<const0> ;
  assign rx_ts_axis_tdata[84] = \<const0> ;
  assign rx_ts_axis_tdata[83] = \<const0> ;
  assign rx_ts_axis_tdata[82] = \<const0> ;
  assign rx_ts_axis_tdata[81] = \<const0> ;
  assign rx_ts_axis_tdata[80] = \<const0> ;
  assign rx_ts_axis_tdata[79] = \<const0> ;
  assign rx_ts_axis_tdata[78] = \<const0> ;
  assign rx_ts_axis_tdata[77] = \<const0> ;
  assign rx_ts_axis_tdata[76] = \<const0> ;
  assign rx_ts_axis_tdata[75] = \<const0> ;
  assign rx_ts_axis_tdata[74] = \<const0> ;
  assign rx_ts_axis_tdata[73] = \<const0> ;
  assign rx_ts_axis_tdata[72] = \<const0> ;
  assign rx_ts_axis_tdata[71] = \<const0> ;
  assign rx_ts_axis_tdata[70] = \<const0> ;
  assign rx_ts_axis_tdata[69] = \<const0> ;
  assign rx_ts_axis_tdata[68] = \<const0> ;
  assign rx_ts_axis_tdata[67] = \<const0> ;
  assign rx_ts_axis_tdata[66] = \<const0> ;
  assign rx_ts_axis_tdata[65] = \<const0> ;
  assign rx_ts_axis_tdata[64] = \<const0> ;
  assign rx_ts_axis_tdata[63] = \<const0> ;
  assign rx_ts_axis_tdata[62] = \<const0> ;
  assign rx_ts_axis_tdata[61] = \<const0> ;
  assign rx_ts_axis_tdata[60] = \<const0> ;
  assign rx_ts_axis_tdata[59] = \<const0> ;
  assign rx_ts_axis_tdata[58] = \<const0> ;
  assign rx_ts_axis_tdata[57] = \<const0> ;
  assign rx_ts_axis_tdata[56] = \<const0> ;
  assign rx_ts_axis_tdata[55] = \<const0> ;
  assign rx_ts_axis_tdata[54] = \<const0> ;
  assign rx_ts_axis_tdata[53] = \<const0> ;
  assign rx_ts_axis_tdata[52] = \<const0> ;
  assign rx_ts_axis_tdata[51] = \<const0> ;
  assign rx_ts_axis_tdata[50] = \<const0> ;
  assign rx_ts_axis_tdata[49] = \<const0> ;
  assign rx_ts_axis_tdata[48] = \<const0> ;
  assign rx_ts_axis_tdata[47] = \<const0> ;
  assign rx_ts_axis_tdata[46] = \<const0> ;
  assign rx_ts_axis_tdata[45] = \<const0> ;
  assign rx_ts_axis_tdata[44] = \<const0> ;
  assign rx_ts_axis_tdata[43] = \<const0> ;
  assign rx_ts_axis_tdata[42] = \<const0> ;
  assign rx_ts_axis_tdata[41] = \<const0> ;
  assign rx_ts_axis_tdata[40] = \<const0> ;
  assign rx_ts_axis_tdata[39] = \<const0> ;
  assign rx_ts_axis_tdata[38] = \<const0> ;
  assign rx_ts_axis_tdata[37] = \<const0> ;
  assign rx_ts_axis_tdata[36] = \<const0> ;
  assign rx_ts_axis_tdata[35] = \<const0> ;
  assign rx_ts_axis_tdata[34] = \<const0> ;
  assign rx_ts_axis_tdata[33] = \<const0> ;
  assign rx_ts_axis_tdata[32] = \<const0> ;
  assign rx_ts_axis_tdata[31] = \<const0> ;
  assign rx_ts_axis_tdata[30] = \<const0> ;
  assign rx_ts_axis_tdata[29] = \<const0> ;
  assign rx_ts_axis_tdata[28] = \<const0> ;
  assign rx_ts_axis_tdata[27] = \<const0> ;
  assign rx_ts_axis_tdata[26] = \<const0> ;
  assign rx_ts_axis_tdata[25] = \<const0> ;
  assign rx_ts_axis_tdata[24] = \<const0> ;
  assign rx_ts_axis_tdata[23] = \<const0> ;
  assign rx_ts_axis_tdata[22] = \<const0> ;
  assign rx_ts_axis_tdata[21] = \<const0> ;
  assign rx_ts_axis_tdata[20] = \<const0> ;
  assign rx_ts_axis_tdata[19] = \<const0> ;
  assign rx_ts_axis_tdata[18] = \<const0> ;
  assign rx_ts_axis_tdata[17] = \<const0> ;
  assign rx_ts_axis_tdata[16] = \<const0> ;
  assign rx_ts_axis_tdata[15] = \<const0> ;
  assign rx_ts_axis_tdata[14] = \<const0> ;
  assign rx_ts_axis_tdata[13] = \<const0> ;
  assign rx_ts_axis_tdata[12] = \<const0> ;
  assign rx_ts_axis_tdata[11] = \<const0> ;
  assign rx_ts_axis_tdata[10] = \<const0> ;
  assign rx_ts_axis_tdata[9] = \<const0> ;
  assign rx_ts_axis_tdata[8] = \<const0> ;
  assign rx_ts_axis_tdata[7] = \<const0> ;
  assign rx_ts_axis_tdata[6] = \<const0> ;
  assign rx_ts_axis_tdata[5] = \<const0> ;
  assign rx_ts_axis_tdata[4] = \<const0> ;
  assign rx_ts_axis_tdata[3] = \<const0> ;
  assign rx_ts_axis_tdata[2] = \<const0> ;
  assign rx_ts_axis_tdata[1] = \<const0> ;
  assign rx_ts_axis_tdata[0] = \<const0> ;
  assign rx_ts_axis_tvalid = \<const0> ;
  assign tx_ts_axis_tdata[127] = \<const0> ;
  assign tx_ts_axis_tdata[126] = \<const0> ;
  assign tx_ts_axis_tdata[125] = \<const0> ;
  assign tx_ts_axis_tdata[124] = \<const0> ;
  assign tx_ts_axis_tdata[123] = \<const0> ;
  assign tx_ts_axis_tdata[122] = \<const0> ;
  assign tx_ts_axis_tdata[121] = \<const0> ;
  assign tx_ts_axis_tdata[120] = \<const0> ;
  assign tx_ts_axis_tdata[119] = \<const0> ;
  assign tx_ts_axis_tdata[118] = \<const0> ;
  assign tx_ts_axis_tdata[117] = \<const0> ;
  assign tx_ts_axis_tdata[116] = \<const0> ;
  assign tx_ts_axis_tdata[115] = \<const0> ;
  assign tx_ts_axis_tdata[114] = \<const0> ;
  assign tx_ts_axis_tdata[113] = \<const0> ;
  assign tx_ts_axis_tdata[112] = \<const0> ;
  assign tx_ts_axis_tdata[111] = \<const0> ;
  assign tx_ts_axis_tdata[110] = \<const0> ;
  assign tx_ts_axis_tdata[109] = \<const0> ;
  assign tx_ts_axis_tdata[108] = \<const0> ;
  assign tx_ts_axis_tdata[107] = \<const0> ;
  assign tx_ts_axis_tdata[106] = \<const0> ;
  assign tx_ts_axis_tdata[105] = \<const0> ;
  assign tx_ts_axis_tdata[104] = \<const0> ;
  assign tx_ts_axis_tdata[103] = \<const0> ;
  assign tx_ts_axis_tdata[102] = \<const0> ;
  assign tx_ts_axis_tdata[101] = \<const0> ;
  assign tx_ts_axis_tdata[100] = \<const0> ;
  assign tx_ts_axis_tdata[99] = \<const0> ;
  assign tx_ts_axis_tdata[98] = \<const0> ;
  assign tx_ts_axis_tdata[97] = \<const0> ;
  assign tx_ts_axis_tdata[96] = \<const0> ;
  assign tx_ts_axis_tdata[95] = \<const0> ;
  assign tx_ts_axis_tdata[94] = \<const0> ;
  assign tx_ts_axis_tdata[93] = \<const0> ;
  assign tx_ts_axis_tdata[92] = \<const0> ;
  assign tx_ts_axis_tdata[91] = \<const0> ;
  assign tx_ts_axis_tdata[90] = \<const0> ;
  assign tx_ts_axis_tdata[89] = \<const0> ;
  assign tx_ts_axis_tdata[88] = \<const0> ;
  assign tx_ts_axis_tdata[87] = \<const0> ;
  assign tx_ts_axis_tdata[86] = \<const0> ;
  assign tx_ts_axis_tdata[85] = \<const0> ;
  assign tx_ts_axis_tdata[84] = \<const0> ;
  assign tx_ts_axis_tdata[83] = \<const0> ;
  assign tx_ts_axis_tdata[82] = \<const0> ;
  assign tx_ts_axis_tdata[81] = \<const0> ;
  assign tx_ts_axis_tdata[80] = \<const0> ;
  assign tx_ts_axis_tdata[79] = \<const0> ;
  assign tx_ts_axis_tdata[78] = \<const0> ;
  assign tx_ts_axis_tdata[77] = \<const0> ;
  assign tx_ts_axis_tdata[76] = \<const0> ;
  assign tx_ts_axis_tdata[75] = \<const0> ;
  assign tx_ts_axis_tdata[74] = \<const0> ;
  assign tx_ts_axis_tdata[73] = \<const0> ;
  assign tx_ts_axis_tdata[72] = \<const0> ;
  assign tx_ts_axis_tdata[71] = \<const0> ;
  assign tx_ts_axis_tdata[70] = \<const0> ;
  assign tx_ts_axis_tdata[69] = \<const0> ;
  assign tx_ts_axis_tdata[68] = \<const0> ;
  assign tx_ts_axis_tdata[67] = \<const0> ;
  assign tx_ts_axis_tdata[66] = \<const0> ;
  assign tx_ts_axis_tdata[65] = \<const0> ;
  assign tx_ts_axis_tdata[64] = \<const0> ;
  assign tx_ts_axis_tdata[63] = \<const0> ;
  assign tx_ts_axis_tdata[62] = \<const0> ;
  assign tx_ts_axis_tdata[61] = \<const0> ;
  assign tx_ts_axis_tdata[60] = \<const0> ;
  assign tx_ts_axis_tdata[59] = \<const0> ;
  assign tx_ts_axis_tdata[58] = \<const0> ;
  assign tx_ts_axis_tdata[57] = \<const0> ;
  assign tx_ts_axis_tdata[56] = \<const0> ;
  assign tx_ts_axis_tdata[55] = \<const0> ;
  assign tx_ts_axis_tdata[54] = \<const0> ;
  assign tx_ts_axis_tdata[53] = \<const0> ;
  assign tx_ts_axis_tdata[52] = \<const0> ;
  assign tx_ts_axis_tdata[51] = \<const0> ;
  assign tx_ts_axis_tdata[50] = \<const0> ;
  assign tx_ts_axis_tdata[49] = \<const0> ;
  assign tx_ts_axis_tdata[48] = \<const0> ;
  assign tx_ts_axis_tdata[47] = \<const0> ;
  assign tx_ts_axis_tdata[46] = \<const0> ;
  assign tx_ts_axis_tdata[45] = \<const0> ;
  assign tx_ts_axis_tdata[44] = \<const0> ;
  assign tx_ts_axis_tdata[43] = \<const0> ;
  assign tx_ts_axis_tdata[42] = \<const0> ;
  assign tx_ts_axis_tdata[41] = \<const0> ;
  assign tx_ts_axis_tdata[40] = \<const0> ;
  assign tx_ts_axis_tdata[39] = \<const0> ;
  assign tx_ts_axis_tdata[38] = \<const0> ;
  assign tx_ts_axis_tdata[37] = \<const0> ;
  assign tx_ts_axis_tdata[36] = \<const0> ;
  assign tx_ts_axis_tdata[35] = \<const0> ;
  assign tx_ts_axis_tdata[34] = \<const0> ;
  assign tx_ts_axis_tdata[33] = \<const0> ;
  assign tx_ts_axis_tdata[32] = \<const0> ;
  assign tx_ts_axis_tdata[31] = \<const0> ;
  assign tx_ts_axis_tdata[30] = \<const0> ;
  assign tx_ts_axis_tdata[29] = \<const0> ;
  assign tx_ts_axis_tdata[28] = \<const0> ;
  assign tx_ts_axis_tdata[27] = \<const0> ;
  assign tx_ts_axis_tdata[26] = \<const0> ;
  assign tx_ts_axis_tdata[25] = \<const0> ;
  assign tx_ts_axis_tdata[24] = \<const0> ;
  assign tx_ts_axis_tdata[23] = \<const0> ;
  assign tx_ts_axis_tdata[22] = \<const0> ;
  assign tx_ts_axis_tdata[21] = \<const0> ;
  assign tx_ts_axis_tdata[20] = \<const0> ;
  assign tx_ts_axis_tdata[19] = \<const0> ;
  assign tx_ts_axis_tdata[18] = \<const0> ;
  assign tx_ts_axis_tdata[17] = \<const0> ;
  assign tx_ts_axis_tdata[16] = \<const0> ;
  assign tx_ts_axis_tdata[15] = \<const0> ;
  assign tx_ts_axis_tdata[14] = \<const0> ;
  assign tx_ts_axis_tdata[13] = \<const0> ;
  assign tx_ts_axis_tdata[12] = \<const0> ;
  assign tx_ts_axis_tdata[11] = \<const0> ;
  assign tx_ts_axis_tdata[10] = \<const0> ;
  assign tx_ts_axis_tdata[9] = \<const0> ;
  assign tx_ts_axis_tdata[8] = \<const0> ;
  assign tx_ts_axis_tdata[7] = \<const0> ;
  assign tx_ts_axis_tdata[6] = \<const0> ;
  assign tx_ts_axis_tdata[5] = \<const0> ;
  assign tx_ts_axis_tdata[4] = \<const0> ;
  assign tx_ts_axis_tdata[3] = \<const0> ;
  assign tx_ts_axis_tdata[2] = \<const0> ;
  assign tx_ts_axis_tdata[1] = \<const0> ;
  assign tx_ts_axis_tdata[0] = \<const0> ;
  assign tx_ts_axis_tvalid = \<const0> ;
  assign xgmacint = \<const0> ;
LUT6 #(
    .INIT(64'h0A0A0A0E0A0E0A0E)) 
     \FSM_onehot_axi_tx_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[0]_i_2 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(tx_axis_tvalid),
        .I3(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I4(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[0]_i_3 ),
        .O(\n_0_FSM_onehot_axi_tx_state[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEFAAFFFF)) 
     \FSM_onehot_axi_tx_state[0]_i_2 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_13 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_axi_tx_state[0]_i_4 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[0]_i_5 ),
        .O(\n_0_FSM_onehot_axi_tx_state[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_axi_tx_state[0]_i_3 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_axi_tx_state[0]_i_3 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
     \FSM_onehot_axi_tx_state[0]_i_4 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_axi_tx_state[3]_i_5 ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .O(\n_0_FSM_onehot_axi_tx_state[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFF0FFF0FE00)) 
     \FSM_onehot_axi_tx_state[0]_i_5 
       (.I0(\n_0_FSM_onehot_axi_tx_state[0]_i_6 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_axi_tx_state[2]_i_3 ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_axi_tx_state[0]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT3 #(
    .INIT(8'hE8)) 
     \FSM_onehot_axi_tx_state[0]_i_6 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .O(\n_0_FSM_onehot_axi_tx_state[0]_i_6 ));
LUT6 #(
    .INIT(64'hFF080808FF08FF08)) 
     \FSM_onehot_axi_tx_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[1]_i_2 ),
        .I1(tx_axis_tvalid),
        .I2(\txgen/axi_tx_xgmac_i/prefixed_en ),
        .I3(\n_0_FSM_onehot_axi_tx_state[1]_i_3 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_axi_tx_state[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8FF)) 
     \FSM_onehot_axi_tx_state[1]_i_2 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I3(\n_0_FSM_onehot_axi_tx_state[1]_i_4 ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_axi_tx_state[1]_i_5 ),
        .O(\n_0_FSM_onehot_axi_tx_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000002000200000)) 
     \FSM_onehot_axi_tx_state[1]_i_3 
       (.I0(\n_0_FSM_onehot_axi_tx_state[1]_i_6 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_axi_tx_state[1]_i_7 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[1]_i_4 ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .O(\n_0_FSM_onehot_axi_tx_state[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_axi_tx_state[1]_i_4 
       (.I0(\n_0_FSM_onehot_axi_tx_state[3]_i_5 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_axi_tx_state[1]_i_4 ));
LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFE00)) 
     \FSM_onehot_axi_tx_state[1]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_axi_tx_state[1]_i_8 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_axi_tx_state[2]_i_3 ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_axi_tx_state[1]_i_5 ));
LUT6 #(
    .INIT(64'h00000101010101FF)) 
     \FSM_onehot_axi_tx_state[1]_i_6 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_axi_tx_state[2]_i_3 ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_axi_tx_state[1]_i_8 ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_axi_tx_state[1]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     \FSM_onehot_axi_tx_state[1]_i_7 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I2(\txgen/pause_status ),
        .I3(\txgen/pause_status_req ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I5(tx_axis_tvalid),
        .O(\n_0_FSM_onehot_axi_tx_state[1]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
     \FSM_onehot_axi_tx_state[1]_i_8 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_axi_tx_state[1]_i_8 ));
LUT6 #(
    .INIT(64'h0000000022F22222)) 
     \FSM_onehot_axi_tx_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[2]_i_3 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[2]_i_4 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[2]_i_5 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[9]_i_9 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[3]_i_4 ),
        .O(\n_0_FSM_onehot_axi_tx_state[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000104)) 
     \FSM_onehot_axi_tx_state[2]_i_2 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .O(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_axi_tx_state[2]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_axi_tx_state[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \FSM_onehot_axi_tx_state[2]_i_4 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_axi_tx_state[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_axi_tx_state[2]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_axi_tx_state[2]_i_5 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \FSM_onehot_axi_tx_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[3]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[3]_i_3 ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[3]_i_4 ),
        .O(\n_0_FSM_onehot_axi_tx_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h0001010000000100)) 
     \FSM_onehot_axi_tx_state[3]_i_2 
       (.I0(\n_0_FSM_onehot_axi_tx_state[3]_i_5 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[2]_i_3 ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_axi_tx_state[3]_i_4 ),
        .O(\n_0_FSM_onehot_axi_tx_state[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT5 #(
    .INIT(32'h00010102)) 
     \FSM_onehot_axi_tx_state[3]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_axi_tx_state[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_axi_tx_state[3]_i_4 
       (.I0(tx_axis_tvalid),
        .I1(tx_axis_tlast),
        .I2(tx_axis_tuser[0]),
        .O(\n_0_FSM_onehot_axi_tx_state[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_axi_tx_state[3]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_axi_tx_state[3]_i_5 ));
LUT6 #(
    .INIT(64'h1551555515511551)) 
     \FSM_onehot_axi_tx_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[4]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I2(tx_axis_tvalid),
        .I3(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_axi_tx_state[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \FSM_onehot_axi_tx_state[4]_i_2 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_13 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I2(tx_axis_tvalid),
        .I3(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_axi_tx_state[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
     \FSM_onehot_axi_tx_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[8]_i_3 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I2(tx_axis_tvalid),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[5]_i_2 ),
        .O(\n_0_FSM_onehot_axi_tx_state[5]_i_1 ));
LUT6 #(
    .INIT(64'h00E0000000E000E0)) 
     \FSM_onehot_axi_tx_state[5]_i_2 
       (.I0(tx_axis_tvalid),
        .I1(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_13 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[5]_i_3 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_axi_tx_state[5]_i_2 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \FSM_onehot_axi_tx_state[5]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I1(tx_axis_tvalid),
        .I2(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .O(\n_0_FSM_onehot_axi_tx_state[5]_i_3 ));
LUT6 #(
    .INIT(64'h04FF040404FF04FF)) 
     \FSM_onehot_axi_tx_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[6]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[6]_i_3 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[6]_i_4 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[6]_i_5 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[6]_i_6 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .O(\n_0_FSM_onehot_axi_tx_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'h00D00000)) 
     \FSM_onehot_axi_tx_state[6]_i_2 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I4(tx_axis_tvalid),
        .O(\n_0_FSM_onehot_axi_tx_state[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \FSM_onehot_axi_tx_state[6]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I3(tx_axis_tvalid),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_13 ),
        .O(\n_0_FSM_onehot_axi_tx_state[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'hD00000D0)) 
     \FSM_onehot_axi_tx_state[6]_i_4 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I4(tx_axis_tvalid),
        .O(\n_0_FSM_onehot_axi_tx_state[6]_i_4 ));
LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
     \FSM_onehot_axi_tx_state[6]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I3(tx_axis_tvalid),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I5(\n_0_FSM_onehot_axi_tx_state[9]_i_9 ),
        .O(\n_0_FSM_onehot_axi_tx_state[6]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_axi_tx_state[6]_i_6 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .O(\n_0_FSM_onehot_axi_tx_state[6]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT4 #(
    .INIT(16'h0111)) 
     \FSM_onehot_axi_tx_state[6]_i_7 
       (.I0(\txgen/pause_status_req ),
        .I1(\txgen/pause_status ),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .O(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'h0DDD0D0D)) 
     \FSM_onehot_axi_tx_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_4 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_5 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[9]_i_9 ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_1 ));
LUT5 #(
    .INIT(32'h0000BFFF)) 
     \FSM_onehot_axi_tx_state[7]_i_10 
       (.I0(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I2(tx_axis_tvalid),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/start_reg_reg ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_10 ));
LUT6 #(
    .INIT(64'h000000000D010000)) 
     \FSM_onehot_axi_tx_state[7]_i_11 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg ),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg ),
        .I4(tx_axis_tvalid),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
     \FSM_onehot_axi_tx_state[7]_i_12 
       (.I0(\n_0_is_pause_d1[7]_i_4 ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I5(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_12 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_axi_tx_state[7]_i_13 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_13 ));
LUT6 #(
    .INIT(64'h55555555FFFFFFD5)) 
     \FSM_onehot_axi_tx_state[7]_i_14 
       (.I0(\n_0_FSM_onehot_state[15]_i_21 ),
        .I1(n_0_is_underrun_i_2),
        .I2(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I3(\n_0_count[7]_i_6 ),
        .I4(n_0_is_underrun_i_3),
        .I5(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_14 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF444F)) 
     \FSM_onehot_axi_tx_state[7]_i_2 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_7 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_is_data_d1[6]_i_2 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_8 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ));
LUT6 #(
    .INIT(64'h00000000DDDDDDD0)) 
     \FSM_onehot_axi_tx_state[7]_i_3 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_10 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_11 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_is_data_d1[7]_i_2 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[7]_i_12 ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \FSM_onehot_axi_tx_state[7]_i_4 
       (.I0(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I1(tx_axis_tvalid),
        .I2(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[7]_i_13 ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
     \FSM_onehot_axi_tx_state[7]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I2(tx_axis_tvalid),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_5 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_axi_tx_state[7]_i_6 
       (.I0(\n_0_state[1]_i_4 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/deferring_q ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_axi_tx_state[7]_i_7 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_14 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_7 ));
LUT5 #(
    .INIT(32'h1E1EFE1E)) 
     \FSM_onehot_axi_tx_state[7]_i_8 
       (.I0(\n_0_is_pause_d1[7]_i_4 ),
        .I1(\n_0_is_pause_d1[7]_i_3 ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_8 ));
LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_axi_tx_state[7]_i_9 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/start_reg_reg ),
        .I1(n_0_start_given_d1_i_4),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_11 ),
        .O(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ));
LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
     \FSM_onehot_axi_tx_state[8]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[8]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[8]_i_3 ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I3(tx_axis_tvalid),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .O(\n_0_FSM_onehot_axi_tx_state[8]_i_1 ));
LUT6 #(
    .INIT(64'h0455045555550455)) 
     \FSM_onehot_axi_tx_state[8]_i_2 
       (.I0(\n_0_FSM_onehot_axi_tx_state[8]_i_5 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I5(tx_axis_tvalid),
        .O(\n_0_FSM_onehot_axi_tx_state[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_axi_tx_state[8]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_axi_tx_state[8]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_axi_tx_state[8]_i_4 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .O(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ));
LUT5 #(
    .INIT(32'hDFFFFFFF)) 
     \FSM_onehot_axi_tx_state[8]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I1(tx_axis_tvalid),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_13 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .O(\n_0_FSM_onehot_axi_tx_state[8]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
     \FSM_onehot_axi_tx_state[9]_i_1 
       (.I0(\n_0_FSM_onehot_axi_tx_state[9]_i_3 ),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I3(\n_0_FSM_onehot_axi_tx_state[9]_i_6 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[9]_i_7 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[9]_i_8 ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ));
LUT6 #(
    .INIT(64'hAAA8000000000000)) 
     \FSM_onehot_axi_tx_state[9]_i_10 
       (.I0(\n_0_FSM_onehot_axi_tx_state[9]_i_15 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_axi_tx_state[9]_i_16 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[9]_i_17 ),
        .I4(\txgen/axi_tx_xgmac_i/prefixed_en ),
        .I5(tx_axis_tvalid),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEA)) 
     \FSM_onehot_axi_tx_state[9]_i_11 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I3(\txgen/pause_status ),
        .I4(\txgen/pause_status_req ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_11 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_axi_tx_state[9]_i_12 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \FSM_onehot_axi_tx_state[9]_i_13 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I4(tx_axis_tvalid),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_13 ));
LUT6 #(
    .INIT(64'h00E0EEEE00E000E0)) 
     \FSM_onehot_axi_tx_state[9]_i_14 
       (.I0(\n_0_FSM_onehot_axi_tx_state[9]_i_12 ),
        .I1(n_0_tx_axis_out_tready_i_10),
        .I2(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I3(tx_axis_tvalid),
        .I4(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I5(tx_axis_tuser[0]),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_14 ));
LUT6 #(
    .INIT(64'hFEFEFFFF00FEFFFF)) 
     \FSM_onehot_axi_tx_state[9]_i_15 
       (.I0(\n_0_FSM_onehot_axi_tx_state[9]_i_18 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[9]_i_16 ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_axi_tx_state[8]_i_3 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[9]_i_19 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[9]_i_20 ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_axi_tx_state[9]_i_16 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_16 ));
LUT6 #(
    .INIT(64'hFFFFFFFD55555557)) 
     \FSM_onehot_axi_tx_state[9]_i_17 
       (.I0(\n_0_FSM_onehot_axi_tx_state[8]_i_3 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[3]_i_5 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[9]_i_21 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_17 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFE8)) 
     \FSM_onehot_axi_tx_state[9]_i_18 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_18 ));
LUT6 #(
    .INIT(64'h5555555555555556)) 
     \FSM_onehot_axi_tx_state[9]_i_19 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_axi_tx_state[3]_i_5 ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_19 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
     \FSM_onehot_axi_tx_state[9]_i_2 
       (.I0(\n_0_FSM_onehot_axi_tx_state[9]_i_9 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I5(\n_0_FSM_onehot_axi_tx_state[9]_i_10 ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_axi_tx_state[9]_i_20 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_20 ));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_axi_tx_state[9]_i_21 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_21 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'hD)) 
     \FSM_onehot_axi_tx_state[9]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I1(tx_axis_tvalid),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_axi_tx_state[9]_i_4 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .O(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_axi_tx_state[9]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .O(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]));
LUT6 #(
    .INIT(64'hFFD5FFF7FFC430D5)) 
     \FSM_onehot_axi_tx_state[9]_i_6 
       (.I0(tx_axis_tvalid),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I2(tx_axis_tlast),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I4(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_6 ));
LUT6 #(
    .INIT(64'h3011000030113011)) 
     \FSM_onehot_axi_tx_state[9]_i_7 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I1(\n_0_FSM_onehot_axi_tx_state[9]_i_11 ),
        .I2(tx_axis_tvalid),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF02000202)) 
     \FSM_onehot_axi_tx_state[9]_i_8 
       (.I0(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[9]_i_12 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[9]_i_13 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[9]_i_14 ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_axi_tx_state[9]_i_9 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_axi_tx_state[9]_i_9 ));
LUT6 #(
    .INIT(64'hAAAAAAAABAAABABA)) 
     \FSM_onehot_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_state[0]_i_2 ),
        .I1(\n_0_FSM_onehot_state[13]_i_2 ),
        .I2(\n_0_FSM_onehot_state[11]_i_2 ),
        .I3(\n_0_FSM_onehot_state[1]_i_3 ),
        .I4(\n_0_FSM_onehot_state[1]_i_4 ),
        .I5(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT4 #(
    .INIT(16'h0040)) 
     \FSM_onehot_state[0]_i_2 
       (.I0(\n_0_FSM_onehot_state[11]_i_4 ),
        .I1(\n_0_FSM_onehot_state[15]_i_10 ),
        .I2(\n_0_FSM_onehot_state[11]_i_3 ),
        .I3(\n_0_FSM_onehot_state[11]_i_2 ),
        .O(\n_0_FSM_onehot_state[0]_i_2 ));
LUT5 #(
    .INIT(32'hF2000000)) 
     \FSM_onehot_state[10]_i_1 
       (.I0(\n_0_FSM_onehot_state[13]_i_2 ),
        .I1(\txgen/tx_controller_inst/p_0_in ),
        .I2(\n_0_FSM_onehot_state[15]_i_10 ),
        .I3(\n_0_FSM_onehot_state[15]_i_11 ),
        .I4(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[10]_i_1 ));
LUT6 #(
    .INIT(64'h0F0F04040F0F0004)) 
     \FSM_onehot_state[11]_i_1 
       (.I0(\txgen/tx_controller_inst/p_0_in ),
        .I1(\n_0_FSM_onehot_state[13]_i_2 ),
        .I2(\n_0_FSM_onehot_state[11]_i_2 ),
        .I3(\n_0_FSM_onehot_state[11]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_10 ),
        .I5(\n_0_FSM_onehot_state[11]_i_4 ),
        .O(\n_0_FSM_onehot_state[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF15005555)) 
     \FSM_onehot_state[11]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_27 ),
        .I1(\n_0_FSM_onehot_state[15]_i_28 ),
        .I2(\n_0_FSM_onehot_state[15]_i_29 ),
        .I3(\n_0_FSM_onehot_state[15]_i_30 ),
        .I4(\n_0_FSM_onehot_state[15]_i_31 ),
        .I5(\n_0_FSM_onehot_state[11]_i_5 ),
        .O(\n_0_FSM_onehot_state[11]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAFFAEFFFF)) 
     \FSM_onehot_state[11]_i_3 
       (.I0(\n_0_FSM_onehot_state[15]_i_38 ),
        .I1(\n_0_FSM_onehot_state[15]_i_15 ),
        .I2(\n_0_FSM_onehot_state[15]_i_8 ),
        .I3(\txgen/underrun ),
        .I4(\n_0_FSM_onehot_state[15]_i_36 ),
        .I5(\n_0_FSM_onehot_state[15]_i_35 ),
        .O(\n_0_FSM_onehot_state[11]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_state[11]_i_4 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .O(\n_0_FSM_onehot_state[11]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT4 #(
    .INIT(16'hFFF2)) 
     \FSM_onehot_state[11]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_FSM_onehot_state[15]_i_33 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .O(\n_0_FSM_onehot_state[11]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'hAB000000)) 
     \FSM_onehot_state[12]_i_1 
       (.I0(\n_0_FSM_onehot_state[15]_i_11 ),
        .I1(\txgen/tx_controller_inst/p_0_in ),
        .I2(\n_0_FSM_onehot_state[13]_i_2 ),
        .I3(\n_0_FSM_onehot_state[15]_i_10 ),
        .I4(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'hF1000000)) 
     \FSM_onehot_state[13]_i_1 
       (.I0(\n_0_FSM_onehot_state[13]_i_2 ),
        .I1(\txgen/tx_controller_inst/p_0_in ),
        .I2(\n_0_FSM_onehot_state[15]_i_10 ),
        .I3(\n_0_FSM_onehot_state[15]_i_11 ),
        .I4(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \FSM_onehot_state[13]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_24 ),
        .I1(\n_0_FSM_onehot_state[15]_i_26 ),
        .I2(\n_0_FSM_onehot_state[15]_i_25 ),
        .O(\n_0_FSM_onehot_state[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \FSM_onehot_state[13]_i_3 
       (.I0(\n_0_FSM_onehot_state[15]_i_23 ),
        .I1(\n_0_FSM_onehot_state[15]_i_22 ),
        .I2(\n_0_FSM_onehot_state[1]_i_3 ),
        .O(\txgen/tx_controller_inst/p_0_in ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     \FSM_onehot_state[14]_i_1 
       (.I0(\n_0_FSM_onehot_state[15]_i_11 ),
        .I1(\n_0_FSM_onehot_state[14]_i_2 ),
        .I2(\n_0_FSM_onehot_state[15]_i_10 ),
        .I3(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[14]_i_1 ));
LUT6 #(
    .INIT(64'h000E000E0000000E)) 
     \FSM_onehot_state[14]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_22 ),
        .I1(\n_0_FSM_onehot_state[15]_i_23 ),
        .I2(\n_0_FSM_onehot_state[15]_i_24 ),
        .I3(\n_0_FSM_onehot_state[1]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_25 ),
        .I5(\n_0_FSM_onehot_state[15]_i_26 ),
        .O(\n_0_FSM_onehot_state[14]_i_2 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_state[15]_i_1 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg ),
        .O(\n_0_FSM_onehot_state[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF15005555)) 
     \FSM_onehot_state[15]_i_10 
       (.I0(\n_0_FSM_onehot_state[15]_i_27 ),
        .I1(\n_0_FSM_onehot_state[15]_i_28 ),
        .I2(\n_0_FSM_onehot_state[15]_i_29 ),
        .I3(\n_0_FSM_onehot_state[15]_i_30 ),
        .I4(\n_0_FSM_onehot_state[15]_i_31 ),
        .I5(\n_0_FSM_onehot_state[15]_i_32 ),
        .O(\n_0_FSM_onehot_state[15]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_state[15]_i_100 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .O(\n_0_FSM_onehot_state[15]_i_100 ));
LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
     \FSM_onehot_state[15]_i_101 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I2(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I3(\n_0_FSM_onehot_state[15]_i_94 ),
        .I4(\n_0_FSM_onehot_state[15]_i_118 ),
        .I5(\n_0_FSM_onehot_state[15]_i_123 ),
        .O(\n_0_FSM_onehot_state[15]_i_101 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_state[15]_i_102 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .O(\n_0_FSM_onehot_state[15]_i_102 ));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[15]_i_103 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .O(\n_0_FSM_onehot_state[15]_i_103 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \FSM_onehot_state[15]_i_104 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .O(\n_0_FSM_onehot_state[15]_i_104 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_state[15]_i_105 
       (.I0(\n_0_FSM_onehot_state[15]_i_17 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I5(\n_0_FSM_onehot_state[15]_i_94 ),
        .O(\n_0_FSM_onehot_state[15]_i_105 ));
LUT6 #(
    .INIT(64'hFFFCFFE3FFFCFCE3)) 
     \FSM_onehot_state[15]_i_106 
       (.I0(\n_0_FSM_onehot_state[15]_i_69 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I5(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .O(\n_0_FSM_onehot_state[15]_i_106 ));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_state[15]_i_107 
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .O(\n_0_FSM_onehot_state[15]_i_107 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
     \FSM_onehot_state[15]_i_108 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I2(\n_0_FSM_onehot_state[15]_i_71 ),
        .I3(\n_0_FSM_onehot_state[15]_i_13 ),
        .I4(\n_0_FSM_onehot_state[15]_i_15 ),
        .I5(\n_0_FSM_onehot_state[15]_i_70 ),
        .O(\n_0_FSM_onehot_state[15]_i_108 ));
LUT6 #(
    .INIT(64'h0000000000000110)) 
     \FSM_onehot_state[15]_i_109 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .I4(n_0_start_alignment_i_6),
        .I5(\n_0_FSM_onehot_state[15]_i_61 ),
        .O(\n_0_FSM_onehot_state[15]_i_109 ));
LUT6 #(
    .INIT(64'h000000000000DD0D)) 
     \FSM_onehot_state[15]_i_11 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_FSM_onehot_state[15]_i_33 ),
        .I2(\n_0_FSM_onehot_state[15]_i_34 ),
        .I3(\n_0_FSM_onehot_state[15]_i_27 ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .O(\n_0_FSM_onehot_state[15]_i_11 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[15]_i_110 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .O(\n_0_FSM_onehot_state[15]_i_110 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_state[15]_i_111 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .O(\n_0_FSM_onehot_state[15]_i_111 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
     \FSM_onehot_state[15]_i_112 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .O(\n_0_FSM_onehot_state[15]_i_112 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'h00010010)) 
     \FSM_onehot_state[15]_i_113 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .O(\n_0_FSM_onehot_state[15]_i_113 ));
LUT6 #(
    .INIT(64'h0000333330004444)) 
     \FSM_onehot_state[15]_i_114 
       (.I0(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .O(\n_0_FSM_onehot_state[15]_i_114 ));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     \FSM_onehot_state[15]_i_115 
       (.I0(\n_0_FSM_onehot_state[15]_i_124 ),
        .I1(\n_0_FSM_onehot_state[15]_i_15 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .O(\n_0_FSM_onehot_state[15]_i_115 ));
LUT6 #(
    .INIT(64'h0000000000000230)) 
     \FSM_onehot_state[15]_i_116 
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I5(\n_0_FSM_onehot_state[15]_i_124 ),
        .O(\n_0_FSM_onehot_state[15]_i_116 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_state[15]_i_117 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .O(\n_0_FSM_onehot_state[15]_i_117 ));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_state[15]_i_118 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .O(\n_0_FSM_onehot_state[15]_i_118 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[15]_i_119 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .O(\n_0_FSM_onehot_state[15]_i_119 ));
LUT6 #(
    .INIT(64'h00000000FFFF5551)) 
     \FSM_onehot_state[15]_i_12 
       (.I0(\n_0_FSM_onehot_state[15]_i_35 ),
        .I1(\n_0_FSM_onehot_state[15]_i_36 ),
        .I2(\txgen/underrun ),
        .I3(\n_0_FSM_onehot_state[15]_i_37 ),
        .I4(\n_0_FSM_onehot_state[15]_i_38 ),
        .I5(\n_0_FSM_onehot_state[11]_i_4 ),
        .O(\n_0_FSM_onehot_state[15]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \FSM_onehot_state[15]_i_120 
       (.I0(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I2(\txgen/pause_status_req ),
        .I3(\txgen/pause_status ),
        .O(\n_0_FSM_onehot_state[15]_i_120 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \FSM_onehot_state[15]_i_121 
       (.I0(\txgen/pause_status_req ),
        .I1(\txgen/pause_status ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .O(\n_0_FSM_onehot_state[15]_i_121 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_state[15]_i_122 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .O(\n_0_FSM_onehot_state[15]_i_122 ));
LUT6 #(
    .INIT(64'h0000000000000014)) 
     \FSM_onehot_state[15]_i_123 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I3(\n_0_FSM_onehot_state[15]_i_124 ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .O(\n_0_FSM_onehot_state[15]_i_123 ));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[15]_i_124 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .O(\n_0_FSM_onehot_state[15]_i_124 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_state[15]_i_13 
       (.I0(\txgen/pause_status ),
        .I1(\txgen/pause_status_req ),
        .O(\n_0_FSM_onehot_state[15]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_state[15]_i_14 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .O(\n_0_FSM_onehot_state[15]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \FSM_onehot_state[15]_i_15 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .O(\n_0_FSM_onehot_state[15]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'h8880)) 
     \FSM_onehot_state[15]_i_16 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(tx_axis_tvalid),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_state[15]_i_16 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT4 #(
    .INIT(16'h7770)) 
     \FSM_onehot_state[15]_i_17 
       (.I0(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I2(\txgen/pause_status_req ),
        .I3(\txgen/pause_status ),
        .O(\n_0_FSM_onehot_state[15]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_state[15]_i_18 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .O(\n_0_FSM_onehot_state[15]_i_18 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_state[15]_i_19 
       (.I0(\txgen/pause_tx_count [0]),
        .I1(\txgen/pause_tx_count [1]),
        .I2(\txgen/pause_tx_count [2]),
        .O(\n_0_FSM_onehot_state[15]_i_19 ));
LUT6 #(
    .INIT(64'hFFBAFFBAFFBAFFFF)) 
     \FSM_onehot_state[15]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_4 ),
        .I1(\n_0_FSM_onehot_state[15]_i_5 ),
        .I2(\n_0_FSM_onehot_state[15]_i_6 ),
        .I3(\n_0_FSM_onehot_state[15]_i_7 ),
        .I4(\n_0_FSM_onehot_state[15]_i_8 ),
        .I5(\n_0_is_terminate_d1[0]_i_2 ),
        .O(\n_0_FSM_onehot_state[15]_i_2 ));
LUT6 #(
    .INIT(64'h0000000070000000)) 
     \FSM_onehot_state[15]_i_20 
       (.I0(n_0_is_underrun_i_2),
        .I1(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I2(\n_0_FSM_onehot_state[15]_i_39 ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I4(\n_0_FSM_onehot_state[15]_i_40 ),
        .I5(n_0_is_underrun_i_3),
        .O(\n_0_FSM_onehot_state[15]_i_20 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_state[15]_i_21 
       (.I0(\txgen/ifs_mode_frame ),
        .I1(\txgen/ifg_dic_frame ),
        .I2(\n_0_FSM_onehot_state[15]_i_41 ),
        .O(\n_0_FSM_onehot_state[15]_i_21 ));
LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
     \FSM_onehot_state[15]_i_22 
       (.I0(\n_0_FSM_onehot_state[15]_i_42 ),
        .I1(\n_0_FSM_onehot_state[15]_i_43 ),
        .I2(\n_0_FSM_onehot_state[15]_i_44 ),
        .I3(\n_0_FSM_onehot_state[15]_i_45 ),
        .I4(\n_0_FSM_onehot_state[15]_i_46 ),
        .I5(n_0_start_alignment_i_7),
        .O(\n_0_FSM_onehot_state[15]_i_22 ));
LUT6 #(
    .INIT(64'hFFFFFFFFA8A8FFA8)) 
     \FSM_onehot_state[15]_i_23 
       (.I0(\n_0_FSM_onehot_state[15]_i_47 ),
        .I1(\n_0_FSM_onehot_state[15]_i_48 ),
        .I2(\n_0_FSM_onehot_state[15]_i_49 ),
        .I3(\n_0_FSM_onehot_state[15]_i_50 ),
        .I4(\n_0_FSM_onehot_state[15]_i_51 ),
        .I5(\n_0_FSM_onehot_state[15]_i_52 ),
        .O(\n_0_FSM_onehot_state[15]_i_23 ));
LUT4 #(
    .INIT(16'hEFEE)) 
     \FSM_onehot_state[15]_i_24 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I2(\n_0_FSM_onehot_state[15]_i_53 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .O(\n_0_FSM_onehot_state[15]_i_24 ));
LUT6 #(
    .INIT(64'hFFFF554F55445544)) 
     \FSM_onehot_state[15]_i_25 
       (.I0(\n_0_FSM_onehot_state[15]_i_36 ),
        .I1(\n_0_FSM_onehot_state[15]_i_14 ),
        .I2(\n_0_FSM_onehot_state[15]_i_13 ),
        .I3(\n_0_FSM_onehot_state[15]_i_8 ),
        .I4(\n_0_FSM_onehot_state[15]_i_54 ),
        .I5(\n_0_FSM_onehot_state[15]_i_55 ),
        .O(\n_0_FSM_onehot_state[15]_i_25 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF1)) 
     \FSM_onehot_state[15]_i_26 
       (.I0(\n_0_FSM_onehot_state[15]_i_56 ),
        .I1(n_0_is_start_d1_i_4),
        .I2(\n_0_FSM_onehot_state[15]_i_57 ),
        .I3(\n_0_FSM_onehot_state[15]_i_58 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_FSM_onehot_state[15]_i_59 ),
        .O(\n_0_FSM_onehot_state[15]_i_26 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF020000)) 
     \FSM_onehot_state[15]_i_27 
       (.I0(\n_0_FSM_onehot_state[15]_i_60 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I2(\n_0_FSM_onehot_state[15]_i_61 ),
        .I3(\n_0_FSM_onehot_state[15]_i_62 ),
        .I4(\n_0_FSM_onehot_state[15]_i_63 ),
        .I5(\n_0_FSM_onehot_state[15]_i_64 ),
        .O(\n_0_FSM_onehot_state[15]_i_27 ));
LUT6 #(
    .INIT(64'h15151555FFFFFFFF)) 
     \FSM_onehot_state[15]_i_28 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I2(\n_0_FSM_onehot_state[15]_i_21 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I4(\n_0_FSM_onehot_state[15]_i_20 ),
        .I5(\n_0_FSM_onehot_state[15]_i_15 ),
        .O(\n_0_FSM_onehot_state[15]_i_28 ));
LUT6 #(
    .INIT(64'h0000000700000000)) 
     \FSM_onehot_state[15]_i_29 
       (.I0(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I1(n_0_is_underrun_i_2),
        .I2(\n_0_FSM_onehot_state[15]_i_61 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I4(n_0_is_underrun_i_3),
        .I5(\n_0_FSM_onehot_state[15]_i_65 ),
        .O(\n_0_FSM_onehot_state[15]_i_29 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     \FSM_onehot_state[15]_i_3 
       (.I0(\n_0_FSM_onehot_state[15]_i_9 ),
        .I1(\n_0_FSM_onehot_state[15]_i_10 ),
        .I2(\n_0_FSM_onehot_state[15]_i_11 ),
        .I3(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[15]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF40404440)) 
     \FSM_onehot_state[15]_i_30 
       (.I0(\n_0_FSM_onehot_state[15]_i_14 ),
        .I1(\n_0_FSM_onehot_state[15]_i_13 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_14 ),
        .I5(\n_0_FSM_onehot_state[15]_i_66 ),
        .O(\n_0_FSM_onehot_state[15]_i_30 ));
LUT6 #(
    .INIT(64'hD5CCD5CCD5D5D5CC)) 
     \FSM_onehot_state[15]_i_31 
       (.I0(\n_0_FSM_onehot_state[15]_i_13 ),
        .I1(\n_0_FSM_onehot_state[15]_i_67 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I5(\n_0_FSM_onehot_state[15]_i_68 ),
        .O(\n_0_FSM_onehot_state[15]_i_31 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT4 #(
    .INIT(16'hFFF2)) 
     \FSM_onehot_state[15]_i_32 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_FSM_onehot_state[15]_i_33 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .O(\n_0_FSM_onehot_state[15]_i_32 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \FSM_onehot_state[15]_i_33 
       (.I0(\n_0_FSM_onehot_state[15]_i_69 ),
        .I1(\n_0_FSM_onehot_state[15]_i_70 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I4(\n_0_FSM_onehot_state[15]_i_71 ),
        .I5(\n_0_FSM_onehot_state[15]_i_72 ),
        .O(\n_0_FSM_onehot_state[15]_i_33 ));
LUT6 #(
    .INIT(64'h7070707070FFFFFF)) 
     \FSM_onehot_state[15]_i_34 
       (.I0(\n_0_FSM_onehot_state[15]_i_28 ),
        .I1(\n_0_FSM_onehot_state[15]_i_29 ),
        .I2(\n_0_FSM_onehot_state[15]_i_30 ),
        .I3(\n_0_FSM_onehot_state[15]_i_73 ),
        .I4(\n_0_FSM_onehot_state[15]_i_67 ),
        .I5(\n_0_FSM_onehot_state[15]_i_74 ),
        .O(\n_0_FSM_onehot_state[15]_i_34 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBABBBB)) 
     \FSM_onehot_state[15]_i_35 
       (.I0(\n_0_FSM_onehot_state[15]_i_75 ),
        .I1(\n_0_FSM_onehot_state[15]_i_76 ),
        .I2(\n_0_FSM_onehot_state[15]_i_77 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I5(\n_0_FSM_onehot_state[15]_i_78 ),
        .O(\n_0_FSM_onehot_state[15]_i_35 ));
LUT6 #(
    .INIT(64'h8ACC8ACC8A8A8ACC)) 
     \FSM_onehot_state[15]_i_36 
       (.I0(\n_0_FSM_onehot_state[15]_i_13 ),
        .I1(\n_0_FSM_onehot_state[15]_i_67 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I5(\n_0_FSM_onehot_state[15]_i_68 ),
        .O(\n_0_FSM_onehot_state[15]_i_36 ));
LUT6 #(
    .INIT(64'hA888A888A8888888)) 
     \FSM_onehot_state[15]_i_37 
       (.I0(\n_0_FSM_onehot_state[15]_i_15 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I3(\n_0_FSM_onehot_state[15]_i_21 ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I5(\n_0_FSM_onehot_state[15]_i_20 ),
        .O(\n_0_FSM_onehot_state[15]_i_37 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFAE)) 
     \FSM_onehot_state[15]_i_38 
       (.I0(\n_0_FSM_onehot_state[15]_i_79 ),
        .I1(n_0_start_alignment_i_7),
        .I2(\n_0_FSM_onehot_state[15]_i_80 ),
        .I3(\n_0_FSM_onehot_state[15]_i_81 ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I5(n_0_start_alignment_i_6),
        .O(\n_0_FSM_onehot_state[15]_i_38 ));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \FSM_onehot_state[15]_i_39 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .O(\n_0_FSM_onehot_state[15]_i_39 ));
LUT6 #(
    .INIT(64'h5555555544454455)) 
     \FSM_onehot_state[15]_i_4 
       (.I0(\n_0_is_data_d1[7]_i_3 ),
        .I1(\txgen/underrun ),
        .I2(\n_0_FSM_onehot_state[15]_i_13 ),
        .I3(\n_0_FSM_onehot_state[15]_i_8 ),
        .I4(\n_0_FSM_onehot_state[15]_i_14 ),
        .I5(\n_0_reg_next_terminate[2]_i_3 ),
        .O(\n_0_FSM_onehot_state[15]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     \FSM_onehot_state[15]_i_40 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg ),
        .O(\n_0_FSM_onehot_state[15]_i_40 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_state[15]_i_41 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .I5(\txgen/tx_controller_inst/start_align_current ),
        .O(\n_0_FSM_onehot_state[15]_i_41 ));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_state[15]_i_42 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .O(\n_0_FSM_onehot_state[15]_i_42 ));
LUT6 #(
    .INIT(64'h00000000B8B8AAB8)) 
     \FSM_onehot_state[15]_i_43 
       (.I0(\n_0_FSM_onehot_state[15]_i_82 ),
        .I1(n_0_flip_int_i_6),
        .I2(\n_0_FSM_onehot_state[15]_i_14 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I4(\n_0_FSM_onehot_state[15]_i_83 ),
        .I5(\n_0_FSM_onehot_state[15]_i_84 ),
        .O(\n_0_FSM_onehot_state[15]_i_43 ));
LUT6 #(
    .INIT(64'h0000000000030100)) 
     \FSM_onehot_state[15]_i_44 
       (.I0(\n_0_FSM_onehot_state[15]_i_15 ),
        .I1(\n_0_FSM_onehot_state[15]_i_85 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .O(\n_0_FSM_onehot_state[15]_i_44 ));
LUT6 #(
    .INIT(64'h0000000300020304)) 
     \FSM_onehot_state[15]_i_45 
       (.I0(\n_0_FSM_onehot_state[15]_i_15 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .O(\n_0_FSM_onehot_state[15]_i_45 ));
LUT6 #(
    .INIT(64'hFFFFFFFFB8B8AAB8)) 
     \FSM_onehot_state[15]_i_46 
       (.I0(\n_0_FSM_onehot_state[15]_i_82 ),
        .I1(n_0_flip_int_i_6),
        .I2(\n_0_FSM_onehot_state[15]_i_14 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I4(\n_0_FSM_onehot_state[15]_i_83 ),
        .I5(\n_0_FSM_onehot_state[15]_i_86 ),
        .O(\n_0_FSM_onehot_state[15]_i_46 ));
LUT6 #(
    .INIT(64'hA2AAAAAAA2AAA2AA)) 
     \FSM_onehot_state[15]_i_47 
       (.I0(\n_0_FSM_onehot_state[15]_i_87 ),
        .I1(\n_0_FSM_onehot_state[15]_i_88 ),
        .I2(n_0_flip_int_i_6),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_14 ),
        .I5(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .O(\n_0_FSM_onehot_state[15]_i_47 ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \FSM_onehot_state[15]_i_48 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_14 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_state[15]_i_48 ));
LUT6 #(
    .INIT(64'hFFFFFFFF15151555)) 
     \FSM_onehot_state[15]_i_49 
       (.I0(n_0_flip_int_i_6),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I2(\n_0_FSM_onehot_state[15]_i_21 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I4(\n_0_FSM_onehot_state[15]_i_20 ),
        .I5(\n_0_FSM_onehot_state[15]_i_89 ),
        .O(\n_0_FSM_onehot_state[15]_i_49 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \FSM_onehot_state[15]_i_5 
       (.I0(\n_0_is_pause_d1[7]_i_4 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_FSM_onehot_state[15]_i_5 ));
LUT6 #(
    .INIT(64'hA888A888A8888888)) 
     \FSM_onehot_state[15]_i_50 
       (.I0(\n_0_FSM_onehot_state[15]_i_90 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I3(\n_0_FSM_onehot_state[15]_i_21 ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I5(\n_0_FSM_onehot_state[15]_i_20 ),
        .O(\n_0_FSM_onehot_state[15]_i_50 ));
LUT6 #(
    .INIT(64'hFF80FF80FFFF007F)) 
     \FSM_onehot_state[15]_i_51 
       (.I0(\n_0_FSM_onehot_state[15]_i_91 ),
        .I1(\n_0_FSM_onehot_state[15]_i_21 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I3(n_0_flip_int_i_6),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .I5(\n_0_FSM_onehot_state[15]_i_15 ),
        .O(\n_0_FSM_onehot_state[15]_i_51 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
     \FSM_onehot_state[15]_i_52 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I4(\n_0_FSM_onehot_state[15]_i_92 ),
        .I5(\n_0_FSM_onehot_state[1]_i_5 ),
        .O(\n_0_FSM_onehot_state[15]_i_52 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \FSM_onehot_state[15]_i_53 
       (.I0(\n_0_FSM_onehot_state[15]_i_93 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_FSM_onehot_state[15]_i_61 ),
        .I3(n_0_start_alignment_i_6),
        .I4(\n_0_FSM_onehot_state[15]_i_94 ),
        .I5(\n_0_FSM_onehot_state[15]_i_95 ),
        .O(\n_0_FSM_onehot_state[15]_i_53 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT5 #(
    .INIT(32'hFFEFEFEF)) 
     \FSM_onehot_state[15]_i_54 
       (.I0(n_0_start_alignment_i_3),
        .I1(n_0_is_underrun_i_3),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I4(n_0_is_underrun_i_2),
        .O(\n_0_FSM_onehot_state[15]_i_54 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     \FSM_onehot_state[15]_i_55 
       (.I0(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I1(n_0_is_underrun_i_2),
        .I2(\n_0_FSM_onehot_state[15]_i_61 ),
        .I3(\n_0_FSM_onehot_state[15]_i_95 ),
        .I4(\n_0_FSM_onehot_state[15]_i_96 ),
        .I5(n_0_is_underrun_i_3),
        .O(\n_0_FSM_onehot_state[15]_i_55 ));
LUT6 #(
    .INIT(64'hA8A8AAA888888888)) 
     \FSM_onehot_state[15]_i_56 
       (.I0(\n_0_FSM_onehot_state[15]_i_97 ),
        .I1(\n_0_FSM_onehot_state[15]_i_98 ),
        .I2(\n_0_FSM_onehot_state[15]_i_99 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .I4(\n_0_FSM_onehot_state[15]_i_15 ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .O(\n_0_FSM_onehot_state[15]_i_56 ));
LUT6 #(
    .INIT(64'h444400004444000F)) 
     \FSM_onehot_state[15]_i_57 
       (.I0(\n_0_FSM_onehot_state[15]_i_100 ),
        .I1(\n_0_FSM_onehot_state[15]_i_93 ),
        .I2(\n_0_FSM_onehot_state[15]_i_101 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .O(\n_0_FSM_onehot_state[15]_i_57 ));
LUT6 #(
    .INIT(64'h00000000000000D0)) 
     \FSM_onehot_state[15]_i_58 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .I1(\n_0_FSM_onehot_state[15]_i_15 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I3(\n_0_FSM_onehot_state[15]_i_77 ),
        .I4(\n_0_FSM_onehot_state[15]_i_102 ),
        .I5(\n_0_FSM_onehot_state[15]_i_99 ),
        .O(\n_0_FSM_onehot_state[15]_i_58 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \FSM_onehot_state[15]_i_59 
       (.I0(\n_0_FSM_onehot_state[15]_i_53 ),
        .I1(\n_0_FSM_onehot_state[15]_i_103 ),
        .I2(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I3(\n_0_FSM_onehot_state[15]_i_104 ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I5(\n_0_FSM_onehot_state[15]_i_75 ),
        .O(\n_0_FSM_onehot_state[15]_i_59 ));
LUT6 #(
    .INIT(64'hFEFFFEFFFFFFFEFF)) 
     \FSM_onehot_state[15]_i_6 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_11 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/start_reg_reg ),
        .I2(\n_0_FSM_onehot_state[15]_i_15 ),
        .I3(\n_0_FSM_onehot_state[15]_i_13 ),
        .I4(\n_0_FSM_onehot_state[15]_i_16 ),
        .I5(\n_0_tx_axis_in_pref[63]_i_3 ),
        .O(\n_0_FSM_onehot_state[15]_i_6 ));
LUT6 #(
    .INIT(64'hCC00CC55CC55CC0F)) 
     \FSM_onehot_state[15]_i_60 
       (.I0(\n_0_FSM_onehot_state[15]_i_71 ),
        .I1(\n_0_FSM_onehot_state[15]_i_105 ),
        .I2(\n_0_FSM_onehot_state[15]_i_106 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .O(\n_0_FSM_onehot_state[15]_i_60 ));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[15]_i_61 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .O(\n_0_FSM_onehot_state[15]_i_61 ));
LUT6 #(
    .INIT(64'h000000000010FFFF)) 
     \FSM_onehot_state[15]_i_62 
       (.I0(\n_0_FSM_onehot_state[15]_i_107 ),
        .I1(\n_0_FSM_onehot_state[15]_i_71 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I3(\n_0_FSM_onehot_state[15]_i_94 ),
        .I4(\n_0_FSM_onehot_state[15]_i_108 ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .O(\n_0_FSM_onehot_state[15]_i_62 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_state[15]_i_63 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .O(\n_0_FSM_onehot_state[15]_i_63 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT4 #(
    .INIT(16'hABAA)) 
     \FSM_onehot_state[15]_i_64 
       (.I0(\n_0_FSM_onehot_state[15]_i_33 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I2(\n_0_FSM_onehot_state[15]_i_71 ),
        .I3(\n_0_FSM_onehot_state[15]_i_109 ),
        .O(\n_0_FSM_onehot_state[15]_i_64 ));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     \FSM_onehot_state[15]_i_65 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I1(\n_0_FSM_onehot_state[15]_i_110 ),
        .I2(\n_0_FSM_onehot_state[15]_i_63 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I5(n_0_flip_int_i_8),
        .O(\n_0_FSM_onehot_state[15]_i_65 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     \FSM_onehot_state[15]_i_66 
       (.I0(n_0_is_underrun_i_2),
        .I1(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I2(\n_0_FSM_onehot_state[15]_i_70 ),
        .I3(\n_0_FSM_onehot_state[15]_i_111 ),
        .I4(\n_0_FSM_onehot_state[15]_i_112 ),
        .I5(n_0_is_underrun_i_3),
        .O(\n_0_FSM_onehot_state[15]_i_66 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_state[15]_i_67 
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_FSM_onehot_state[15]_i_67 ));
LUT6 #(
    .INIT(64'h7777777777777555)) 
     \FSM_onehot_state[15]_i_68 
       (.I0(\n_0_FSM_onehot_state[15]_i_21 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I2(n_0_is_underrun_i_2),
        .I3(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I4(\n_0_count[7]_i_6 ),
        .I5(n_0_is_underrun_i_3),
        .O(\n_0_FSM_onehot_state[15]_i_68 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'hF111)) 
     \FSM_onehot_state[15]_i_69 
       (.I0(\txgen/pause_status_req ),
        .I1(\txgen/pause_status ),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .O(\n_0_FSM_onehot_state[15]_i_69 ));
LUT6 #(
    .INIT(64'h3734373437343333)) 
     \FSM_onehot_state[15]_i_7 
       (.I0(\n_0_FSM_onehot_state[15]_i_17 ),
        .I1(\n_0_FSM_onehot_state[15]_i_18 ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_FSM_onehot_state[15]_i_19 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_pause_d1[7]_i_4 ),
        .O(\n_0_FSM_onehot_state[15]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_state[15]_i_70 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .O(\n_0_FSM_onehot_state[15]_i_70 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_state[15]_i_71 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .O(\n_0_FSM_onehot_state[15]_i_71 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_state[15]_i_72 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .O(\n_0_FSM_onehot_state[15]_i_72 ));
LUT6 #(
    .INIT(64'hABBBABBBABBBBBBB)) 
     \FSM_onehot_state[15]_i_73 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I3(\n_0_FSM_onehot_state[15]_i_21 ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I5(\n_0_FSM_onehot_state[15]_i_20 ),
        .O(\n_0_FSM_onehot_state[15]_i_73 ));
LUT6 #(
    .INIT(64'h00000000EAEAEAAA)) 
     \FSM_onehot_state[15]_i_74 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I2(\n_0_FSM_onehot_state[15]_i_21 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I4(\n_0_FSM_onehot_state[15]_i_20 ),
        .I5(\n_0_FSM_onehot_state[15]_i_13 ),
        .O(\n_0_FSM_onehot_state[15]_i_74 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_state[15]_i_75 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .O(\n_0_FSM_onehot_state[15]_i_75 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \FSM_onehot_state[15]_i_76 
       (.I0(n_0_start_alignment_i_7),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .O(\n_0_FSM_onehot_state[15]_i_76 ));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_state[15]_i_77 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .O(\n_0_FSM_onehot_state[15]_i_77 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_state[15]_i_78 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .O(\n_0_FSM_onehot_state[15]_i_78 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_state[15]_i_79 
       (.I0(\n_0_FSM_onehot_state[15]_i_113 ),
        .I1(\n_0_FSM_onehot_state[15]_i_75 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I5(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .O(\n_0_FSM_onehot_state[15]_i_79 ));
LUT5 #(
    .INIT(32'h00001FFF)) 
     \FSM_onehot_state[15]_i_8 
       (.I0(\n_0_FSM_onehot_state[15]_i_20 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I2(\n_0_FSM_onehot_state[15]_i_21 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_state[15]_i_8 ));
LUT6 #(
    .INIT(64'h000000000000FFFD)) 
     \FSM_onehot_state[15]_i_80 
       (.I0(\n_0_FSM_onehot_state[15]_i_114 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I4(\n_0_FSM_onehot_state[15]_i_115 ),
        .I5(\n_0_FSM_onehot_state[15]_i_116 ),
        .O(\n_0_FSM_onehot_state[15]_i_80 ));
LUT6 #(
    .INIT(64'h0000000002120010)) 
     \FSM_onehot_state[15]_i_81 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I3(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I4(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I5(\n_0_FSM_onehot_state[15]_i_117 ),
        .O(\n_0_FSM_onehot_state[15]_i_81 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
     \FSM_onehot_state[15]_i_82 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_11 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_10 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I3(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I4(\txgen/pause_status ),
        .I5(\txgen/pause_status_req ),
        .O(\n_0_FSM_onehot_state[15]_i_82 ));
LUT6 #(
    .INIT(64'h55555540FFFFFFFF)) 
     \FSM_onehot_state[15]_i_83 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I1(n_0_is_underrun_i_2),
        .I2(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I3(\n_0_count[7]_i_6 ),
        .I4(n_0_is_underrun_i_3),
        .I5(\n_0_FSM_onehot_state[15]_i_21 ),
        .O(\n_0_FSM_onehot_state[15]_i_83 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
     \FSM_onehot_state[15]_i_84 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I5(\n_0_FSM_onehot_state[15]_i_118 ),
        .O(\n_0_FSM_onehot_state[15]_i_84 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_state[15]_i_85 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .O(\n_0_FSM_onehot_state[15]_i_85 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \FSM_onehot_state[15]_i_86 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .O(\n_0_FSM_onehot_state[15]_i_86 ));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \FSM_onehot_state[15]_i_87 
       (.I0(\n_0_FSM_onehot_state[15]_i_118 ),
        .I1(\n_0_FSM_onehot_state[15]_i_119 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I5(n_0_start_alignment_i_7),
        .O(\n_0_FSM_onehot_state[15]_i_87 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'h00007000)) 
     \FSM_onehot_state[15]_i_88 
       (.I0(n_0_is_underrun_i_2),
        .I1(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I3(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I4(n_0_is_underrun_i_3),
        .O(\n_0_FSM_onehot_state[15]_i_88 ));
LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
     \FSM_onehot_state[15]_i_89 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_11 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_10 ),
        .I2(n_0_is_underrun_i_3),
        .I3(\n_0_FSM_onehot_state[15]_i_120 ),
        .I4(n_0_is_underrun_i_2),
        .I5(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .O(\n_0_FSM_onehot_state[15]_i_89 ));
LUT6 #(
    .INIT(64'h000E000E0000000E)) 
     \FSM_onehot_state[15]_i_9 
       (.I0(\n_0_FSM_onehot_state[15]_i_22 ),
        .I1(\n_0_FSM_onehot_state[15]_i_23 ),
        .I2(\n_0_FSM_onehot_state[15]_i_24 ),
        .I3(\n_0_FSM_onehot_state[1]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_25 ),
        .I5(\n_0_FSM_onehot_state[15]_i_26 ),
        .O(\n_0_FSM_onehot_state[15]_i_9 ));
LUT6 #(
    .INIT(64'h0000010001000100)) 
     \FSM_onehot_state[15]_i_90 
       (.I0(n_0_is_underrun_i_3),
        .I1(\n_0_FSM_onehot_state[15]_i_118 ),
        .I2(\n_0_FSM_onehot_state[15]_i_111 ),
        .I3(\n_0_FSM_onehot_state[15]_i_121 ),
        .I4(n_0_is_underrun_i_2),
        .I5(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .O(\n_0_FSM_onehot_state[15]_i_90 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hFFFF0111)) 
     \FSM_onehot_state[15]_i_91 
       (.I0(n_0_is_underrun_i_3),
        .I1(\n_0_count[7]_i_6 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I3(n_0_is_underrun_i_2),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .O(\n_0_FSM_onehot_state[15]_i_91 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_state[15]_i_92 
       (.I0(\n_0_FSM_onehot_state[15]_i_103 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .O(\n_0_FSM_onehot_state[15]_i_92 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_state[15]_i_93 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I5(\n_0_FSM_onehot_state[15]_i_17 ),
        .O(\n_0_FSM_onehot_state[15]_i_93 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[15]_i_94 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .O(\n_0_FSM_onehot_state[15]_i_94 ));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[15]_i_95 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .O(\n_0_FSM_onehot_state[15]_i_95 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \FSM_onehot_state[15]_i_96 
       (.I0(\n_0_FSM_onehot_state[15]_i_118 ),
        .I1(\n_0_FSM_onehot_state[15]_i_94 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .O(\n_0_FSM_onehot_state[15]_i_96 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
     \FSM_onehot_state[15]_i_97 
       (.I0(\n_0_FSM_onehot_state[15]_i_15 ),
        .I1(n_0_flip_int_i_8),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I5(\n_0_FSM_onehot_state[15]_i_103 ),
        .O(\n_0_FSM_onehot_state[15]_i_97 ));
LUT6 #(
    .INIT(64'hBBBBBBAABBAAABBB)) 
     \FSM_onehot_state[15]_i_98 
       (.I0(\n_0_FSM_onehot_state[15]_i_122 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I2(\n_0_FSM_onehot_state[15]_i_15 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .O(\n_0_FSM_onehot_state[15]_i_98 ));
LUT6 #(
    .INIT(64'hFEFEFEFFFEFFFEFF)) 
     \FSM_onehot_state[15]_i_99 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I3(\n_0_FSM_onehot_state[15]_i_13 ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I5(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .O(\n_0_FSM_onehot_state[15]_i_99 ));
LUT6 #(
    .INIT(64'hAAAAAAAABAAABABA)) 
     \FSM_onehot_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_state[1]_i_2 ),
        .I1(\n_0_FSM_onehot_state[9]_i_2 ),
        .I2(\n_0_FSM_onehot_state[11]_i_2 ),
        .I3(\n_0_FSM_onehot_state[1]_i_3 ),
        .I4(\n_0_FSM_onehot_state[1]_i_4 ),
        .I5(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT4 #(
    .INIT(16'h0040)) 
     \FSM_onehot_state[1]_i_2 
       (.I0(\n_0_FSM_onehot_state[11]_i_4 ),
        .I1(\n_0_FSM_onehot_state[15]_i_10 ),
        .I2(\n_0_FSM_onehot_state[11]_i_3 ),
        .I3(\n_0_FSM_onehot_state[11]_i_2 ),
        .O(\n_0_FSM_onehot_state[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
     \FSM_onehot_state[1]_i_3 
       (.I0(\n_0_FSM_onehot_state[1]_i_5 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .O(\n_0_FSM_onehot_state[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[1]_i_4 
       (.I0(\n_0_FSM_onehot_state[15]_i_22 ),
        .I1(\n_0_FSM_onehot_state[15]_i_23 ),
        .O(\n_0_FSM_onehot_state[1]_i_4 ));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     \FSM_onehot_state[1]_i_5 
       (.I0(\n_0_FSM_onehot_state[1]_i_6 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I5(n_0_start_alignment_i_7),
        .O(\n_0_FSM_onehot_state[1]_i_5 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \FSM_onehot_state[1]_i_6 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I5(\n_0_FSM_onehot_state[15]_i_15 ),
        .O(\n_0_FSM_onehot_state[1]_i_6 ));
LUT6 #(
    .INIT(64'hFF55010155550101)) 
     \FSM_onehot_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_state[2]_i_2 ),
        .I1(\n_0_FSM_onehot_state[13]_i_2 ),
        .I2(\txgen/tx_controller_inst/p_0_in ),
        .I3(\n_0_FSM_onehot_state[11]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_10 ),
        .I5(\n_0_FSM_onehot_state[2]_i_3 ),
        .O(\n_0_FSM_onehot_state[2]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[2]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_12 ),
        .I1(\n_0_FSM_onehot_state[11]_i_2 ),
        .O(\n_0_FSM_onehot_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h000D000D0000000D)) 
     \FSM_onehot_state[2]_i_3 
       (.I0(\n_0_FSM_onehot_state[15]_i_34 ),
        .I1(\n_0_FSM_onehot_state[15]_i_27 ),
        .I2(\n_0_FSM_onehot_state[5]_i_4 ),
        .I3(\n_0_FSM_onehot_state[11]_i_4 ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I5(\n_0_FSM_onehot_state[15]_i_33 ),
        .O(\n_0_FSM_onehot_state[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFCF00008ACF0000)) 
     \FSM_onehot_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_state[11]_i_4 ),
        .I1(\n_0_FSM_onehot_state[3]_i_2 ),
        .I2(\n_0_FSM_onehot_state[11]_i_2 ),
        .I3(\n_0_FSM_onehot_state[11]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_10 ),
        .I5(\n_0_FSM_onehot_state[3]_i_3 ),
        .O(\n_0_FSM_onehot_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h000E000E0000000E)) 
     \FSM_onehot_state[3]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_22 ),
        .I1(\n_0_FSM_onehot_state[15]_i_23 ),
        .I2(\n_0_FSM_onehot_state[15]_i_24 ),
        .I3(\n_0_FSM_onehot_state[1]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_25 ),
        .I5(\n_0_FSM_onehot_state[15]_i_26 ),
        .O(\n_0_FSM_onehot_state[3]_i_2 ));
LUT6 #(
    .INIT(64'h000D000D0000000D)) 
     \FSM_onehot_state[3]_i_3 
       (.I0(\n_0_FSM_onehot_state[15]_i_34 ),
        .I1(\n_0_FSM_onehot_state[15]_i_27 ),
        .I2(\n_0_FSM_onehot_state[5]_i_4 ),
        .I3(\n_0_FSM_onehot_state[11]_i_4 ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I5(\n_0_FSM_onehot_state[15]_i_33 ),
        .O(\n_0_FSM_onehot_state[3]_i_3 ));
LUT6 #(
    .INIT(64'h0F0F04040F0F0004)) 
     \FSM_onehot_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_state[13]_i_2 ),
        .I1(\txgen/tx_controller_inst/p_0_in ),
        .I2(\n_0_FSM_onehot_state[11]_i_2 ),
        .I3(\n_0_FSM_onehot_state[11]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_10 ),
        .I5(\n_0_FSM_onehot_state[11]_i_4 ),
        .O(\n_0_FSM_onehot_state[4]_i_1 ));
LUT6 #(
    .INIT(64'hFF33203022332030)) 
     \FSM_onehot_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_state[11]_i_4 ),
        .I1(\n_0_FSM_onehot_state[11]_i_2 ),
        .I2(\n_0_FSM_onehot_state[5]_i_2 ),
        .I3(\n_0_FSM_onehot_state[11]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_10 ),
        .I5(\n_0_FSM_onehot_state[5]_i_3 ),
        .O(\n_0_FSM_onehot_state[5]_i_1 ));
LUT6 #(
    .INIT(64'h000E000E0000000E)) 
     \FSM_onehot_state[5]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_22 ),
        .I1(\n_0_FSM_onehot_state[15]_i_23 ),
        .I2(\n_0_FSM_onehot_state[15]_i_24 ),
        .I3(\n_0_FSM_onehot_state[1]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_25 ),
        .I5(\n_0_FSM_onehot_state[15]_i_26 ),
        .O(\n_0_FSM_onehot_state[5]_i_2 ));
LUT6 #(
    .INIT(64'h000D000D0000000D)) 
     \FSM_onehot_state[5]_i_3 
       (.I0(\n_0_FSM_onehot_state[15]_i_34 ),
        .I1(\n_0_FSM_onehot_state[15]_i_27 ),
        .I2(\n_0_FSM_onehot_state[5]_i_4 ),
        .I3(\n_0_FSM_onehot_state[11]_i_4 ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I5(\n_0_FSM_onehot_state[15]_i_33 ),
        .O(\n_0_FSM_onehot_state[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_state[5]_i_4 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .O(\n_0_FSM_onehot_state[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'h5D000000)) 
     \FSM_onehot_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_state[11]_i_2 ),
        .I1(\txgen/tx_controller_inst/p_0_in ),
        .I2(\n_0_FSM_onehot_state[13]_i_2 ),
        .I3(\n_0_FSM_onehot_state[15]_i_10 ),
        .I4(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[6]_i_1 ));
LUT6 #(
    .INIT(64'h4F4F00000F4F0000)) 
     \FSM_onehot_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_state[13]_i_2 ),
        .I1(\txgen/tx_controller_inst/p_0_in ),
        .I2(\n_0_FSM_onehot_state[11]_i_2 ),
        .I3(\n_0_FSM_onehot_state[11]_i_3 ),
        .I4(\n_0_FSM_onehot_state[15]_i_10 ),
        .I5(\n_0_FSM_onehot_state[11]_i_4 ),
        .O(\n_0_FSM_onehot_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'h0000F200)) 
     \FSM_onehot_state[8]_i_1 
       (.I0(\txgen/tx_controller_inst/p_0_in ),
        .I1(\n_0_FSM_onehot_state[13]_i_2 ),
        .I2(\n_0_FSM_onehot_state[15]_i_10 ),
        .I3(\n_0_FSM_onehot_state[15]_i_12 ),
        .I4(\n_0_FSM_onehot_state[11]_i_2 ),
        .O(\n_0_FSM_onehot_state[8]_i_1 ));
LUT5 #(
    .INIT(32'hAB000000)) 
     \FSM_onehot_state[9]_i_1 
       (.I0(\n_0_FSM_onehot_state[15]_i_11 ),
        .I1(\txgen/tx_controller_inst/p_0_in ),
        .I2(\n_0_FSM_onehot_state[9]_i_2 ),
        .I3(\n_0_FSM_onehot_state[15]_i_10 ),
        .I4(\n_0_FSM_onehot_state[15]_i_12 ),
        .O(\n_0_FSM_onehot_state[9]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \FSM_onehot_state[9]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_24 ),
        .I1(\n_0_FSM_onehot_state[15]_i_26 ),
        .I2(\n_0_FSM_onehot_state[15]_i_25 ),
        .O(\n_0_FSM_onehot_state[9]_i_2 ));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \G_ASYNC.tx_dic_i_1 
       (.I0(tx_configuration_vector[10]),
        .I1(tx_configuration_vector[8]),
        .O(\n_0_G_ASYNC.tx_dic_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \G_LAN_ONLY.ifg_base_value[10]_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .O(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT4 #(
    .INIT(16'hC0C4)) 
     \G_LAN_ONLY.ifg_base_value[10]_i_2 
       (.I0(\txgen/ifg_delay [6]),
        .I1(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_3 ),
        .I2(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_4 ),
        .I3(\txgen/ifg_delay [7]),
        .O(\txgen/tx_controller_inst/ifg_base_load_value [8]));
LUT6 #(
    .INIT(64'h3333333333333777)) 
     \G_LAN_ONLY.ifg_base_value[10]_i_3 
       (.I0(\txgen/ifg_delay [3]),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I2(\txgen/ifg_delay [2]),
        .I3(\n_0_G_LAN_ONLY.ifg_base_value[7]_i_2 ),
        .I4(\txgen/ifg_delay [5]),
        .I5(\txgen/ifg_delay [4]),
        .O(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT4 #(
    .INIT(16'h5557)) 
     \G_LAN_ONLY.ifg_base_value[10]_i_4 
       (.I0(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I1(\txgen/ifg_delay [2]),
        .I2(\txgen/ifg_delay [3]),
        .I3(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_3 ),
        .O(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_4 ));
LUT6 #(
    .INIT(64'h9A9A9A9A9A9A9AAA)) 
     \G_LAN_ONLY.ifg_base_value[2]_i_1 
       (.I0(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_4 ),
        .I1(\txgen/ifg_delay [0]),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I3(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_3 ),
        .I4(\txgen/ifg_delay [3]),
        .I5(\txgen/ifg_delay [2]),
        .O(\txgen/tx_controller_inst/ifg_base_load_value [0]));
LUT6 #(
    .INIT(64'h51005100AEFF5DFF)) 
     \G_LAN_ONLY.ifg_base_value[3]_i_1 
       (.I0(\txgen/ifg_delay [1]),
        .I1(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_2 ),
        .I2(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_3 ),
        .I3(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I4(\txgen/ifg_delay [0]),
        .I5(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_4 ),
        .O(\txgen/tx_controller_inst/ifg_base_load_value [1]));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \G_LAN_ONLY.ifg_base_value[3]_i_2 
       (.I0(\txgen/ifg_delay [2]),
        .I1(\txgen/ifg_delay [3]),
        .O(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_2 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \G_LAN_ONLY.ifg_base_value[3]_i_3 
       (.I0(\txgen/ifg_delay [6]),
        .I1(\txgen/ifg_delay [5]),
        .I2(\txgen/ifg_delay [7]),
        .I3(\txgen/ifg_delay [4]),
        .O(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \G_LAN_ONLY.ifg_base_value[3]_i_4 
       (.I0(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg ),
        .O(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \G_LAN_ONLY.ifg_base_value[4]_i_1 
       (.I0(\n_0_G_LAN_ONLY.ifg_base_value[7]_i_2 ),
        .I1(\txgen/ifg_delay [2]),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .O(\txgen/tx_controller_inst/ifg_base_load_value [2]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'h4BBBBBBB)) 
     \G_LAN_ONLY.ifg_base_value[5]_i_1 
       (.I0(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_4 ),
        .I1(\txgen/ifg_delay [3]),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I3(\txgen/ifg_delay [2]),
        .I4(\n_0_G_LAN_ONLY.ifg_base_value[7]_i_2 ),
        .O(\n_0_G_LAN_ONLY.ifg_base_value[5]_i_1 ));
LUT6 #(
    .INIT(64'h95FF95FFAA0095FF)) 
     \G_LAN_ONLY.ifg_base_value[6]_i_1 
       (.I0(\txgen/ifg_delay [4]),
        .I1(\n_0_G_LAN_ONLY.ifg_base_value[7]_i_2 ),
        .I2(\txgen/ifg_delay [2]),
        .I3(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I4(\txgen/ifg_delay [3]),
        .I5(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_4 ),
        .O(\txgen/tx_controller_inst/ifg_base_load_value [4]));
LUT6 #(
    .INIT(64'hF3F3F3B7F3B7F3B7)) 
     \G_LAN_ONLY.ifg_base_value[7]_i_1 
       (.I0(\txgen/ifg_delay [3]),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I2(\txgen/ifg_delay [5]),
        .I3(\txgen/ifg_delay [4]),
        .I4(\txgen/ifg_delay [2]),
        .I5(\n_0_G_LAN_ONLY.ifg_base_value[7]_i_2 ),
        .O(\txgen/tx_controller_inst/ifg_base_load_value [5]));
LUT6 #(
    .INIT(64'hF2FFFFFFF2FFF2FF)) 
     \G_LAN_ONLY.ifg_base_value[7]_i_2 
       (.I0(\txgen/ifg_delay [0]),
        .I1(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_4 ),
        .I2(\txgen/ifg_delay [1]),
        .I3(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I4(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_3 ),
        .I5(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_2 ),
        .O(\n_0_G_LAN_ONLY.ifg_base_value[7]_i_2 ));
LUT3 #(
    .INIT(8'hB4)) 
     \G_LAN_ONLY.ifg_base_value[8]_i_1 
       (.I0(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_4 ),
        .I1(\txgen/ifg_delay [6]),
        .I2(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_3 ),
        .O(\txgen/tx_controller_inst/ifg_base_load_value [6]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT4 #(
    .INIT(16'hF90A)) 
     \G_LAN_ONLY.ifg_base_value[9]_i_1 
       (.I0(\txgen/ifg_delay [7]),
        .I1(\txgen/ifg_delay [6]),
        .I2(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_4 ),
        .I3(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_3 ),
        .O(\txgen/tx_controller_inst/ifg_base_load_value [7]));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h5554545444444444)) 
     add_control_enable_i_1
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/add_control_frame ),
        .I2(\n_0_rxgen/address_decoding/multicast_pause_reg ),
        .I3(\rxgen/address_decoding/add_match_lower ),
        .I4(\rxgen/address_decoding/add_match_upper ),
        .I5(n_0_control_enable_i_2),
        .O(n_0_add_control_enable_i_1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_lower_i_10
       (.I0(\rxgen/dest_add [2]),
        .I1(\rxgen/rx_pause_ad [2]),
        .I2(\rxgen/dest_add [0]),
        .I3(\rxgen/rx_pause_ad [0]),
        .I4(\rxgen/rx_pause_ad [1]),
        .I5(\rxgen/dest_add [1]),
        .O(n_0_add_match_lower_i_10));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_lower_i_3
       (.I0(\rxgen/dest_add [21]),
        .I1(\rxgen/rx_pause_ad [21]),
        .I2(\rxgen/dest_add [22]),
        .I3(\rxgen/rx_pause_ad [22]),
        .I4(\rxgen/rx_pause_ad [23]),
        .I5(\rxgen/dest_add [23]),
        .O(n_0_add_match_lower_i_3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_lower_i_4
       (.I0(\rxgen/dest_add [18]),
        .I1(\rxgen/rx_pause_ad [18]),
        .I2(\rxgen/dest_add [19]),
        .I3(\rxgen/rx_pause_ad [19]),
        .I4(\rxgen/rx_pause_ad [20]),
        .I5(\rxgen/dest_add [20]),
        .O(n_0_add_match_lower_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_lower_i_5
       (.I0(\rxgen/dest_add [17]),
        .I1(\rxgen/rx_pause_ad [17]),
        .I2(\rxgen/dest_add [15]),
        .I3(\rxgen/rx_pause_ad [15]),
        .I4(\rxgen/rx_pause_ad [16]),
        .I5(\rxgen/dest_add [16]),
        .O(n_0_add_match_lower_i_5));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_lower_i_6
       (.I0(\rxgen/dest_add [13]),
        .I1(\rxgen/rx_pause_ad [13]),
        .I2(\rxgen/dest_add [14]),
        .I3(\rxgen/rx_pause_ad [14]),
        .I4(\rxgen/rx_pause_ad [12]),
        .I5(\rxgen/dest_add [12]),
        .O(n_0_add_match_lower_i_6));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_lower_i_7
       (.I0(\rxgen/dest_add [9]),
        .I1(\rxgen/rx_pause_ad [9]),
        .I2(\rxgen/dest_add [10]),
        .I3(\rxgen/rx_pause_ad [10]),
        .I4(\rxgen/rx_pause_ad [11]),
        .I5(\rxgen/dest_add [11]),
        .O(n_0_add_match_lower_i_7));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_lower_i_8
       (.I0(\rxgen/dest_add [6]),
        .I1(\rxgen/rx_pause_ad [6]),
        .I2(\rxgen/dest_add [7]),
        .I3(\rxgen/rx_pause_ad [7]),
        .I4(\rxgen/rx_pause_ad [8]),
        .I5(\rxgen/dest_add [8]),
        .O(n_0_add_match_lower_i_8));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_lower_i_9
       (.I0(\rxgen/dest_add [4]),
        .I1(\rxgen/rx_pause_ad [4]),
        .I2(\rxgen/dest_add [5]),
        .I3(\rxgen/rx_pause_ad [5]),
        .I4(\rxgen/rx_pause_ad [3]),
        .I5(\rxgen/dest_add [3]),
        .O(n_0_add_match_lower_i_9));
CARRY4 add_match_lower_reg_i_1
       (.CI(n_0_add_match_lower_reg_i_2),
        .CO({\rxgen/EQUAL ,n_1_add_match_lower_reg_i_1,n_2_add_match_lower_reg_i_1,n_3_add_match_lower_reg_i_1}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_add_match_lower_reg_i_1_O_UNCONNECTED[3:0]),
        .S({n_0_add_match_lower_i_3,n_0_add_match_lower_i_4,n_0_add_match_lower_i_5,n_0_add_match_lower_i_6}));
CARRY4 add_match_lower_reg_i_2
       (.CI(\<const0> ),
        .CO({n_0_add_match_lower_reg_i_2,n_1_add_match_lower_reg_i_2,n_2_add_match_lower_reg_i_2,n_3_add_match_lower_reg_i_2}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_add_match_lower_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_add_match_lower_i_7,n_0_add_match_lower_i_8,n_0_add_match_lower_i_9,n_0_add_match_lower_i_10}));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_upper_i_10
       (.I0(\rxgen/dest_add [25]),
        .I1(\rxgen/rx_pause_ad [25]),
        .I2(\rxgen/dest_add [26]),
        .I3(\rxgen/rx_pause_ad [26]),
        .I4(\rxgen/rx_pause_ad [24]),
        .I5(\rxgen/dest_add [24]),
        .O(n_0_add_match_upper_i_10));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_upper_i_3
       (.I0(\rxgen/dest_add [46]),
        .I1(\rxgen/rx_pause_ad [46]),
        .I2(\rxgen/dest_add [47]),
        .I3(\rxgen/rx_pause_ad [47]),
        .I4(\rxgen/rx_pause_ad [45]),
        .I5(\rxgen/dest_add [45]),
        .O(n_0_add_match_upper_i_3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_upper_i_4
       (.I0(\rxgen/dest_add [43]),
        .I1(\rxgen/rx_pause_ad [43]),
        .I2(\rxgen/dest_add [44]),
        .I3(\rxgen/rx_pause_ad [44]),
        .I4(\rxgen/rx_pause_ad [42]),
        .I5(\rxgen/dest_add [42]),
        .O(n_0_add_match_upper_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_upper_i_5
       (.I0(\rxgen/dest_add [40]),
        .I1(\rxgen/rx_pause_ad [40]),
        .I2(\rxgen/dest_add [41]),
        .I3(\rxgen/rx_pause_ad [41]),
        .I4(\rxgen/rx_pause_ad [39]),
        .I5(\rxgen/dest_add [39]),
        .O(n_0_add_match_upper_i_5));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_upper_i_6
       (.I0(\rxgen/dest_add [36]),
        .I1(\rxgen/rx_pause_ad [36]),
        .I2(\rxgen/dest_add [37]),
        .I3(\rxgen/rx_pause_ad [37]),
        .I4(\rxgen/rx_pause_ad [38]),
        .I5(\rxgen/dest_add [38]),
        .O(n_0_add_match_upper_i_6));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_upper_i_7
       (.I0(\rxgen/dest_add [33]),
        .I1(\rxgen/rx_pause_ad [33]),
        .I2(\rxgen/dest_add [34]),
        .I3(\rxgen/rx_pause_ad [34]),
        .I4(\rxgen/rx_pause_ad [35]),
        .I5(\rxgen/dest_add [35]),
        .O(n_0_add_match_upper_i_7));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_upper_i_8
       (.I0(\rxgen/dest_add [30]),
        .I1(\rxgen/rx_pause_ad [30]),
        .I2(\rxgen/dest_add [31]),
        .I3(\rxgen/rx_pause_ad [31]),
        .I4(\rxgen/rx_pause_ad [32]),
        .I5(\rxgen/dest_add [32]),
        .O(n_0_add_match_upper_i_8));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     add_match_upper_i_9
       (.I0(\rxgen/dest_add [27]),
        .I1(\rxgen/rx_pause_ad [27]),
        .I2(\rxgen/dest_add [28]),
        .I3(\rxgen/rx_pause_ad [28]),
        .I4(\rxgen/rx_pause_ad [29]),
        .I5(\rxgen/dest_add [29]),
        .O(n_0_add_match_upper_i_9));
CARRY4 add_match_upper_reg_i_1
       (.CI(n_0_add_match_upper_reg_i_2),
        .CO({\rxgen/EQUAL0_out ,n_1_add_match_upper_reg_i_1,n_2_add_match_upper_reg_i_1,n_3_add_match_upper_reg_i_1}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_add_match_upper_reg_i_1_O_UNCONNECTED[3:0]),
        .S({n_0_add_match_upper_i_3,n_0_add_match_upper_i_4,n_0_add_match_upper_i_5,n_0_add_match_upper_i_6}));
CARRY4 add_match_upper_reg_i_2
       (.CI(\<const0> ),
        .CO({n_0_add_match_upper_reg_i_2,n_1_add_match_upper_reg_i_2,n_2_add_match_upper_reg_i_2,n_3_add_match_upper_reg_i_2}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_add_match_upper_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_add_match_upper_i_7,n_0_add_match_upper_i_8,n_0_add_match_upper_i_9,n_0_add_match_upper_i_10}));
LUT6 #(
    .INIT(64'hFF80808000000000)) 
     axi_eof_reg_i_1
       (.I0(n_0_axi_eof_reg_i_2),
        .I1(\txgen/axi_tx_xgmac_i/p_0_in8_in ),
        .I2(\txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1 ),
        .I3(n_0_axi_eof_reg_i_3),
        .I4(n_0_axi_eof_reg_i_4),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .O(\txgen/axi_eof ));
LUT4 #(
    .INIT(16'h5400)) 
     axi_eof_reg_i_2
       (.I0(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I3(\txgen/axi_tx_xgmac_i/feed_d1 ),
        .O(n_0_axi_eof_reg_i_2));
LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
     axi_eof_reg_i_3
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .O(n_0_axi_eof_reg_i_3));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT3 #(
    .INIT(8'h80)) 
     axi_eof_reg_i_4
       (.I0(tx_axis_tlast),
        .I1(tx_axis_tvalid),
        .I2(tx_axis_tkeep[7]),
        .O(n_0_axi_eof_reg_i_4));
LUT4 #(
    .INIT(16'hFE00)) 
     bad_crc_i_1
       (.I0(\rxgen/error_detection/crc_invalid [6]),
        .I1(n_0_bad_crc_i_2),
        .I2(\rxgen/error_detection/crc_invalid [7]),
        .I3(\rxgen/error_detection/enable_bad_crc ),
        .O(\rxgen/error_detection/bad_crc0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     bad_crc_i_2
       (.I0(\rxgen/error_detection/crc_invalid [4]),
        .I1(\rxgen/error_detection/crc_invalid [5]),
        .I2(\rxgen/error_detection/crc_invalid [2]),
        .I3(\rxgen/error_detection/crc_invalid [3]),
        .I4(\rxgen/error_detection/crc_invalid [0]),
        .I5(\rxgen/error_detection/crc_invalid [1]),
        .O(n_0_bad_crc_i_2));
LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
     bad_frame_i_1
       (.I0(\rxgen/error_detection/end_crc_pipeline ),
        .I1(n_0_bad_frame_i_2),
        .I2(\rxgen/error_detection/max_length_error ),
        .I3(rx_statistics_vector[29]),
        .I4(\rxgen/exceed_min_frame_pipeline ),
        .I5(\rxgen/error_detection/control_len_error ),
        .O(\rxgen/error_detection/bad_frame0 ));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT3 #(
    .INIT(8'h01)) 
     bad_frame_i_2
       (.I0(\rxgen/error_detection/fcs_error ),
        .I1(\rxgen/error_detection/receive_error_srl16 ),
        .I2(\rxgen/error_detection/bad_crc ),
        .O(n_0_bad_frame_i_2));
LUT6 #(
    .INIT(64'h00000000BAAEAAAA)) 
     bad_opcode_int_i_1
       (.I0(\n_0_rxgen/rx/bad_opcode_int_reg ),
        .I1(\rxgen/rx/data_count [0]),
        .I2(\rxgen/rx/data_count [1]),
        .I3(\n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg ),
        .I4(n_0_bad_opcode_int_i_2),
        .I5(n_0_bad_opcode_int_i_3),
        .O(n_0_bad_opcode_int_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
     bad_opcode_int_i_2
       (.I0(\rxgen/data [51]),
        .I1(\rxgen/data [56]),
        .I2(\rxgen/data [49]),
        .I3(\rxgen/data [53]),
        .I4(n_0_bad_opcode_int_i_4),
        .I5(n_0_bad_opcode_int_i_5),
        .O(n_0_bad_opcode_int_i_2));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     bad_opcode_int_i_3
       (.I0(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I1(rx_statistics_vector[1]),
        .I2(rx_statistics_vector[0]),
        .O(n_0_bad_opcode_int_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     bad_opcode_int_i_4
       (.I0(\rxgen/data [57]),
        .I1(\rxgen/data [52]),
        .I2(\rxgen/data [54]),
        .I3(\rxgen/data [62]),
        .I4(\rxgen/data [55]),
        .I5(\rxgen/data [63]),
        .O(n_0_bad_opcode_int_i_4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     bad_opcode_int_i_5
       (.I0(\rxgen/data [60]),
        .I1(\rxgen/data [58]),
        .I2(\rxgen/data [48]),
        .I3(\rxgen/data [50]),
        .I4(\rxgen/data [59]),
        .I5(\rxgen/data [61]),
        .O(n_0_bad_opcode_int_i_5));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     block_other_underruns_i_1
       (.I0(n_0_block_other_underruns_i_2),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_axi_tx_state[2]_i_3 ),
        .O(\txgen/axi_tx_xgmac_i/block_other_underruns ));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT2 #(
    .INIT(4'hE)) 
     block_other_underruns_i_2
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .O(n_0_block_other_underruns_i_2));
LUT4 #(
    .INIT(16'h8000)) 
     broad_add_match_i_1
       (.I0(n_0_broad_add_match_i_2),
        .I1(\rxgen/dest_add [22]),
        .I2(\rxgen/dest_add [23]),
        .I3(n_0_broad_add_match_i_3),
        .O(\rxgen/address_decoding/broad_add_match ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     broad_add_match_i_10
       (.I0(\rxgen/dest_add [19]),
        .I1(\rxgen/dest_add [16]),
        .I2(\rxgen/dest_add [21]),
        .I3(\rxgen/dest_add [0]),
        .I4(\rxgen/dest_add [18]),
        .I5(\rxgen/dest_add [20]),
        .O(n_0_broad_add_match_i_10));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     broad_add_match_i_2
       (.I0(\rxgen/dest_add [38]),
        .I1(\rxgen/dest_add [36]),
        .I2(\rxgen/dest_add [40]),
        .I3(\rxgen/dest_add [41]),
        .I4(\rxgen/dest_add [37]),
        .I5(n_0_broad_add_match_i_4),
        .O(n_0_broad_add_match_i_2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     broad_add_match_i_3
       (.I0(n_0_broad_add_match_i_5),
        .I1(n_0_broad_add_match_i_6),
        .I2(n_0_broad_add_match_i_7),
        .I3(n_0_broad_add_match_i_8),
        .I4(n_0_broad_add_match_i_9),
        .I5(n_0_broad_add_match_i_10),
        .O(n_0_broad_add_match_i_3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     broad_add_match_i_4
       (.I0(\rxgen/dest_add [44]),
        .I1(\rxgen/dest_add [39]),
        .I2(\rxgen/dest_add [47]),
        .I3(\rxgen/dest_add [46]),
        .I4(\rxgen/dest_add [43]),
        .I5(\rxgen/dest_add [42]),
        .O(n_0_broad_add_match_i_4));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     broad_add_match_i_5
       (.I0(\rxgen/dest_add [31]),
        .I1(\rxgen/dest_add [29]),
        .I2(\rxgen/dest_add [34]),
        .I3(\rxgen/dest_add [33]),
        .I4(\rxgen/dest_add [30]),
        .I5(\rxgen/dest_add [32]),
        .O(n_0_broad_add_match_i_5));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     broad_add_match_i_6
       (.I0(\rxgen/dest_add [26]),
        .I1(\rxgen/dest_add [45]),
        .I2(\rxgen/dest_add [28]),
        .I3(\rxgen/dest_add [27]),
        .I4(\rxgen/dest_add [25]),
        .I5(\rxgen/dest_add [24]),
        .O(n_0_broad_add_match_i_6));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     broad_add_match_i_7
       (.I0(\rxgen/dest_add [1]),
        .I1(\rxgen/dest_add [2]),
        .I2(\rxgen/dest_add [3]),
        .I3(\rxgen/dest_add [7]),
        .I4(\rxgen/dest_add [5]),
        .I5(\rxgen/dest_add [4]),
        .O(n_0_broad_add_match_i_7));
LUT6 #(
    .INIT(64'h0080000000000000)) 
     broad_add_match_i_8
       (.I0(\rxgen/dest_add [8]),
        .I1(\rxgen/dest_add [6]),
        .I2(\rxgen/dest_add [11]),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I4(\rxgen/dest_add [10]),
        .I5(\rxgen/dest_add [9]),
        .O(n_0_broad_add_match_i_8));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     broad_add_match_i_9
       (.I0(\rxgen/dest_add [14]),
        .I1(\rxgen/dest_add [35]),
        .I2(\rxgen/dest_add [15]),
        .I3(\rxgen/dest_add [17]),
        .I4(\rxgen/dest_add [13]),
        .I5(\rxgen/dest_add [12]),
        .O(n_0_broad_add_match_i_9));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT4 #(
    .INIT(16'h2320)) 
     broadcast_i_1
       (.I0(\txgen/decode_frame/multi_int ),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\txgen/decode_frame/start_d2 ),
        .I3(tx_statistics_vector[1]),
        .O(n_0_broadcast_i_1));
LUT5 #(
    .INIT(32'h31113000)) 
     broadcast_match_i_1
       (.I0(\rxgen/address_decoding/end_of_frame_reg ),
        .I1(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I2(\n_0_rxgen/address_decoding/broad_add_match_reg ),
        .I3(\rxgen/address_decoding/frame_start_reg2 ),
        .I4(\rxgen/broadcast_match ),
        .O(n_0_broadcast_match_i_1));
LUT6 #(
    .INIT(64'hAAAAAAAAFEFEFEAA)) 
     \byte_count[0]_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_past ),
        .I1(\n_0_is_data_d1[6]_i_2 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_4 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_byte_count[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EEEEFFFE)) 
     \byte_count[0]_i_2 
       (.I0(\n_0_is_pad_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_is_data_d1[7]_i_2 ),
        .I4(\n_0_is_pad_d1[7]_i_3 ),
        .I5(\n_0_byte_count[0]_i_4 ),
        .O(\txgen/tx_controller_inst/state_inst/byte_count ));
LUT6 #(
    .INIT(64'hFFFFFFFF5554FFFF)) 
     \byte_count[0]_i_4 
       (.I0(\n_0_txgen/jumbo_en_frame_reg ),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_6 ),
        .I2(\txgen/tx_controller_inst/state_inst/max_pkt_reg ),
        .I3(\n_0_tx_statistics_vector[24]_INST_0_i_7 ),
        .I4(\n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg ),
        .I5(\txgen/tx_controller_inst/state_inst/byte_count_reg__0 ),
        .O(\n_0_byte_count[0]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[0]_i_5 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [3]),
        .O(\n_0_byte_count[0]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[0]_i_6 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [2]),
        .O(\n_0_byte_count[0]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[0]_i_7 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [1]),
        .O(\n_0_byte_count[0]_i_7 ));
LUT1 #(
    .INIT(2'h1)) 
     \byte_count[0]_i_8 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [0]),
        .O(\n_0_byte_count[0]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[12]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg__0 ),
        .O(\n_0_byte_count[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[4]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [7]),
        .O(\n_0_byte_count[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[4]_i_3 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [6]),
        .O(\n_0_byte_count[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[4]_i_4 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [5]),
        .O(\n_0_byte_count[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[4]_i_5 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [4]),
        .O(\n_0_byte_count[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[8]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [11]),
        .O(\n_0_byte_count[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[8]_i_3 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [10]),
        .O(\n_0_byte_count[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[8]_i_4 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [9]),
        .O(\n_0_byte_count[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \byte_count[8]_i_5 
       (.I0(\txgen/tx_controller_inst/state_inst/byte_count_reg [8]),
        .O(\n_0_byte_count[8]_i_5 ));
CARRY4 \byte_count_reg[0]_i_3 
       (.CI(\<const0> ),
        .CO({\n_0_byte_count_reg[0]_i_3 ,\n_1_byte_count_reg[0]_i_3 ,\n_2_byte_count_reg[0]_i_3 ,\n_3_byte_count_reg[0]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_byte_count_reg[0]_i_3 ,\n_5_byte_count_reg[0]_i_3 ,\n_6_byte_count_reg[0]_i_3 ,\n_7_byte_count_reg[0]_i_3 }),
        .S({\n_0_byte_count[0]_i_5 ,\n_0_byte_count[0]_i_6 ,\n_0_byte_count[0]_i_7 ,\n_0_byte_count[0]_i_8 }));
CARRY4 \byte_count_reg[12]_i_1 
       (.CI(\n_0_byte_count_reg[8]_i_1 ),
        .CO(\NLW_byte_count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_byte_count_reg[12]_i_1_O_UNCONNECTED [3:1],\n_7_byte_count_reg[12]_i_1 }),
        .S({\<const0> ,\<const0> ,\<const0> ,\n_0_byte_count[12]_i_2 }));
CARRY4 \byte_count_reg[4]_i_1 
       (.CI(\n_0_byte_count_reg[0]_i_3 ),
        .CO({\n_0_byte_count_reg[4]_i_1 ,\n_1_byte_count_reg[4]_i_1 ,\n_2_byte_count_reg[4]_i_1 ,\n_3_byte_count_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_byte_count_reg[4]_i_1 ,\n_5_byte_count_reg[4]_i_1 ,\n_6_byte_count_reg[4]_i_1 ,\n_7_byte_count_reg[4]_i_1 }),
        .S({\n_0_byte_count[4]_i_2 ,\n_0_byte_count[4]_i_3 ,\n_0_byte_count[4]_i_4 ,\n_0_byte_count[4]_i_5 }));
CARRY4 \byte_count_reg[8]_i_1 
       (.CI(\n_0_byte_count_reg[4]_i_1 ),
        .CO({\n_0_byte_count_reg[8]_i_1 ,\n_1_byte_count_reg[8]_i_1 ,\n_2_byte_count_reg[8]_i_1 ,\n_3_byte_count_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_byte_count_reg[8]_i_1 ,\n_5_byte_count_reg[8]_i_1 ,\n_6_byte_count_reg[8]_i_1 ,\n_7_byte_count_reg[8]_i_1 }),
        .S({\n_0_byte_count[8]_i_2 ,\n_0_byte_count[8]_i_3 ,\n_0_byte_count[8]_i_4 ,\n_0_byte_count[8]_i_5 }));
LUT5 #(
    .INIT(32'hBFBB8088)) 
     \byte_en_reg[0]_i_1 
       (.I0(\n_0_byte_en_reg[0]_i_2 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I2(\txgen/insert ),
        .I3(\txgen/crc_pipeline_inst/calculating ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [1]),
        .O(\n_0_byte_en_reg[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'hFEFEFF00)) 
     \byte_en_reg[0]_i_2 
       (.I0(\txgen/pos [2]),
        .I1(\txgen/pos [0]),
        .I2(\txgen/pos [1]),
        .I3(\txgen/crc_pipeline_inst/calculating ),
        .I4(\txgen/insert ),
        .O(\n_0_byte_en_reg[0]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEF0FE000E000)) 
     \byte_en_reg[1]_i_1 
       (.I0(\txgen/pos [2]),
        .I1(\txgen/pos [1]),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [2]),
        .O(\n_0_byte_en_reg[1]_i_1 ));
LUT5 #(
    .INIT(32'hBFBB8088)) 
     \byte_en_reg[2]_i_1 
       (.I0(\n_0_byte_en_reg[2]_i_2 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I2(\txgen/insert ),
        .I3(\txgen/crc_pipeline_inst/calculating ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [3]),
        .O(\n_0_byte_en_reg[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'hEAEAFF00)) 
     \byte_en_reg[2]_i_2 
       (.I0(\txgen/pos [2]),
        .I1(\txgen/pos [0]),
        .I2(\txgen/pos [1]),
        .I3(\txgen/crc_pipeline_inst/calculating ),
        .I4(\txgen/insert ),
        .O(\n_0_byte_en_reg[2]_i_2 ));
LUT5 #(
    .INIT(32'hBFB38080)) 
     \byte_en_reg[3]_i_1 
       (.I0(\txgen/pos [2]),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I2(\txgen/insert ),
        .I3(\txgen/crc_pipeline_inst/calculating ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [4]),
        .O(\n_0_byte_en_reg[3]_i_1 ));
LUT5 #(
    .INIT(32'hBFBB8088)) 
     \byte_en_reg[4]_i_1 
       (.I0(\n_0_byte_en_reg[4]_i_2 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I2(\txgen/insert ),
        .I3(\txgen/crc_pipeline_inst/calculating ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [5]),
        .O(\n_0_byte_en_reg[4]_i_1 ));
LUT5 #(
    .INIT(32'hA8A8FF00)) 
     \byte_en_reg[4]_i_2 
       (.I0(\txgen/pos [2]),
        .I1(\txgen/pos [0]),
        .I2(\txgen/pos [1]),
        .I3(\txgen/crc_pipeline_inst/calculating ),
        .I4(\txgen/insert ),
        .O(\n_0_byte_en_reg[4]_i_2 ));
LUT6 #(
    .INIT(64'h8FFF8F0F80008000)) 
     \byte_en_reg[5]_i_1 
       (.I0(\txgen/pos [2]),
        .I1(\txgen/pos [1]),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [6]),
        .O(\n_0_byte_en_reg[5]_i_1 ));
LUT4 #(
    .INIT(16'hFFD0)) 
     \byte_en_reg[6]_i_1 
       (.I0(\txgen/crc_pipeline_inst/calculating ),
        .I1(\txgen/insert ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\n_0_byte_en_reg[6]_i_1 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \byte_en_reg[6]_i_2 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I1(\txgen/insert ),
        .I2(\txgen/pos [1]),
        .I3(\txgen/pos [0]),
        .I4(\txgen/pos [2]),
        .O(\n_0_byte_en_reg[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \c_out[0]_i_1 
       (.I0(\txgen/startalignment/c_d1 [4]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0] ),
        .I2(\txgen/flip ),
        .O(\n_0_c_out[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \c_out[1]_i_1 
       (.I0(\txgen/startalignment/c_d1 [5]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1] ),
        .I2(\txgen/flip ),
        .O(\n_0_c_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \c_out[2]_i_1 
       (.I0(\txgen/startalignment/c_d1 [6]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2] ),
        .I2(\txgen/flip ),
        .O(\n_0_c_out[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \c_out[3]_i_1 
       (.I0(\txgen/startalignment/c_d1 [7]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3] ),
        .I2(\txgen/flip ),
        .O(\n_0_c_out[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \c_out[4]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4] ),
        .I2(\txgen/flip ),
        .O(\n_0_c_out[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \c_out[5]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5] ),
        .I2(\txgen/flip ),
        .O(\n_0_c_out[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \c_out[6]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6] ),
        .I2(\txgen/flip ),
        .O(\n_0_c_out[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \c_out[7]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7] ),
        .I2(\txgen/flip ),
        .O(\n_0_c_out[7]_i_1 ));
LUT6 #(
    .INIT(64'hAAABFFFFAAABAAAB)) 
     \c_pipeline_reg[8][0]_srl10_i_1 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/txframer/p_2_in39_in ),
        .I2(\n_0_txgen/txframer/is_data_d1_reg[0] ),
        .I3(\n_0_c_pipeline_reg[8][0]_srl10_i_2 ),
        .I4(\txgen/txframer/d_out_int2 ),
        .I5(\n_0_d_out_int[7]_i_2 ),
        .O(\txgen/txframer/c_out_reg046_out ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0004)) 
     \c_pipeline_reg[8][0]_srl10_i_2 
       (.I0(\txgen/txframer/crc_pos_d1 [1]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/crc_pos_d1 [0]),
        .I4(\n_0_txgen/txframer/is_pad_d1_reg[0] ),
        .I5(\n_0_txgen/txframer/crc_data_reg_reg[0] ),
        .O(\n_0_c_pipeline_reg[8][0]_srl10_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'hFFFF0004)) 
     \c_pipeline_reg[8][0]_srl10_i_3 
       (.I0(\txgen/txframer/crc_pos_d1 [1]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/crc_pos_d1 [0]),
        .I4(\n_0_txgen/txframer/crc_data_reg_reg[0] ),
        .O(\txgen/txframer/d_out_int2 ));
LUT6 #(
    .INIT(64'hAAAAFFEFAAAAAAAA)) 
     \c_pipeline_reg[8][1]_srl10_i_1 
       (.I0(\n_0_c_pipeline_reg[8][1]_srl10_i_2 ),
        .I1(\txgen/txframer/crc_pos_d1 [2]),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/crc_pos_d1 [1]),
        .I4(\n_0_txgen/txframer/crc_data_reg_reg[1] ),
        .I5(\n_0_d_out_int[7]_i_2 ),
        .O(\txgen/txframer/c_out_reg042_out ));
LUT5 #(
    .INIT(32'hFFFF0001)) 
     \c_pipeline_reg[8][1]_srl10_i_2 
       (.I0(\n_0_c_pipeline_reg[8][1]_srl10_i_3 ),
        .I1(\txgen/txframer/p_2_in39_in ),
        .I2(\txgen/txframer/p_1_in37_in ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_c_pipeline_reg[8][1]_srl10_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT5 #(
    .INIT(32'hFFFFFF04)) 
     \c_pipeline_reg[8][1]_srl10_i_3 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .I3(\txgen/txframer/p_3_in38_in ),
        .I4(\n_0_txgen/txframer/crc_data_reg_reg[1] ),
        .O(\n_0_c_pipeline_reg[8][1]_srl10_i_3 ));
LUT6 #(
    .INIT(64'hABAAFFFFABAAABAA)) 
     \c_pipeline_reg[8][2]_srl10_i_1 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/p_1_in31_in ),
        .I3(\n_0_c_pipeline_reg[8][2]_srl10_i_2 ),
        .I4(\txgen/txframer/p_0_in55_in ),
        .I5(\n_0_d_out_int[7]_i_2 ),
        .O(\txgen/txframer/c_out_reg036_out ));
LUT6 #(
    .INIT(64'h1111110111110101)) 
     \c_pipeline_reg[8][2]_srl10_i_2 
       (.I0(\n_0_c_pipeline_reg[8][2]_srl10_i_4 ),
        .I1(\txgen/txframer/p_2_in33_in ),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/crc_pos_d1 [1]),
        .I4(\txgen/txframer/crc_pos_d1 [2]),
        .I5(\txgen/txframer/crc_pos_d1 [0]),
        .O(\n_0_c_pipeline_reg[8][2]_srl10_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'hAAAEAAEE)) 
     \c_pipeline_reg[8][2]_srl10_i_3 
       (.I0(\txgen/txframer/p_0_in1_in ),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .I3(\txgen/txframer/crc_pos_d1 [2]),
        .I4(\txgen/txframer/crc_pos_d1 [0]),
        .O(\txgen/txframer/p_0_in55_in ));
LUT2 #(
    .INIT(4'hE)) 
     \c_pipeline_reg[8][2]_srl10_i_4 
       (.I0(\txgen/txframer/p_0_in1_in ),
        .I1(\txgen/txframer/p_3_in32_in ),
        .O(\n_0_c_pipeline_reg[8][2]_srl10_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF444F4444)) 
     \c_pipeline_reg[8][3]_srl10_i_1 
       (.I0(\txgen/txframer/p_0_in [0]),
        .I1(\n_0_d_out_int[7]_i_2 ),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/p_1_in25_in ),
        .I4(\n_0_c_pipeline_reg[8][3]_srl10_i_3 ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\txgen/txframer/c_out_reg030_out ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'h4)) 
     \c_pipeline_reg[8][3]_srl10_i_2 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .O(\txgen/txframer/p_0_in [0]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     \c_pipeline_reg[8][3]_srl10_i_3 
       (.I0(\txgen/txframer/p_3_in26_in ),
        .I1(\txgen/txframer/p_2_in27_in ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/crc_insert_d1 ),
        .O(\n_0_c_pipeline_reg[8][3]_srl10_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF444F4444)) 
     \c_pipeline_reg[8][4]_srl10_i_1 
       (.I0(\txgen/txframer/p_0_in [1]),
        .I1(\n_0_d_out_int[7]_i_2 ),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/p_1_in18_in ),
        .I4(\n_0_c_pipeline_reg[8][4]_srl10_i_3 ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\txgen/txframer/c_out_reg024_out ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT4 #(
    .INIT(16'h5060)) 
     \c_pipeline_reg[8][4]_srl10_i_2 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_pos_d1 [0]),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/crc_pos_d1 [1]),
        .O(\txgen/txframer/p_0_in [1]));
LUT6 #(
    .INIT(64'h000000000000F3B7)) 
     \c_pipeline_reg[8][4]_srl10_i_3 
       (.I0(\txgen/txframer/crc_pos_d1 [1]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/crc_pos_d1 [0]),
        .I4(\txgen/txframer/p_3_in19_in ),
        .I5(\txgen/txframer/p_2_in21_in ),
        .O(\n_0_c_pipeline_reg[8][4]_srl10_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF444F4444)) 
     \c_pipeline_reg[8][5]_srl10_i_1 
       (.I0(\txgen/txframer/p_0_in [2]),
        .I1(\n_0_d_out_int[7]_i_2 ),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/p_1_in12_in ),
        .I4(\n_0_c_pipeline_reg[8][5]_srl10_i_3 ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\txgen/txframer/c_out_reg017_out ));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT3 #(
    .INIT(8'h48)) 
     \c_pipeline_reg[8][5]_srl10_i_2 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .O(\txgen/txframer/p_0_in [2]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h0000009F)) 
     \c_pipeline_reg[8][5]_srl10_i_3 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_pos_d1 [1]),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/p_3_in13_in ),
        .I4(\txgen/txframer/p_2_in14_in ),
        .O(\n_0_c_pipeline_reg[8][5]_srl10_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF444F4444)) 
     \c_pipeline_reg[8][6]_srl10_i_1 
       (.I0(\txgen/txframer/p_0_in [3]),
        .I1(\n_0_d_out_int[7]_i_2 ),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/p_1_in6_in ),
        .I4(\n_0_c_pipeline_reg[8][6]_srl10_i_3 ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\txgen/txframer/c_out_reg011_out ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'h60C0)) 
     \c_pipeline_reg[8][6]_srl10_i_2 
       (.I0(\txgen/txframer/crc_pos_d1 [0]),
        .I1(\txgen/txframer/crc_pos_d1 [2]),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/crc_pos_d1 [1]),
        .O(\txgen/txframer/p_0_in [3]));
LUT6 #(
    .INIT(64'h000000000000D75F)) 
     \c_pipeline_reg[8][6]_srl10_i_3 
       (.I0(\txgen/txframer/crc_insert_d1 ),
        .I1(\txgen/txframer/crc_pos_d1 [1]),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/crc_pos_d1 [0]),
        .I4(\txgen/txframer/p_3_in7_in ),
        .I5(\txgen/txframer/p_2_in8_in ),
        .O(\n_0_c_pipeline_reg[8][6]_srl10_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
     \c_pipeline_reg[8][7]_srl10_i_1 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/is_error_comb ),
        .I3(\n_0_d_out_int[56]_i_5 ),
        .I4(\txgen/txframer/p_1_in4_in ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\txgen/txframer/c_out_reg0 ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT4 #(
    .INIT(16'h2322)) 
     calculating_i_1
       (.I0(\txgen/is_start ),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\txgen/insert ),
        .I3(\txgen/crc_pipeline_inst/calculating ),
        .O(n_0_calculating_i_1));
LUT4 #(
    .INIT(16'h000E)) 
     \col_cnt[0]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/col_cnt_reg[0] ),
        .I1(\rsgen/detect_link_fail/seq_lower ),
        .I2(\rsgen/detect_link_fail/seq_upper ),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_col_cnt[0]_i_1 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \col_cnt[1]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/col_cnt_reg[1] ),
        .O(p_1_in[0]));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \col_cnt[2]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/col_cnt_reg[1] ),
        .I1(\n_0_rsgen/detect_link_fail/col_cnt_reg[2] ),
        .O(p_1_in[1]));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \col_cnt[3]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/col_cnt_reg[3] ),
        .I1(\n_0_rsgen/detect_link_fail/col_cnt_reg[1] ),
        .I2(\n_0_rsgen/detect_link_fail/col_cnt_reg[2] ),
        .O(p_1_in[2]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \col_cnt[4]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/col_cnt_reg[2] ),
        .I1(\n_0_rsgen/detect_link_fail/col_cnt_reg[1] ),
        .I2(\n_0_rsgen/detect_link_fail/col_cnt_reg[3] ),
        .I3(\n_0_rsgen/detect_link_fail/col_cnt_reg[4] ),
        .O(p_1_in[3]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \col_cnt[5]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/col_cnt_reg[5] ),
        .I1(\n_0_rsgen/detect_link_fail/col_cnt_reg[2] ),
        .I2(\n_0_rsgen/detect_link_fail/col_cnt_reg[1] ),
        .I3(\n_0_rsgen/detect_link_fail/col_cnt_reg[3] ),
        .I4(\n_0_rsgen/detect_link_fail/col_cnt_reg[4] ),
        .O(p_1_in[4]));
LUT3 #(
    .INIT(8'hFE)) 
     \col_cnt[6]_i_1 
       (.I0(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I1(\rsgen/detect_link_fail/seq_lower ),
        .I2(\rsgen/detect_link_fail/seq_upper ),
        .O(\n_0_col_cnt[6]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \col_cnt[6]_i_2 
       (.I0(\n_0_rsgen/detect_link_fail/col_cnt_reg[6] ),
        .I1(\n_0_rsgen/detect_link_fail/col_cnt_reg[4] ),
        .I2(\n_0_rsgen/detect_link_fail/col_cnt_reg[3] ),
        .I3(\n_0_rsgen/detect_link_fail/col_cnt_reg[1] ),
        .I4(\n_0_rsgen/detect_link_fail/col_cnt_reg[2] ),
        .I5(\n_0_rsgen/detect_link_fail/col_cnt_reg[5] ),
        .O(p_1_in[5]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT3 #(
    .INIT(8'h54)) 
     control_enable_i_1
       (.I0(\rxgen/end_of_frame ),
        .I1(n_0_control_enable_i_2),
        .I2(\rxgen/control_frame ),
        .O(n_0_control_enable_i_1));
LUT5 #(
    .INIT(32'h00000200)) 
     control_enable_i_2
       (.I0(n_0_control_enable_i_3),
        .I1(\rxgen/length_type [13]),
        .I2(\rxgen/length_type [12]),
        .I3(n_0_control_enable_i_4),
        .I4(n_0_frame_is_vlan_i_3__0),
        .O(n_0_control_enable_i_2));
LUT5 #(
    .INIT(32'h00000080)) 
     control_enable_i_3
       (.I0(\rxgen/length_type [3]),
        .I1(\rxgen/length_type [15]),
        .I2(\rxgen/length_type [11]),
        .I3(\rxgen/length_type [10]),
        .I4(\rxgen/length_type [14]),
        .O(n_0_control_enable_i_3));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     control_enable_i_4
       (.I0(\rxgen/length_type [8]),
        .I1(\rxgen/length_type [9]),
        .I2(\rxgen/length_type [0]),
        .I3(\rxgen/address_decoding/frame_start_reg2 ),
        .I4(\rxgen/length_type [2]),
        .I5(\rxgen/length_type [1]),
        .O(n_0_control_enable_i_4));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     control_len_error_i_1
       (.I0(\rxgen/error_detection/control_len_error ),
        .I1(\rxgen/padding_length_match ),
        .I2(\n_0_rxgen/error_detection/terminate_reg1_reg[0] ),
        .I3(\rxgen/rx_pause_lt_disable_held ),
        .I4(\rxgen/control_frame ),
        .I5(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(n_0_control_len_error_i_1));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \count[0]_i_1 
       (.I0(\n_4_count_reg[0]_i_2 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .O(\n_0_count[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000080820000)) 
     \count[0]_i_10 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .O(\n_0_count[0]_i_10 ));
LUT4 #(
    .INIT(16'h0080)) 
     \count[0]_i_11 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .O(\n_0_count[0]_i_11 ));
LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
     \count[0]_i_12 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .I4(\n_0_count[0]_i_7 ),
        .I5(\n_0_count[0]_i_13 ),
        .O(\n_0_count[0]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'h00009009)) 
     \count[0]_i_13 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame ),
        .O(\n_0_count[0]_i_13 ));
LUT1 #(
    .INIT(2'h1)) 
     \count[0]_i_1__0 
       (.I0(\txgen/tx_controller_inst/state_inst/count_reg [0]),
        .O(\txgen/tx_controller_inst/plusOp [0]));
LUT5 #(
    .INIT(32'hAA65AAAA)) 
     \count[0]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3] ),
        .I1(\n_0_count[0]_i_7 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame ),
        .I3(\n_0_count[0]_i_8 ),
        .I4(n_0_term_reg_i_3),
        .O(\n_0_count[0]_i_3 ));
LUT6 #(
    .INIT(64'h33333333CCCCC9CC)) 
     \count[0]_i_4 
       (.I0(\n_0_count[0]_i_9 ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I4(\n_0_last_bytes_reg[2]_i_2 ),
        .I5(\n_0_count[0]_i_8 ),
        .O(\n_0_count[0]_i_4 ));
LUT6 #(
    .INIT(64'h6AAA6AAA6A556AAA)) 
     \count[0]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1] ),
        .I1(\n_0_count[0]_i_10 ),
        .I2(\n_0_count[0]_i_11 ),
        .I3(\n_0_count[0]_i_7 ),
        .I4(\txgen/tx_controller_inst/state_inst/last_bytes [1]),
        .I5(\txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame ),
        .O(\n_0_count[0]_i_5 ));
LUT6 #(
    .INIT(64'h6A66AAA6AAAAAAAA)) 
     \count[0]_i_6 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0] ),
        .I1(\n_0_last_bytes_reg[0]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I5(\n_0_count[0]_i_12 ),
        .O(\n_0_count[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \count[0]_i_7 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .O(\n_0_count[0]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \count[0]_i_8 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .O(\n_0_count[0]_i_8 ));
LUT6 #(
    .INIT(64'h3FFF3F30BFFFBFFF)) 
     \count[0]_i_9 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I5(\n_0_count[0]_i_7 ),
        .O(\n_0_count[0]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT4 #(
    .INIT(16'hB88B)) 
     \count[1]_i_1 
       (.I0(\n_7_count_reg[4]_i_2 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .O(\n_0_count[1]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \count[1]_i_1__0 
       (.I0(\txgen/tx_controller_inst/state_inst/count_reg [0]),
        .I1(\txgen/tx_controller_inst/state_inst/count_reg [1]),
        .O(\txgen/tx_controller_inst/plusOp [1]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT5 #(
    .INIT(32'hBBB8888B)) 
     \count[2]_i_1 
       (.I0(\n_6_count_reg[4]_i_2 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] ),
        .O(\n_0_count[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \count[2]_i_1__0 
       (.I0(\txgen/tx_controller_inst/state_inst/count_reg [2]),
        .I1(\txgen/tx_controller_inst/state_inst/count_reg [1]),
        .I2(\txgen/tx_controller_inst/state_inst/count_reg [0]),
        .O(\txgen/tx_controller_inst/plusOp [2]));
LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
     \count[3]_i_1 
       (.I0(\n_5_count_reg[4]_i_2 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3] ),
        .O(\n_0_count[3]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \count[3]_i_1__0 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(n_0_is_start_d1_i_1),
        .O(\n_0_count[3]_i_1__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \count[3]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .O(\txgen/tx_controller_inst/sel ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \count[3]_i_3 
       (.I0(\txgen/tx_controller_inst/state_inst/count_reg [3]),
        .I1(\txgen/tx_controller_inst/state_inst/count_reg [0]),
        .I2(\txgen/tx_controller_inst/state_inst/count_reg [1]),
        .I3(\txgen/tx_controller_inst/state_inst/count_reg [2]),
        .O(\txgen/tx_controller_inst/plusOp [3]));
LUT4 #(
    .INIT(16'h8BB8)) 
     \count[4]_i_1 
       (.I0(\n_4_count_reg[4]_i_2 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4] ),
        .I3(\n_0_count[4]_i_3 ),
        .O(\n_0_count[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \count[4]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .O(\n_0_count[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \count[4]_i_4 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[7] ),
        .O(\n_0_count[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \count[4]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[6] ),
        .O(\n_0_count[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \count[4]_i_6 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[5] ),
        .O(\n_0_count[4]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \count[4]_i_7 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[4] ),
        .O(\n_0_count[4]_i_7 ));
LUT6 #(
    .INIT(64'hBBB8BBBB888B8888)) 
     \count[5]_i_1 
       (.I0(\n_7_count_reg[7]_i_4 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4] ),
        .I3(\n_0_count[5]_i_2 ),
        .I4(\n_0_count[5]_i_3 ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5] ),
        .O(\n_0_count[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \count[5]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .O(\n_0_count[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \count[5]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3] ),
        .O(\n_0_count[5]_i_3 ));
LUT5 #(
    .INIT(32'hBB8B8B8B)) 
     \count[6]_i_1 
       (.I0(\n_6_count_reg[7]_i_4 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_count[7]_i_5 ),
        .I3(\n_0_count[6]_i_2 ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6] ),
        .O(\n_0_count[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \count[6]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5] ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3] ),
        .O(\n_0_count[6]_i_2 ));
LUT2 #(
    .INIT(4'hB)) 
     \count[7]_i_1 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in ),
        .O(\n_0_count[7]_i_1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \count[7]_i_10 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] ),
        .O(\n_0_count[7]_i_10 ));
LUT4 #(
    .INIT(16'hB88B)) 
     \count[7]_i_2 
       (.I0(\n_5_count_reg[7]_i_4 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_count[7]_i_5 ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7] ),
        .O(\n_0_count[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hAAABABAB)) 
     \count[7]_i_3 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I1(n_0_is_underrun_i_3),
        .I2(\n_0_count[7]_i_6 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I4(n_0_is_underrun_i_2),
        .O(\txgen/tx_controller_inst/ifg_control_inst/load ));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \count[7]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .I3(\n_0_count[7]_i_10 ),
        .O(\n_0_count[7]_i_5 ));
LUT6 #(
    .INIT(64'h777777777777777F)) 
     \count[7]_i_6 
       (.I0(\n_0_FSM_onehot_state[15]_i_39 ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I5(\n_0_reg_next_terminate[2]_i_3 ),
        .O(\n_0_count[7]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \count[7]_i_7 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[10] ),
        .O(\n_0_count[7]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \count[7]_i_8 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[9] ),
        .O(\n_0_count[7]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \count[7]_i_9 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[8] ),
        .O(\n_0_count[7]_i_9 ));
CARRY4 \count_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_count_reg[0]_i_2 ,\n_1_count_reg[0]_i_2 ,\n_2_count_reg[0]_i_2 ,\n_3_count_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3] ,\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2] ,\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1] ,\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0] }),
        .O({\n_4_count_reg[0]_i_2 ,\txgen/tx_controller_inst/ifg_control_inst/flip ,\n_6_count_reg[0]_i_2 ,\n_7_count_reg[0]_i_2 }),
        .S({\n_0_count[0]_i_3 ,\n_0_count[0]_i_4 ,\n_0_count[0]_i_5 ,\n_0_count[0]_i_6 }));
CARRY4 \count_reg[4]_i_2 
       (.CI(\n_0_count_reg[0]_i_2 ),
        .CO({\n_0_count_reg[4]_i_2 ,\n_1_count_reg[4]_i_2 ,\n_2_count_reg[4]_i_2 ,\n_3_count_reg[4]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_count_reg[4]_i_2 ,\n_5_count_reg[4]_i_2 ,\n_6_count_reg[4]_i_2 ,\n_7_count_reg[4]_i_2 }),
        .S({\n_0_count[4]_i_4 ,\n_0_count[4]_i_5 ,\n_0_count[4]_i_6 ,\n_0_count[4]_i_7 }));
CARRY4 \count_reg[7]_i_4 
       (.CI(\n_0_count_reg[4]_i_2 ),
        .CO({\NLW_count_reg[7]_i_4_CO_UNCONNECTED [3],\n_1_count_reg[7]_i_4 ,\n_2_count_reg[7]_i_4 ,\n_3_count_reg[7]_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const1> ,\<const0> ,\<const0> }),
        .O({\n_4_count_reg[7]_i_4 ,\n_5_count_reg[7]_i_4 ,\n_6_count_reg[7]_i_4 ,\n_7_count_reg[7]_i_4 }),
        .S({\<const1> ,\n_0_count[7]_i_7 ,\n_0_count[7]_i_8 ,\n_0_count[7]_i_9 }));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT2 #(
    .INIT(4'h2)) 
     count_set_i_1
       (.I0(\txgen/pause_status_req ),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_count_set_i_1));
LUT6 #(
    .INIT(64'hEEEFEEEEEEE0EEEE)) 
     count_set_int_i_1
       (.I0(n_0_count_set_int_i_2),
        .I1(n_0_count_set_int_i_3),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(\txgen/pause_status ),
        .I4(\n_0_pause_count[0]_i_3 ),
        .I5(\txgen/pause_status_req ),
        .O(n_0_count_set_int_i_1));
LUT6 #(
    .INIT(64'h000000FF000000FE)) 
     count_set_int_i_2
       (.I0(pause_value_local[4]),
        .I1(pause_value_local[0]),
        .I2(pause_value_local[1]),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(\n_0_pause_count[0]_i_3 ),
        .I5(pause_value_local[5]),
        .O(n_0_count_set_int_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAFAAAE)) 
     count_set_int_i_3
       (.I0(n_0_count_set_int_i_4),
        .I1(pause_value_local[2]),
        .I2(\n_0_pause_count[0]_i_3 ),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(pause_value_local[3]),
        .I5(n_0_count_set_int_i_5),
        .O(n_0_count_set_int_i_3));
LUT6 #(
    .INIT(64'h000000FF000000FE)) 
     count_set_int_i_4
       (.I0(pause_value_local[10]),
        .I1(pause_value_local[9]),
        .I2(pause_value_local[7]),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(\n_0_pause_count[0]_i_3 ),
        .I5(pause_value_local[6]),
        .O(n_0_count_set_int_i_4));
LUT5 #(
    .INIT(32'hFFFF0302)) 
     count_set_int_i_5
       (.I0(pause_value_local[14]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\n_0_pause_count[0]_i_3 ),
        .I3(pause_value_local[8]),
        .I4(n_0_count_set_int_i_6),
        .O(n_0_count_set_int_i_5));
LUT6 #(
    .INIT(64'h000000FF000000FE)) 
     count_set_int_i_6
       (.I0(pause_value_local[11]),
        .I1(pause_value_local[15]),
        .I2(pause_value_local[13]),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(\n_0_pause_count[0]_i_3 ),
        .I5(pause_value_local[12]),
        .O(n_0_count_set_int_i_6));
LUT1 #(
    .INIT(2'h2)) 
     \counter[11]_i_2 
       (.I0(\rxgen/frame_counter [14]),
        .O(\n_0_counter[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[11]_i_3 
       (.I0(\rxgen/frame_counter [13]),
        .O(\n_0_counter[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[11]_i_4 
       (.I0(\rxgen/frame_counter [12]),
        .O(\n_0_counter[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[11]_i_5 
       (.I0(\rxgen/frame_counter [11]),
        .O(\n_0_counter[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[15]_i_2 
       (.I0(\rxgen/frame_counter [15]),
        .O(\n_0_counter[15]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \counter[3]_i_1 
       (.I0(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I1(\rxgen/frame_start ),
        .O(\n_0_counter[3]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[3]_i_3 
       (.I0(\rxgen/frame_counter [6]),
        .O(\n_0_counter[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[3]_i_4 
       (.I0(\rxgen/frame_counter [5]),
        .O(\n_0_counter[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[3]_i_5 
       (.I0(\rxgen/frame_counter [4]),
        .O(\n_0_counter[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \counter[3]_i_6 
       (.I0(\rxgen/frame_counter [3]),
        .O(\n_0_counter[3]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[7]_i_2 
       (.I0(\rxgen/frame_counter [10]),
        .O(\n_0_counter[7]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[7]_i_3 
       (.I0(\rxgen/frame_counter [9]),
        .O(\n_0_counter[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[7]_i_4 
       (.I0(\rxgen/frame_counter [8]),
        .O(\n_0_counter[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \counter[7]_i_5 
       (.I0(\rxgen/frame_counter [7]),
        .O(\n_0_counter[7]_i_5 ));
CARRY4 \counter_reg[11]_i_1 
       (.CI(\n_0_counter_reg[7]_i_1 ),
        .CO({\n_0_counter_reg[11]_i_1 ,\n_1_counter_reg[11]_i_1 ,\n_2_counter_reg[11]_i_1 ,\n_3_counter_reg[11]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_counter_reg[11]_i_1 ,\n_5_counter_reg[11]_i_1 ,\n_6_counter_reg[11]_i_1 ,\n_7_counter_reg[11]_i_1 }),
        .S({\n_0_counter[11]_i_2 ,\n_0_counter[11]_i_3 ,\n_0_counter[11]_i_4 ,\n_0_counter[11]_i_5 }));
LUT2 #(
    .INIT(4'h1)) 
     \counter_reg[14]_i_1 
       (.I0(\rxgen/frame_counter [15]),
        .I1(\rxgen/stop_wrap_around ),
        .O(\rxgen/decode/counter_reg0 ));
CARRY4 \counter_reg[15]_i_1 
       (.CI(\n_0_counter_reg[11]_i_1 ),
        .CO(\NLW_counter_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_counter_reg[15]_i_1_O_UNCONNECTED [3:1],\n_7_counter_reg[15]_i_1 }),
        .S({\<const0> ,\<const0> ,\<const0> ,\n_0_counter[15]_i_2 }));
CARRY4 \counter_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_counter_reg[3]_i_2 ,\n_1_counter_reg[3]_i_2 ,\n_2_counter_reg[3]_i_2 ,\n_3_counter_reg[3]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_counter_reg[3]_i_2 ,\n_5_counter_reg[3]_i_2 ,\n_6_counter_reg[3]_i_2 ,\n_7_counter_reg[3]_i_2 }),
        .S({\n_0_counter[3]_i_3 ,\n_0_counter[3]_i_4 ,\n_0_counter[3]_i_5 ,\n_0_counter[3]_i_6 }));
CARRY4 \counter_reg[7]_i_1 
       (.CI(\n_0_counter_reg[3]_i_2 ),
        .CO({\n_0_counter_reg[7]_i_1 ,\n_1_counter_reg[7]_i_1 ,\n_2_counter_reg[7]_i_1 ,\n_3_counter_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_counter_reg[7]_i_1 ,\n_5_counter_reg[7]_i_1 ,\n_6_counter_reg[7]_i_1 ,\n_7_counter_reg[7]_i_1 }),
        .S({\n_0_counter[7]_i_2 ,\n_0_counter[7]_i_3 ,\n_0_counter[7]_i_4 ,\n_0_counter[7]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \crc_bytes_ctrl[0]_i_1 
       (.I0(\rxgen/frame_terminate [4]),
        .O(\n_0_crc_bytes_ctrl[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \crc_bytes_ctrl[1]_i_1 
       (.I0(\rxgen/frame_terminate [4]),
        .I1(\rxgen/frame_terminate [5]),
        .O(\n_0_crc_bytes_ctrl[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \crc_bytes_ctrl[2]_i_1 
       (.I0(\rxgen/frame_terminate [6]),
        .I1(\rxgen/frame_terminate [4]),
        .I2(\rxgen/frame_terminate [5]),
        .O(\n_0_crc_bytes_ctrl[2]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \crc_bytes_valid[0]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\n_0_rxgen/decode/crc_bytes_ctrl_reg[0] ),
        .I2(\n_0_rxgen/decode/crc_bytes_valid_reg[0] ),
        .I3(\rxgen/decode/p_2_in34_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_crc_bytes_valid[0]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \crc_bytes_valid[1]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/p_4_in45_in ),
        .I2(\rxgen/decode/p_2_in34_in ),
        .I3(\rxgen/decode/p_5_in35_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_crc_bytes_valid[1]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \crc_bytes_valid[2]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\n_0_rxgen/decode/crc_bytes_ctrl_reg[2] ),
        .I2(\rxgen/decode/p_2_in34_in ),
        .I3(\rxgen/decode/p_6_in38_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_crc_bytes_valid[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT4 #(
    .INIT(16'h5540)) 
     \crc_bytes_valid[3]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/p_2_in34_in ),
        .I2(\rxgen/decode/p_7_in41_in ),
        .I3(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_crc_bytes_valid[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'h1110)) 
     \crc_bytes_valid[4]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/frame_terminate [0]),
        .I2(\rxgen/decode/p_8_in55_in ),
        .I3(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_crc_bytes_valid[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT5 #(
    .INIT(32'h0000000E)) 
     \crc_bytes_valid[5]_i_1 
       (.I0(\rxgen/decode/p_10_in57_in ),
        .I1(\rxgen/address_decoding/frame_start_reg2 ),
        .I2(\rxgen/frame_terminate [1]),
        .I3(\rxgen/frame_terminate [0]),
        .I4(\rxgen/end_of_frame ),
        .O(\n_0_crc_bytes_valid[5]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000000E)) 
     \crc_bytes_valid[6]_i_1 
       (.I0(\n_0_rxgen/decode/crc_bytes_valid_reg[6] ),
        .I1(\rxgen/address_decoding/frame_start_reg2 ),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/frame_terminate [0]),
        .I4(\rxgen/frame_terminate [1]),
        .I5(\rxgen/frame_terminate [2]),
        .O(\n_0_crc_bytes_valid[6]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000000E)) 
     \crc_bytes_valid[7]_i_1 
       (.I0(\rxgen/decode/p_2_in34_in ),
        .I1(\rxgen/address_decoding/frame_start_reg2 ),
        .I2(\rxgen/frame_terminate [2]),
        .I3(\rxgen/frame_terminate [3]),
        .I4(\n_0_crc_bytes_valid[7]_i_2 ),
        .I5(\rxgen/end_of_frame ),
        .O(\n_0_crc_bytes_valid[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \crc_bytes_valid[7]_i_2 
       (.I0(\rxgen/frame_terminate [1]),
        .I1(\rxgen/frame_terminate [0]),
        .O(\n_0_crc_bytes_valid[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[10]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [10]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data6 [58]));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[11]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [11]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data6 [59]));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[12]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [12]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data6 [60]));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[13]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [13]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data6 [61]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[14]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [14]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data6 [62]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[15]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [15]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data6 [63]));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[16]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [16]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data5 [56]));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[17]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [17]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data5 [57]));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[18]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [18]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data5 [58]));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[19]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [19]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data5 [59]));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[20]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [20]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data5 [60]));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[21]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [21]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data5 [61]));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[22]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [22]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data5 [62]));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[23]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [23]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data5 [63]));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[24]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [24]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data4 [56]));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[25]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [25]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data4 [57]));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[26]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [26]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data4 [58]));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[27]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [27]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data4 [59]));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[28]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [28]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data4 [60]));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[29]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [29]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data4 [61]));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[30]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [30]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data4 [62]));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[31]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [31]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data4 [63]));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[8]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [8]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data6 [56]));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \crc_d1[9]_i_1 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [9]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data6 [57]));
LUT1 #(
    .INIT(2'h1)) 
     \crc_data[15]_i_1 
       (.I0(\rxgen/decode/p_1_in11_in ),
        .O(\n_0_crc_data[15]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \crc_data[23]_i_1 
       (.I0(\rxgen/decode/p_2_in ),
        .O(\n_0_crc_data[23]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \crc_data[31]_i_1 
       (.I0(\rxgen/decode/p_3_in ),
        .O(\n_0_crc_data[31]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \crc_data[39]_i_1 
       (.I0(\rxgen/decode/p_4_in18_in ),
        .O(\n_0_crc_data[39]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \crc_data[47]_i_1 
       (.I0(\rxgen/decode/p_5_in ),
        .O(\n_0_crc_data[47]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \crc_data[55]_i_1 
       (.I0(\rxgen/decode/p_6_in23_in ),
        .O(\n_0_crc_data[55]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \crc_data[63]_i_1 
       (.I0(\rxgen/decode/p_0_in10_in ),
        .O(\n_0_crc_data[63]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \crc_data[7]_i_1 
       (.I0(\n_0_rxgen/decode/full_bytes_valid_reg[0] ),
        .O(\n_0_crc_data[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h0000A800)) 
     \crc_data_reg[0]_i_1 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_pos_d1 [1]),
        .I2(\txgen/txframer/crc_pos_d1 [0]),
        .I3(\txgen/txframer/crc_insert_d1 ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_crc_data_reg[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \crc_data_reg[1]_i_1 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_pos_d1 [1]),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_crc_data_reg[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \crc_data_reg[2]_i_1 
       (.I0(\txgen/txframer/crc_pos_d1 [0]),
        .I1(\txgen/txframer/crc_pos_d1 [2]),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .I3(\txgen/txframer/crc_insert_d1 ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_crc_data_reg[2]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \crc_delay_srl16_reg[3]_srl4_i_1 
       (.I0(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\rxgen/address_decoding/p_1_in ));
LUT5 #(
    .INIT(32'h4F444444)) 
     \crc_dv_reg[1]_i_1 
       (.I0(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I1(\n_0_crc_dv_reg[2]_i_4 ),
        .I2(\n_0_crc_dv_reg[2]_i_2 ),
        .I3(\n_0_crc_dv_reg[2]_i_3 ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .O(\n_0_crc_dv_reg[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT4 #(
    .INIT(16'hFF4F)) 
     \crc_dv_reg[2]_i_2 
       (.I0(\txgen/tx_controller_inst/data_avail_muxed ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I2(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I3(\n_0_crc_pos_d1[2]_i_2 ),
        .O(\n_0_crc_dv_reg[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'h0001FFFD)) 
     \crc_dv_reg[2]_i_3 
       (.I0(\n_0_is_data_d1[7]_i_3 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_is_pad_d1[0]_i_3 ),
        .O(\n_0_crc_dv_reg[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA8)) 
     \crc_dv_reg[2]_i_4 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I1(\n_0_is_data_d1[7]_i_3 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_is_data_d1[7]_i_2 ),
        .O(\n_0_crc_dv_reg[2]_i_4 ));
LUT6 #(
    .INIT(64'h000000000000FE00)) 
     \crc_dv_reg[3]_i_1 
       (.I0(\n_0_is_data_d1[7]_i_2 ),
        .I1(\n_0_is_data_d1[6]_i_2 ),
        .I2(\n_0_is_data_d1[7]_i_3 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_crc_dv_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
     crc_insert_d1_i_1
       (.I0(n_0_crc_insert_d1_i_2),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I2(\n_0_is_data_d1[7]_i_3 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_insert_d ),
        .I5(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .O(\txgen/crc_insert ));
LUT6 #(
    .INIT(64'h0000000155555551)) 
     crc_insert_d1_i_2
       (.I0(n_0_crc_insert_d_i_2),
        .I1(\n_0_is_data_d1[7]_i_3 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I5(\n_0_is_pad_d1[0]_i_3 ),
        .O(n_0_crc_insert_d1_i_2));
LUT6 #(
    .INIT(64'h000000000001FFFD)) 
     crc_insert_d_i_1
       (.I0(\n_0_is_data_d1[7]_i_3 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I4(\n_0_is_pad_d1[0]_i_3 ),
        .I5(n_0_crc_insert_d_i_2),
        .O(\txgen/tx_controller_inst/state_inst/crc_insert_int139_in ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT3 #(
    .INIT(8'h5D)) 
     crc_insert_d_i_2
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I2(\txgen/tx_controller_inst/data_avail_muxed ),
        .O(n_0_crc_insert_d_i_2));
LUT6 #(
    .INIT(64'h00000000000000D0)) 
     crc_insert_out_i_1
       (.I0(\txgen/txframer/is_error_comb ),
        .I1(n_0_is_error_d1_i_2),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/is_underrun ),
        .I4(\txgen/txframer/is_underrun_d1 ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_crc_insert_out_i_1));
LUT6 #(
    .INIT(64'hFFFFCCCCFFFFCC8C)) 
     \crc_invalid[1]_i_1 
       (.I0(\n_0_crc_invalid[4]_i_2 ),
        .I1(\rxgen/error_detection/p_0_in ),
        .I2(\rxgen/calculated_fcs [6]),
        .I3(\n_0_crc_invalid[1]_i_2 ),
        .I4(\n_0_crc_invalid[1]_i_3 ),
        .I5(\n_0_crc_invalid[6]_i_6 ),
        .O(\rxgen/error_detection/p_12_out [1]));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \crc_invalid[1]_i_2 
       (.I0(\rxgen/calculated_fcs [0]),
        .I1(\rxgen/calculated_fcs [2]),
        .O(\n_0_crc_invalid[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF0000FF7F0000)) 
     \crc_invalid[1]_i_3 
       (.I0(\rxgen/calculated_fcs [24]),
        .I1(\rxgen/calculated_fcs [27]),
        .I2(\rxgen/calculated_fcs [18]),
        .I3(\n_0_crc_invalid[1]_i_4 ),
        .I4(\rxgen/error_detection/p_0_in ),
        .I5(\n_0_crc_invalid[1]_i_5 ),
        .O(\n_0_crc_invalid[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     \crc_invalid[1]_i_4 
       (.I0(\rxgen/calculated_fcs [25]),
        .I1(\rxgen/calculated_fcs [30]),
        .I2(\rxgen/calculated_fcs [28]),
        .I3(\rxgen/calculated_fcs [22]),
        .I4(\rxgen/calculated_fcs [16]),
        .O(\n_0_crc_invalid[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \crc_invalid[1]_i_5 
       (.I0(\rxgen/calculated_fcs [3]),
        .I1(\rxgen/calculated_fcs [12]),
        .O(\n_0_crc_invalid[1]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCCC8)) 
     \crc_invalid[2]_i_1 
       (.I0(\n_0_crc_invalid[2]_i_2 ),
        .I1(\n_0_rxgen/error_detection/terminate_reg5_reg[2] ),
        .I2(\n_0_crc_invalid[5]_i_2 ),
        .I3(\n_0_crc_invalid[2]_i_3 ),
        .I4(\n_0_crc_invalid[2]_i_4 ),
        .I5(\n_0_crc_invalid[2]_i_5 ),
        .O(\rxgen/error_detection/p_12_out [2]));
LUT5 #(
    .INIT(32'hFFFFF7FF)) 
     \crc_invalid[2]_i_2 
       (.I0(\rxgen/calculated_fcs [13]),
        .I1(\rxgen/calculated_fcs [17]),
        .I2(\rxgen/calculated_fcs [10]),
        .I3(\rxgen/calculated_fcs [23]),
        .I4(n_0_crc_invalid_early_0_i_3),
        .O(\n_0_crc_invalid[2]_i_2 ));
LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
     \crc_invalid[2]_i_3 
       (.I0(\rxgen/calculated_fcs [19]),
        .I1(\rxgen/calculated_fcs [0]),
        .I2(\rxgen/calculated_fcs [2]),
        .I3(\rxgen/calculated_fcs [1]),
        .I4(\rxgen/calculated_fcs [5]),
        .I5(\rxgen/calculated_fcs [31]),
        .O(\n_0_crc_invalid[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
     \crc_invalid[2]_i_4 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\rxgen/calculated_fcs [8]),
        .I2(\n_0_crc_invalid[2]_i_6 ),
        .I3(\n_0_crc_invalid[2]_i_7 ),
        .I4(\n_0_rxgen/error_detection/terminate_reg5_reg[2] ),
        .I5(\n_0_crc_invalid[7]_i_7 ),
        .O(\n_0_crc_invalid[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT4 #(
    .INIT(16'hF0E0)) 
     \crc_invalid[2]_i_5 
       (.I0(\rxgen/calculated_fcs [3]),
        .I1(\rxgen/calculated_fcs [12]),
        .I2(\n_0_rxgen/error_detection/terminate_reg5_reg[2] ),
        .I3(\rxgen/calculated_fcs [9]),
        .O(\n_0_crc_invalid[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \crc_invalid[2]_i_6 
       (.I0(\rxgen/calculated_fcs [18]),
        .I1(\rxgen/calculated_fcs [27]),
        .O(\n_0_crc_invalid[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \crc_invalid[2]_i_7 
       (.I0(\rxgen/calculated_fcs [16]),
        .I1(\rxgen/calculated_fcs [24]),
        .O(\n_0_crc_invalid[2]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFCCCCFFFECCCC)) 
     \crc_invalid[3]_i_1 
       (.I0(\n_0_crc_invalid[5]_i_3 ),
        .I1(\n_0_crc_invalid[3]_i_2 ),
        .I2(\rxgen/calculated_fcs [8]),
        .I3(\rxgen/calculated_fcs [15]),
        .I4(\n_0_rxgen/error_detection/terminate_reg5_reg[3] ),
        .I5(\n_0_crc_invalid[3]_i_3 ),
        .O(\rxgen/error_detection/p_12_out [3]));
LUT6 #(
    .INIT(64'hFFFF0000FFFD0000)) 
     \crc_invalid[3]_i_2 
       (.I0(\rxgen/calculated_fcs [16]),
        .I1(\n_0_crc_invalid[7]_i_7 ),
        .I2(\n_0_crc_invalid[7]_i_6 ),
        .I3(\n_0_crc_invalid[3]_i_4 ),
        .I4(\n_0_rxgen/error_detection/terminate_reg5_reg[3] ),
        .I5(\n_0_crc_invalid[3]_i_5 ),
        .O(\n_0_crc_invalid[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \crc_invalid[3]_i_3 
       (.I0(\rxgen/calculated_fcs [3]),
        .I1(\rxgen/calculated_fcs [12]),
        .I2(\rxgen/calculated_fcs [23]),
        .I3(\rxgen/calculated_fcs [10]),
        .I4(\rxgen/calculated_fcs [26]),
        .O(\n_0_crc_invalid[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     \crc_invalid[3]_i_4 
       (.I0(\rxgen/calculated_fcs [4]),
        .I1(\rxgen/calculated_fcs [11]),
        .I2(\rxgen/calculated_fcs [14]),
        .I3(\rxgen/calculated_fcs [7]),
        .I4(\rxgen/calculated_fcs [9]),
        .O(\n_0_crc_invalid[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \crc_invalid[3]_i_5 
       (.I0(\rxgen/calculated_fcs [29]),
        .I1(\rxgen/calculated_fcs [20]),
        .I2(\rxgen/calculated_fcs [21]),
        .O(\n_0_crc_invalid[3]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFCCCCC8CC)) 
     \crc_invalid[4]_i_1 
       (.I0(\n_0_crc_invalid[4]_i_2 ),
        .I1(\n_0_rxgen/error_detection/terminate_reg5_reg[4] ),
        .I2(\rxgen/calculated_fcs [2]),
        .I3(\rxgen/calculated_fcs [0]),
        .I4(\n_0_crc_invalid[4]_i_3 ),
        .I5(\n_0_crc_invalid[4]_i_4 ),
        .O(\rxgen/error_detection/p_12_out [4]));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \crc_invalid[4]_i_2 
       (.I0(\rxgen/calculated_fcs [31]),
        .I1(\rxgen/calculated_fcs [19]),
        .I2(\rxgen/calculated_fcs [8]),
        .I3(\rxgen/calculated_fcs [15]),
        .I4(\rxgen/calculated_fcs [1]),
        .I5(\rxgen/calculated_fcs [5]),
        .O(\n_0_crc_invalid[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT3 #(
    .INIT(8'hF7)) 
     \crc_invalid[4]_i_3 
       (.I0(\rxgen/calculated_fcs [21]),
        .I1(\rxgen/calculated_fcs [9]),
        .I2(\n_0_crc_invalid[3]_i_3 ),
        .O(\n_0_crc_invalid[4]_i_3 ));
LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFBAA)) 
     \crc_invalid[4]_i_4 
       (.I0(\n_0_crc_invalid[4]_i_5 ),
        .I1(\rxgen/calculated_fcs [29]),
        .I2(\rxgen/calculated_fcs [20]),
        .I3(\n_0_rxgen/error_detection/terminate_reg5_reg[4] ),
        .I4(\rxgen/calculated_fcs [27]),
        .I5(\rxgen/calculated_fcs [18]),
        .O(\n_0_crc_invalid[4]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFF0F0FEFFF0F0)) 
     \crc_invalid[4]_i_5 
       (.I0(\rxgen/calculated_fcs [13]),
        .I1(\n_0_crc_invalid[4]_i_6 ),
        .I2(\n_0_crc_invalid[4]_i_7 ),
        .I3(\rxgen/calculated_fcs [17]),
        .I4(\n_0_rxgen/error_detection/terminate_reg5_reg[4] ),
        .I5(\n_0_crc_invalid[4]_i_8 ),
        .O(\n_0_crc_invalid[4]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \crc_invalid[4]_i_6 
       (.I0(\rxgen/calculated_fcs [30]),
        .I1(\rxgen/calculated_fcs [28]),
        .I2(\rxgen/calculated_fcs [22]),
        .O(\n_0_crc_invalid[4]_i_6 ));
LUT6 #(
    .INIT(64'hCC8CCCCCCCCCCCCC)) 
     \crc_invalid[4]_i_7 
       (.I0(\rxgen/calculated_fcs [4]),
        .I1(\n_0_rxgen/error_detection/terminate_reg5_reg[4] ),
        .I2(\rxgen/calculated_fcs [11]),
        .I3(\rxgen/calculated_fcs [7]),
        .I4(\rxgen/calculated_fcs [14]),
        .I5(\rxgen/calculated_fcs [6]),
        .O(\n_0_crc_invalid[4]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \crc_invalid[4]_i_8 
       (.I0(\rxgen/calculated_fcs [24]),
        .I1(\rxgen/calculated_fcs [16]),
        .I2(\rxgen/calculated_fcs [25]),
        .O(\n_0_crc_invalid[4]_i_8 ));
LUT5 #(
    .INIT(32'hFFFFF0E0)) 
     \crc_invalid[5]_i_1 
       (.I0(\n_0_crc_invalid[5]_i_2 ),
        .I1(\n_0_crc_invalid[5]_i_3 ),
        .I2(\rxgen/error_detection/p_8_in ),
        .I3(\n_0_crc_invalid[7]_i_2 ),
        .I4(\n_0_crc_invalid[5]_i_4 ),
        .O(\rxgen/error_detection/p_12_out [5]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \crc_invalid[5]_i_2 
       (.I0(\rxgen/calculated_fcs [6]),
        .I1(\rxgen/calculated_fcs [14]),
        .I2(\rxgen/calculated_fcs [7]),
        .I3(\rxgen/calculated_fcs [11]),
        .I4(\rxgen/calculated_fcs [4]),
        .O(\n_0_crc_invalid[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \crc_invalid[5]_i_3 
       (.I0(\n_0_crc_invalid[2]_i_3 ),
        .I1(\rxgen/calculated_fcs [17]),
        .I2(\rxgen/calculated_fcs [13]),
        .O(\n_0_crc_invalid[5]_i_3 ));
LUT6 #(
    .INIT(64'hBF00FF00FF00FF00)) 
     \crc_invalid[5]_i_4 
       (.I0(\n_0_crc_invalid[6]_i_2 ),
        .I1(\rxgen/calculated_fcs [27]),
        .I2(\rxgen/calculated_fcs [18]),
        .I3(\rxgen/error_detection/p_8_in ),
        .I4(\rxgen/calculated_fcs [8]),
        .I5(\rxgen/calculated_fcs [15]),
        .O(\n_0_crc_invalid[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFCCFFFFFFC8)) 
     \crc_invalid[6]_i_1 
       (.I0(\n_0_crc_invalid[6]_i_2 ),
        .I1(\rxgen/error_detection/p_10_in ),
        .I2(\n_0_crc_invalid[6]_i_3 ),
        .I3(\n_0_crc_invalid[6]_i_4 ),
        .I4(\n_0_crc_invalid[6]_i_5 ),
        .I5(\n_0_crc_invalid[6]_i_6 ),
        .O(\rxgen/error_detection/p_12_out [6]));
LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
     \crc_invalid[6]_i_2 
       (.I0(\rxgen/calculated_fcs [24]),
        .I1(\rxgen/calculated_fcs [16]),
        .I2(\rxgen/calculated_fcs [25]),
        .I3(\rxgen/calculated_fcs [30]),
        .I4(\rxgen/calculated_fcs [22]),
        .I5(\rxgen/calculated_fcs [28]),
        .O(\n_0_crc_invalid[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hF7)) 
     \crc_invalid[6]_i_3 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\rxgen/calculated_fcs [8]),
        .I2(\rxgen/calculated_fcs [19]),
        .O(\n_0_crc_invalid[6]_i_3 ));
LUT6 #(
    .INIT(64'hE0F0F0F0F0F0F0F0)) 
     \crc_invalid[6]_i_4 
       (.I0(\rxgen/calculated_fcs [3]),
        .I1(\rxgen/calculated_fcs [12]),
        .I2(\rxgen/error_detection/p_10_in ),
        .I3(\rxgen/calculated_fcs [31]),
        .I4(\rxgen/calculated_fcs [5]),
        .I5(\rxgen/calculated_fcs [1]),
        .O(\n_0_crc_invalid[6]_i_4 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0B0)) 
     \crc_invalid[6]_i_5 
       (.I0(\rxgen/calculated_fcs [2]),
        .I1(\rxgen/calculated_fcs [0]),
        .I2(\rxgen/error_detection/p_10_in ),
        .I3(\rxgen/calculated_fcs [27]),
        .I4(\rxgen/calculated_fcs [18]),
        .I5(\rxgen/calculated_fcs [6]),
        .O(\n_0_crc_invalid[6]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \crc_invalid[6]_i_6 
       (.I0(\n_0_crc_invalid[2]_i_2 ),
        .I1(\rxgen/calculated_fcs [9]),
        .I2(\rxgen/calculated_fcs [7]),
        .I3(\rxgen/calculated_fcs [14]),
        .I4(\rxgen/calculated_fcs [11]),
        .I5(\rxgen/calculated_fcs [4]),
        .O(\n_0_crc_invalid[6]_i_6 ));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     \crc_invalid[7]_i_1 
       (.I0(\n_0_rxgen/error_detection/terminate_reg5_reg[7] ),
        .I1(\n_0_crc_invalid[7]_i_2 ),
        .I2(\n_0_crc_invalid[7]_i_3 ),
        .I3(\n_0_crc_invalid[7]_i_4 ),
        .I4(\n_0_crc_invalid[7]_i_5 ),
        .O(\rxgen/error_detection/p_12_out [7]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT5 #(
    .INIT(32'hFEFFFFFF)) 
     \crc_invalid[7]_i_2 
       (.I0(\rxgen/calculated_fcs [29]),
        .I1(\rxgen/calculated_fcs [20]),
        .I2(\n_0_crc_invalid[3]_i_3 ),
        .I3(\rxgen/calculated_fcs [9]),
        .I4(\rxgen/calculated_fcs [21]),
        .O(\n_0_crc_invalid[7]_i_2 ));
LUT5 #(
    .INIT(32'hB0F0F0F0)) 
     \crc_invalid[7]_i_3 
       (.I0(\rxgen/calculated_fcs [7]),
        .I1(\rxgen/calculated_fcs [14]),
        .I2(\n_0_rxgen/error_detection/terminate_reg5_reg[7] ),
        .I3(\rxgen/calculated_fcs [13]),
        .I4(\rxgen/calculated_fcs [17]),
        .O(\n_0_crc_invalid[7]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF0000FFBF0000)) 
     \crc_invalid[7]_i_4 
       (.I0(\n_0_crc_invalid[7]_i_6 ),
        .I1(\rxgen/calculated_fcs [31]),
        .I2(\rxgen/calculated_fcs [4]),
        .I3(\rxgen/calculated_fcs [5]),
        .I4(\n_0_rxgen/error_detection/terminate_reg5_reg[7] ),
        .I5(\n_0_crc_invalid[7]_i_7 ),
        .O(\n_0_crc_invalid[7]_i_4 ));
LUT6 #(
    .INIT(64'hFF00FF00FF00DF00)) 
     \crc_invalid[7]_i_5 
       (.I0(\rxgen/calculated_fcs [0]),
        .I1(\rxgen/calculated_fcs [11]),
        .I2(\rxgen/calculated_fcs [2]),
        .I3(\n_0_rxgen/error_detection/terminate_reg5_reg[7] ),
        .I4(\n_0_crc_invalid[7]_i_8 ),
        .I5(\rxgen/calculated_fcs [16]),
        .O(\n_0_crc_invalid[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \crc_invalid[7]_i_6 
       (.I0(\rxgen/calculated_fcs [6]),
        .I1(\rxgen/calculated_fcs [18]),
        .I2(\rxgen/calculated_fcs [27]),
        .I3(\rxgen/calculated_fcs [24]),
        .O(\n_0_crc_invalid[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'hEFFF)) 
     \crc_invalid[7]_i_7 
       (.I0(\rxgen/calculated_fcs [22]),
        .I1(\rxgen/calculated_fcs [28]),
        .I2(\rxgen/calculated_fcs [30]),
        .I3(\rxgen/calculated_fcs [25]),
        .O(\n_0_crc_invalid[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'hFFBF)) 
     \crc_invalid[7]_i_8 
       (.I0(\rxgen/calculated_fcs [19]),
        .I1(\rxgen/calculated_fcs [8]),
        .I2(\rxgen/calculated_fcs [15]),
        .I3(\rxgen/calculated_fcs [1]),
        .O(\n_0_crc_invalid[7]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFEAA)) 
     crc_invalid_early_0_i_1
       (.I0(n_0_crc_invalid_early_0_i_2),
        .I1(\rxgen/calculated_fcs [13]),
        .I2(\rxgen/calculated_fcs [17]),
        .I3(\rxgen/error_detection/terminate_reg4 ),
        .I4(n_0_crc_invalid_early_0_i_3),
        .I5(n_0_crc_invalid_early_0_i_4),
        .O(\rxgen/error_detection/crc_invalid_early_00 ));
LUT5 #(
    .INIT(32'hFF00FE00)) 
     crc_invalid_early_0_i_2
       (.I0(n_0_crc_invalid_early_0_i_5),
        .I1(\rxgen/calculated_fcs [27]),
        .I2(n_0_crc_invalid_early_0_i_6),
        .I3(\rxgen/error_detection/terminate_reg4 ),
        .I4(\rxgen/calculated_fcs [28]),
        .O(n_0_crc_invalid_early_0_i_2));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     crc_invalid_early_0_i_3
       (.I0(\rxgen/calculated_fcs [21]),
        .I1(\rxgen/calculated_fcs [20]),
        .I2(\rxgen/calculated_fcs [29]),
        .I3(\rxgen/calculated_fcs [26]),
        .O(n_0_crc_invalid_early_0_i_3));
LUT5 #(
    .INIT(32'hEEEEEAEE)) 
     crc_invalid_early_0_i_4
       (.I0(n_0_crc_invalid_early_0_i_7),
        .I1(\rxgen/error_detection/terminate_reg4 ),
        .I2(\rxgen/calculated_fcs [6]),
        .I3(\rxgen/calculated_fcs [4]),
        .I4(\rxgen/calculated_fcs [5]),
        .O(n_0_crc_invalid_early_0_i_4));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT5 #(
    .INIT(32'hFFFDFFFF)) 
     crc_invalid_early_0_i_5
       (.I0(\rxgen/calculated_fcs [22]),
        .I1(\rxgen/calculated_fcs [30]),
        .I2(\rxgen/calculated_fcs [25]),
        .I3(\rxgen/calculated_fcs [16]),
        .I4(\rxgen/calculated_fcs [24]),
        .O(n_0_crc_invalid_early_0_i_5));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT5 #(
    .INIT(32'hFFFFFFBF)) 
     crc_invalid_early_0_i_6
       (.I0(\rxgen/calculated_fcs [1]),
        .I1(\rxgen/calculated_fcs [15]),
        .I2(\rxgen/calculated_fcs [8]),
        .I3(\rxgen/calculated_fcs [19]),
        .I4(\rxgen/calculated_fcs [31]),
        .O(n_0_crc_invalid_early_0_i_6));
LUT6 #(
    .INIT(64'hFF00FF00FF00BF00)) 
     crc_invalid_early_0_i_7
       (.I0(\n_0_crc_invalid[1]_i_2 ),
        .I1(\rxgen/calculated_fcs [9]),
        .I2(\rxgen/calculated_fcs [18]),
        .I3(\rxgen/error_detection/terminate_reg4 ),
        .I4(n_0_crc_invalid_early_0_i_8),
        .I5(n_0_crc_invalid_early_0_i_9),
        .O(n_0_crc_invalid_early_0_i_7));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     crc_invalid_early_0_i_8
       (.I0(\rxgen/calculated_fcs [14]),
        .I1(\rxgen/calculated_fcs [7]),
        .I2(\rxgen/calculated_fcs [11]),
        .O(n_0_crc_invalid_early_0_i_8));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'hDFFF)) 
     crc_invalid_early_0_i_9
       (.I0(\rxgen/calculated_fcs [10]),
        .I1(\rxgen/calculated_fcs [23]),
        .I2(\rxgen/calculated_fcs [12]),
        .I3(\rxgen/calculated_fcs [3]),
        .O(n_0_crc_invalid_early_0_i_9));
LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
     \crc_pos_d1[0]_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I2(\n_0_is_data_d1[7]_i_3 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_d [0]),
        .I5(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .O(\txgen/crc_pos [0]));
LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
     \crc_pos_d1[1]_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I2(\n_0_is_data_d1[7]_i_3 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_d [1]),
        .I5(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .O(\txgen/crc_pos [1]));
LUT6 #(
    .INIT(64'h00000000F7550455)) 
     \crc_pos_d1[2]_i_1 
       (.I0(\n_0_crc_pos_d1[2]_i_2 ),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I2(\n_0_is_data_d1[7]_i_3 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_d [2]),
        .I5(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .O(\txgen/crc_pos [2]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \crc_pos_d1[2]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_crc_pos_d1[2]_i_3 ),
        .O(\n_0_crc_pos_d1[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0001FFFF)) 
     \crc_pos_d1[2]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I3(\n_0_is_pause_d1[7]_i_4 ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .I5(\n_0_reg_next_terminate[4]_i_5 ),
        .O(\n_0_crc_pos_d1[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'h000000FE)) 
     \crc_pos_d[0]_i_1 
       (.I0(\n_0_is_data_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_crc_pos_d[0]_i_2 ),
        .I4(\n_0_crc_pos_d[0]_i_3 ),
        .O(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]));
LUT6 #(
    .INIT(64'h45FF0000FFFFFFFF)) 
     \crc_pos_d[0]_i_2 
       (.I0(\n_0_crc_pos_d[0]_i_4 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .O(\n_0_crc_pos_d[0]_i_2 ));
LUT5 #(
    .INIT(32'h1F1F1FFF)) 
     \crc_pos_d[0]_i_3 
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .O(\n_0_crc_pos_d[0]_i_3 ));
LUT5 #(
    .INIT(32'h20FF2020)) 
     \crc_pos_d[0]_i_4 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .O(\n_0_crc_pos_d[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \crc_pos_d[1]_i_1 
       (.I0(\n_0_is_data_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_crc_pos_d[1]_i_2 ),
        .O(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]));
LUT6 #(
    .INIT(64'hFFFFFFFF0001FFFF)) 
     \crc_pos_d[1]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I3(\n_0_is_pause_d1[7]_i_4 ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .I5(\n_0_reg_next_terminate[4]_i_6 ),
        .O(\n_0_crc_pos_d[1]_i_2 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \crc_pos_d[2]_i_1 
       (.I0(\n_0_crc_pos_d1[2]_i_2 ),
        .O(\txgen/tx_controller_inst/state_inst/crc_pos_int [2]));
LUT2 #(
    .INIT(4'h2)) 
     \crc_pos_out[0]_i_1 
       (.I0(\txgen/txframer/crc_pos_d1 [0]),
        .I1(\n_0_crc_pos_out[2]_i_2 ),
        .O(\n_0_crc_pos_out[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \crc_pos_out[1]_i_1 
       (.I0(\txgen/txframer/crc_pos_d1 [1]),
        .I1(\n_0_crc_pos_out[2]_i_2 ),
        .O(\n_0_crc_pos_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \crc_pos_out[2]_i_1 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\n_0_crc_pos_out[2]_i_2 ),
        .O(\n_0_crc_pos_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFFFE)) 
     \crc_pos_out[2]_i_2 
       (.I0(n_0_tx_success_i_5),
        .I1(\txgen/mtusize_limit_exceeded ),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(\n_0_frame_byte_reg[1]_i_6 ),
        .I4(\n_0_is_data_d1[7]_i_3 ),
        .I5(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .O(\n_0_crc_pos_out[2]_i_2 ));
LUT6 #(
    .INIT(64'h000100FF00010000)) 
     crc_select_i_1
       (.I0(\txgen/pos [2]),
        .I1(\txgen/pos [0]),
        .I2(\txgen/pos [1]),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(\txgen/insert ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(n_0_crc_select_i_1));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     custom_preamble_en_qualify_i_1
       (.I0(\txgen/axi_tx_xgmac_i/prefixed_en ),
        .I1(\txgen/axi_tx_xgmac_i/prefixed_en_qualify0 ),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg ),
        .O(n_0_custom_preamble_en_qualify_i_1));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[32]_i_1 
       (.I0(\n_0_d_d1[32]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[32]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [32]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[32]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
     \d_d1[32]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I1(\txgen/crc_pipeline_inst/data7 [32]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [0]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_d1[32]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[32]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data6 [56]),
        .I1(\txgen/crc_pipeline_inst/data5 [56]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data4 [56]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [32]),
        .O(\n_0_d_d1[32]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[33]_i_1 
       (.I0(\n_0_d_d1[33]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[33]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [33]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[33]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
     \d_d1[33]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I1(\txgen/crc_pipeline_inst/data7 [33]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [1]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_d1[33]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[33]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data6 [57]),
        .I1(\txgen/crc_pipeline_inst/data5 [57]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data4 [57]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [33]),
        .O(\n_0_d_d1[33]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[34]_i_1 
       (.I0(\n_0_d_d1[34]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[34]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [34]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[34]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
     \d_d1[34]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I1(\txgen/crc_pipeline_inst/data7 [34]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [2]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_d1[34]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[34]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data6 [58]),
        .I1(\txgen/crc_pipeline_inst/data5 [58]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data4 [58]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [34]),
        .O(\n_0_d_d1[34]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[35]_i_1 
       (.I0(\n_0_d_d1[35]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[35]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [35]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[35]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
     \d_d1[35]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I1(\txgen/crc_pipeline_inst/data7 [35]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [3]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_d1[35]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[35]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data6 [59]),
        .I1(\txgen/crc_pipeline_inst/data5 [59]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data4 [59]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [35]),
        .O(\n_0_d_d1[35]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[36]_i_1 
       (.I0(\n_0_d_d1[36]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[36]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [36]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[36]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
     \d_d1[36]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I1(\txgen/crc_pipeline_inst/data7 [36]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [4]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_d1[36]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[36]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data6 [60]),
        .I1(\txgen/crc_pipeline_inst/data5 [60]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data4 [60]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [36]),
        .O(\n_0_d_d1[36]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[37]_i_1 
       (.I0(\n_0_d_d1[37]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[37]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [37]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[37]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
     \d_d1[37]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I1(\txgen/crc_pipeline_inst/data7 [37]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [5]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_d1[37]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[37]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data6 [61]),
        .I1(\txgen/crc_pipeline_inst/data5 [61]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data4 [61]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [37]),
        .O(\n_0_d_d1[37]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[38]_i_1 
       (.I0(\n_0_d_d1[38]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[38]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [38]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[38]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
     \d_d1[38]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I1(\txgen/crc_pipeline_inst/data7 [38]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [6]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_d1[38]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[38]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data6 [62]),
        .I1(\txgen/crc_pipeline_inst/data5 [62]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data4 [62]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [38]),
        .O(\n_0_d_d1[38]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[39]_i_1 
       (.I0(\n_0_d_d1[39]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[39]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [39]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[39]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDC8CDCDC8C8)) 
     \d_d1[39]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I1(\txgen/crc_pipeline_inst/data7 [39]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [7]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_d1[39]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[39]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data6 [63]),
        .I1(\txgen/crc_pipeline_inst/data5 [63]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data4 [63]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [39]),
        .O(\n_0_d_d1[39]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[40]_i_1 
       (.I0(\n_0_d_d1[40]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[40]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [40]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[40]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \d_d1[40]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [40]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7__0 [56]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data6 [56]),
        .O(\n_0_d_d1[40]_i_2 ));
LUT5 #(
    .INIT(32'hAFCFA0C0)) 
     \d_d1[40]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data5 [56]),
        .I1(\txgen/crc_pipeline_inst/data4 [56]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7 [40]),
        .O(\n_0_d_d1[40]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[41]_i_1 
       (.I0(\n_0_d_d1[41]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[41]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [41]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[41]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \d_d1[41]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [41]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7__0 [57]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data6 [57]),
        .O(\n_0_d_d1[41]_i_2 ));
LUT5 #(
    .INIT(32'hAFCFA0C0)) 
     \d_d1[41]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data5 [57]),
        .I1(\txgen/crc_pipeline_inst/data4 [57]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7 [41]),
        .O(\n_0_d_d1[41]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[42]_i_1 
       (.I0(\n_0_d_d1[42]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[42]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [42]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[42]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \d_d1[42]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [42]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7__0 [58]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data6 [58]),
        .O(\n_0_d_d1[42]_i_2 ));
LUT5 #(
    .INIT(32'hAFCFA0C0)) 
     \d_d1[42]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data5 [58]),
        .I1(\txgen/crc_pipeline_inst/data4 [58]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7 [42]),
        .O(\n_0_d_d1[42]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[43]_i_1 
       (.I0(\n_0_d_d1[43]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[43]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [43]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[43]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \d_d1[43]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [43]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7__0 [59]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data6 [59]),
        .O(\n_0_d_d1[43]_i_2 ));
LUT5 #(
    .INIT(32'hAFCFA0C0)) 
     \d_d1[43]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data5 [59]),
        .I1(\txgen/crc_pipeline_inst/data4 [59]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7 [43]),
        .O(\n_0_d_d1[43]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[44]_i_1 
       (.I0(\n_0_d_d1[44]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[44]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [44]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[44]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \d_d1[44]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [44]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7__0 [60]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data6 [60]),
        .O(\n_0_d_d1[44]_i_2 ));
LUT5 #(
    .INIT(32'hAFCFA0C0)) 
     \d_d1[44]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data5 [60]),
        .I1(\txgen/crc_pipeline_inst/data4 [60]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7 [44]),
        .O(\n_0_d_d1[44]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[45]_i_1 
       (.I0(\n_0_d_d1[45]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[45]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [45]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[45]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \d_d1[45]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [45]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7__0 [61]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data6 [61]),
        .O(\n_0_d_d1[45]_i_2 ));
LUT5 #(
    .INIT(32'hAFCFA0C0)) 
     \d_d1[45]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data5 [61]),
        .I1(\txgen/crc_pipeline_inst/data4 [61]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7 [45]),
        .O(\n_0_d_d1[45]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[46]_i_1 
       (.I0(\n_0_d_d1[46]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[46]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [46]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[46]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \d_d1[46]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [46]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7__0 [62]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data6 [62]),
        .O(\n_0_d_d1[46]_i_2 ));
LUT5 #(
    .INIT(32'hAFCFA0C0)) 
     \d_d1[46]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data5 [62]),
        .I1(\txgen/crc_pipeline_inst/data4 [62]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7 [46]),
        .O(\n_0_d_d1[46]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[47]_i_1 
       (.I0(\n_0_d_d1[47]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[47]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [47]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[47]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \d_d1[47]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [47]),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7__0 [63]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data6 [63]),
        .O(\n_0_d_d1[47]_i_2 ));
LUT5 #(
    .INIT(32'hAFCFA0C0)) 
     \d_d1[47]_i_3 
       (.I0(\txgen/crc_pipeline_inst/data5 [63]),
        .I1(\txgen/crc_pipeline_inst/data4 [63]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7 [47]),
        .O(\n_0_d_d1[47]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[48]_i_1 
       (.I0(\n_0_d_d1[48]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[48]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [48]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[48]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[48]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [48]),
        .I1(\txgen/crc_pipeline_inst/data7__0 [56]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data6 [56]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data5 [56]),
        .O(\n_0_d_d1[48]_i_2 ));
LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
     \d_d1[48]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [24]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [48]),
        .O(\n_0_d_d1[48]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[49]_i_1 
       (.I0(\n_0_d_d1[49]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[49]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [49]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[49]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[49]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [49]),
        .I1(\txgen/crc_pipeline_inst/data7__0 [57]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data6 [57]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data5 [57]),
        .O(\n_0_d_d1[49]_i_2 ));
LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
     \d_d1[49]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [25]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [49]),
        .O(\n_0_d_d1[49]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[50]_i_1 
       (.I0(\n_0_d_d1[50]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[50]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [50]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[50]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[50]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [50]),
        .I1(\txgen/crc_pipeline_inst/data7__0 [58]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data6 [58]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data5 [58]),
        .O(\n_0_d_d1[50]_i_2 ));
LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
     \d_d1[50]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [26]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [50]),
        .O(\n_0_d_d1[50]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[51]_i_1 
       (.I0(\n_0_d_d1[51]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[51]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [51]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[51]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[51]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [51]),
        .I1(\txgen/crc_pipeline_inst/data7__0 [59]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data6 [59]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data5 [59]),
        .O(\n_0_d_d1[51]_i_2 ));
LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
     \d_d1[51]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [27]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [51]),
        .O(\n_0_d_d1[51]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[52]_i_1 
       (.I0(\n_0_d_d1[52]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[52]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [52]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[52]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[52]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [52]),
        .I1(\txgen/crc_pipeline_inst/data7__0 [60]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data6 [60]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data5 [60]),
        .O(\n_0_d_d1[52]_i_2 ));
LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
     \d_d1[52]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [28]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [52]),
        .O(\n_0_d_d1[52]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[53]_i_1 
       (.I0(\n_0_d_d1[53]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[53]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [53]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[53]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[53]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [53]),
        .I1(\txgen/crc_pipeline_inst/data7__0 [61]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data6 [61]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data5 [61]),
        .O(\n_0_d_d1[53]_i_2 ));
LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
     \d_d1[53]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [29]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [53]),
        .O(\n_0_d_d1[53]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[54]_i_1 
       (.I0(\n_0_d_d1[54]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[54]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [54]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[54]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[54]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [54]),
        .I1(\txgen/crc_pipeline_inst/data7__0 [62]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data6 [62]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data5 [62]),
        .O(\n_0_d_d1[54]_i_2 ));
LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
     \d_d1[54]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [30]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [54]),
        .O(\n_0_d_d1[54]_i_3 ));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_d1[55]_i_1 
       (.I0(\n_0_d_d1[55]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\n_0_d_d1[55]_i_3 ),
        .I3(\txgen/crc_pipeline_inst/data7 [55]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[55]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[55]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [55]),
        .I1(\txgen/crc_pipeline_inst/data7__0 [63]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data6 [63]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data5 [63]),
        .O(\n_0_d_d1[55]_i_2 ));
LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
     \d_d1[55]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [31]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data7 [55]),
        .O(\n_0_d_d1[55]_i_3 ));
LUT4 #(
    .INIT(16'hB8F0)) 
     \d_d1[56]_i_1 
       (.I0(\n_0_d_d1[56]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\txgen/crc_pipeline_inst/data3 [56]),
        .I3(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[56]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[56]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [56]),
        .I1(\txgen/crc_pipeline_inst/data6 [56]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [56]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [56]),
        .O(\n_0_d_d1[56]_i_2 ));
LUT4 #(
    .INIT(16'hB8F0)) 
     \d_d1[57]_i_1 
       (.I0(\n_0_d_d1[57]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\txgen/crc_pipeline_inst/data3 [57]),
        .I3(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[57]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[57]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [57]),
        .I1(\txgen/crc_pipeline_inst/data6 [57]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [57]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [57]),
        .O(\n_0_d_d1[57]_i_2 ));
LUT4 #(
    .INIT(16'hB8F0)) 
     \d_d1[58]_i_1 
       (.I0(\n_0_d_d1[58]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\txgen/crc_pipeline_inst/data3 [58]),
        .I3(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[58]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[58]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [58]),
        .I1(\txgen/crc_pipeline_inst/data6 [58]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [58]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [58]),
        .O(\n_0_d_d1[58]_i_2 ));
LUT4 #(
    .INIT(16'hB8F0)) 
     \d_d1[59]_i_1 
       (.I0(\n_0_d_d1[59]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\txgen/crc_pipeline_inst/data3 [59]),
        .I3(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[59]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[59]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [59]),
        .I1(\txgen/crc_pipeline_inst/data6 [59]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [59]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [59]),
        .O(\n_0_d_d1[59]_i_2 ));
LUT4 #(
    .INIT(16'hB8F0)) 
     \d_d1[60]_i_1 
       (.I0(\n_0_d_d1[60]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\txgen/crc_pipeline_inst/data3 [60]),
        .I3(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[60]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[60]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [60]),
        .I1(\txgen/crc_pipeline_inst/data6 [60]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [60]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [60]),
        .O(\n_0_d_d1[60]_i_2 ));
LUT4 #(
    .INIT(16'hB8F0)) 
     \d_d1[61]_i_1 
       (.I0(\n_0_d_d1[61]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\txgen/crc_pipeline_inst/data3 [61]),
        .I3(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[61]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[61]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [61]),
        .I1(\txgen/crc_pipeline_inst/data6 [61]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [61]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [61]),
        .O(\n_0_d_d1[61]_i_2 ));
LUT4 #(
    .INIT(16'hB8F0)) 
     \d_d1[62]_i_1 
       (.I0(\n_0_d_d1[62]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\txgen/crc_pipeline_inst/data3 [62]),
        .I3(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[62]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[62]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [62]),
        .I1(\txgen/crc_pipeline_inst/data6 [62]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [62]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [62]),
        .O(\n_0_d_d1[62]_i_2 ));
LUT4 #(
    .INIT(16'hB8F0)) 
     \d_d1[63]_i_1 
       (.I0(\n_0_d_d1[63]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I2(\txgen/crc_pipeline_inst/data3 [63]),
        .I3(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_d1[63]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_d1[63]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [63]),
        .I1(\txgen/crc_pipeline_inst/data6 [63]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [63]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [63]),
        .O(\n_0_d_d1[63]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[0]_i_1 
       (.I0(\n_0_d_in_d1[0]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[0]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[0] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [0]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[0]_i_2 
       (.I0(tx_axis_tdata[0]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [0]),
        .O(\n_0_d_in_d1[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[10]_i_1 
       (.I0(\n_0_d_in_d1[10]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[10]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[10] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [10]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[10]_i_2 
       (.I0(tx_axis_tdata[10]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [10]),
        .O(\n_0_d_in_d1[10]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[11]_i_1 
       (.I0(\n_0_d_in_d1[11]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[11]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[11] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [11]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[11]_i_2 
       (.I0(tx_axis_tdata[11]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [11]),
        .O(\n_0_d_in_d1[11]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[12]_i_1 
       (.I0(\n_0_d_in_d1[12]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[12]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[12] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [12]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[12]_i_2 
       (.I0(tx_axis_tdata[12]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [12]),
        .O(\n_0_d_in_d1[12]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[13]_i_1 
       (.I0(\n_0_d_in_d1[13]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[13]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[13] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [13]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[13]_i_2 
       (.I0(tx_axis_tdata[13]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [13]),
        .O(\n_0_d_in_d1[13]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[14]_i_1 
       (.I0(\n_0_d_in_d1[14]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[14]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[14] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [14]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[14]_i_2 
       (.I0(tx_axis_tdata[14]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [14]),
        .O(\n_0_d_in_d1[14]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[15]_i_1 
       (.I0(\n_0_d_in_d1[15]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[15]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[15] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [15]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[15]_i_2 
       (.I0(tx_axis_tdata[15]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [15]),
        .O(\n_0_d_in_d1[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[16]_i_1 
       (.I0(\n_0_d_in_d1[16]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[16]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[16] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [16]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[16]_i_2 
       (.I0(tx_axis_tdata[16]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [16]),
        .O(\n_0_d_in_d1[16]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[17]_i_1 
       (.I0(\n_0_d_in_d1[17]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[17]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[17] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [17]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[17]_i_2 
       (.I0(tx_axis_tdata[17]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [17]),
        .O(\n_0_d_in_d1[17]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[18]_i_1 
       (.I0(\n_0_d_in_d1[18]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[18]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[18] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [18]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[18]_i_2 
       (.I0(tx_axis_tdata[18]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [18]),
        .O(\n_0_d_in_d1[18]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[19]_i_1 
       (.I0(\n_0_d_in_d1[19]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[19]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[19] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [19]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[19]_i_2 
       (.I0(tx_axis_tdata[19]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [19]),
        .O(\n_0_d_in_d1[19]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[1]_i_1 
       (.I0(\n_0_d_in_d1[1]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[1]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[1] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [1]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[1]_i_2 
       (.I0(tx_axis_tdata[1]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [1]),
        .O(\n_0_d_in_d1[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[20]_i_1 
       (.I0(\n_0_d_in_d1[20]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[20]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[20] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [20]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[20]_i_2 
       (.I0(tx_axis_tdata[20]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [20]),
        .O(\n_0_d_in_d1[20]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[21]_i_1 
       (.I0(\n_0_d_in_d1[21]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[21]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[21] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [21]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[21]_i_2 
       (.I0(tx_axis_tdata[21]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [21]),
        .O(\n_0_d_in_d1[21]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[22]_i_1 
       (.I0(\n_0_d_in_d1[22]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[22]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[22] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [22]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[22]_i_2 
       (.I0(tx_axis_tdata[22]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [22]),
        .O(\n_0_d_in_d1[22]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[23]_i_1 
       (.I0(\n_0_d_in_d1[23]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[23]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[23] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [23]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[23]_i_2 
       (.I0(tx_axis_tdata[23]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [23]),
        .O(\n_0_d_in_d1[23]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[24]_i_1 
       (.I0(\n_0_d_in_d1[24]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[24]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[24] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [24]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[24]_i_2 
       (.I0(tx_axis_tdata[24]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [24]),
        .O(\n_0_d_in_d1[24]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[25]_i_1 
       (.I0(\n_0_d_in_d1[25]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[25]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[25] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [25]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[25]_i_2 
       (.I0(tx_axis_tdata[25]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [25]),
        .O(\n_0_d_in_d1[25]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[26]_i_1 
       (.I0(\n_0_d_in_d1[26]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[26]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[26] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [26]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[26]_i_2 
       (.I0(tx_axis_tdata[26]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [26]),
        .O(\n_0_d_in_d1[26]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[27]_i_1 
       (.I0(\n_0_d_in_d1[27]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[27]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[27] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [27]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[27]_i_2 
       (.I0(tx_axis_tdata[27]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [27]),
        .O(\n_0_d_in_d1[27]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[28]_i_1 
       (.I0(\n_0_d_in_d1[28]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[28]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[28] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [28]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[28]_i_2 
       (.I0(tx_axis_tdata[28]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [28]),
        .O(\n_0_d_in_d1[28]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[29]_i_1 
       (.I0(\n_0_d_in_d1[29]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[29]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[29] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [29]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[29]_i_2 
       (.I0(tx_axis_tdata[29]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [29]),
        .O(\n_0_d_in_d1[29]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[2]_i_1 
       (.I0(\n_0_d_in_d1[2]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[2]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[2] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [2]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[2]_i_2 
       (.I0(tx_axis_tdata[2]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [2]),
        .O(\n_0_d_in_d1[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[30]_i_1 
       (.I0(\n_0_d_in_d1[30]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[30]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[30] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [30]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[30]_i_2 
       (.I0(tx_axis_tdata[30]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [30]),
        .O(\n_0_d_in_d1[30]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[31]_i_1 
       (.I0(\n_0_d_in_d1[31]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[31]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[31] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [31]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[31]_i_2 
       (.I0(tx_axis_tdata[31]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [31]),
        .O(\n_0_d_in_d1[31]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[32]_i_1 
       (.I0(\n_0_d_in_d1[32]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[32]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[32] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [32]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[32]_i_2 
       (.I0(tx_axis_tdata[32]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [32]),
        .O(\n_0_d_in_d1[32]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[33]_i_1 
       (.I0(\n_0_d_in_d1[33]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[33]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[33] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [33]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[33]_i_2 
       (.I0(tx_axis_tdata[33]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [33]),
        .O(\n_0_d_in_d1[33]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[34]_i_1 
       (.I0(\n_0_d_in_d1[34]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[34]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[34] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [34]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[34]_i_2 
       (.I0(tx_axis_tdata[34]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [34]),
        .O(\n_0_d_in_d1[34]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[35]_i_1 
       (.I0(\n_0_d_in_d1[35]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[35]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[35] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [35]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[35]_i_2 
       (.I0(tx_axis_tdata[35]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [35]),
        .O(\n_0_d_in_d1[35]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[36]_i_1 
       (.I0(\n_0_d_in_d1[36]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[36]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[36] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [36]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[36]_i_2 
       (.I0(tx_axis_tdata[36]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [36]),
        .O(\n_0_d_in_d1[36]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[37]_i_1 
       (.I0(\n_0_d_in_d1[37]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[37]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[37] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [37]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[37]_i_2 
       (.I0(tx_axis_tdata[37]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [37]),
        .O(\n_0_d_in_d1[37]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[38]_i_1 
       (.I0(\n_0_d_in_d1[38]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[38]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[38] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [38]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[38]_i_2 
       (.I0(tx_axis_tdata[38]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [38]),
        .O(\n_0_d_in_d1[38]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[39]_i_1 
       (.I0(\n_0_d_in_d1[39]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[39]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[39] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [39]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[39]_i_2 
       (.I0(tx_axis_tdata[39]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [39]),
        .O(\n_0_d_in_d1[39]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[3]_i_1 
       (.I0(\n_0_d_in_d1[3]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[3]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[3] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [3]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[3]_i_2 
       (.I0(tx_axis_tdata[3]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [3]),
        .O(\n_0_d_in_d1[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[40]_i_1 
       (.I0(\n_0_d_in_d1[40]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[40]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[40] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [40]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[40]_i_2 
       (.I0(tx_axis_tdata[40]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [40]),
        .O(\n_0_d_in_d1[40]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[41]_i_1 
       (.I0(\n_0_d_in_d1[41]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[41]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[41] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [41]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[41]_i_2 
       (.I0(tx_axis_tdata[41]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [41]),
        .O(\n_0_d_in_d1[41]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[42]_i_1 
       (.I0(\n_0_d_in_d1[42]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[42]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[42] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [42]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[42]_i_2 
       (.I0(tx_axis_tdata[42]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [42]),
        .O(\n_0_d_in_d1[42]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[43]_i_1 
       (.I0(\n_0_d_in_d1[43]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[43]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[43] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [43]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[43]_i_2 
       (.I0(tx_axis_tdata[43]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [43]),
        .O(\n_0_d_in_d1[43]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[44]_i_1 
       (.I0(\n_0_d_in_d1[44]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[44]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[44] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [44]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[44]_i_2 
       (.I0(tx_axis_tdata[44]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [44]),
        .O(\n_0_d_in_d1[44]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[45]_i_1 
       (.I0(\n_0_d_in_d1[45]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[45]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[45] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [45]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[45]_i_2 
       (.I0(tx_axis_tdata[45]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [45]),
        .O(\n_0_d_in_d1[45]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[46]_i_1 
       (.I0(\n_0_d_in_d1[46]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[46]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[46] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [46]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[46]_i_2 
       (.I0(tx_axis_tdata[46]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [46]),
        .O(\n_0_d_in_d1[46]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[47]_i_1 
       (.I0(\n_0_d_in_d1[47]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[47]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[47] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [47]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[47]_i_2 
       (.I0(tx_axis_tdata[47]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [47]),
        .O(\n_0_d_in_d1[47]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[48]_i_1 
       (.I0(\n_0_d_in_d1[48]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[48]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[48] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [48]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[48]_i_2 
       (.I0(tx_axis_tdata[48]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [48]),
        .O(\n_0_d_in_d1[48]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[49]_i_1 
       (.I0(\n_0_d_in_d1[49]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[49]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[49] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [49]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[49]_i_2 
       (.I0(tx_axis_tdata[49]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [49]),
        .O(\n_0_d_in_d1[49]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[4]_i_1 
       (.I0(\n_0_d_in_d1[4]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[4]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[4] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [4]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[4]_i_2 
       (.I0(tx_axis_tdata[4]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [4]),
        .O(\n_0_d_in_d1[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[50]_i_1 
       (.I0(\n_0_d_in_d1[50]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[50]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[50] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [50]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[50]_i_2 
       (.I0(tx_axis_tdata[50]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [50]),
        .O(\n_0_d_in_d1[50]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[51]_i_1 
       (.I0(\n_0_d_in_d1[51]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[51]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[51] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [51]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[51]_i_2 
       (.I0(tx_axis_tdata[51]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [51]),
        .O(\n_0_d_in_d1[51]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[52]_i_1 
       (.I0(\n_0_d_in_d1[52]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[52]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[52] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [52]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[52]_i_2 
       (.I0(tx_axis_tdata[52]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [52]),
        .O(\n_0_d_in_d1[52]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[53]_i_1 
       (.I0(\n_0_d_in_d1[53]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[53]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[53] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [53]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[53]_i_2 
       (.I0(tx_axis_tdata[53]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [53]),
        .O(\n_0_d_in_d1[53]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[54]_i_1 
       (.I0(\n_0_d_in_d1[54]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[54]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[54] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [54]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[54]_i_2 
       (.I0(tx_axis_tdata[54]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [54]),
        .O(\n_0_d_in_d1[54]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[55]_i_1 
       (.I0(\n_0_d_in_d1[55]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[55]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[55] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [55]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[55]_i_2 
       (.I0(tx_axis_tdata[55]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [55]),
        .O(\n_0_d_in_d1[55]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[56]_i_1 
       (.I0(\n_0_d_in_d1[56]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[56]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[56] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [56]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[56]_i_2 
       (.I0(tx_axis_tdata[56]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [56]),
        .O(\n_0_d_in_d1[56]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[57]_i_1 
       (.I0(\n_0_d_in_d1[57]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[57]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[57] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [57]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[57]_i_2 
       (.I0(tx_axis_tdata[57]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [57]),
        .O(\n_0_d_in_d1[57]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[58]_i_1 
       (.I0(\n_0_d_in_d1[58]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[58]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[58] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [58]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[58]_i_2 
       (.I0(tx_axis_tdata[58]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [58]),
        .O(\n_0_d_in_d1[58]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[59]_i_1 
       (.I0(\n_0_d_in_d1[59]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[59]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[59] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [59]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[59]_i_2 
       (.I0(tx_axis_tdata[59]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [59]),
        .O(\n_0_d_in_d1[59]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[5]_i_1 
       (.I0(\n_0_d_in_d1[5]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[5]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[5] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [5]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[5]_i_2 
       (.I0(tx_axis_tdata[5]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [5]),
        .O(\n_0_d_in_d1[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[60]_i_1 
       (.I0(\n_0_d_in_d1[60]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[60]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[60] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [60]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[60]_i_2 
       (.I0(tx_axis_tdata[60]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [60]),
        .O(\n_0_d_in_d1[60]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[61]_i_1 
       (.I0(\n_0_d_in_d1[61]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[61]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[61] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [61]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[61]_i_2 
       (.I0(tx_axis_tdata[61]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [61]),
        .O(\n_0_d_in_d1[61]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[62]_i_1 
       (.I0(\n_0_d_in_d1[62]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[62]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[62] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [62]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[62]_i_2 
       (.I0(tx_axis_tdata[62]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [62]),
        .O(\n_0_d_in_d1[62]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[63]_i_1 
       (.I0(\n_0_d_in_d1[63]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[63]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[63] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [63]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[63]_i_2 
       (.I0(tx_axis_tdata[63]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [63]),
        .O(\n_0_d_in_d1[63]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000002722)) 
     \d_in_d1[63]_i_3 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg ),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I3(tx_axis_tvalid),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .O(\n_0_d_in_d1[63]_i_3 ));
LUT4 #(
    .INIT(16'h5D00)) 
     \d_in_d1[63]_i_4 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I1(\txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1 ),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .O(\n_0_d_in_d1[63]_i_4 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[6]_i_1 
       (.I0(\n_0_d_in_d1[6]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[6]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[6] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [6]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[6]_i_2 
       (.I0(tx_axis_tdata[6]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [6]),
        .O(\n_0_d_in_d1[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[7]_i_1 
       (.I0(\n_0_d_in_d1[7]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[7]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[7] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [7]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[7]_i_2 
       (.I0(tx_axis_tdata[7]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [7]),
        .O(\n_0_d_in_d1[7]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[8]_i_1 
       (.I0(\n_0_d_in_d1[8]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[8]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[8] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [8]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[8]_i_2 
       (.I0(tx_axis_tdata[8]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [8]),
        .O(\n_0_d_in_d1[8]_i_2 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \d_in_d1[9]_i_1 
       (.I0(\n_0_d_in_d1[9]_i_2 ),
        .I1(\n_0_d_in_d1[63]_i_3 ),
        .I2(tx_axis_tdata[9]),
        .I3(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[9] ),
        .I4(\n_0_if_byte_counter[4]_i_2 ),
        .I5(\n_0_d_in_d1[63]_i_4 ),
        .O(\txgen/d_in [9]));
LUT6 #(
    .INIT(64'hFFF800F800880088)) 
     \d_in_d1[9]_i_2 
       (.I0(tx_axis_tdata[9]),
        .I1(n_0_axi_eof_reg_i_3),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_d_in_d1[63]_i_4 ),
        .I4(n_0_axi_eof_reg_i_2),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [9]),
        .O(\n_0_d_in_d1[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[0]_i_1 
       (.I0(\txgen/startalignment/d_d1 [32]),
        .I1(\n_0_d_out[32]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[0]_i_1 ));
LUT5 #(
    .INIT(32'hFF00ACAC)) 
     \d_out[10]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [10]),
        .I1(\n_0_d_out[42]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\txgen/startalignment/d_d1 [42]),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[10]_i_1 ));
LUT5 #(
    .INIT(32'hFF00ACAC)) 
     \d_out[11]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [11]),
        .I1(\n_0_d_out[43]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\txgen/startalignment/d_d1 [43]),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[11]_i_1 ));
LUT5 #(
    .INIT(32'hFF00ACAC)) 
     \d_out[12]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [12]),
        .I1(\n_0_d_out[44]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\txgen/startalignment/d_d1 [44]),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[12]_i_1 ));
LUT5 #(
    .INIT(32'hFF00ACAC)) 
     \d_out[13]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [13]),
        .I1(\n_0_d_out[45]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\txgen/startalignment/d_d1 [45]),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[13]_i_1 ));
LUT5 #(
    .INIT(32'hFF00ACAC)) 
     \d_out[14]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [14]),
        .I1(\n_0_d_out[46]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\txgen/startalignment/d_d1 [46]),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[14]_i_1 ));
LUT5 #(
    .INIT(32'hFF00ACAC)) 
     \d_out[15]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [15]),
        .I1(\n_0_d_out[47]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\txgen/startalignment/d_d1 [47]),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[16]_i_1 
       (.I0(\txgen/startalignment/d_d1 [48]),
        .I1(\n_0_d_out[48]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[17]_i_1 
       (.I0(\txgen/startalignment/d_d1 [49]),
        .I1(\n_0_d_out[49]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[17]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[18]_i_1 
       (.I0(\txgen/startalignment/d_d1 [50]),
        .I1(\n_0_d_out[50]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[18]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[19]_i_1 
       (.I0(\txgen/startalignment/d_d1 [51]),
        .I1(\n_0_d_out[51]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[19]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[1]_i_1 
       (.I0(\txgen/startalignment/d_d1 [33]),
        .I1(\n_0_d_out[33]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[20]_i_1 
       (.I0(\txgen/startalignment/d_d1 [52]),
        .I1(\n_0_d_out[52]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[20]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[21]_i_1 
       (.I0(\txgen/startalignment/d_d1 [53]),
        .I1(\n_0_d_out[53]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[21]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[22]_i_1 
       (.I0(\txgen/startalignment/d_d1 [54]),
        .I1(\n_0_d_out[54]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[22]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[23]_i_1 
       (.I0(\txgen/startalignment/d_d1 [55]),
        .I1(\n_0_d_out[55]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[23]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000E4F0E4F0)) 
     \d_out[24]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[56]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [24]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\txgen/startalignment/d_d1 [56]),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[24]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000E4F0E4F0)) 
     \d_out[25]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[57]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [25]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\txgen/startalignment/d_d1 [57]),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[25]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000E4F0E4F0)) 
     \d_out[26]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[58]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [26]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\txgen/startalignment/d_d1 [58]),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[26]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000E4F0E4F0)) 
     \d_out[27]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[59]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [27]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\txgen/startalignment/d_d1 [59]),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[27]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000E4F0E4F0)) 
     \d_out[28]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[60]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [28]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\txgen/startalignment/d_d1 [60]),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[28]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000E4F0E4F0)) 
     \d_out[29]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[61]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [29]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\txgen/startalignment/d_d1 [61]),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[29]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[2]_i_1 
       (.I0(\txgen/startalignment/d_d1 [34]),
        .I1(\n_0_d_out[34]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000E4F0E4F0)) 
     \d_out[30]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[62]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [30]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\txgen/startalignment/d_d1 [62]),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[30]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000E4F0E4F0)) 
     \d_out[31]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[63]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [31]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\txgen/startalignment/d_d1 [63]),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[32]_i_1 
       (.I0(\n_0_d_out[32]_i_2 ),
        .I1(\n_0_d_d1[32]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[32]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCF0AA)) 
     \d_out[32]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [0]),
        .I2(\n_0_d_out[32]_i_4 ),
        .I3(\n_0_d_out[32]_i_5 ),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[32]_i_2 ));
LUT5 #(
    .INIT(32'hF0F1F0E0)) 
     \d_out[32]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7 [0]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7__0 [56]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [0]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_out[32]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[8] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16] ),
        .I3(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24] ),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .O(\n_0_d_out[32]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \d_out[32]_i_5 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I2(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I3(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[32]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[33]_i_1 
       (.I0(\n_0_d_out[33]_i_2 ),
        .I1(\n_0_d_d1[33]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[33]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCF0AA)) 
     \d_out[33]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [1]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [1]),
        .I2(\n_0_d_out[33]_i_4 ),
        .I3(\n_0_d_out[33]_i_5 ),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[33]_i_2 ));
LUT5 #(
    .INIT(32'hF0F1F0E0)) 
     \d_out[33]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7 [1]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7__0 [57]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [1]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_out[33]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[9] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17] ),
        .I3(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25] ),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .O(\n_0_d_out[33]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \d_out[33]_i_5 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I2(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I3(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[33]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[34]_i_1 
       (.I0(\n_0_d_out[34]_i_2 ),
        .I1(\n_0_d_d1[34]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[34]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCF0AA)) 
     \d_out[34]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [2]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [2]),
        .I2(\n_0_d_out[34]_i_4 ),
        .I3(\n_0_d_out[34]_i_5 ),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[34]_i_2 ));
LUT5 #(
    .INIT(32'hF0F1F0E0)) 
     \d_out[34]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7 [2]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7__0 [58]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [2]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_out[34]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[10] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18] ),
        .I3(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26] ),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .O(\n_0_d_out[34]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \d_out[34]_i_5 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I2(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I3(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[34]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[35]_i_1 
       (.I0(\n_0_d_out[35]_i_2 ),
        .I1(\n_0_d_d1[35]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[35]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCF0AA)) 
     \d_out[35]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [3]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [3]),
        .I2(\n_0_d_out[35]_i_4 ),
        .I3(\n_0_d_out[35]_i_5 ),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[35]_i_2 ));
LUT5 #(
    .INIT(32'hF0F1F0E0)) 
     \d_out[35]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7 [3]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7__0 [59]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [3]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_out[35]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[11] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19] ),
        .I3(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27] ),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .O(\n_0_d_out[35]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \d_out[35]_i_5 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I2(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I3(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[35]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[36]_i_1 
       (.I0(\n_0_d_out[36]_i_2 ),
        .I1(\n_0_d_d1[36]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[36]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCF0AA)) 
     \d_out[36]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [4]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [4]),
        .I2(\n_0_d_out[36]_i_4 ),
        .I3(\n_0_d_out[36]_i_5 ),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[36]_i_2 ));
LUT5 #(
    .INIT(32'hF0F1F0E0)) 
     \d_out[36]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7 [4]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7__0 [60]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [4]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_out[36]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[12] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20] ),
        .I3(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28] ),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .O(\n_0_d_out[36]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \d_out[36]_i_5 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I2(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I3(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[36]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[37]_i_1 
       (.I0(\n_0_d_out[37]_i_2 ),
        .I1(\n_0_d_d1[37]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[37]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCF0AA)) 
     \d_out[37]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [5]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [5]),
        .I2(\n_0_d_out[37]_i_4 ),
        .I3(\n_0_d_out[37]_i_5 ),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[37]_i_2 ));
LUT5 #(
    .INIT(32'hF0F1F0E0)) 
     \d_out[37]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7 [5]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7__0 [61]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [5]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_out[37]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[13] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21] ),
        .I3(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29] ),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .O(\n_0_d_out[37]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \d_out[37]_i_5 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I2(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I3(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[37]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[38]_i_1 
       (.I0(\n_0_d_out[38]_i_2 ),
        .I1(\n_0_d_d1[38]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[38]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCF0AA)) 
     \d_out[38]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [6]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [6]),
        .I2(\n_0_d_out[38]_i_4 ),
        .I3(\n_0_d_out[38]_i_5 ),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[38]_i_2 ));
LUT5 #(
    .INIT(32'hF0F1F0E0)) 
     \d_out[38]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7 [6]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7__0 [62]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [6]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_out[38]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[14] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22] ),
        .I3(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30] ),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .O(\n_0_d_out[38]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \d_out[38]_i_5 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I2(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I3(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[38]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[39]_i_1 
       (.I0(\n_0_d_out[39]_i_2 ),
        .I1(\n_0_d_d1[39]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[39]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCF0AA)) 
     \d_out[39]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7 [7]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [7]),
        .I2(\n_0_d_out[39]_i_4 ),
        .I3(\n_0_d_out[39]_i_5 ),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[39]_i_2 ));
LUT5 #(
    .INIT(32'hF0F1F0E0)) 
     \d_out[39]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I2(\txgen/crc_pipeline_inst/data7 [7]),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I4(\txgen/crc_pipeline_inst/data7__0 [63]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [7]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \d_out[39]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[15] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23] ),
        .I3(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31] ),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .O(\n_0_d_out[39]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \d_out[39]_i_5 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I2(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I3(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[39]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[3]_i_1 
       (.I0(\txgen/startalignment/d_d1 [35]),
        .I1(\n_0_d_out[35]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[3]_i_1 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \d_out[40]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [8]),
        .I1(\n_0_d_out[40]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\n_0_d_d1[40]_i_1 ),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[40]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
     \d_out[40]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [8]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [56]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data6 [56]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [8]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \d_out[40]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24] ),
        .I3(\n_0_d_out[40]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/data7 [8]),
        .O(\n_0_d_out[40]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \d_out[40]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I2(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[40]_i_4 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \d_out[41]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [9]),
        .I1(\n_0_d_out[41]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\n_0_d_d1[41]_i_1 ),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[41]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
     \d_out[41]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [9]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [57]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data6 [57]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [9]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \d_out[41]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25] ),
        .I3(\n_0_d_out[41]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/data7 [9]),
        .O(\n_0_d_out[41]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \d_out[41]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I2(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[41]_i_4 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \d_out[42]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [10]),
        .I1(\n_0_d_out[42]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\n_0_d_d1[42]_i_1 ),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[42]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
     \d_out[42]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [10]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [58]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data6 [58]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [10]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \d_out[42]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26] ),
        .I3(\n_0_d_out[42]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/data7 [10]),
        .O(\n_0_d_out[42]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \d_out[42]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I2(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[42]_i_4 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \d_out[43]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [11]),
        .I1(\n_0_d_out[43]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\n_0_d_d1[43]_i_1 ),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[43]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
     \d_out[43]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [11]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [59]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data6 [59]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [11]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \d_out[43]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27] ),
        .I3(\n_0_d_out[43]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/data7 [11]),
        .O(\n_0_d_out[43]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \d_out[43]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I2(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[43]_i_4 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \d_out[44]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [12]),
        .I1(\n_0_d_out[44]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\n_0_d_d1[44]_i_1 ),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[44]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
     \d_out[44]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [12]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [60]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data6 [60]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [12]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \d_out[44]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28] ),
        .I3(\n_0_d_out[44]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/data7 [12]),
        .O(\n_0_d_out[44]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \d_out[44]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I2(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[44]_i_4 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \d_out[45]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [13]),
        .I1(\n_0_d_out[45]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\n_0_d_d1[45]_i_1 ),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[45]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
     \d_out[45]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [13]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [61]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data6 [61]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [13]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \d_out[45]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29] ),
        .I3(\n_0_d_out[45]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/data7 [13]),
        .O(\n_0_d_out[45]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \d_out[45]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I2(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[45]_i_4 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \d_out[46]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [14]),
        .I1(\n_0_d_out[46]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\n_0_d_d1[46]_i_1 ),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[46]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
     \d_out[46]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [14]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [62]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data6 [62]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [14]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \d_out[46]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30] ),
        .I3(\n_0_d_out[46]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/data7 [14]),
        .O(\n_0_d_out[46]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \d_out[46]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I2(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[46]_i_4 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \d_out[47]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [15]),
        .I1(\n_0_d_out[47]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\n_0_d_d1[47]_i_1 ),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[47]_i_1 ));
LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
     \d_out[47]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [15]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [63]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data6 [63]),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [15]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \d_out[47]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23] ),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I2(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31] ),
        .I3(\n_0_d_out[47]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/data7 [15]),
        .O(\n_0_d_out[47]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \d_out[47]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I1(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .I2(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I3(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .O(\n_0_d_out[47]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[48]_i_1 
       (.I0(\n_0_d_out[48]_i_2 ),
        .I1(\n_0_d_d1[48]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[48]_i_1 ));
LUT5 #(
    .INIT(32'hAAAACFC0)) 
     \d_out[48]_i_2 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [16]),
        .I1(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24] ),
        .I2(\n_0_d_out[48]_i_4 ),
        .I3(\txgen/crc_pipeline_inst/data7 [16]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[48]_i_2 ));
LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
     \d_out[48]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [16]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [56]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I5(\n_0_d_out[48]_i_5 ),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [16]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \d_out[48]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I3(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .O(\n_0_d_out[48]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
     \d_out[48]_i_5 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [8]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23] ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [16]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_out[48]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[49]_i_1 
       (.I0(\n_0_d_out[49]_i_2 ),
        .I1(\n_0_d_d1[49]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[49]_i_1 ));
LUT5 #(
    .INIT(32'hAAAACFC0)) 
     \d_out[49]_i_2 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [17]),
        .I1(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25] ),
        .I2(\n_0_d_out[49]_i_4 ),
        .I3(\txgen/crc_pipeline_inst/data7 [17]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[49]_i_2 ));
LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
     \d_out[49]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [17]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [57]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I5(\n_0_d_out[49]_i_5 ),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [17]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \d_out[49]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I3(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .O(\n_0_d_out[49]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
     \d_out[49]_i_5 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [9]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22] ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [17]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_out[49]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[4]_i_1 
       (.I0(\txgen/startalignment/d_d1 [36]),
        .I1(\n_0_d_out[36]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[50]_i_1 
       (.I0(\n_0_d_out[50]_i_2 ),
        .I1(\n_0_d_d1[50]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[50]_i_1 ));
LUT5 #(
    .INIT(32'hAAAACFC0)) 
     \d_out[50]_i_2 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [18]),
        .I1(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26] ),
        .I2(\n_0_d_out[50]_i_4 ),
        .I3(\txgen/crc_pipeline_inst/data7 [18]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[50]_i_2 ));
LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
     \d_out[50]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [18]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [58]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I5(\n_0_d_out[50]_i_5 ),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [18]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \d_out[50]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I3(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .O(\n_0_d_out[50]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
     \d_out[50]_i_5 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [10]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21] ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [18]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_out[50]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[51]_i_1 
       (.I0(\n_0_d_out[51]_i_2 ),
        .I1(\n_0_d_d1[51]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[51]_i_1 ));
LUT5 #(
    .INIT(32'hAAAACFC0)) 
     \d_out[51]_i_2 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [19]),
        .I1(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27] ),
        .I2(\n_0_d_out[51]_i_4 ),
        .I3(\txgen/crc_pipeline_inst/data7 [19]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[51]_i_2 ));
LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
     \d_out[51]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [19]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [59]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I5(\n_0_d_out[51]_i_5 ),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [19]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \d_out[51]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I3(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .O(\n_0_d_out[51]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
     \d_out[51]_i_5 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [11]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20] ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [19]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_out[51]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[52]_i_1 
       (.I0(\n_0_d_out[52]_i_2 ),
        .I1(\n_0_d_d1[52]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[52]_i_1 ));
LUT5 #(
    .INIT(32'hAAAACFC0)) 
     \d_out[52]_i_2 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [20]),
        .I1(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28] ),
        .I2(\n_0_d_out[52]_i_4 ),
        .I3(\txgen/crc_pipeline_inst/data7 [20]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[52]_i_2 ));
LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
     \d_out[52]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [20]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [60]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I5(\n_0_d_out[52]_i_5 ),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [20]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \d_out[52]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I3(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .O(\n_0_d_out[52]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
     \d_out[52]_i_5 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [12]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19] ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [20]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_out[52]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[53]_i_1 
       (.I0(\n_0_d_out[53]_i_2 ),
        .I1(\n_0_d_d1[53]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[53]_i_1 ));
LUT5 #(
    .INIT(32'hAAAACFC0)) 
     \d_out[53]_i_2 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [21]),
        .I1(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29] ),
        .I2(\n_0_d_out[53]_i_4 ),
        .I3(\txgen/crc_pipeline_inst/data7 [21]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[53]_i_2 ));
LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
     \d_out[53]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [21]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [61]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I5(\n_0_d_out[53]_i_5 ),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [21]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \d_out[53]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I3(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .O(\n_0_d_out[53]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
     \d_out[53]_i_5 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [13]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18] ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [21]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_out[53]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[54]_i_1 
       (.I0(\n_0_d_out[54]_i_2 ),
        .I1(\n_0_d_d1[54]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[54]_i_1 ));
LUT5 #(
    .INIT(32'hAAAACFC0)) 
     \d_out[54]_i_2 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [22]),
        .I1(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30] ),
        .I2(\n_0_d_out[54]_i_4 ),
        .I3(\txgen/crc_pipeline_inst/data7 [22]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[54]_i_2 ));
LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
     \d_out[54]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [22]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [62]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I5(\n_0_d_out[54]_i_5 ),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [22]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \d_out[54]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I3(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .O(\n_0_d_out[54]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
     \d_out[54]_i_5 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [14]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17] ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [22]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_out[54]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[55]_i_1 
       (.I0(\n_0_d_out[55]_i_2 ),
        .I1(\n_0_d_d1[55]_i_1 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[55]_i_1 ));
LUT5 #(
    .INIT(32'hAAAACFC0)) 
     \d_out[55]_i_2 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [23]),
        .I1(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31] ),
        .I2(\n_0_d_out[55]_i_4 ),
        .I3(\txgen/crc_pipeline_inst/data7 [23]),
        .I4(\n_0_d_out[63]_i_3 ),
        .O(\n_0_d_out[55]_i_2 ));
LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
     \d_out[55]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\txgen/crc_pipeline_inst/data7 [23]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/data7__0 [63]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I5(\n_0_d_out[55]_i_5 ),
        .O(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [23]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \d_out[55]_i_4 
       (.I0(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I3(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .I4(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .O(\n_0_d_out[55]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
     \d_out[55]_i_5 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [15]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16] ),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I3(\txgen/crc_pipeline_inst/crc_d1 [23]),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8] ),
        .I5(\txgen/crc_pipeline_inst/crc_select ),
        .O(\n_0_d_out[55]_i_5 ));
LUT6 #(
    .INIT(64'hE4F0E4F0FFFF0000)) 
     \d_out[56]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[56]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [24]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\n_0_d_d1[56]_i_1 ),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[56]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_out[56]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [56]),
        .I1(\txgen/crc_pipeline_inst/data6 [56]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [56]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [56]),
        .O(\n_0_d_out[56]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[56]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [0]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data7__0 [56]));
LUT6 #(
    .INIT(64'hE4F0E4F0FFFF0000)) 
     \d_out[57]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[57]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [25]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\n_0_d_d1[57]_i_1 ),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[57]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_out[57]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [57]),
        .I1(\txgen/crc_pipeline_inst/data6 [57]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [57]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [57]),
        .O(\n_0_d_out[57]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[57]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [1]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data7__0 [57]));
LUT6 #(
    .INIT(64'hE4F0E4F0FFFF0000)) 
     \d_out[58]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[58]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [26]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\n_0_d_d1[58]_i_1 ),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[58]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_out[58]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [58]),
        .I1(\txgen/crc_pipeline_inst/data6 [58]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [58]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [58]),
        .O(\n_0_d_out[58]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[58]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [2]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data7__0 [58]));
LUT6 #(
    .INIT(64'hE4F0E4F0FFFF0000)) 
     \d_out[59]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[59]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [27]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\n_0_d_d1[59]_i_1 ),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[59]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_out[59]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [59]),
        .I1(\txgen/crc_pipeline_inst/data6 [59]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [59]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [59]),
        .O(\n_0_d_out[59]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[59]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [3]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data7__0 [59]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[5]_i_1 
       (.I0(\txgen/startalignment/d_d1 [37]),
        .I1(\n_0_d_out[37]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[5]_i_1 ));
LUT6 #(
    .INIT(64'hE4F0E4F0FFFF0000)) 
     \d_out[60]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[60]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [28]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\n_0_d_d1[60]_i_1 ),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[60]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_out[60]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [60]),
        .I1(\txgen/crc_pipeline_inst/data6 [60]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [60]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [60]),
        .O(\n_0_d_out[60]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[60]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [4]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data7__0 [60]));
LUT6 #(
    .INIT(64'hE4F0E4F0FFFF0000)) 
     \d_out[61]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[61]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [29]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\n_0_d_d1[61]_i_1 ),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[61]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_out[61]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [61]),
        .I1(\txgen/crc_pipeline_inst/data6 [61]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [61]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [61]),
        .O(\n_0_d_out[61]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[61]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [5]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data7__0 [61]));
LUT6 #(
    .INIT(64'hE4F0E4F0FFFF0000)) 
     \d_out[62]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[62]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [30]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\n_0_d_d1[62]_i_1 ),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[62]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_out[62]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [62]),
        .I1(\txgen/crc_pipeline_inst/data6 [62]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [62]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [62]),
        .O(\n_0_d_out[62]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[62]_i_3 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [6]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data7__0 [62]));
LUT6 #(
    .INIT(64'hE4F0E4F0FFFF0000)) 
     \d_out[63]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .I1(\n_0_d_out[63]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/data7 [31]),
        .I3(\n_0_d_out[63]_i_3 ),
        .I4(\n_0_d_d1[63]_i_1 ),
        .I5(\txgen/flip ),
        .O(\n_0_d_out[63]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \d_out[63]_i_2 
       (.I0(\txgen/crc_pipeline_inst/data7__0 [63]),
        .I1(\txgen/crc_pipeline_inst/data6 [63]),
        .I2(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .I3(\txgen/crc_pipeline_inst/data5 [63]),
        .I4(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .I5(\txgen/crc_pipeline_inst/data4 [63]),
        .O(\n_0_d_out[63]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \d_out[63]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .I1(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .O(\n_0_d_out[63]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[63]_i_4 
       (.I0(\txgen/crc_pipeline_inst/crc_d1 [7]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .I2(\txgen/crc_pipeline_inst/crc_select ),
        .O(\txgen/crc_pipeline_inst/data7__0 [63]));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[6]_i_1 
       (.I0(\txgen/startalignment/d_d1 [38]),
        .I1(\n_0_d_out[38]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \d_out[7]_i_1 
       (.I0(\txgen/startalignment/d_d1 [39]),
        .I1(\n_0_d_out[39]_i_2 ),
        .I2(\txgen/flip ),
        .O(\n_0_d_out[7]_i_1 ));
LUT5 #(
    .INIT(32'hFF00ACAC)) 
     \d_out[8]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [8]),
        .I1(\n_0_d_out[40]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\txgen/startalignment/d_d1 [40]),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[8]_i_1 ));
LUT5 #(
    .INIT(32'hFF00ACAC)) 
     \d_out[9]_i_1 
       (.I0(\txgen/crc_pipeline_inst/insertcrc_inst/d_out_i [9]),
        .I1(\n_0_d_out[41]_i_3 ),
        .I2(\n_0_d_out[63]_i_3 ),
        .I3(\txgen/startalignment/d_d1 [41]),
        .I4(\txgen/flip ),
        .O(\n_0_d_out[9]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFF8A)) 
     \d_out_int[0]_i_1 
       (.I0(\n_0_d_out_int[0]_i_2 ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/is_error_comb ),
        .I3(\n_0_d_out_int[0]_i_3 ),
        .I4(\n_0_d_out_int[0]_i_4 ),
        .O(\n_0_d_out_int[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BFFF0000)) 
     \d_out_int[0]_i_2 
       (.I0(\n_0_txgen/txframer/pause_value_held_reg[8] ),
        .I1(\n_0_txgen/txframer/is_pause_d1_reg[0] ),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/pause_tx_count_d1 [0]),
        .I4(\n_0_d_out_int[0]_i_5 ),
        .I5(\txgen/txframer/p_67_in ),
        .O(\n_0_d_out_int[0]_i_2 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEEE)) 
     \d_out_int[0]_i_3 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\txgen/txframer/p_0_in64_in ),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I5(\txgen/txframer/is_underrun_d1 ),
        .O(\n_0_d_out_int[0]_i_3 ));
LUT6 #(
    .INIT(64'h000000D000000000)) 
     \d_out_int[0]_i_4 
       (.I0(\n_0_d_out_int[56]_i_3 ),
        .I1(\n_0_d_out_int[56]_i_4 ),
        .I2(\txgen/txframer/p_67_in ),
        .I3(\txgen/txframer/is_underrun_d1 ),
        .I4(\n_0_d_out_int[2]_i_3 ),
        .I5(\n_0_txgen/txframer/d_in_d2_reg[0] ),
        .O(\n_0_d_out_int[0]_i_4 ));
LUT6 #(
    .INIT(64'h00000000AA8A8A8A)) 
     \d_out_int[0]_i_5 
       (.I0(\n_0_d_out_int[0]_i_6 ),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\n_0_txgen/txframer/is_pause_d1_reg[0] ),
        .I3(\txgen/txframer/pause_tx_count_d1 [1]),
        .I4(\n_0_txgen/txframer/pause_source_held_reg[16] ),
        .I5(\n_0_c_pipeline_reg[8][0]_srl10_i_2 ),
        .O(\n_0_d_out_int[0]_i_5 ));
LUT6 #(
    .INIT(64'h5555FFFF555580FF)) 
     \d_out_int[0]_i_6 
       (.I0(\txgen/txframer/pause_tx_count_d1 [2]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\n_0_txgen/txframer/is_data_d1_reg[0] ),
        .I4(\n_0_txgen/txframer/is_pause_d1_reg[0] ),
        .I5(\n_0_txgen/txframer/d_in_d2_reg[0] ),
        .O(\n_0_d_out_int[0]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFF54FFFFFFFF)) 
     \d_out_int[10]_i_1 
       (.I0(\n_0_d_out_int[15]_i_3 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[10]_i_2 ),
        .I4(\n_0_d_out_int[15]_i_2 ),
        .I5(\n_0_d_out_int[10]_i_3 ),
        .O(\n_0_d_out_int[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEEE00000EEE0)) 
     \d_out_int[10]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/p_1_in [2]),
        .I3(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [2]),
        .O(\n_0_d_out_int[10]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF10D0)) 
     \d_out_int[10]_i_3 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[26] ),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/p_2_in39_in ),
        .I3(\n_0_txgen/txframer/pause_value_held_reg[2] ),
        .I4(\n_0_d_out_int[10]_i_4 ),
        .I5(\n_0_d_out_int[10]_i_5 ),
        .O(\n_0_d_out_int[10]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFEEEFEFE)) 
     \d_out_int[10]_i_4 
       (.I0(\n_0_d_out_int[10]_i_6 ),
        .I1(\n_0_d_out_int[17]_i_9 ),
        .I2(\txgen/txframer/p_2_in39_in ),
        .I3(\txgen/txframer/pause_tx_count_d1 [2]),
        .I4(\txgen/txframer/pause_tx_count_d1 [1]),
        .I5(\n_0_c_pipeline_reg[8][1]_srl10_i_3 ),
        .O(\n_0_d_out_int[10]_i_4 ));
LUT6 #(
    .INIT(64'h0404040404444444)) 
     \d_out_int[10]_i_5 
       (.I0(\txgen/txframer/p_1_in [2]),
        .I1(\txgen/txframer/p_1_in37_in ),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/pause_tx_count_d1 [2]),
        .I4(\txgen/txframer/pause_tx_count_d1 [0]),
        .I5(\txgen/txframer/p_2_in39_in ),
        .O(\n_0_d_out_int[10]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \d_out_int[10]_i_6 
       (.I0(\txgen/txframer/p_0_in69_in ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[10]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
     \d_out_int[11]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_d_out_int[2]_i_2 ),
        .I4(\n_0_d_out_int[2]_i_3 ),
        .I5(\n_0_d_out_int[11]_i_2 ),
        .O(\n_0_d_out_int[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
     \d_out_int[11]_i_2 
       (.I0(\n_0_d_out_int[14]_i_3 ),
        .I1(\txgen/txframer/p_1_in [3]),
        .I2(\n_0_d_out_int[15]_i_2 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/preamble_reg [3]),
        .I5(\n_0_d_out_int[11]_i_3 ),
        .O(\n_0_d_out_int[11]_i_2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[11]_i_3 
       (.I0(\n_0_txgen/txframer/pause_value_held_reg[3] ),
        .I1(\n_0_d_out_int[9]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[27] ),
        .I3(\n_0_d_out_int[15]_i_11 ),
        .O(\n_0_d_out_int[11]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
     \d_out_int[12]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_d_out_int[2]_i_2 ),
        .I4(\n_0_d_out_int[2]_i_3 ),
        .I5(\n_0_d_out_int[12]_i_2 ),
        .O(\n_0_d_out_int[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
     \d_out_int[12]_i_2 
       (.I0(\n_0_d_out_int[14]_i_3 ),
        .I1(\txgen/txframer/p_1_in [4]),
        .I2(\n_0_d_out_int[15]_i_2 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/preamble_reg [4]),
        .I5(\n_0_d_out_int[12]_i_3 ),
        .O(\n_0_d_out_int[12]_i_2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[12]_i_3 
       (.I0(\n_0_txgen/txframer/pause_value_held_reg[4] ),
        .I1(\n_0_d_out_int[9]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[28] ),
        .I3(\n_0_d_out_int[15]_i_11 ),
        .O(\n_0_d_out_int[12]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
     \d_out_int[13]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_d_out_int[2]_i_2 ),
        .I4(\n_0_d_out_int[2]_i_3 ),
        .I5(\n_0_d_out_int[13]_i_2 ),
        .O(\n_0_d_out_int[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
     \d_out_int[13]_i_2 
       (.I0(\n_0_d_out_int[14]_i_3 ),
        .I1(\txgen/txframer/p_1_in [5]),
        .I2(\n_0_d_out_int[15]_i_2 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/preamble_reg [5]),
        .I5(\n_0_d_out_int[13]_i_3 ),
        .O(\n_0_d_out_int[13]_i_2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[13]_i_3 
       (.I0(\n_0_txgen/txframer/pause_value_held_reg[5] ),
        .I1(\n_0_d_out_int[9]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[29] ),
        .I3(\n_0_d_out_int[15]_i_11 ),
        .O(\n_0_d_out_int[13]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
     \d_out_int[14]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_d_out_int[2]_i_2 ),
        .I4(\n_0_d_out_int[2]_i_3 ),
        .I5(\n_0_d_out_int[14]_i_2 ),
        .O(\n_0_d_out_int[14]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
     \d_out_int[14]_i_2 
       (.I0(\n_0_d_out_int[14]_i_3 ),
        .I1(\txgen/txframer/p_1_in [6]),
        .I2(\n_0_d_out_int[15]_i_2 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/preamble_reg [6]),
        .I5(\n_0_d_out_int[14]_i_4 ),
        .O(\n_0_d_out_int[14]_i_2 ));
LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
     \d_out_int[14]_i_3 
       (.I0(\n_0_d_out_int[14]_i_5 ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I4(\txgen/txframer/last_column_data1 ),
        .I5(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[14]_i_3 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[14]_i_4 
       (.I0(\n_0_txgen/txframer/pause_value_held_reg[6] ),
        .I1(\n_0_d_out_int[9]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[30] ),
        .I3(\n_0_d_out_int[15]_i_11 ),
        .O(\n_0_d_out_int[14]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \d_out_int[14]_i_5 
       (.I0(\txgen/txframer/p_0_in57_in ),
        .I1(\txgen/txframer/p_2_in39_in ),
        .I2(\txgen/txframer/p_1_in37_in ),
        .I3(\txgen/txframer/p_3_in38_in ),
        .I4(\n_0_d_out_int[17]_i_7 ),
        .I5(\n_0_d_out_int[17]_i_4 ),
        .O(\n_0_d_out_int[14]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'hFF04)) 
     \d_out_int[14]_i_6 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .I3(\n_0_txgen/txframer/crc_data_reg_reg[1] ),
        .O(\txgen/txframer/p_0_in57_in ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAFE)) 
     \d_out_int[15]_i_1 
       (.I0(\n_0_d_out_int[15]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[15]_i_3 ),
        .I4(\n_0_d_out_int[15]_i_4 ),
        .I5(\n_0_d_out_int[15]_i_5 ),
        .O(\n_0_d_out_int[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT4 #(
    .INIT(16'h80FF)) 
     \d_out_int[15]_i_10 
       (.I0(\txgen/txframer/pause_tx_count_d1 [2]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/p_1_in37_in ),
        .O(\n_0_d_out_int[15]_i_10 ));
LUT2 #(
    .INIT(4'h8)) 
     \d_out_int[15]_i_11 
       (.I0(\n_0_d_out_int[15]_i_6 ),
        .I1(\n_0_d_out_int[23]_i_11 ),
        .O(\n_0_d_out_int[15]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \d_out_int[15]_i_12 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/p_0_in64_in ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\n_0_d_out_int[17]_i_9 ),
        .I4(\n_0_d_out_int[1]_i_8 ),
        .O(\n_0_d_out_int[15]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'h32323200)) 
     \d_out_int[15]_i_2 
       (.I0(\txgen/txframer/p_0_in83_in ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \d_out_int[15]_i_3 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .O(\n_0_d_out_int[15]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
     \d_out_int[15]_i_4 
       (.I0(\n_0_d_out_int[15]_i_6 ),
        .I1(\n_0_d_out_int[15]_i_7 ),
        .I2(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I3(\txgen/txframer/p_1_in [7]),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .I5(\n_0_d_out_int[15]_i_8 ),
        .O(\n_0_d_out_int[15]_i_4 ));
LUT6 #(
    .INIT(64'hFFFF001000100010)) 
     \d_out_int[15]_i_5 
       (.I0(\n_0_d_out_int[15]_i_9 ),
        .I1(\txgen/txframer/p_2_in39_in ),
        .I2(\txgen/txframer/p_1_in [7]),
        .I3(\n_0_d_out_int[15]_i_10 ),
        .I4(\n_0_txgen/txframer/pause_source_held_reg[31] ),
        .I5(\n_0_d_out_int[15]_i_11 ),
        .O(\n_0_d_out_int[15]_i_5 ));
LUT6 #(
    .INIT(64'h0202020202000202)) 
     \d_out_int[15]_i_6 
       (.I0(\txgen/txframer/p_2_in39_in ),
        .I1(\n_0_txgen/txframer/crc_data_reg_reg[1] ),
        .I2(\txgen/txframer/p_3_in38_in ),
        .I3(\txgen/txframer/crc_pos_d1 [1]),
        .I4(\txgen/txframer/crc_insert_d1 ),
        .I5(\txgen/txframer/crc_pos_d1 [2]),
        .O(\n_0_d_out_int[15]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \d_out_int[15]_i_7 
       (.I0(\n_0_d_out_int[1]_i_8 ),
        .I1(\n_0_d_out_int[48]_i_5 ),
        .I2(\n_0_d_out_int[17]_i_9 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .I5(\txgen/txframer/pause_tx_count_d1 [2]),
        .O(\n_0_d_out_int[15]_i_7 ));
LUT6 #(
    .INIT(64'hFFFF800080008000)) 
     \d_out_int[15]_i_8 
       (.I0(\n_0_d_out_int[15]_i_12 ),
        .I1(\n_0_txgen/txframer/pause_value_held_reg[7] ),
        .I2(\txgen/txframer/pause_tx_count_d1 [0]),
        .I3(\n_0_d_out_int[15]_i_6 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [7]),
        .O(\n_0_d_out_int[15]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
     \d_out_int[15]_i_9 
       (.I0(\n_0_txgen/txframer/crc_data_reg_reg[1] ),
        .I1(\txgen/txframer/p_3_in38_in ),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .I3(\txgen/txframer/crc_insert_d1 ),
        .I4(\txgen/txframer/crc_pos_d1 [2]),
        .I5(\n_0_d_out_int[17]_i_4 ),
        .O(\n_0_d_out_int[15]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFF08000808)) 
     \d_out_int[16]_i_1 
       (.I0(\n_0_d_out_int[16]_i_2 ),
        .I1(\n_0_d_out_int[16]_i_3 ),
        .I2(\n_0_d_out_int[17]_i_4 ),
        .I3(\txgen/txframer/last_column_data182_out ),
        .I4(\txgen/txframer/is_error_comb ),
        .I5(\n_0_d_out_int[16]_i_4 ),
        .O(\n_0_d_out_int[16]_i_1 ));
LUT6 #(
    .INIT(64'h0C00FFFF0C00AAAA)) 
     \d_out_int[16]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[16] ),
        .I1(\n_0_d_out_int[16]_i_5 ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[32] ),
        .I4(\txgen/txframer/p_2_in33_in ),
        .I5(\n_0_d_out_int[16]_i_6 ),
        .O(\n_0_d_out_int[16]_i_2 ));
LUT6 #(
    .INIT(64'h1110111111001111)) 
     \d_out_int[16]_i_3 
       (.I0(\txgen/txframer/p_0_in1_in ),
        .I1(\txgen/txframer/p_3_in32_in ),
        .I2(\txgen/txframer/crc_pos_d1 [0]),
        .I3(\txgen/txframer/crc_pos_d1 [2]),
        .I4(\txgen/txframer/crc_insert_d1 ),
        .I5(\txgen/txframer/crc_pos_d1 [1]),
        .O(\n_0_d_out_int[16]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF4044)) 
     \d_out_int[16]_i_4 
       (.I0(\n_0_d_out_int[8]_i_5 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[16] ),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\n_0_d_out_int[56]_i_3 ),
        .I4(\n_0_d_out_int[16]_i_7 ),
        .O(\n_0_d_out_int[16]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \d_out_int[16]_i_5 
       (.I0(\txgen/txframer/pause_tx_count_d1 [1]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .O(\n_0_d_out_int[16]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT4 #(
    .INIT(16'h80FF)) 
     \d_out_int[16]_i_6 
       (.I0(\txgen/txframer/pause_tx_count_d1 [2]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/p_1_in31_in ),
        .O(\n_0_d_out_int[16]_i_6 ));
LUT6 #(
    .INIT(64'hF8F8F8F8F8F8F888)) 
     \d_out_int[16]_i_7 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/preamble_reg [8]),
        .I2(\n_0_d_out_int[16]_i_8 ),
        .I3(\txgen/txframer/p_0_in80_in ),
        .I4(\txgen/txframer/p_0_in83_in ),
        .I5(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .O(\n_0_d_out_int[16]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h0054)) 
     \d_out_int[16]_i_8 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/p_0_in64_in ),
        .I2(\txgen/txframer/last_column_data1 ),
        .I3(\txgen/txframer/is_underrun_d1 ),
        .O(\n_0_d_out_int[16]_i_8 ));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
     \d_out_int[17]_i_1 
       (.I0(\n_0_d_out_int[17]_i_2 ),
        .I1(\n_0_d_out_int[17]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[2]_i_2 ),
        .I4(\n_0_d_out_int[17]_i_4 ),
        .I5(\txgen/txframer/last_column_data182_out ),
        .O(\n_0_d_out_int[17]_i_1 ));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \d_out_int[17]_i_10 
       (.I0(\n_0_d_out_int[23]_i_9 ),
        .I1(\n_0_d_out_int[23]_i_10 ),
        .I2(\txgen/txframer/p_2_in33_in ),
        .I3(\txgen/txframer/p_0_in1_in ),
        .I4(\txgen/txframer/p_3_in32_in ),
        .I5(\n_0_d_out_int[15]_i_7 ),
        .O(\n_0_d_out_int[17]_i_10 ));
LUT6 #(
    .INIT(64'h00000000FFF20000)) 
     \d_out_int[17]_i_2 
       (.I0(\n_0_d_out_int[56]_i_3 ),
        .I1(\n_0_d_out_int[56]_i_4 ),
        .I2(\n_0_d_out_int[17]_i_6 ),
        .I3(\n_0_txgen/txframer/d_in_d2_reg[17] ),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .I5(\txgen/txframer/p_0_in80_in ),
        .O(\n_0_d_out_int[17]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF40444444)) 
     \d_out_int[17]_i_3 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_c_pipeline_reg[8][2]_srl10_i_2 ),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[17] ),
        .I3(\n_0_d_out_int[17]_i_7 ),
        .I4(\txgen/txframer/p_1_in31_in ),
        .I5(\n_0_d_out_int[17]_i_8 ),
        .O(\n_0_d_out_int[17]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \d_out_int[17]_i_4 
       (.I0(\n_0_d_out_int[17]_i_9 ),
        .I1(\txgen/txframer/p_0_in64_in ),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/p_0_in83_in ),
        .I4(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I5(\txgen/txframer/p_0_in69_in ),
        .O(\n_0_d_out_int[17]_i_4 ));
LUT3 #(
    .INIT(8'hFE)) 
     \d_out_int[17]_i_5 
       (.I0(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I1(\txgen/txframer/p_0_in83_in ),
        .I2(\txgen/txframer/p_0_in80_in ),
        .O(\txgen/txframer/last_column_data182_out ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF32)) 
     \d_out_int[17]_i_6 
       (.I0(\txgen/txframer/is_error_d1 ),
        .I1(\txgen/ifg_dic_frame ),
        .I2(\txgen/txframer/error_reg ),
        .I3(\txgen/txframer/p_0_in80_in ),
        .I4(\txgen/txframer/p_0_in83_in ),
        .I5(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .O(\n_0_d_out_int[17]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \d_out_int[17]_i_7 
       (.I0(\txgen/txframer/pause_tx_count_d1 [1]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .O(\n_0_d_out_int[17]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
     \d_out_int[17]_i_8 
       (.I0(\n_0_d_out_int[41]_i_2 ),
        .I1(\n_0_d_out_int[17]_i_10 ),
        .I2(\txgen/preamble_reg [9]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[23]_i_6 ),
        .I5(\n_0_txgen/txframer/pause_source_held_reg[33] ),
        .O(\n_0_d_out_int[17]_i_8 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \d_out_int[17]_i_9 
       (.I0(\txgen/txframer/p_0_in71_in ),
        .I1(\txgen/txframer/p_0_in74_in ),
        .I2(\txgen/txframer/p_0_in77_in ),
        .I3(\txgen/txframer/p_0_in80_in ),
        .O(\n_0_d_out_int[17]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
     \d_out_int[18]_i_1 
       (.I0(\n_0_d_out_int[2]_i_5 ),
        .I1(\n_0_d_out_int[18]_i_2 ),
        .I2(\n_0_d_out_int[23]_i_3 ),
        .I3(\n_0_d_out_int[23]_i_2 ),
        .I4(\n_0_d_out_int[18]_i_3 ),
        .I5(\n_0_d_out_int[18]_i_4 ),
        .O(\n_0_d_out_int[18]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EEEEEEE0)) 
     \d_out_int[18]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I3(\txgen/txframer/p_0_in83_in ),
        .I4(\txgen/txframer/p_0_in80_in ),
        .I5(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[18]_i_2 ));
LUT6 #(
    .INIT(64'hEFEFEFEAEAEAEAEA)) 
     \d_out_int[18]_i_3 
       (.I0(\n_0_d_out_int[18]_i_5 ),
        .I1(\txgen/preamble_reg [10]),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/p_0_in64_in ),
        .I4(\txgen/txframer/last_column_data1 ),
        .I5(\txgen/txframer/p_0_in80_in ),
        .O(\n_0_d_out_int[18]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF444044404440)) 
     \d_out_int[18]_i_4 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[18] ),
        .I2(\txgen/txframer/last_column_data1 ),
        .I3(\txgen/txframer/p_0_in64_in ),
        .I4(\n_0_txgen/txframer/pause_source_held_reg[34] ),
        .I5(\n_0_d_out_int[23]_i_6 ),
        .O(\n_0_d_out_int[18]_i_4 ));
LUT6 #(
    .INIT(64'h15001500FF001500)) 
     \d_out_int[18]_i_5 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/p_1_in31_in ),
        .I2(\n_0_d_out_int[17]_i_7 ),
        .I3(\n_0_c_pipeline_reg[8][2]_srl10_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[18] ),
        .I5(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[18]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFF54FF54FF54)) 
     \d_out_int[19]_i_1 
       (.I0(\n_0_d_out_int[23]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[19]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[19] ),
        .I5(\n_0_d_out_int[21]_i_3 ),
        .O(\n_0_d_out_int[19]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \d_out_int[19]_i_2 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[35] ),
        .I1(\n_0_d_out_int[23]_i_6 ),
        .I2(\txgen/preamble_reg [11]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[23]_i_7 ),
        .O(\n_0_d_out_int[19]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFCCEECCFECCEE)) 
     \d_out_int[1]_i_1 
       (.I0(\txgen/txframer/is_error_comb ),
        .I1(\n_0_d_out_int[1]_i_3 ),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[1] ),
        .I3(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I4(\txgen/txframer/p_67_in ),
        .I5(\txgen/txframer/is_underrun_d1 ),
        .O(\n_0_d_out_int[1]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAA)) 
     \d_out_int[1]_i_2 
       (.I0(\n_0_d_out_int[2]_i_3 ),
        .I1(\txgen/ifg_dic_frame ),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\n_0_d_out_int[56]_i_3 ),
        .O(\txgen/txframer/is_error_comb ));
LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
     \d_out_int[1]_i_3 
       (.I0(\n_0_d_out_int[1]_i_4 ),
        .I1(\n_0_txgen/txframer/pause_value_held_reg[9] ),
        .I2(\n_0_d_out_int[1]_i_5 ),
        .I3(\n_0_d_out_int[1]_i_6 ),
        .I4(\txgen/txframer/p_67_in ),
        .I5(\n_0_d_out_int[1]_i_7 ),
        .O(\n_0_d_out_int[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \d_out_int[1]_i_4 
       (.I0(\txgen/txframer/pause_tx_count_d1 [0]),
        .I1(\txgen/txframer/pause_tx_count_d1 [1]),
        .O(\n_0_d_out_int[1]_i_4 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \d_out_int[1]_i_5 
       (.I0(\n_0_d_out_int[17]_i_9 ),
        .I1(\n_0_d_out_int[1]_i_8 ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\txgen/txframer/p_0_in64_in ),
        .I4(\n_0_d_out_int[2]_i_9 ),
        .O(\n_0_d_out_int[1]_i_5 ));
LUT6 #(
    .INIT(64'h0000000055551055)) 
     \d_out_int[1]_i_6 
       (.I0(\n_0_txgen/txframer/is_pause_d1_reg[0] ),
        .I1(\n_0_d_out_int[1]_i_4 ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\n_0_txgen/txframer/is_data_d1_reg[0] ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[1] ),
        .I5(\n_0_c_pipeline_reg[8][0]_srl10_i_2 ),
        .O(\n_0_d_out_int[1]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
     \d_out_int[1]_i_7 
       (.I0(\n_0_d_out_int[1]_i_5 ),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[17] ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I5(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[1]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \d_out_int[1]_i_8 
       (.I0(\txgen/txframer/p_0_in83_in ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in69_in ),
        .O(\n_0_d_out_int[1]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFF54FF54FF54)) 
     \d_out_int[20]_i_1 
       (.I0(\n_0_d_out_int[23]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[20]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[20] ),
        .I5(\n_0_d_out_int[21]_i_3 ),
        .O(\n_0_d_out_int[20]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \d_out_int[20]_i_2 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[36] ),
        .I1(\n_0_d_out_int[23]_i_6 ),
        .I2(\txgen/preamble_reg [12]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[23]_i_7 ),
        .O(\n_0_d_out_int[20]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF54FF54FF54)) 
     \d_out_int[21]_i_1 
       (.I0(\n_0_d_out_int[23]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[21]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[21] ),
        .I5(\n_0_d_out_int[21]_i_3 ),
        .O(\n_0_d_out_int[21]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \d_out_int[21]_i_2 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[37] ),
        .I1(\n_0_d_out_int[23]_i_6 ),
        .I2(\txgen/preamble_reg [13]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[23]_i_7 ),
        .O(\n_0_d_out_int[21]_i_2 ));
LUT6 #(
    .INIT(64'h444F444F444F4444)) 
     \d_out_int[21]_i_3 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_d_out_int[21]_i_4 ),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/last_column_data182_out ),
        .I4(\txgen/txframer/last_column_data1 ),
        .I5(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[21]_i_3 ));
LUT5 #(
    .INIT(32'h00000020)) 
     \d_out_int[21]_i_4 
       (.I0(\n_0_d_out_int[17]_i_7 ),
        .I1(\txgen/txframer/p_3_in32_in ),
        .I2(\txgen/txframer/p_1_in31_in ),
        .I3(\txgen/txframer/p_2_in33_in ),
        .I4(\txgen/txframer/p_0_in55_in ),
        .O(\n_0_d_out_int[21]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
     \d_out_int[22]_i_1 
       (.I0(\n_0_d_out_int[23]_i_2 ),
        .I1(\n_0_d_out_int[23]_i_3 ),
        .I2(\n_0_d_out_int[22]_i_2 ),
        .I3(\n_0_d_out_int[23]_i_5 ),
        .I4(\n_0_txgen/txframer/pause_source_held_reg[38] ),
        .I5(\n_0_d_out_int[23]_i_6 ),
        .O(\n_0_d_out_int[22]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[22]_i_2 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/preamble_reg [14]),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[22] ),
        .I3(\n_0_d_out_int[21]_i_3 ),
        .O(\n_0_d_out_int[22]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
     \d_out_int[23]_i_1 
       (.I0(\n_0_d_out_int[23]_i_2 ),
        .I1(\n_0_d_out_int[23]_i_3 ),
        .I2(\n_0_d_out_int[23]_i_4 ),
        .I3(\n_0_d_out_int[23]_i_5 ),
        .I4(\n_0_txgen/txframer/pause_source_held_reg[39] ),
        .I5(\n_0_d_out_int[23]_i_6 ),
        .O(\n_0_d_out_int[23]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \d_out_int[23]_i_10 
       (.I0(\txgen/txframer/crc_pos_d1 [1]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .O(\n_0_d_out_int[23]_i_10 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \d_out_int[23]_i_11 
       (.I0(\n_0_d_out_int[1]_i_8 ),
        .I1(\n_0_d_out_int[16]_i_5 ),
        .I2(\n_0_d_out_int[17]_i_9 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .I5(\txgen/txframer/pause_tx_count_d1 [2]),
        .O(\n_0_d_out_int[23]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \d_out_int[23]_i_2 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/p_0_in80_in ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .O(\n_0_d_out_int[23]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF000E0000)) 
     \d_out_int[23]_i_3 
       (.I0(\txgen/ifg_dic_frame ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .I2(\n_0_txgen/jumbo_en_frame_reg ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[56]_i_3 ),
        .I5(\n_0_d_out_int[2]_i_3 ),
        .O(\n_0_d_out_int[23]_i_3 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[23]_i_4 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/preamble_reg [15]),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[23] ),
        .I3(\n_0_d_out_int[21]_i_3 ),
        .O(\n_0_d_out_int[23]_i_4 ));
LUT3 #(
    .INIT(8'hEA)) 
     \d_out_int[23]_i_5 
       (.I0(\n_0_d_out_int[23]_i_7 ),
        .I1(\n_0_d_out_int[15]_i_7 ),
        .I2(\n_0_d_out_int[23]_i_8 ),
        .O(\n_0_d_out_int[23]_i_5 ));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \d_out_int[23]_i_6 
       (.I0(\n_0_d_out_int[23]_i_9 ),
        .I1(\n_0_d_out_int[23]_i_10 ),
        .I2(\txgen/txframer/p_2_in33_in ),
        .I3(\txgen/txframer/p_0_in1_in ),
        .I4(\txgen/txframer/p_3_in32_in ),
        .I5(\n_0_d_out_int[23]_i_11 ),
        .O(\n_0_d_out_int[23]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'h32323200)) 
     \d_out_int[23]_i_7 
       (.I0(\txgen/txframer/p_0_in80_in ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[23]_i_7 ));
LUT6 #(
    .INIT(64'h4444440444440404)) 
     \d_out_int[23]_i_8 
       (.I0(\n_0_c_pipeline_reg[8][2]_srl10_i_4 ),
        .I1(\txgen/txframer/p_2_in33_in ),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/crc_pos_d1 [1]),
        .I4(\txgen/txframer/crc_pos_d1 [2]),
        .I5(\txgen/txframer/crc_pos_d1 [0]),
        .O(\n_0_d_out_int[23]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \d_out_int[23]_i_9 
       (.I0(\txgen/txframer/crc_pos_d1 [0]),
        .I1(\txgen/txframer/crc_pos_d1 [2]),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .I3(\txgen/txframer/crc_insert_d1 ),
        .O(\n_0_d_out_int[23]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55555501)) 
     \d_out_int[24]_i_1 
       (.I0(\n_0_d_out_int[24]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\txgen/txframer/p_0_in77_in ),
        .I4(\txgen/txframer/last_column_data182_out ),
        .I5(\n_0_d_out_int[24]_i_3 ),
        .O(\n_0_d_out_int[24]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'hFFFFFF5D)) 
     \d_out_int[24]_i_2 
       (.I0(\n_0_d_out_int[24]_i_4 ),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/p_3_in26_in ),
        .I4(\n_0_d_out_int[17]_i_4 ),
        .O(\n_0_d_out_int[24]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF4044)) 
     \d_out_int[24]_i_3 
       (.I0(\n_0_d_out_int[8]_i_5 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[24] ),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\n_0_d_out_int[56]_i_3 ),
        .I4(\n_0_d_out_int[24]_i_5 ),
        .O(\n_0_d_out_int[24]_i_3 ));
LUT6 #(
    .INIT(64'h0C00FFFF0C00AAAA)) 
     \d_out_int[24]_i_4 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[24] ),
        .I1(\n_0_d_out_int[16]_i_5 ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[40] ),
        .I4(\txgen/txframer/p_2_in27_in ),
        .I5(\n_0_d_out_int[24]_i_6 ),
        .O(\n_0_d_out_int[24]_i_4 ));
LUT6 #(
    .INIT(64'hFFFF0E0000000E00)) 
     \d_out_int[24]_i_5 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\n_0_d_out_int[25]_i_2 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [16]),
        .O(\n_0_d_out_int[24]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT4 #(
    .INIT(16'h80FF)) 
     \d_out_int[24]_i_6 
       (.I0(\txgen/txframer/pause_tx_count_d1 [2]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/p_1_in25_in ),
        .O(\n_0_d_out_int[24]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
     \d_out_int[25]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_d_out_int[25]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[2]_i_3 ),
        .I4(\n_0_d_out_int[25]_i_3 ),
        .I5(\n_0_d_out_int[25]_i_4 ),
        .O(\n_0_d_out_int[25]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \d_out_int[25]_i_2 
       (.I0(\txgen/txframer/p_0_in77_in ),
        .I1(\txgen/txframer/p_0_in80_in ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .O(\n_0_d_out_int[25]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \d_out_int[25]_i_3 
       (.I0(\n_0_d_out_int[31]_i_7 ),
        .I1(\n_0_txgen/txframer/pause_source_held_reg[41] ),
        .I2(\txgen/preamble_reg [17]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[25]_i_5 ),
        .I5(\n_0_d_out_int[41]_i_2 ),
        .O(\n_0_d_out_int[25]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FFF20000)) 
     \d_out_int[25]_i_4 
       (.I0(\n_0_d_out_int[56]_i_3 ),
        .I1(\n_0_d_out_int[56]_i_4 ),
        .I2(\n_0_d_out_int[17]_i_6 ),
        .I3(\n_0_txgen/txframer/d_in_d2_reg[25] ),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .I5(\txgen/txframer/p_0_in77_in ),
        .O(\n_0_d_out_int[25]_i_4 ));
LUT5 #(
    .INIT(32'h0000F700)) 
     \d_out_int[25]_i_5 
       (.I0(\txgen/txframer/p_1_in25_in ),
        .I1(\n_0_d_out_int[17]_i_7 ),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[25] ),
        .I3(\n_0_c_pipeline_reg[8][3]_srl10_i_3 ),
        .I4(\n_0_d_out_int[17]_i_4 ),
        .O(\n_0_d_out_int[25]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
     \d_out_int[26]_i_1 
       (.I0(\n_0_d_out_int[2]_i_5 ),
        .I1(\n_0_d_out_int[26]_i_2 ),
        .I2(\n_0_d_out_int[31]_i_3 ),
        .I3(\n_0_d_out_int[31]_i_2 ),
        .I4(\n_0_d_out_int[26]_i_3 ),
        .I5(\n_0_d_out_int[26]_i_4 ),
        .O(\n_0_d_out_int[26]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \d_out_int[26]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[26] ),
        .I3(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[26]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAEA)) 
     \d_out_int[26]_i_3 
       (.I0(\n_0_d_out_int[26]_i_5 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[26] ),
        .I2(\n_0_c_pipeline_reg[8][3]_srl10_i_3 ),
        .I3(\txgen/preamble_reg [18]),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\n_0_d_out_int[18]_i_2 ),
        .O(\n_0_d_out_int[26]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF044404440444)) 
     \d_out_int[26]_i_4 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_c_pipeline_reg[8][3]_srl10_i_3 ),
        .I2(\txgen/txframer/p_1_in25_in ),
        .I3(\n_0_d_out_int[17]_i_7 ),
        .I4(\n_0_txgen/txframer/pause_source_held_reg[42] ),
        .I5(\n_0_d_out_int[31]_i_7 ),
        .O(\n_0_d_out_int[26]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \d_out_int[26]_i_5 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/p_0_in77_in ),
        .I3(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[26]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
     \d_out_int[27]_i_1 
       (.I0(\n_0_d_out_int[31]_i_2 ),
        .I1(\n_0_d_out_int[31]_i_3 ),
        .I2(\n_0_d_out_int[27]_i_2 ),
        .I3(\n_0_d_out_int[31]_i_5 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [19]),
        .O(\n_0_d_out_int[27]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[27]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[27] ),
        .I1(\n_0_d_out_int[31]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[43] ),
        .I3(\n_0_d_out_int[31]_i_7 ),
        .O(\n_0_d_out_int[27]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
     \d_out_int[28]_i_1 
       (.I0(\n_0_d_out_int[31]_i_2 ),
        .I1(\n_0_d_out_int[31]_i_3 ),
        .I2(\n_0_d_out_int[28]_i_2 ),
        .I3(\n_0_d_out_int[31]_i_5 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [20]),
        .O(\n_0_d_out_int[28]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[28]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[28] ),
        .I1(\n_0_d_out_int[31]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[44] ),
        .I3(\n_0_d_out_int[31]_i_7 ),
        .O(\n_0_d_out_int[28]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
     \d_out_int[29]_i_1 
       (.I0(\n_0_d_out_int[31]_i_2 ),
        .I1(\n_0_d_out_int[31]_i_3 ),
        .I2(\n_0_d_out_int[29]_i_2 ),
        .I3(\n_0_d_out_int[31]_i_5 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [21]),
        .O(\n_0_d_out_int[29]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[29]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[29] ),
        .I1(\n_0_d_out_int[31]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[45] ),
        .I3(\n_0_d_out_int[31]_i_7 ),
        .O(\n_0_d_out_int[29]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
     \d_out_int[2]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[2]_i_3 ),
        .I4(\n_0_d_out_int[2]_i_4 ),
        .I5(\n_0_d_out_int[2]_i_5 ),
        .O(\n_0_d_out_int[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \d_out_int[2]_i_10 
       (.I0(\n_0_txgen/txframer/pause_value_held_reg[10] ),
        .I1(\n_0_d_out_int[2]_i_9 ),
        .I2(\n_0_d_out_int[9]_i_8 ),
        .I3(\n_0_d_out_int[17]_i_9 ),
        .I4(\n_0_d_out_int[1]_i_8 ),
        .I5(\n_0_d_out_int[1]_i_4 ),
        .O(\n_0_d_out_int[2]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \d_out_int[2]_i_11 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_pos_d1 [0]),
        .O(\n_0_d_out_int[2]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h02020200)) 
     \d_out_int[2]_i_2 
       (.I0(\n_0_d_out_int[56]_i_3 ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\n_0_txgen/jumbo_en_frame_reg ),
        .I3(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .I4(\txgen/ifg_dic_frame ),
        .O(\n_0_d_out_int[2]_i_2 ));
LUT3 #(
    .INIT(8'h32)) 
     \d_out_int[2]_i_3 
       (.I0(\txgen/txframer/error_reg ),
        .I1(\txgen/ifg_dic_frame ),
        .I2(\txgen/txframer/is_error_d1 ),
        .O(\n_0_d_out_int[2]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFFEA)) 
     \d_out_int[2]_i_4 
       (.I0(\n_0_d_out_int[2]_i_6 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[2] ),
        .I2(\n_0_d_out_int[9]_i_2 ),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(\n_0_d_out_int[2]_i_7 ),
        .O(\n_0_d_out_int[2]_i_4 ));
LUT5 #(
    .INIT(32'hEEFE0000)) 
     \d_out_int[2]_i_5 
       (.I0(\n_0_d_out_int[2]_i_3 ),
        .I1(\txgen/txframer/is_underrun_d1 ),
        .I2(\n_0_d_out_int[56]_i_3 ),
        .I3(\n_0_d_out_int[56]_i_4 ),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .O(\n_0_d_out_int[2]_i_5 ));
LUT6 #(
    .INIT(64'hFF10101010101010)) 
     \d_out_int[2]_i_6 
       (.I0(\n_0_c_pipeline_reg[8][0]_srl10_i_2 ),
        .I1(\n_0_txgen/txframer/is_pause_d1_reg[0] ),
        .I2(\n_0_d_out_int[2]_i_8 ),
        .I3(\n_0_d_out_int[23]_i_11 ),
        .I4(\n_0_d_out_int[2]_i_9 ),
        .I5(\n_0_txgen/txframer/pause_source_held_reg[18] ),
        .O(\n_0_d_out_int[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'hFFFF4440)) 
     \d_out_int[2]_i_7 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/last_column_data1 ),
        .I3(\txgen/txframer/p_0_in64_in ),
        .I4(\n_0_d_out_int[2]_i_10 ),
        .O(\n_0_d_out_int[2]_i_7 ));
LUT5 #(
    .INIT(32'h15FF1515)) 
     \d_out_int[2]_i_8 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_d_out_int[17]_i_7 ),
        .I2(\n_0_txgen/txframer/is_data_d1_reg[0] ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[2] ),
        .O(\n_0_d_out_int[2]_i_8 ));
LUT6 #(
    .INIT(64'h000000000000DF00)) 
     \d_out_int[2]_i_9 
       (.I0(\n_0_d_out_int[2]_i_11 ),
        .I1(\txgen/txframer/crc_pos_d1 [1]),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\n_0_txgen/txframer/is_pause_d1_reg[0] ),
        .I4(\n_0_txgen/txframer/crc_data_reg_reg[0] ),
        .I5(\n_0_txgen/txframer/is_pad_d1_reg[0] ),
        .O(\n_0_d_out_int[2]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
     \d_out_int[30]_i_1 
       (.I0(\n_0_d_out_int[31]_i_2 ),
        .I1(\n_0_d_out_int[31]_i_3 ),
        .I2(\n_0_d_out_int[30]_i_2 ),
        .I3(\n_0_d_out_int[31]_i_5 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [22]),
        .O(\n_0_d_out_int[30]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[30]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[30] ),
        .I1(\n_0_d_out_int[31]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[46] ),
        .I3(\n_0_d_out_int[31]_i_7 ),
        .O(\n_0_d_out_int[30]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
     \d_out_int[31]_i_1 
       (.I0(\n_0_d_out_int[31]_i_2 ),
        .I1(\n_0_d_out_int[31]_i_3 ),
        .I2(\n_0_d_out_int[31]_i_4 ),
        .I3(\n_0_d_out_int[31]_i_5 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [23]),
        .O(\n_0_d_out_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \d_out_int[31]_i_2 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/p_0_in77_in ),
        .I2(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I3(\txgen/txframer/p_0_in83_in ),
        .I4(\txgen/txframer/p_0_in80_in ),
        .O(\n_0_d_out_int[31]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF000E0000)) 
     \d_out_int[31]_i_3 
       (.I0(\txgen/ifg_dic_frame ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .I2(\n_0_txgen/jumbo_en_frame_reg ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[56]_i_3 ),
        .I5(\n_0_d_out_int[2]_i_3 ),
        .O(\n_0_d_out_int[31]_i_3 ));
LUT4 #(
    .INIT(16'hF888)) 
     \d_out_int[31]_i_4 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[31] ),
        .I1(\n_0_d_out_int[31]_i_6 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[47] ),
        .I3(\n_0_d_out_int[31]_i_7 ),
        .O(\n_0_d_out_int[31]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'h32323200)) 
     \d_out_int[31]_i_5 
       (.I0(\txgen/txframer/p_0_in77_in ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[31]_i_5 ));
LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
     \d_out_int[31]_i_6 
       (.I0(\n_0_d_out_int[31]_i_8 ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/p_0_in77_in ),
        .I3(\txgen/txframer/last_column_data182_out ),
        .I4(\txgen/txframer/last_column_data1 ),
        .I5(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[31]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h00D00000)) 
     \d_out_int[31]_i_7 
       (.I0(\txgen/txframer/crc_insert_d1 ),
        .I1(\txgen/txframer/crc_pos_d1 [2]),
        .I2(\txgen/txframer/p_2_in27_in ),
        .I3(\txgen/txframer/p_3_in26_in ),
        .I4(\n_0_d_out_int[23]_i_11 ),
        .O(\n_0_d_out_int[31]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \d_out_int[31]_i_8 
       (.I0(\txgen/txframer/p_0_in [0]),
        .I1(\txgen/txframer/p_2_in27_in ),
        .I2(\txgen/txframer/p_1_in25_in ),
        .I3(\txgen/txframer/p_3_in26_in ),
        .I4(\n_0_d_out_int[17]_i_7 ),
        .I5(\n_0_d_out_int[17]_i_4 ),
        .O(\n_0_d_out_int[31]_i_8 ));
LUT4 #(
    .INIT(16'hFF45)) 
     \d_out_int[32]_i_1 
       (.I0(\n_0_d_out_int[32]_i_2 ),
        .I1(\txgen/txframer/last_column_data176_out ),
        .I2(\txgen/txframer/is_error_comb ),
        .I3(\n_0_d_out_int[32]_i_3 ),
        .O(\n_0_d_out_int[32]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
     \d_out_int[32]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[32] ),
        .I1(\n_0_d_out_int[17]_i_7 ),
        .I2(\txgen/txframer/p_1_in18_in ),
        .I3(\n_0_d_out_int[17]_i_4 ),
        .I4(\n_0_d_out_int[39]_i_5 ),
        .I5(\txgen/txframer/p_2_in21_in ),
        .O(\n_0_d_out_int[32]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF4044)) 
     \d_out_int[32]_i_3 
       (.I0(\n_0_d_out_int[8]_i_5 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[32] ),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\n_0_d_out_int[56]_i_3 ),
        .I4(\n_0_d_out_int[32]_i_4 ),
        .O(\n_0_d_out_int[32]_i_3 ));
LUT6 #(
    .INIT(64'hC0FFC0C0C0EAC0C0)) 
     \d_out_int[32]_i_4 
       (.I0(\txgen/txframer/p_0_in74_in ),
        .I1(\txgen/preamble_reg [24]),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/is_underrun_d1 ),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .I5(\txgen/txframer/last_column_data176_out ),
        .O(\n_0_d_out_int[32]_i_4 ));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
     \d_out_int[33]_i_1 
       (.I0(\n_0_d_out_int[33]_i_2 ),
        .I1(\n_0_d_out_int[33]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[2]_i_2 ),
        .I4(\n_0_d_out_int[17]_i_4 ),
        .I5(\txgen/txframer/last_column_data176_out ),
        .O(\n_0_d_out_int[33]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFF20000)) 
     \d_out_int[33]_i_2 
       (.I0(\n_0_d_out_int[56]_i_3 ),
        .I1(\n_0_d_out_int[56]_i_4 ),
        .I2(\n_0_d_out_int[33]_i_5 ),
        .I3(\n_0_txgen/txframer/d_in_d2_reg[33] ),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .I5(\txgen/txframer/p_0_in74_in ),
        .O(\n_0_d_out_int[33]_i_2 ));
LUT6 #(
    .INIT(64'hEFEFEFEAEAEAEAEA)) 
     \d_out_int[33]_i_3 
       (.I0(\n_0_d_out_int[33]_i_6 ),
        .I1(\txgen/preamble_reg [25]),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/p_0_in64_in ),
        .I4(\txgen/txframer/last_column_data1 ),
        .I5(\txgen/txframer/is_underrun_d1 ),
        .O(\n_0_d_out_int[33]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \d_out_int[33]_i_4 
       (.I0(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I1(\txgen/txframer/p_0_in83_in ),
        .I2(\txgen/txframer/p_0_in80_in ),
        .I3(\txgen/txframer/p_0_in77_in ),
        .I4(\txgen/txframer/p_0_in74_in ),
        .O(\txgen/txframer/last_column_data176_out ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \d_out_int[33]_i_5 
       (.I0(\n_0_d_out_int[2]_i_3 ),
        .I1(\txgen/txframer/p_0_in74_in ),
        .I2(\txgen/txframer/p_0_in77_in ),
        .I3(\txgen/txframer/p_0_in80_in ),
        .I4(\txgen/txframer/p_0_in83_in ),
        .I5(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .O(\n_0_d_out_int[33]_i_5 ));
LUT6 #(
    .INIT(64'h00000F0700000000)) 
     \d_out_int[33]_i_6 
       (.I0(\n_0_d_out_int[17]_i_7 ),
        .I1(\txgen/txframer/p_1_in18_in ),
        .I2(\n_0_d_out_int[17]_i_4 ),
        .I3(\n_0_txgen/txframer/d_in_d2_reg[33] ),
        .I4(\txgen/txframer/p_2_in21_in ),
        .I5(\n_0_d_out_int[39]_i_5 ),
        .O(\n_0_d_out_int[33]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
     \d_out_int[34]_i_1 
       (.I0(\n_0_d_out_int[39]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[34]_i_2 ),
        .I4(\n_0_d_out_int[34]_i_3 ),
        .I5(\n_0_d_out_int[2]_i_5 ),
        .O(\n_0_d_out_int[34]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF000000040000)) 
     \d_out_int[34]_i_2 
       (.I0(\n_0_d_out_int[34]_i_4 ),
        .I1(\n_0_d_out_int[34]_i_5 ),
        .I2(\txgen/txframer/p_2_in21_in ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[34] ),
        .I5(\n_0_d_out_int[9]_i_2 ),
        .O(\n_0_d_out_int[34]_i_2 ));
LUT6 #(
    .INIT(64'hEFEFEFEAEAEAEAEA)) 
     \d_out_int[34]_i_3 
       (.I0(\n_0_d_out_int[34]_i_6 ),
        .I1(\txgen/preamble_reg [26]),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/p_0_in64_in ),
        .I4(\txgen/txframer/last_column_data1 ),
        .I5(\txgen/txframer/p_0_in74_in ),
        .O(\n_0_d_out_int[34]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT4 #(
    .INIT(16'h0440)) 
     \d_out_int[34]_i_4 
       (.I0(\txgen/txframer/crc_pos_d1 [1]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/crc_pos_d1 [0]),
        .O(\n_0_d_out_int[34]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'h00BF)) 
     \d_out_int[34]_i_5 
       (.I0(\txgen/txframer/crc_pos_d1 [2]),
        .I1(\txgen/txframer/crc_pos_d1 [1]),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/p_3_in19_in ),
        .O(\n_0_d_out_int[34]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00150000)) 
     \d_out_int[34]_i_6 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_d_out_int[17]_i_7 ),
        .I2(\txgen/txframer/p_1_in18_in ),
        .I3(\txgen/txframer/p_2_in21_in ),
        .I4(\n_0_d_out_int[39]_i_5 ),
        .I5(\n_0_d_out_int[42]_i_5 ),
        .O(\n_0_d_out_int[34]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFF54FF54FF54)) 
     \d_out_int[35]_i_1 
       (.I0(\n_0_d_out_int[39]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[35]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[35] ),
        .I5(\n_0_d_out_int[39]_i_4 ),
        .O(\n_0_d_out_int[35]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFF80FF80FF80)) 
     \d_out_int[35]_i_2 
       (.I0(\txgen/txframer/p_2_in21_in ),
        .I1(\n_0_d_out_int[39]_i_5 ),
        .I2(\n_0_d_out_int[23]_i_11 ),
        .I3(\n_0_d_out_int[39]_i_6 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [27]),
        .O(\n_0_d_out_int[35]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
     \d_out_int[36]_i_1 
       (.I0(\n_0_d_out_int[39]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[39]_i_4 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[36] ),
        .I5(\n_0_d_out_int[36]_i_2 ),
        .O(\n_0_d_out_int[36]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEEE00000EEE0)) 
     \d_out_int[36]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/p_0_in74_in ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [28]),
        .O(\n_0_d_out_int[36]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
     \d_out_int[37]_i_1 
       (.I0(\n_0_d_out_int[39]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[39]_i_4 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[37] ),
        .I5(\n_0_d_out_int[37]_i_2 ),
        .O(\n_0_d_out_int[37]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEEE00000EEE0)) 
     \d_out_int[37]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/p_0_in74_in ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [29]),
        .O(\n_0_d_out_int[37]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
     \d_out_int[38]_i_1 
       (.I0(\n_0_d_out_int[39]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[39]_i_4 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[38] ),
        .I5(\n_0_d_out_int[38]_i_2 ),
        .O(\n_0_d_out_int[38]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEEE00000EEE0)) 
     \d_out_int[38]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/p_0_in74_in ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [30]),
        .O(\n_0_d_out_int[38]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF54FF54FF54)) 
     \d_out_int[39]_i_1 
       (.I0(\n_0_d_out_int[39]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_2 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\n_0_d_out_int[39]_i_3 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[39] ),
        .I5(\n_0_d_out_int[39]_i_4 ),
        .O(\n_0_d_out_int[39]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \d_out_int[39]_i_2 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/p_0_in74_in ),
        .I2(\txgen/txframer/p_0_in77_in ),
        .I3(\txgen/txframer/p_0_in80_in ),
        .I4(\txgen/txframer/p_0_in83_in ),
        .I5(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .O(\n_0_d_out_int[39]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF80FF80FF80)) 
     \d_out_int[39]_i_3 
       (.I0(\txgen/txframer/p_2_in21_in ),
        .I1(\n_0_d_out_int[39]_i_5 ),
        .I2(\n_0_d_out_int[23]_i_11 ),
        .I3(\n_0_d_out_int[39]_i_6 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [31]),
        .O(\n_0_d_out_int[39]_i_3 ));
LUT6 #(
    .INIT(64'h444F444F444F4444)) 
     \d_out_int[39]_i_4 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_d_out_int[39]_i_7 ),
        .I2(\txgen/txframer/is_start_d1 ),
        .I3(\txgen/txframer/last_column_data176_out ),
        .I4(\txgen/txframer/last_column_data1 ),
        .I5(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[39]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'h50554155)) 
     \d_out_int[39]_i_5 
       (.I0(\txgen/txframer/p_3_in19_in ),
        .I1(\txgen/txframer/crc_pos_d1 [0]),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/crc_insert_d1 ),
        .I4(\txgen/txframer/crc_pos_d1 [1]),
        .O(\n_0_d_out_int[39]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'h32323200)) 
     \d_out_int[39]_i_6 
       (.I0(\txgen/txframer/p_0_in74_in ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[39]_i_6 ));
LUT5 #(
    .INIT(32'h00000020)) 
     \d_out_int[39]_i_7 
       (.I0(\n_0_d_out_int[17]_i_7 ),
        .I1(\txgen/txframer/p_3_in19_in ),
        .I2(\txgen/txframer/p_1_in18_in ),
        .I3(\txgen/txframer/p_2_in21_in ),
        .I4(\txgen/txframer/p_0_in [1]),
        .O(\n_0_d_out_int[39]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
     \d_out_int[3]_i_1 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\n_0_d_out_int[7]_i_2 ),
        .I3(\txgen/txframer/p_67_in ),
        .I4(\n_0_d_out_int[7]_i_4 ),
        .I5(\n_0_d_out_int[3]_i_2 ),
        .O(\n_0_d_out_int[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \d_out_int[3]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[3] ),
        .I1(\n_0_d_out_int[7]_i_6 ),
        .I2(\n_0_d_out_int[7]_i_7 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[19] ),
        .I4(\n_0_d_out_int[7]_i_8 ),
        .I5(\n_0_txgen/txframer/pause_value_held_reg[11] ),
        .O(\n_0_d_out_int[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF54545455)) 
     \d_out_int[40]_i_1 
       (.I0(\n_0_d_out_int[40]_i_2 ),
        .I1(\txgen/txframer/p_0_in71_in ),
        .I2(\txgen/txframer/last_column_data176_out ),
        .I3(\n_0_d_out_int[2]_i_3 ),
        .I4(\n_0_d_out_int[2]_i_2 ),
        .I5(\n_0_d_out_int[40]_i_3 ),
        .O(\n_0_d_out_int[40]_i_1 ));
LUT6 #(
    .INIT(64'hEEFEFEEEFFFFFFFF)) 
     \d_out_int[40]_i_2 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/p_3_in13_in ),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/crc_pos_d1 [1]),
        .I4(\txgen/txframer/crc_pos_d1 [2]),
        .I5(\n_0_d_out_int[40]_i_4 ),
        .O(\n_0_d_out_int[40]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF4044)) 
     \d_out_int[40]_i_3 
       (.I0(\n_0_d_out_int[8]_i_5 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[40] ),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\n_0_d_out_int[56]_i_3 ),
        .I4(\n_0_d_out_int[40]_i_5 ),
        .O(\n_0_d_out_int[40]_i_3 ));
LUT6 #(
    .INIT(64'h32222E2233333F33)) 
     \d_out_int[40]_i_4 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[40] ),
        .I1(\txgen/txframer/p_2_in14_in ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\txgen/txframer/pause_tx_count_d1 [0]),
        .I4(\txgen/txframer/pause_tx_count_d1 [1]),
        .I5(\txgen/txframer/p_1_in12_in ),
        .O(\n_0_d_out_int[40]_i_4 ));
LUT6 #(
    .INIT(64'hFFFF0E0000000E00)) 
     \d_out_int[40]_i_5 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\n_0_d_out_int[41]_i_6 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [32]),
        .O(\n_0_d_out_int[40]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
     \d_out_int[41]_i_1 
       (.I0(\n_0_d_out_int[41]_i_2 ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/preamble_reg [33]),
        .I3(\n_0_d_out_int[41]_i_3 ),
        .I4(\n_0_d_out_int[41]_i_4 ),
        .I5(\n_0_d_out_int[41]_i_5 ),
        .O(\n_0_d_out_int[41]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \d_out_int[41]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[41]_i_2 ));
LUT5 #(
    .INIT(32'h000000AE)) 
     \d_out_int[41]_i_3 
       (.I0(\n_0_d_out_int[2]_i_3 ),
        .I1(\n_0_d_out_int[56]_i_3 ),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\n_0_d_out_int[41]_i_6 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[41]_i_3 ));
LUT5 #(
    .INIT(32'h0000F700)) 
     \d_out_int[41]_i_4 
       (.I0(\txgen/txframer/p_1_in12_in ),
        .I1(\n_0_d_out_int[17]_i_7 ),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[41] ),
        .I3(\n_0_c_pipeline_reg[8][5]_srl10_i_3 ),
        .I4(\n_0_d_out_int[17]_i_4 ),
        .O(\n_0_d_out_int[41]_i_4 ));
LUT6 #(
    .INIT(64'h00000000FFF20000)) 
     \d_out_int[41]_i_5 
       (.I0(\n_0_d_out_int[56]_i_3 ),
        .I1(\n_0_d_out_int[56]_i_4 ),
        .I2(\n_0_d_out_int[33]_i_5 ),
        .I3(\n_0_txgen/txframer/d_in_d2_reg[41] ),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .I5(\txgen/txframer/p_0_in71_in ),
        .O(\n_0_d_out_int[41]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \d_out_int[41]_i_6 
       (.I0(\txgen/txframer/p_0_in83_in ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in74_in ),
        .I3(\txgen/txframer/p_0_in71_in ),
        .I4(\txgen/txframer/p_0_in80_in ),
        .I5(\txgen/txframer/p_0_in77_in ),
        .O(\n_0_d_out_int[41]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
     \d_out_int[42]_i_1 
       (.I0(\n_0_d_out_int[47]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[42]_i_2 ),
        .I4(\n_0_d_out_int[42]_i_3 ),
        .I5(\n_0_d_out_int[2]_i_5 ),
        .O(\n_0_d_out_int[42]_i_1 ));
LUT6 #(
    .INIT(64'h22002F002F002F00)) 
     \d_out_int[42]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[42] ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\n_0_d_out_int[17]_i_4 ),
        .I3(\n_0_c_pipeline_reg[8][5]_srl10_i_3 ),
        .I4(\txgen/txframer/p_1_in12_in ),
        .I5(\n_0_d_out_int[17]_i_7 ),
        .O(\n_0_d_out_int[42]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
     \d_out_int[42]_i_3 
       (.I0(\n_0_d_out_int[9]_i_2 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[42] ),
        .I2(\n_0_d_out_int[42]_i_4 ),
        .I3(\txgen/preamble_reg [34]),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\n_0_d_out_int[42]_i_5 ),
        .O(\n_0_d_out_int[42]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \d_out_int[42]_i_4 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/p_0_in71_in ),
        .I3(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[42]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \d_out_int[42]_i_5 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/last_column_data176_out ),
        .I3(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[42]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFF54FF54FF54)) 
     \d_out_int[43]_i_1 
       (.I0(\n_0_d_out_int[47]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[43]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[43] ),
        .I5(\n_0_d_out_int[47]_i_3 ),
        .O(\n_0_d_out_int[43]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
     \d_out_int[43]_i_2 
       (.I0(\n_0_d_out_int[23]_i_11 ),
        .I1(\n_0_d_out_int[43]_i_3 ),
        .I2(\txgen/txframer/p_2_in14_in ),
        .I3(\txgen/preamble_reg [35]),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\n_0_d_out_int[43]_i_4 ),
        .O(\n_0_d_out_int[43]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h5115)) 
     \d_out_int[43]_i_3 
       (.I0(\txgen/txframer/p_3_in13_in ),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .I3(\txgen/txframer/crc_pos_d1 [2]),
        .O(\n_0_d_out_int[43]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT5 #(
    .INIT(32'h32323200)) 
     \d_out_int[43]_i_4 
       (.I0(\txgen/txframer/p_0_in71_in ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[43]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
     \d_out_int[44]_i_1 
       (.I0(\n_0_d_out_int[47]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[47]_i_3 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[44] ),
        .I5(\n_0_d_out_int[44]_i_2 ),
        .O(\n_0_d_out_int[44]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEEE00000EEE0)) 
     \d_out_int[44]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/p_0_in71_in ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [36]),
        .O(\n_0_d_out_int[44]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
     \d_out_int[45]_i_1 
       (.I0(\n_0_d_out_int[47]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[47]_i_3 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[45] ),
        .I5(\n_0_d_out_int[45]_i_2 ),
        .O(\n_0_d_out_int[45]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEEE00000EEE0)) 
     \d_out_int[45]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/p_0_in71_in ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [37]),
        .O(\n_0_d_out_int[45]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
     \d_out_int[46]_i_1 
       (.I0(\n_0_d_out_int[47]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[47]_i_3 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[46] ),
        .I5(\n_0_d_out_int[46]_i_2 ),
        .O(\n_0_d_out_int[46]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEEE00000EEE0)) 
     \d_out_int[46]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/p_0_in71_in ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [38]),
        .O(\n_0_d_out_int[46]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF545454)) 
     \d_out_int[47]_i_1 
       (.I0(\n_0_d_out_int[47]_i_2 ),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_d_out_int[2]_i_2 ),
        .I3(\n_0_d_out_int[47]_i_3 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[47] ),
        .I5(\n_0_d_out_int[47]_i_4 ),
        .O(\n_0_d_out_int[47]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \d_out_int[47]_i_2 
       (.I0(\txgen/txframer/p_0_in71_in ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/last_column_data176_out ),
        .O(\n_0_d_out_int[47]_i_2 ));
LUT5 #(
    .INIT(32'h444444F4)) 
     \d_out_int[47]_i_3 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_d_out_int[47]_i_5 ),
        .I2(\n_0_d_out_int[9]_i_2 ),
        .I3(\txgen/txframer/last_column_data176_out ),
        .I4(\txgen/txframer/p_0_in71_in ),
        .O(\n_0_d_out_int[47]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFEEE00000EEE0)) 
     \d_out_int[47]_i_4 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/p_0_in71_in ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [39]),
        .O(\n_0_d_out_int[47]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \d_out_int[47]_i_5 
       (.I0(\n_0_d_out_int[17]_i_7 ),
        .I1(\txgen/txframer/p_2_in14_in ),
        .I2(\txgen/txframer/p_1_in12_in ),
        .I3(\txgen/txframer/p_3_in13_in ),
        .I4(\n_0_d_out_int[47]_i_6 ),
        .I5(\n_0_d_out_int[47]_i_7 ),
        .O(\n_0_d_out_int[47]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \d_out_int[47]_i_6 
       (.I0(\txgen/txframer/crc_pos_d1 [1]),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .O(\n_0_d_out_int[47]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \d_out_int[47]_i_7 
       (.I0(\txgen/txframer/crc_insert_d1 ),
        .I1(\txgen/txframer/crc_pos_d1 [1]),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .O(\n_0_d_out_int[47]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF40004040)) 
     \d_out_int[48]_i_1 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_d_out_int[48]_i_2 ),
        .I2(\n_0_d_out_int[48]_i_3 ),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\txgen/txframer/is_error_comb ),
        .I5(\n_0_d_out_int[48]_i_4 ),
        .O(\n_0_d_out_int[48]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'h41055555)) 
     \d_out_int[48]_i_2 
       (.I0(\txgen/txframer/p_3_in7_in ),
        .I1(\txgen/txframer/crc_pos_d1 [0]),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/crc_pos_d1 [1]),
        .I4(\txgen/txframer/crc_insert_d1 ),
        .O(\n_0_d_out_int[48]_i_2 ));
LUT6 #(
    .INIT(64'h0C00FFFF0C00AAAA)) 
     \d_out_int[48]_i_3 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[48] ),
        .I1(\n_0_d_out_int[48]_i_5 ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[0] ),
        .I4(\txgen/txframer/p_2_in8_in ),
        .I5(\n_0_d_out_int[48]_i_6 ),
        .O(\n_0_d_out_int[48]_i_3 ));
LUT5 #(
    .INIT(32'hFFFF4044)) 
     \d_out_int[48]_i_4 
       (.I0(\n_0_d_out_int[8]_i_5 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[48] ),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\n_0_d_out_int[56]_i_3 ),
        .I4(\n_0_d_out_int[48]_i_7 ),
        .O(\n_0_d_out_int[48]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \d_out_int[48]_i_5 
       (.I0(\txgen/txframer/pause_tx_count_d1 [0]),
        .I1(\txgen/txframer/pause_tx_count_d1 [1]),
        .O(\n_0_d_out_int[48]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT4 #(
    .INIT(16'h80FF)) 
     \d_out_int[48]_i_6 
       (.I0(\txgen/txframer/pause_tx_count_d1 [2]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/p_1_in6_in ),
        .O(\n_0_d_out_int[48]_i_6 ));
LUT6 #(
    .INIT(64'hAA33AA30AA33AA00)) 
     \d_out_int[48]_i_7 
       (.I0(\txgen/preamble_reg [40]),
        .I1(\txgen/txframer/is_underrun_d1 ),
        .I2(\txgen/txframer/p_0_in64_in ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/txframer/last_column_data1 ),
        .I5(\txgen/txframer/p_0_in69_in ),
        .O(\n_0_d_out_int[48]_i_7 ));
LUT6 #(
    .INIT(64'hEAFFEAEAEAEAEAEA)) 
     \d_out_int[49]_i_1 
       (.I0(\n_0_d_out_int[49]_i_2 ),
        .I1(\n_0_d_out_int[49]_i_3 ),
        .I2(\n_0_txgen/txframer/pause_source_held_reg[1] ),
        .I3(\txgen/txframer/p_0_in69_in ),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .I5(\n_0_d_out_int[49]_i_4 ),
        .O(\n_0_d_out_int[49]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF11110100)) 
     \d_out_int[49]_i_2 
       (.I0(\txgen/txframer/last_column_data1 ),
        .I1(\n_0_d_out_int[17]_i_4 ),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\n_0_d_out_int[56]_i_3 ),
        .I4(\n_0_d_out_int[2]_i_3 ),
        .I5(\n_0_d_out_int[49]_i_5 ),
        .O(\n_0_d_out_int[49]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \d_out_int[49]_i_3 
       (.I0(\txgen/txframer/p_2_in8_in ),
        .I1(\n_0_d_out_int[48]_i_2 ),
        .I2(\n_0_d_out_int[15]_i_7 ),
        .O(\n_0_d_out_int[49]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \d_out_int[49]_i_4 
       (.I0(\n_0_d_out_int[56]_i_4 ),
        .I1(\n_0_d_out_int[56]_i_3 ),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[49] ),
        .I3(\n_0_d_out_int[2]_i_3 ),
        .I4(\txgen/txframer/last_column_data1 ),
        .O(\n_0_d_out_int[49]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFAAABAAABAAAB)) 
     \d_out_int[49]_i_5 
       (.I0(\n_0_d_out_int[41]_i_2 ),
        .I1(\n_0_d_out_int[17]_i_4 ),
        .I2(\txgen/txframer/p_2_in8_in ),
        .I3(\n_0_d_out_int[49]_i_6 ),
        .I4(\txgen/preamble_reg [41]),
        .I5(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[49]_i_5 ));
LUT6 #(
    .INIT(64'h5777777755555555)) 
     \d_out_int[49]_i_6 
       (.I0(\n_0_d_out_int[48]_i_2 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[49] ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\txgen/txframer/pause_tx_count_d1 [0]),
        .I4(\txgen/txframer/pause_tx_count_d1 [1]),
        .I5(\txgen/txframer/p_1_in6_in ),
        .O(\n_0_d_out_int[49]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
     \d_out_int[4]_i_1 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\n_0_d_out_int[7]_i_2 ),
        .I3(\txgen/txframer/p_67_in ),
        .I4(\n_0_d_out_int[7]_i_4 ),
        .I5(\n_0_d_out_int[4]_i_2 ),
        .O(\n_0_d_out_int[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \d_out_int[4]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[4] ),
        .I1(\n_0_d_out_int[7]_i_6 ),
        .I2(\n_0_d_out_int[7]_i_7 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[20] ),
        .I4(\n_0_d_out_int[7]_i_8 ),
        .I5(\n_0_txgen/txframer/pause_value_held_reg[12] ),
        .O(\n_0_d_out_int[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
     \d_out_int[50]_i_1 
       (.I0(\n_0_d_out_int[7]_i_2 ),
        .I1(\n_0_d_out_int[9]_i_2 ),
        .I2(\n_0_d_out_int[50]_i_2 ),
        .I3(\n_0_d_out_int[55]_i_3 ),
        .I4(\n_0_d_out_int[50]_i_3 ),
        .I5(\n_0_d_out_int[50]_i_4 ),
        .O(\n_0_d_out_int[50]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \d_out_int[50]_i_2 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[50] ),
        .I2(\txgen/txframer/p_2_in8_in ),
        .I3(\n_0_d_out_int[48]_i_2 ),
        .O(\n_0_d_out_int[50]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \d_out_int[50]_i_3 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/last_column_data1 ),
        .O(\n_0_d_out_int[50]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00EC)) 
     \d_out_int[50]_i_4 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_txgen/txframer/d_in_d2_reg[50] ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[50]_i_5 ),
        .I5(\n_0_d_out_int[50]_i_6 ),
        .O(\n_0_d_out_int[50]_i_4 ));
LUT6 #(
    .INIT(64'hFFFF800080008000)) 
     \d_out_int[50]_i_5 
       (.I0(\n_0_d_out_int[15]_i_7 ),
        .I1(\n_0_txgen/txframer/pause_source_held_reg[2] ),
        .I2(\txgen/txframer/p_2_in8_in ),
        .I3(\n_0_d_out_int[48]_i_2 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/preamble_reg [42]),
        .O(\n_0_d_out_int[50]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000111)) 
     \d_out_int[50]_i_6 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/p_2_in8_in ),
        .I2(\n_0_d_out_int[17]_i_7 ),
        .I3(\txgen/txframer/p_1_in6_in ),
        .I4(\n_0_d_out_int[50]_i_7 ),
        .I5(\n_0_d_out_int[50]_i_8 ),
        .O(\n_0_d_out_int[50]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'hDFCCECCC)) 
     \d_out_int[50]_i_7 
       (.I0(\txgen/txframer/crc_pos_d1 [0]),
        .I1(\txgen/txframer/p_3_in7_in ),
        .I2(\txgen/txframer/crc_pos_d1 [1]),
        .I3(\txgen/txframer/crc_insert_d1 ),
        .I4(\txgen/txframer/crc_pos_d1 [2]),
        .O(\n_0_d_out_int[50]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \d_out_int[50]_i_8 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\txgen/txframer/p_0_in69_in ),
        .I3(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[50]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
     \d_out_int[51]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_d_out_int[55]_i_3 ),
        .I3(\n_0_d_out_int[51]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[51] ),
        .I5(\n_0_d_out_int[55]_i_5 ),
        .O(\n_0_d_out_int[51]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \d_out_int[51]_i_2 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[3] ),
        .I1(\n_0_d_out_int[49]_i_3 ),
        .I2(\txgen/preamble_reg [43]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[55]_i_6 ),
        .O(\n_0_d_out_int[51]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
     \d_out_int[52]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_d_out_int[55]_i_3 ),
        .I3(\n_0_d_out_int[52]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[52] ),
        .I5(\n_0_d_out_int[55]_i_5 ),
        .O(\n_0_d_out_int[52]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \d_out_int[52]_i_2 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[4] ),
        .I1(\n_0_d_out_int[49]_i_3 ),
        .I2(\txgen/preamble_reg [44]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[55]_i_6 ),
        .O(\n_0_d_out_int[52]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
     \d_out_int[53]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_d_out_int[55]_i_3 ),
        .I3(\n_0_d_out_int[53]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[53] ),
        .I5(\n_0_d_out_int[55]_i_5 ),
        .O(\n_0_d_out_int[53]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \d_out_int[53]_i_2 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[5] ),
        .I1(\n_0_d_out_int[49]_i_3 ),
        .I2(\txgen/preamble_reg [45]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[55]_i_6 ),
        .O(\n_0_d_out_int[53]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
     \d_out_int[54]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_d_out_int[55]_i_3 ),
        .I3(\n_0_d_out_int[54]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[54] ),
        .I5(\n_0_d_out_int[55]_i_5 ),
        .O(\n_0_d_out_int[54]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \d_out_int[54]_i_2 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[6] ),
        .I1(\n_0_d_out_int[49]_i_3 ),
        .I2(\txgen/preamble_reg [46]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[55]_i_6 ),
        .O(\n_0_d_out_int[54]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
     \d_out_int[55]_i_1 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_d_out_int[55]_i_3 ),
        .I3(\n_0_d_out_int[55]_i_4 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[55] ),
        .I5(\n_0_d_out_int[55]_i_5 ),
        .O(\n_0_d_out_int[55]_i_1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \d_out_int[55]_i_2 
       (.I0(\txgen/txframer/p_0_in69_in ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_d_out_int[17]_i_9 ),
        .O(\txgen/txframer/last_column_data1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF000E0000)) 
     \d_out_int[55]_i_3 
       (.I0(\txgen/ifg_dic_frame ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .I2(\n_0_txgen/jumbo_en_frame_reg ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[56]_i_3 ),
        .I5(\n_0_d_out_int[2]_i_3 ),
        .O(\n_0_d_out_int[55]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \d_out_int[55]_i_4 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[7] ),
        .I1(\n_0_d_out_int[49]_i_3 ),
        .I2(\txgen/preamble_reg [47]),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\n_0_d_out_int[55]_i_6 ),
        .O(\n_0_d_out_int[55]_i_4 ));
LUT6 #(
    .INIT(64'h0404040404FF0404)) 
     \d_out_int[55]_i_5 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\n_0_d_out_int[55]_i_7 ),
        .I2(\txgen/txframer/p_0_in [3]),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .I5(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[55]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'h32323200)) 
     \d_out_int[55]_i_6 
       (.I0(\txgen/txframer/p_0_in69_in ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/last_column_data1 ),
        .I4(\txgen/txframer/p_0_in64_in ),
        .O(\n_0_d_out_int[55]_i_6 ));
LUT6 #(
    .INIT(64'h0004040404040404)) 
     \d_out_int[55]_i_7 
       (.I0(\txgen/txframer/p_3_in7_in ),
        .I1(\txgen/txframer/p_1_in6_in ),
        .I2(\txgen/txframer/p_2_in8_in ),
        .I3(\txgen/txframer/pause_tx_count_d1 [2]),
        .I4(\txgen/txframer/pause_tx_count_d1 [0]),
        .I5(\txgen/txframer/pause_tx_count_d1 [1]),
        .O(\n_0_d_out_int[55]_i_7 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFEFEEEE)) 
     \d_out_int[56]_i_1 
       (.I0(\n_0_d_out_int[56]_i_2 ),
        .I1(\n_0_d_out_int[9]_i_2 ),
        .I2(\n_0_d_out_int[56]_i_3 ),
        .I3(\n_0_d_out_int[56]_i_4 ),
        .I4(\n_0_d_out_int[56]_i_5 ),
        .I5(\n_0_d_out_int[56]_i_6 ),
        .O(\n_0_d_out_int[56]_i_1 ));
LUT6 #(
    .INIT(64'h8F8888888F888F88)) 
     \d_out_int[56]_i_2 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/preamble_reg [48]),
        .I2(\n_0_d_out_int[56]_i_7 ),
        .I3(\n_0_d_out_int[58]_i_4 ),
        .I4(\n_0_d_out_int[56]_i_4 ),
        .I5(\n_0_d_out_int[56]_i_3 ),
        .O(\n_0_d_out_int[56]_i_2 ));
LUT6 #(
    .INIT(64'hEEEEFFFEEEEEEEEE)) 
     \d_out_int[56]_i_3 
       (.I0(n_0_tx_success_i_5),
        .I1(\txgen/mtusize_limit_exceeded ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_is_data_d1[6]_i_2 ),
        .I4(\n_0_is_data_d1[7]_i_3 ),
        .I5(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\n_0_d_out_int[56]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT4 #(
    .INIT(16'hFFF1)) 
     \d_out_int[56]_i_4 
       (.I0(\txgen/ifg_dic_frame ),
        .I1(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .I2(\n_0_txgen/jumbo_en_frame_reg ),
        .I3(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[56]_i_4 ));
LUT5 #(
    .INIT(32'h00000007)) 
     \d_out_int[56]_i_5 
       (.I0(\txgen/txframer/crc_insert_d1 ),
        .I1(\txgen/txframer/crc_pos_d1 [2]),
        .I2(\txgen/txframer/p_2_in ),
        .I3(\txgen/txframer/p_3_in ),
        .I4(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[56]_i_5 ));
LUT6 #(
    .INIT(64'hABBBBBBBAAAAAAAA)) 
     \d_out_int[56]_i_6 
       (.I0(\n_0_d_out_int[2]_i_3 ),
        .I1(\n_0_txgen/txframer/d_in_d2_reg[56] ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .I3(\txgen/txframer/pause_tx_count_d1 [0]),
        .I4(\txgen/txframer/pause_tx_count_d1 [1]),
        .I5(\txgen/txframer/p_1_in4_in ),
        .O(\n_0_d_out_int[56]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFABF)) 
     \d_out_int[56]_i_7 
       (.I0(\n_0_d_out_int[2]_i_3 ),
        .I1(\n_0_txgen/txframer/pause_source_held_reg[8] ),
        .I2(\txgen/txframer/pause_tx_count_d1 [0]),
        .I3(\txgen/txframer/pause_tx_count_d1 [1]),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\txgen/txframer/pause_tx_count_d1 [2]),
        .O(\n_0_d_out_int[56]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
     \d_out_int[57]_i_1 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/is_error_comb ),
        .I2(\n_0_d_out_int[57]_i_2 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/preamble_reg [49]),
        .I5(\n_0_d_out_int[57]_i_3 ),
        .O(\n_0_d_out_int[57]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF001000100010)) 
     \d_out_int[57]_i_2 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/last_column_data1 ),
        .I3(\txgen/txframer/is_underrun_d1 ),
        .I4(\n_0_txgen/txframer/pause_source_held_reg[9] ),
        .I5(\n_0_d_out_int[63]_i_2 ),
        .O(\n_0_d_out_int[57]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF80FF00000000)) 
     \d_out_int[57]_i_3 
       (.I0(\txgen/txframer/pause_tx_count_d1 [2]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/p_1_in4_in ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[57] ),
        .I5(\n_0_d_out_int[57]_i_4 ),
        .O(\n_0_d_out_int[57]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h00000007)) 
     \d_out_int[57]_i_4 
       (.I0(\txgen/txframer/crc_insert_d1 ),
        .I1(\txgen/txframer/crc_pos_d1 [2]),
        .I2(\txgen/txframer/p_2_in ),
        .I3(\txgen/txframer/p_3_in ),
        .I4(\n_0_d_out_int[17]_i_4 ),
        .O(\n_0_d_out_int[57]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
     \d_out_int[58]_i_1 
       (.I0(\txgen/txframer/is_error_comb ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/preamble_reg [50]),
        .I3(\n_0_d_out_int[58]_i_2 ),
        .I4(\n_0_d_out_int[9]_i_2 ),
        .I5(\n_0_d_out_int[58]_i_3 ),
        .O(\n_0_d_out_int[58]_i_1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \d_out_int[58]_i_2 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[10] ),
        .I1(\txgen/txframer/pause_tx_count_d1 [2]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/pause_tx_count_d1 [0]),
        .I4(\txgen/txframer/is_start_d1 ),
        .I5(\n_0_d_out_int[58]_i_4 ),
        .O(\n_0_d_out_int[58]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF80FF00000000)) 
     \d_out_int[58]_i_3 
       (.I0(\txgen/txframer/pause_tx_count_d1 [2]),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/p_1_in4_in ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[58] ),
        .I5(\n_0_d_out_int[56]_i_5 ),
        .O(\n_0_d_out_int[58]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT4 #(
    .INIT(16'h1500)) 
     \d_out_int[58]_i_4 
       (.I0(\txgen/txframer/p_3_in ),
        .I1(\txgen/txframer/crc_pos_d1 [2]),
        .I2(\txgen/txframer/crc_insert_d1 ),
        .I3(\txgen/txframer/p_2_in ),
        .O(\n_0_d_out_int[58]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFF444)) 
     \d_out_int[59]_i_1 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/is_error_comb ),
        .I2(\n_0_d_out_int[63]_i_2 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[11] ),
        .I4(\n_0_d_out_int[59]_i_2 ),
        .O(\n_0_d_out_int[59]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFB8FFB8FFB8)) 
     \d_out_int[59]_i_2 
       (.I0(\txgen/preamble_reg [51]),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/p_0_in64_in ),
        .I3(\n_0_d_out_int[41]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[59] ),
        .I5(\n_0_d_out_int[63]_i_4 ),
        .O(\n_0_d_out_int[59]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
     \d_out_int[5]_i_1 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\n_0_d_out_int[7]_i_2 ),
        .I3(\txgen/txframer/p_67_in ),
        .I4(\n_0_d_out_int[7]_i_4 ),
        .I5(\n_0_d_out_int[5]_i_2 ),
        .O(\n_0_d_out_int[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \d_out_int[5]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[5] ),
        .I1(\n_0_d_out_int[7]_i_6 ),
        .I2(\n_0_d_out_int[7]_i_7 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[21] ),
        .I4(\n_0_d_out_int[7]_i_8 ),
        .I5(\n_0_txgen/txframer/pause_value_held_reg[13] ),
        .O(\n_0_d_out_int[5]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF444)) 
     \d_out_int[60]_i_1 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/is_error_comb ),
        .I2(\n_0_d_out_int[63]_i_2 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[12] ),
        .I4(\n_0_d_out_int[60]_i_2 ),
        .O(\n_0_d_out_int[60]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFB8FFB8FFB8)) 
     \d_out_int[60]_i_2 
       (.I0(\txgen/preamble_reg [52]),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/p_0_in64_in ),
        .I3(\n_0_d_out_int[41]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[60] ),
        .I5(\n_0_d_out_int[63]_i_4 ),
        .O(\n_0_d_out_int[60]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF444)) 
     \d_out_int[61]_i_1 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/is_error_comb ),
        .I2(\n_0_d_out_int[63]_i_2 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[13] ),
        .I4(\n_0_d_out_int[61]_i_2 ),
        .O(\n_0_d_out_int[61]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFB8FFB8FFB8)) 
     \d_out_int[61]_i_2 
       (.I0(\txgen/preamble_reg [53]),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/p_0_in64_in ),
        .I3(\n_0_d_out_int[41]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[61] ),
        .I5(\n_0_d_out_int[63]_i_4 ),
        .O(\n_0_d_out_int[61]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF444)) 
     \d_out_int[62]_i_1 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/is_error_comb ),
        .I2(\n_0_d_out_int[63]_i_2 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[14] ),
        .I4(\n_0_d_out_int[62]_i_2 ),
        .O(\n_0_d_out_int[62]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFB8FFB8FFB8)) 
     \d_out_int[62]_i_2 
       (.I0(\txgen/preamble_reg [54]),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/p_0_in64_in ),
        .I3(\n_0_d_out_int[41]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[62] ),
        .I5(\n_0_d_out_int[63]_i_4 ),
        .O(\n_0_d_out_int[62]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF444)) 
     \d_out_int[63]_i_1 
       (.I0(\n_0_d_out_int[17]_i_4 ),
        .I1(\txgen/txframer/is_error_comb ),
        .I2(\n_0_d_out_int[63]_i_2 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[15] ),
        .I4(\n_0_d_out_int[63]_i_3 ),
        .O(\n_0_d_out_int[63]_i_1 ));
LUT5 #(
    .INIT(32'h002A0000)) 
     \d_out_int[63]_i_2 
       (.I0(\txgen/txframer/p_2_in ),
        .I1(\txgen/txframer/crc_insert_d1 ),
        .I2(\txgen/txframer/crc_pos_d1 [2]),
        .I3(\txgen/txframer/p_3_in ),
        .I4(\n_0_d_out_int[15]_i_7 ),
        .O(\n_0_d_out_int[63]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFB8FFB8FFB8)) 
     \d_out_int[63]_i_3 
       (.I0(\txgen/preamble_reg [55]),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\txgen/txframer/p_0_in64_in ),
        .I3(\n_0_d_out_int[41]_i_2 ),
        .I4(\n_0_txgen/txframer/d_in_d2_reg[63] ),
        .I5(\n_0_d_out_int[63]_i_4 ),
        .O(\n_0_d_out_int[63]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h08888888)) 
     \d_out_int[63]_i_4 
       (.I0(\n_0_d_out_int[57]_i_4 ),
        .I1(\txgen/txframer/p_1_in4_in ),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/pause_tx_count_d1 [0]),
        .I4(\txgen/txframer/pause_tx_count_d1 [2]),
        .O(\n_0_d_out_int[63]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
     \d_out_int[6]_i_1 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\n_0_d_out_int[7]_i_2 ),
        .I3(\txgen/txframer/p_67_in ),
        .I4(\n_0_d_out_int[7]_i_4 ),
        .I5(\n_0_d_out_int[6]_i_2 ),
        .O(\n_0_d_out_int[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \d_out_int[6]_i_2 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[6] ),
        .I1(\n_0_d_out_int[7]_i_6 ),
        .I2(\n_0_d_out_int[7]_i_7 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[22] ),
        .I4(\n_0_d_out_int[7]_i_8 ),
        .I5(\n_0_txgen/txframer/pause_value_held_reg[14] ),
        .O(\n_0_d_out_int[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
     \d_out_int[7]_i_1 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/txframer/is_start_d1 ),
        .I2(\n_0_d_out_int[7]_i_2 ),
        .I3(\txgen/txframer/p_67_in ),
        .I4(\n_0_d_out_int[7]_i_4 ),
        .I5(\n_0_d_out_int[7]_i_5 ),
        .O(\n_0_d_out_int[7]_i_1 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \d_out_int[7]_i_10 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/pause_tx_count_d1 [2]),
        .I2(\n_0_d_out_int[1]_i_8 ),
        .I3(\n_0_d_out_int[17]_i_9 ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I5(\n_0_d_out_int[2]_i_9 ),
        .O(\n_0_d_out_int[7]_i_10 ));
LUT6 #(
    .INIT(64'hF4F4FFFFF4F4FFF4)) 
     \d_out_int[7]_i_2 
       (.I0(\n_0_d_out_int[56]_i_4 ),
        .I1(\n_0_d_out_int[56]_i_3 ),
        .I2(\txgen/txframer/is_underrun_d1 ),
        .I3(\txgen/txframer/error_reg ),
        .I4(\txgen/ifg_dic_frame ),
        .I5(\txgen/txframer/is_error_d1 ),
        .O(\n_0_d_out_int[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \d_out_int[7]_i_3 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .O(\txgen/txframer/p_67_in ));
LUT6 #(
    .INIT(64'hEFE0EFEFEFE0EFE0)) 
     \d_out_int[7]_i_4 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I3(\n_0_d_out_int[2]_i_3 ),
        .I4(\n_0_d_out_int[56]_i_4 ),
        .I5(\n_0_d_out_int[56]_i_3 ),
        .O(\n_0_d_out_int[7]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \d_out_int[7]_i_5 
       (.I0(\n_0_txgen/txframer/d_in_d2_reg[7] ),
        .I1(\n_0_d_out_int[7]_i_6 ),
        .I2(\n_0_d_out_int[7]_i_7 ),
        .I3(\n_0_txgen/txframer/pause_source_held_reg[23] ),
        .I4(\n_0_d_out_int[7]_i_8 ),
        .I5(\n_0_txgen/txframer/pause_value_held_reg[15] ),
        .O(\n_0_d_out_int[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h0000EEFE)) 
     \d_out_int[7]_i_6 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_d_out_int[7]_i_9 ),
        .I3(\txgen/txframer/d_out_int2 ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_d_out_int[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \d_out_int[7]_i_7 
       (.I0(\n_0_d_out_int[7]_i_10 ),
        .I1(\txgen/txframer/pause_tx_count_d1 [0]),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .O(\n_0_d_out_int[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \d_out_int[7]_i_8 
       (.I0(\n_0_d_out_int[7]_i_10 ),
        .I1(\txgen/txframer/pause_tx_count_d1 [1]),
        .I2(\txgen/txframer/pause_tx_count_d1 [0]),
        .O(\n_0_d_out_int[7]_i_8 ));
LUT6 #(
    .INIT(64'h0002020202020202)) 
     \d_out_int[7]_i_9 
       (.I0(\n_0_txgen/txframer/is_data_d1_reg[0] ),
        .I1(\n_0_txgen/txframer/is_pad_d1_reg[0] ),
        .I2(\n_0_txgen/txframer/is_pause_d1_reg[0] ),
        .I3(\txgen/txframer/pause_tx_count_d1 [2]),
        .I4(\txgen/txframer/pause_tx_count_d1 [0]),
        .I5(\txgen/txframer/pause_tx_count_d1 [1]),
        .O(\n_0_d_out_int[7]_i_9 ));
LUT5 #(
    .INIT(32'hFFFF00FD)) 
     \d_out_int[8]_i_1 
       (.I0(\txgen/txframer/is_error_comb ),
        .I1(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I2(\txgen/txframer/p_0_in83_in ),
        .I3(\n_0_d_out_int[8]_i_2 ),
        .I4(\n_0_d_out_int[8]_i_3 ),
        .O(\n_0_d_out_int[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBAAABFAA)) 
     \d_out_int[8]_i_2 
       (.I0(\n_0_d_out_int[10]_i_4 ),
        .I1(\n_0_txgen/txframer/pause_value_held_reg[0] ),
        .I2(\txgen/txframer/pause_tx_count_d1 [0]),
        .I3(\txgen/txframer/p_2_in39_in ),
        .I4(\n_0_txgen/txframer/pause_source_held_reg[24] ),
        .I5(\n_0_d_out_int[8]_i_4 ),
        .O(\n_0_d_out_int[8]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF4044)) 
     \d_out_int[8]_i_3 
       (.I0(\n_0_d_out_int[8]_i_5 ),
        .I1(\txgen/txframer/p_1_in [0]),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\n_0_d_out_int[56]_i_3 ),
        .I4(\n_0_d_out_int[8]_i_6 ),
        .O(\n_0_d_out_int[8]_i_3 ));
LUT6 #(
    .INIT(64'h0404040404444444)) 
     \d_out_int[8]_i_4 
       (.I0(\txgen/txframer/p_1_in [0]),
        .I1(\txgen/txframer/p_1_in37_in ),
        .I2(\txgen/txframer/pause_tx_count_d1 [1]),
        .I3(\txgen/txframer/pause_tx_count_d1 [2]),
        .I4(\txgen/txframer/pause_tx_count_d1 [0]),
        .I5(\txgen/txframer/p_2_in39_in ),
        .O(\n_0_d_out_int[8]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFFFF1)) 
     \d_out_int[8]_i_5 
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_d_out_int[2]_i_3 ),
        .I3(\txgen/txframer/is_underrun_d1 ),
        .I4(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[8]_i_5 ));
LUT6 #(
    .INIT(64'h88F888F888F88888)) 
     \d_out_int[8]_i_6 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/preamble_reg [0]),
        .I2(\n_0_d_out_int[9]_i_2 ),
        .I3(\txgen/txframer/is_underrun_d1 ),
        .I4(\txgen/txframer/p_0_in83_in ),
        .I5(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .O(\n_0_d_out_int[8]_i_6 ));
LUT5 #(
    .INIT(32'hFFFFFF40)) 
     \d_out_int[9]_i_1 
       (.I0(\txgen/txframer/p_0_in83_in ),
        .I1(\n_0_d_out_int[9]_i_2 ),
        .I2(\n_0_d_out_int[9]_i_3 ),
        .I3(\n_0_d_out_int[9]_i_4 ),
        .I4(\n_0_d_out_int[9]_i_5 ),
        .O(\n_0_d_out_int[9]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \d_out_int[9]_i_2 
       (.I0(\txgen/txframer/last_column_data1 ),
        .I1(\txgen/txframer/p_0_in64_in ),
        .I2(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[9]_i_2 ));
LUT5 #(
    .INIT(32'hFEFFFEFE)) 
     \d_out_int[9]_i_3 
       (.I0(\txgen/txframer/p_1_in [1]),
        .I1(\n_0_d_out_int[2]_i_3 ),
        .I2(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I3(\n_0_d_out_int[56]_i_4 ),
        .I4(\n_0_d_out_int[56]_i_3 ),
        .O(\n_0_d_out_int[9]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
     \d_out_int[9]_i_4 
       (.I0(\n_0_txgen/txframer/pause_value_held_reg[1] ),
        .I1(\n_0_d_out_int[9]_i_6 ),
        .I2(\n_0_d_out_int[41]_i_2 ),
        .I3(\txgen/txframer/is_start_d1 ),
        .I4(\txgen/preamble_reg [1]),
        .I5(\n_0_d_out_int[9]_i_7 ),
        .O(\n_0_d_out_int[9]_i_4 ));
LUT6 #(
    .INIT(64'h00000000000000AE)) 
     \d_out_int[9]_i_5 
       (.I0(\n_0_d_out_int[2]_i_3 ),
        .I1(\n_0_d_out_int[56]_i_3 ),
        .I2(\n_0_d_out_int[56]_i_4 ),
        .I3(\txgen/txframer/p_0_in83_in ),
        .I4(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .I5(\txgen/txframer/is_start_d1 ),
        .O(\n_0_d_out_int[9]_i_5 ));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \d_out_int[9]_i_6 
       (.I0(\n_0_d_out_int[9]_i_8 ),
        .I1(\n_0_d_out_int[17]_i_9 ),
        .I2(\n_0_d_out_int[1]_i_8 ),
        .I3(\txgen/txframer/pause_tx_count_d1 [1]),
        .I4(\txgen/txframer/pause_tx_count_d1 [0]),
        .I5(\n_0_d_out_int[15]_i_6 ),
        .O(\n_0_d_out_int[9]_i_6 ));
LUT6 #(
    .INIT(64'h888888888F8F8F88)) 
     \d_out_int[9]_i_7 
       (.I0(\n_0_txgen/txframer/pause_source_held_reg[25] ),
        .I1(\n_0_d_out_int[15]_i_11 ),
        .I2(\n_0_d_out_int[15]_i_9 ),
        .I3(\txgen/txframer/p_1_in [1]),
        .I4(\n_0_d_out_int[15]_i_10 ),
        .I5(\txgen/txframer/p_2_in39_in ),
        .O(\n_0_d_out_int[9]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \d_out_int[9]_i_8 
       (.I0(\txgen/txframer/is_start_d1 ),
        .I1(\txgen/txframer/p_0_in64_in ),
        .I2(\txgen/txframer/pause_tx_count_d1 [2]),
        .O(\n_0_d_out_int[9]_i_8 ));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[0]_i_1 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[0] ),
        .I1(\n_0_data_avail_reg[7]_i_2 ),
        .I2(tx_axis_tkeep[0]),
        .I3(\n_0_data_avail_reg[7]_i_3 ),
        .O(\txgen/data_avail [0]));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[1]_i_1 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[1] ),
        .I1(\n_0_data_avail_reg[7]_i_2 ),
        .I2(tx_axis_tkeep[1]),
        .I3(\n_0_data_avail_reg[7]_i_3 ),
        .O(\txgen/data_avail [1]));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[2]_i_1 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[2] ),
        .I1(\n_0_data_avail_reg[7]_i_2 ),
        .I2(tx_axis_tkeep[2]),
        .I3(\n_0_data_avail_reg[7]_i_3 ),
        .O(\txgen/data_avail [2]));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[3]_i_1 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[3] ),
        .I1(\n_0_data_avail_reg[7]_i_2 ),
        .I2(tx_axis_tkeep[3]),
        .I3(\n_0_data_avail_reg[7]_i_3 ),
        .O(\txgen/data_avail [3]));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[4]_i_1 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[4] ),
        .I1(\n_0_data_avail_reg[7]_i_2 ),
        .I2(tx_axis_tkeep[4]),
        .I3(\n_0_data_avail_reg[7]_i_3 ),
        .O(\txgen/data_avail [4]));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[5]_i_1 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[5] ),
        .I1(\n_0_data_avail_reg[7]_i_2 ),
        .I2(tx_axis_tkeep[5]),
        .I3(\n_0_data_avail_reg[7]_i_3 ),
        .O(\txgen/data_avail [5]));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[6]_i_1 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[6] ),
        .I1(\n_0_data_avail_reg[7]_i_2 ),
        .I2(tx_axis_tkeep[6]),
        .I3(\n_0_data_avail_reg[7]_i_3 ),
        .O(\txgen/data_avail [6]));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[7]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/p_0_in8_in ),
        .I1(\n_0_data_avail_reg[7]_i_2 ),
        .I2(tx_axis_tkeep[7]),
        .I3(\n_0_data_avail_reg[7]_i_3 ),
        .O(\txgen/data_avail [7]));
LUT4 #(
    .INIT(16'hF888)) 
     \data_avail_reg[7]_i_2 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(n_0_axi_eof_reg_i_2),
        .I2(tx_axis_tvalid),
        .I3(\n_0_if_byte_counter[4]_i_2 ),
        .O(\n_0_data_avail_reg[7]_i_2 ));
LUT6 #(
    .INIT(64'h4004404440444044)) 
     \data_avail_reg[7]_i_3 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I1(tx_axis_tvalid),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I4(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I5(\n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg ),
        .O(\n_0_data_avail_reg[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \data_bytes_ctrl[0]_i_1 
       (.I0(\rxgen/length_type [2]),
        .I1(\rxgen/length_type [1]),
        .I2(\rxgen/length_type [0]),
        .O(\n_0_data_bytes_ctrl[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \data_bytes_ctrl[1]_i_1 
       (.I0(\rxgen/length_type [2]),
        .I1(\rxgen/length_type [1]),
        .O(\n_0_data_bytes_ctrl[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hCB)) 
     \data_bytes_ctrl[2]_i_1 
       (.I0(\rxgen/length_type [0]),
        .I1(\rxgen/length_type [2]),
        .I2(\rxgen/length_type [1]),
        .O(\n_0_data_bytes_ctrl[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \data_bytes_ctrl[3]_i_1 
       (.I0(\rxgen/length_type [2]),
        .I1(\rxgen/length_type [1]),
        .O(\n_0_data_bytes_ctrl[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'h83)) 
     \data_bytes_ctrl[4]_i_1 
       (.I0(\rxgen/length_type [0]),
        .I1(\rxgen/length_type [2]),
        .I2(\rxgen/length_type [1]),
        .O(\n_0_data_bytes_ctrl[4]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \data_bytes_ctrl[5]_i_1 
       (.I0(\rxgen/length_type [2]),
        .I1(\rxgen/length_type [1]),
        .O(\n_0_data_bytes_ctrl[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \data_bytes_ctrl[6]_i_1 
       (.I0(\rxgen/length_type [1]),
        .I1(\rxgen/length_type [0]),
        .I2(\rxgen/length_type [2]),
        .O(\n_0_data_bytes_ctrl[6]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEAEA)) 
     \data_bytes_valid[0]_i_1 
       (.I0(\rxgen/address_decoding/frame_start_reg2 ),
        .I1(\rxgen/decode/p_1_in ),
        .I2(\n_0_rxgen/decode/data_bytes_valid_reg[0] ),
        .I3(\n_0_rxgen/decode/data_bytes_ctrl_reg[0] ),
        .I4(\rxgen/decode/less_than_2bytes ),
        .I5(\rxgen/data_length_match ),
        .O(\rxgen/decode/p_14_out [0]));
LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEAEA)) 
     \data_bytes_valid[1]_i_1 
       (.I0(\rxgen/address_decoding/frame_start_reg2 ),
        .I1(\rxgen/decode/p_1_in ),
        .I2(\n_0_rxgen/decode/data_bytes_valid_reg[1] ),
        .I3(\n_0_rxgen/decode/data_bytes_ctrl_reg[1] ),
        .I4(\rxgen/decode/less_than_2bytes ),
        .I5(\rxgen/data_length_match ),
        .O(\rxgen/decode/p_14_out [1]));
LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEAEA)) 
     \data_bytes_valid[2]_i_1 
       (.I0(\rxgen/address_decoding/frame_start_reg2 ),
        .I1(\rxgen/decode/p_1_in ),
        .I2(\n_0_rxgen/decode/data_bytes_valid_reg[2] ),
        .I3(\n_0_rxgen/decode/data_bytes_ctrl_reg[2] ),
        .I4(\rxgen/decode/less_than_2bytes ),
        .I5(\rxgen/data_length_match ),
        .O(\rxgen/decode/p_14_out [2]));
LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEAEA)) 
     \data_bytes_valid[3]_i_1 
       (.I0(\rxgen/address_decoding/frame_start_reg2 ),
        .I1(\rxgen/decode/p_1_in ),
        .I2(\n_0_rxgen/decode/data_bytes_valid_reg[3] ),
        .I3(\rxgen/decode/p_7_in ),
        .I4(\rxgen/decode/less_than_2bytes ),
        .I5(\rxgen/data_length_match ),
        .O(\rxgen/decode/p_14_out [3]));
LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEAEA)) 
     \data_bytes_valid[4]_i_1 
       (.I0(\rxgen/address_decoding/frame_start_reg2 ),
        .I1(\rxgen/decode/p_1_in ),
        .I2(\n_0_rxgen/decode/data_bytes_valid_reg[4] ),
        .I3(\n_0_rxgen/decode/data_bytes_ctrl_reg[4] ),
        .I4(\rxgen/decode/less_than_2bytes ),
        .I5(\rxgen/data_length_match ),
        .O(\rxgen/decode/p_14_out [4]));
LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEAEA)) 
     \data_bytes_valid[5]_i_1 
       (.I0(\rxgen/address_decoding/frame_start_reg2 ),
        .I1(\rxgen/decode/p_1_in ),
        .I2(\n_0_rxgen/decode/data_bytes_valid_reg[5] ),
        .I3(\n_0_rxgen/decode/data_bytes_ctrl_reg[5] ),
        .I4(\rxgen/decode/less_than_2bytes ),
        .I5(\rxgen/data_length_match ),
        .O(\rxgen/decode/p_14_out [5]));
LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEAEA)) 
     \data_bytes_valid[6]_i_1 
       (.I0(\rxgen/address_decoding/frame_start_reg2 ),
        .I1(\rxgen/decode/p_1_in ),
        .I2(\n_0_rxgen/decode/data_bytes_valid_reg[6] ),
        .I3(\n_0_rxgen/decode/data_bytes_ctrl_reg[6] ),
        .I4(\rxgen/decode/less_than_2bytes ),
        .I5(\rxgen/data_length_match ),
        .O(\rxgen/decode/p_14_out [6]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT4 #(
    .INIT(16'hABAA)) 
     \data_bytes_valid[7]_i_1 
       (.I0(\rxgen/address_decoding/frame_start_reg2 ),
        .I1(\rxgen/decode/less_than_2bytes ),
        .I2(\rxgen/data_length_match ),
        .I3(\rxgen/decode/p_1_in ),
        .O(\rxgen/decode/p_14_out [7]));
LUT2 #(
    .INIT(4'hB)) 
     \data_valid[7]_i_2 
       (.I0(\rxgen/rx_lt_disable_held ),
        .I1(\rxgen/padded_frame ),
        .O(\n_0_data_valid[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \data_valid[7]_i_3 
       (.I0(\rxgen/decode/preserve_preamble_reg3 ),
        .I1(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\rxgen/decode/data_valid0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
     \decode/data_valid[0]_i_1 
       (.I0(\n_0_rxgen/decode/data_bytes_valid_reg[0] ),
        .I1(\n_0_data_valid[7]_i_2 ),
        .I2(\n_0_rxgen/decode/crc_bytes_valid_reg[0] ),
        .I3(\n_0_rxgen/inband_fcs_en_held_reg ),
        .I4(\n_0_rxgen/decode/full_bytes_valid_reg[0] ),
        .I5(\rxgen/decode/data_valid0 ),
        .O(\n_0_decode/data_valid[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
     \decode/data_valid[1]_i_1 
       (.I0(\n_0_rxgen/decode/data_bytes_valid_reg[1] ),
        .I1(\n_0_data_valid[7]_i_2 ),
        .I2(\rxgen/decode/p_5_in35_in ),
        .I3(\n_0_rxgen/inband_fcs_en_held_reg ),
        .I4(\rxgen/decode/p_1_in11_in ),
        .I5(\rxgen/decode/data_valid0 ),
        .O(\n_0_decode/data_valid[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
     \decode/data_valid[2]_i_1 
       (.I0(\n_0_rxgen/decode/data_bytes_valid_reg[2] ),
        .I1(\n_0_data_valid[7]_i_2 ),
        .I2(\rxgen/decode/p_6_in38_in ),
        .I3(\n_0_rxgen/inband_fcs_en_held_reg ),
        .I4(\rxgen/decode/p_2_in ),
        .I5(\rxgen/decode/data_valid0 ),
        .O(\n_0_decode/data_valid[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
     \decode/data_valid[3]_i_1 
       (.I0(\n_0_rxgen/decode/data_bytes_valid_reg[3] ),
        .I1(\n_0_data_valid[7]_i_2 ),
        .I2(\rxgen/decode/p_7_in41_in ),
        .I3(\n_0_rxgen/inband_fcs_en_held_reg ),
        .I4(\rxgen/decode/p_3_in ),
        .I5(\rxgen/decode/data_valid0 ),
        .O(\n_0_decode/data_valid[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
     \decode/data_valid[4]_i_1 
       (.I0(\n_0_rxgen/decode/data_bytes_valid_reg[4] ),
        .I1(\n_0_data_valid[7]_i_2 ),
        .I2(\rxgen/decode/p_8_in55_in ),
        .I3(\n_0_rxgen/inband_fcs_en_held_reg ),
        .I4(\rxgen/decode/p_4_in18_in ),
        .I5(\rxgen/decode/data_valid0 ),
        .O(\n_0_decode/data_valid[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
     \decode/data_valid[5]_i_1 
       (.I0(\n_0_rxgen/decode/data_bytes_valid_reg[5] ),
        .I1(\n_0_data_valid[7]_i_2 ),
        .I2(\rxgen/decode/p_10_in57_in ),
        .I3(\n_0_rxgen/inband_fcs_en_held_reg ),
        .I4(\rxgen/decode/p_5_in ),
        .I5(\rxgen/decode/data_valid0 ),
        .O(\n_0_decode/data_valid[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
     \decode/data_valid[6]_i_1 
       (.I0(\n_0_rxgen/decode/data_bytes_valid_reg[6] ),
        .I1(\n_0_data_valid[7]_i_2 ),
        .I2(\n_0_rxgen/decode/crc_bytes_valid_reg[6] ),
        .I3(\n_0_rxgen/inband_fcs_en_held_reg ),
        .I4(\rxgen/decode/p_6_in23_in ),
        .I5(\rxgen/decode/data_valid0 ),
        .O(\n_0_decode/data_valid[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
     \decode/data_valid[7]_i_1 
       (.I0(\rxgen/decode/p_1_in ),
        .I1(\n_0_data_valid[7]_i_2 ),
        .I2(\rxgen/decode/p_2_in34_in ),
        .I3(\n_0_rxgen/inband_fcs_en_held_reg ),
        .I4(\rxgen/decode/p_0_in10_in ),
        .I5(\rxgen/decode/data_valid0 ),
        .O(\n_0_decode/data_valid[7]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000ABAA)) 
     \decode/exceed_18bytes_i_1 
       (.I0(\rxgen/exceed_18bytes ),
        .I1(\rxgen/rxc_sync [0]),
        .I2(\rxgen/rxc_sync [1]),
        .I3(\rxgen/address_decoding/frame_start_reg2 ),
        .I4(\rxgen/frame_start ),
        .I5(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_decode/exceed_18bytes_i_1 ));
LUT5 #(
    .INIT(32'h000000BA)) 
     \decode/exceed_length_type_i_1 
       (.I0(\rxgen/exceed_length_type ),
        .I1(\n_0_dest_add[0]_i_2 ),
        .I2(\rxgen/decode/start_flag_reg1 ),
        .I3(\rxgen/frame_start ),
        .I4(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_decode/exceed_length_type_i_1 ));
LUT4 #(
    .INIT(16'h000E)) 
     \decode/exceed_min_length_i_1 
       (.I0(\rxgen/exceed_min_length ),
        .I1(\rxgen/frame_counter [6]),
        .I2(\rxgen/frame_start ),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_decode/exceed_min_length_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \decode/number_of_bytes[3]_i_1 
       (.I0(\rxgen/decode/p_0_in10_in ),
        .I1(\rxgen/address_decoding/end_of_frame_reg ),
        .I2(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_decode/number_of_bytes[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \decode/stats_length[0]_i_1 
       (.I0(\n_0_rxgen/decode/terminate_control_reg[0] ),
        .I1(\rxgen/end_of_frame ),
        .I2(\rxgen/stop_wrap_around ),
        .O(\n_0_decode/stats_length[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \decode/stats_length[1]_i_1 
       (.I0(\n_0_rxgen/decode/terminate_control_reg[1] ),
        .I1(\rxgen/end_of_frame ),
        .I2(\rxgen/stop_wrap_around ),
        .O(\n_0_decode/stats_length[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \decode/stats_length[2]_i_1 
       (.I0(\n_0_rxgen/decode/terminate_control_reg[2] ),
        .I1(\rxgen/end_of_frame ),
        .I2(\rxgen/stop_wrap_around ),
        .O(\n_0_decode/stats_length[2]_i_1 ));
LUT4 #(
    .INIT(16'h000E)) 
     \decode/stop_wrap_around_i_1 
       (.I0(\rxgen/stop_wrap_around ),
        .I1(\rxgen/frame_counter [15]),
        .I2(\rxgen/frame_start ),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_decode/stop_wrap_around_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT5 #(
    .INIT(32'h000000FE)) 
     \decode/terminate_control[2]_i_1 
       (.I0(\n_0_terminate_control[1]_i_5 ),
        .I1(\n_0_terminate_control[1]_i_3 ),
        .I2(\n_0_terminate_control[1]_i_4 ),
        .I3(\n_0_terminate_control[1]_i_6 ),
        .I4(\n_0_terminate_control[1]_i_2 ),
        .O(\n_0_decode/terminate_control[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000001055550010)) 
     deferring_q_i_1
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(n_0_deferring_q_i_2),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/state_in_frame ),
        .I5(n_0_deferring_q_i_3),
        .O(n_0_deferring_q_i_1));
LUT6 #(
    .INIT(64'h0000000000000111)) 
     deferring_q_i_2
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7] ),
        .I2(\txgen/tx_controller_inst/start_align_current ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/flip_save ),
        .I4(\n_0_count[7]_i_10 ),
        .I5(n_0_deferring_q_i_4),
        .O(n_0_deferring_q_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8808)) 
     deferring_q_i_3
       (.I0(\n_4_count_reg[7]_i_4 ),
        .I1(\n_0_FSM_onehot_state[15]_i_20 ),
        .I2(\n_4_count_reg[0]_i_2 ),
        .I3(n_0_deferring_q_i_5),
        .I4(\n_0_state[2]_i_4 ),
        .I5(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .O(n_0_deferring_q_i_3));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     deferring_q_i_4
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6] ),
        .O(n_0_deferring_q_i_4));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT2 #(
    .INIT(4'h7)) 
     deferring_q_i_5
       (.I0(\txgen/tx_controller_inst/start_align_current ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .O(n_0_deferring_q_i_5));
LUT2 #(
    .INIT(4'h2)) 
     \dest_add[0]_i_1 
       (.I0(\rxgen/rxd_sync [0]),
        .I1(\n_0_dest_add[0]_i_2 ),
        .O(\rxgen/decode/p_1_out ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \dest_add[0]_i_2 
       (.I0(\rxgen/rxc_sync [5]),
        .I1(\rxgen/rxc_sync [4]),
        .I2(\rxgen/rxc_sync [2]),
        .I3(\rxgen/rxc_sync [3]),
        .I4(\rxgen/rxc_sync [0]),
        .I5(\rxgen/rxc_sync [1]),
        .O(\n_0_dest_add[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT5 #(
    .INIT(32'h8BFFB800)) 
     \detect_link_fail/seq_cnt[0]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[0] ),
        .I1(\n_0_seq_cnt[2]_i_3 ),
        .I2(\rsgen/in [0]),
        .I3(\n_0_seq_cnt[2]_i_4 ),
        .I4(\rsgen/detect_link_fail/seq_cnt_reg [0]),
        .O(\n_0_detect_link_fail/seq_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'h8BB8FFFFB88B0000)) 
     \detect_link_fail/seq_cnt[1]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[1] ),
        .I1(\n_0_seq_cnt[2]_i_3 ),
        .I2(\n_0_seq_cnt[2]_i_2 ),
        .I3(\rsgen/in [1]),
        .I4(\n_0_seq_cnt[2]_i_4 ),
        .I5(\rsgen/detect_link_fail/seq_cnt_reg [1]),
        .O(\n_0_detect_link_fail/seq_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'h002BFFFF00D40000)) 
     \detect_link_fail/seq_cnt[2]_i_1 
       (.I0(\n_0_seq_cnt[2]_i_2 ),
        .I1(\rsgen/in [1]),
        .I2(\rsgen/detect_link_fail/seq_cnt_reg [1]),
        .I3(\n_0_seq_cnt[2]_i_3 ),
        .I4(\n_0_seq_cnt[2]_i_4 ),
        .I5(\rsgen/detect_link_fail/seq_cnt_reg [2]),
        .O(\n_0_detect_link_fail/seq_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \detect_link_fail/seq_type_lower[0]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/rxd_reg_reg[24] ),
        .I1(\n_0_rsgen/detect_link_fail/stage2_reg ),
        .I2(\n_0_rsgen/detect_link_fail/stage1_reg ),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_detect_link_fail/seq_type_lower[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \detect_link_fail/seq_type_lower[1]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/rxd_reg_reg[25] ),
        .I1(\n_0_rsgen/detect_link_fail/stage2_reg ),
        .I2(\n_0_rsgen/detect_link_fail/stage1_reg ),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_detect_link_fail/seq_type_lower[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \detect_link_fail/seq_type_upper[0]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/rxd_reg_reg[56] ),
        .I1(\rsgen/detect_link_fail/stage2 ),
        .I2(\rsgen/detect_link_fail/stage1 ),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_detect_link_fail/seq_type_upper[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \detect_link_fail/seq_type_upper[1]_i_1 
       (.I0(\n_0_rsgen/detect_link_fail/rxd_reg_reg[57] ),
        .I1(\rsgen/detect_link_fail/stage2 ),
        .I2(\rsgen/detect_link_fail/stage1 ),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_detect_link_fail/seq_type_upper[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT5 #(
    .INIT(32'h000000FE)) 
     \detect_link_fail/sm_active_i_1 
       (.I0(\rsgen/detect_link_fail/seq_upper_reg__0 ),
        .I1(\rsgen/detect_link_fail/seq_lower_reg__0 ),
        .I2(\rsgen/detect_link_fail/sm_active ),
        .I3(n_0_sm_active_i_2),
        .I4(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_detect_link_fail/sm_active_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'h4454)) 
     enable_shift8_i_1
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg__0 ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift80 ));
LUT4 #(
    .INIT(16'h4000)) 
     end_of_padding_i_1
       (.I0(\rxgen/frame_counter [15]),
        .I1(\rxgen/frame_counter [5]),
        .I2(n_0_end_of_padding_i_2),
        .I3(n_0_end_of_padding_i_3),
        .O(\rxgen/decode/end_of_padding ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     end_of_padding_i_2
       (.I0(\rxgen/frame_counter [11]),
        .I1(\rxgen/frame_counter [9]),
        .I2(\rxgen/frame_counter [12]),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I4(\rxgen/frame_counter [14]),
        .I5(\rxgen/frame_counter [13]),
        .O(n_0_end_of_padding_i_2));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     end_of_padding_i_3
       (.I0(\rxgen/frame_counter [3]),
        .I1(\rxgen/frame_counter [4]),
        .I2(\rxgen/frame_counter [8]),
        .I3(\rxgen/frame_counter [10]),
        .I4(\rxgen/frame_counter [7]),
        .I5(\rxgen/frame_counter [6]),
        .O(n_0_end_of_padding_i_3));
LUT6 #(
    .INIT(64'h0000000066666066)) 
     eof_during_pad_i_2
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I2(\txgen/tx_controller_inst/data_avail_muxed ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .O(\txgen/tx_controller_inst/ifg_control_inst/eof_during_pad0 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'h000000D0)) 
     eof_min_length_inband_frame_i_1
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .O(\txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame0 ));
LUT6 #(
    .INIT(64'h6060606000606060)) 
     eof_underrun_i_1
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I2(\txgen/underrun ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .O(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun0 ));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \error_code_reg[0]_i_1 
       (.I0(\rxgen/rxd_sync [2]),
        .I1(\rxgen/rxd_sync [3]),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [0]),
        .I4(\n_0_error_code_reg[0]_i_2 ),
        .I5(\n_0_error_code_reg[0]_i_3 ),
        .O(\rxgen/decode/p_16_out [0]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \error_code_reg[0]_i_2 
       (.I0(\rxgen/rxd_sync [4]),
        .I1(\rxgen/rxd_sync [5]),
        .O(\n_0_error_code_reg[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \error_code_reg[0]_i_3 
       (.I0(\rxgen/rxd_sync [7]),
        .I1(\rxgen/rxd_sync [1]),
        .I2(\rxgen/decode/frame ),
        .I3(\rxgen/rxd_sync [6]),
        .I4(\rxgen/rxd_sync [0]),
        .O(\n_0_error_code_reg[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \error_code_reg[1]_i_1 
       (.I0(\rxgen/rxd_sync [10]),
        .I1(\rxgen/rxd_sync [11]),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [1]),
        .I4(\n_0_error_code_reg[1]_i_2 ),
        .I5(\n_0_error_code_reg[1]_i_3 ),
        .O(\rxgen/decode/p_16_out [1]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \error_code_reg[1]_i_2 
       (.I0(\rxgen/rxd_sync [12]),
        .I1(\rxgen/rxd_sync [13]),
        .O(\n_0_error_code_reg[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \error_code_reg[1]_i_3 
       (.I0(\rxgen/rxd_sync [14]),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/rxd_sync [8]),
        .I3(\rxgen/rxd_sync [15]),
        .I4(\rxgen/rxd_sync [9]),
        .O(\n_0_error_code_reg[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \error_code_reg[2]_i_1 
       (.I0(\rxgen/rxd_sync [18]),
        .I1(\rxgen/rxd_sync [19]),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [2]),
        .I4(\n_0_error_code_reg[2]_i_2 ),
        .I5(\n_0_error_code_reg[2]_i_3 ),
        .O(\rxgen/decode/p_16_out [2]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \error_code_reg[2]_i_2 
       (.I0(\rxgen/rxd_sync [20]),
        .I1(\rxgen/rxd_sync [21]),
        .O(\n_0_error_code_reg[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \error_code_reg[2]_i_3 
       (.I0(\rxgen/rxd_sync [22]),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/rxd_sync [16]),
        .I3(\rxgen/rxd_sync [23]),
        .I4(\rxgen/rxd_sync [17]),
        .O(\n_0_error_code_reg[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \error_code_reg[3]_i_1 
       (.I0(\rxgen/rxd_sync [26]),
        .I1(\rxgen/rxd_sync [27]),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [3]),
        .I4(\n_0_error_code_reg[3]_i_2 ),
        .I5(\n_0_error_code_reg[3]_i_3 ),
        .O(\rxgen/decode/p_16_out [3]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \error_code_reg[3]_i_2 
       (.I0(\rxgen/rxd_sync [28]),
        .I1(\rxgen/rxd_sync [29]),
        .O(\n_0_error_code_reg[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \error_code_reg[3]_i_3 
       (.I0(\rxgen/rxd_sync [30]),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/rxd_sync [24]),
        .I3(\rxgen/rxd_sync [31]),
        .I4(\rxgen/rxd_sync [25]),
        .O(\n_0_error_code_reg[3]_i_3 ));
LUT6 #(
    .INIT(64'h0000400000000000)) 
     \error_code_reg[4]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/rxc_sync [4]),
        .I2(\rxgen/rxd_sync [36]),
        .I3(\rxgen/rxd_sync [37]),
        .I4(\n_0_error_code_reg[4]_i_2 ),
        .I5(\n_0_error_code_reg[4]_i_3 ),
        .O(\rxgen/decode/p_16_out [4]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \error_code_reg[4]_i_2 
       (.I0(\rxgen/rxd_sync [34]),
        .I1(\rxgen/rxd_sync [35]),
        .O(\n_0_error_code_reg[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \error_code_reg[4]_i_3 
       (.I0(\rxgen/decode/frame ),
        .I1(\rxgen/rxd_sync [38]),
        .I2(\rxgen/rxd_sync [39]),
        .I3(\rxgen/rxd_sync [33]),
        .I4(\rxgen/rxd_sync [32]),
        .O(\n_0_error_code_reg[4]_i_3 ));
LUT6 #(
    .INIT(64'h0000400000000000)) 
     \error_code_reg[5]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/rxc_sync [5]),
        .I2(\rxgen/rxd_sync [44]),
        .I3(\rxgen/rxd_sync [45]),
        .I4(\n_0_error_code_reg[5]_i_2 ),
        .I5(\n_0_error_code_reg[5]_i_3 ),
        .O(\rxgen/decode/p_16_out [5]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \error_code_reg[5]_i_2 
       (.I0(\rxgen/rxd_sync [42]),
        .I1(\rxgen/rxd_sync [43]),
        .O(\n_0_error_code_reg[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \error_code_reg[5]_i_3 
       (.I0(\rxgen/decode/frame ),
        .I1(\rxgen/rxd_sync [46]),
        .I2(\rxgen/rxd_sync [47]),
        .I3(\rxgen/rxd_sync [41]),
        .I4(\rxgen/rxd_sync [40]),
        .O(\n_0_error_code_reg[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \error_code_reg[6]_i_1 
       (.I0(\rxgen/rxd_sync [52]),
        .I1(\rxgen/rxd_sync [53]),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [6]),
        .I4(\n_0_error_code_reg[6]_i_2 ),
        .I5(\n_0_error_code_reg[6]_i_3 ),
        .O(\rxgen/decode/p_16_out [6]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \error_code_reg[6]_i_2 
       (.I0(\rxgen/rxd_sync [50]),
        .I1(\rxgen/rxd_sync [51]),
        .O(\n_0_error_code_reg[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \error_code_reg[6]_i_3 
       (.I0(\rxgen/rxd_sync [54]),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/rxd_sync [55]),
        .I3(\rxgen/rxd_sync [49]),
        .I4(\rxgen/rxd_sync [48]),
        .O(\n_0_error_code_reg[6]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \error_code_reg[7]_i_1 
       (.I0(\n_0_error_code_reg[7]_i_2 ),
        .I1(\rxgen/rxd_sync [57]),
        .I2(\rxgen/rxd_sync [63]),
        .I3(\rxgen/rxd_sync [62]),
        .I4(\rxgen/rxd_sync [56]),
        .I5(\n_0_error_code_reg[7]_i_3 ),
        .O(\rxgen/decode/p_16_out [7]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \error_code_reg[7]_i_2 
       (.I0(\rxgen/rxd_sync [60]),
        .I1(\rxgen/rxd_sync [58]),
        .I2(\rxgen/rxd_sync [61]),
        .I3(\rxgen/rxd_sync [59]),
        .O(\n_0_error_code_reg[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     \error_code_reg[7]_i_3 
       (.I0(\rxgen/decode/frame ),
        .I1(\rxgen/end_of_frame ),
        .I2(\rxgen/rxc_sync [7]),
        .O(\n_0_error_code_reg[7]_i_3 ));
LUT6 #(
    .INIT(64'h00000000F4F4FFFE)) 
     error_reg_i_1
       (.I0(\txgen/ifg_dic_frame ),
        .I1(\txgen/txframer/is_error_d1 ),
        .I2(\txgen/txframer/error_reg ),
        .I3(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .I4(n_0_is_error_d1_i_2),
        .I5(n_0_error_reg_i_2),
        .O(n_0_error_reg_i_1));
LUT6 #(
    .INIT(64'h0000000074744474)) 
     error_reg_i_1__0
       (.I0(\txgen/tx_controller_inst/state_inst/start_int_d1 ),
        .I1(n_0_error_reg_i_2__0),
        .I2(\txgen/tx_controller_inst/state_inst/error_reg ),
        .I3(\n_0_tx_statistics_vector[24]_INST_0_i_5 ),
        .I4(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I5(\txgen/tx_controller_inst/state_inst/min_pkt_len_past ),
        .O(n_0_error_reg_i_1__0));
LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFFFE)) 
     error_reg_i_2
       (.I0(\txgen/txframer/p_0_in64_in ),
        .I1(\txgen/txframer/last_column_data1 ),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(n_0_error_reg_i_3),
        .I4(\txgen/txframer/p_1_in37_in ),
        .I5(\txgen/txframer/p_1_in6_in ),
        .O(n_0_error_reg_i_2));
LUT6 #(
    .INIT(64'hEEEEFFFEEEEEEEEE)) 
     error_reg_i_2__0
       (.I0(n_0_tx_success_i_5),
        .I1(\txgen/mtusize_limit_exceeded ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_is_data_d1[6]_i_2 ),
        .I4(\n_0_is_data_d1[7]_i_3 ),
        .I5(\n_0_frame_byte_reg[1]_i_6 ),
        .O(n_0_error_reg_i_2__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     error_reg_i_3
       (.I0(\txgen/txframer/p_1_in4_in ),
        .I1(\txgen/txframer/p_1_in25_in ),
        .I2(\txgen/txframer/p_1_in18_in ),
        .I3(\n_0_txgen/txframer/is_data_d1_reg[0] ),
        .I4(\txgen/txframer/p_1_in31_in ),
        .I5(\txgen/txframer/p_1_in12_in ),
        .O(n_0_error_reg_i_3));
LUT6 #(
    .INIT(64'h00000000000000D5)) 
     exceed_normal_frame_i_1
       (.I0(\n_0_rxgen/mtu_en_held_reg ),
        .I1(\rxgen/error_detection/osize_violate ),
        .I2(n_0_exceed_normal_frame_i_3),
        .I3(\n_0_rxgen/jumbo_frames_held_reg ),
        .I4(\n_0_rxgen/start_code_found_reg_reg ),
        .I5(n_0_exceed_normal_frame_i_4),
        .O(n_0_exceed_normal_frame_i_1));
LUT2 #(
    .INIT(4'h9)) 
     exceed_normal_frame_i_10
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[14] ),
        .I1(\rxgen/frame_counter [14]),
        .O(n_0_exceed_normal_frame_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     exceed_normal_frame_i_11
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[13] ),
        .I1(\rxgen/frame_counter [13]),
        .I2(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[12] ),
        .I3(\rxgen/frame_counter [12]),
        .O(n_0_exceed_normal_frame_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     exceed_normal_frame_i_12
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[11] ),
        .I1(\rxgen/frame_counter [11]),
        .I2(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[10] ),
        .I3(\rxgen/frame_counter [10]),
        .O(n_0_exceed_normal_frame_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     exceed_normal_frame_i_13
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[9] ),
        .I1(\rxgen/frame_counter [9]),
        .I2(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[8] ),
        .I3(\rxgen/frame_counter [8]),
        .O(n_0_exceed_normal_frame_i_13));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     exceed_normal_frame_i_14
       (.I0(\rxgen/error_detection/rxc_sync_reg2 [3]),
        .I1(\rxgen/error_detection/rxc_sync_reg2 [4]),
        .I2(\rxgen/error_detection/rxc_sync_reg2 [5]),
        .I3(\rxgen/error_detection/rxc_sync_reg2 [1]),
        .I4(\rxgen/error_detection/rxc_sync_reg2 [7]),
        .I5(\rxgen/error_detection/rxc_sync_reg2 [0]),
        .O(n_0_exceed_normal_frame_i_14));
LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
     exceed_normal_frame_i_15
       (.I0(\rxgen/frame_counter [10]),
        .I1(\rxgen/frame_counter [7]),
        .I2(\rxgen/frame_counter [4]),
        .I3(rx_statistics_vector[22]),
        .I4(\rxgen/rxc_sync_reg1 [6]),
        .I5(\rxgen/frame_counter [3]),
        .O(n_0_exceed_normal_frame_i_15));
LUT4 #(
    .INIT(16'h22B2)) 
     exceed_normal_frame_i_16
       (.I0(\rxgen/frame_counter [7]),
        .I1(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[7] ),
        .I2(\rxgen/frame_counter [6]),
        .I3(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[6] ),
        .O(n_0_exceed_normal_frame_i_16));
LUT4 #(
    .INIT(16'h22B2)) 
     exceed_normal_frame_i_17
       (.I0(\rxgen/frame_counter [5]),
        .I1(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[5] ),
        .I2(\rxgen/frame_counter [4]),
        .I3(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[4] ),
        .O(n_0_exceed_normal_frame_i_17));
LUT6 #(
    .INIT(64'h0010FFFF00000010)) 
     exceed_normal_frame_i_18
       (.I0(n_0_exceed_normal_frame_i_24),
        .I1(\rxgen/rxc_sync_reg1 [0]),
        .I2(\rxgen/rxc_sync_reg1 [7]),
        .I3(\rxgen/rxc_sync_reg1 [1]),
        .I4(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[3] ),
        .I5(\rxgen/frame_counter [3]),
        .O(n_0_exceed_normal_frame_i_18));
LUT6 #(
    .INIT(64'h040004005D550400)) 
     exceed_normal_frame_i_19
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[1] ),
        .I1(n_0_exceed_normal_frame_i_25),
        .I2(n_0_exceed_normal_frame_i_26),
        .I3(n_0_exceed_normal_frame_i_27),
        .I4(n_0_exceed_normal_frame_i_28),
        .I5(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[0] ),
        .O(n_0_exceed_normal_frame_i_19));
LUT4 #(
    .INIT(16'h9009)) 
     exceed_normal_frame_i_20
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[7] ),
        .I1(\rxgen/frame_counter [7]),
        .I2(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[6] ),
        .I3(\rxgen/frame_counter [6]),
        .O(n_0_exceed_normal_frame_i_20));
LUT4 #(
    .INIT(16'h9009)) 
     exceed_normal_frame_i_21
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[5] ),
        .I1(\rxgen/frame_counter [5]),
        .I2(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[4] ),
        .I3(\rxgen/frame_counter [4]),
        .O(n_0_exceed_normal_frame_i_21));
LUT6 #(
    .INIT(64'h0000009099999909)) 
     exceed_normal_frame_i_22
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[3] ),
        .I1(\rxgen/frame_counter [3]),
        .I2(n_0_exceed_normal_frame_i_29),
        .I3(n_0_exceed_normal_frame_i_26),
        .I4(n_0_exceed_normal_frame_i_30),
        .I5(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[2] ),
        .O(n_0_exceed_normal_frame_i_22));
LUT3 #(
    .INIT(8'h82)) 
     exceed_normal_frame_i_23
       (.I0(n_0_exceed_normal_frame_i_31),
        .I1(n_0_exceed_normal_frame_i_28),
        .I2(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[0] ),
        .O(n_0_exceed_normal_frame_i_23));
LUT6 #(
    .INIT(64'hFEFFFFFFFEFEFFFE)) 
     exceed_normal_frame_i_24
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[2] ),
        .I1(\rxgen/rxc_sync_reg1 [2]),
        .I2(\rxgen/rxc_sync_reg1 [3]),
        .I3(\rxgen/rxc_sync_reg1 [5]),
        .I4(\rxgen/rxc_sync_reg1 [6]),
        .I5(\rxgen/rxc_sync_reg1 [4]),
        .O(n_0_exceed_normal_frame_i_24));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT3 #(
    .INIT(8'hA1)) 
     exceed_normal_frame_i_25
       (.I0(\rxgen/rxc_sync_reg1 [3]),
        .I1(\rxgen/rxc_sync_reg1 [2]),
        .I2(\rxgen/rxc_sync_reg1 [4]),
        .O(n_0_exceed_normal_frame_i_25));
LUT3 #(
    .INIT(8'hFB)) 
     exceed_normal_frame_i_26
       (.I0(\rxgen/rxc_sync_reg1 [1]),
        .I1(\rxgen/rxc_sync_reg1 [7]),
        .I2(\rxgen/rxc_sync_reg1 [0]),
        .O(n_0_exceed_normal_frame_i_26));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT3 #(
    .INIT(8'h83)) 
     exceed_normal_frame_i_27
       (.I0(\rxgen/rxc_sync_reg1 [6]),
        .I1(\rxgen/rxc_sync_reg1 [4]),
        .I2(\rxgen/rxc_sync_reg1 [5]),
        .O(n_0_exceed_normal_frame_i_27));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT5 #(
    .INIT(32'h00000900)) 
     exceed_normal_frame_i_28
       (.I0(\rxgen/rxc_sync_reg1 [5]),
        .I1(\rxgen/rxc_sync_reg1 [6]),
        .I2(\rxgen/rxc_sync_reg1 [0]),
        .I3(\rxgen/rxc_sync_reg1 [7]),
        .I4(n_0_exceed_normal_frame_i_32),
        .O(n_0_exceed_normal_frame_i_28));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT3 #(
    .INIT(8'hC5)) 
     exceed_normal_frame_i_29
       (.I0(\rxgen/rxc_sync_reg1 [4]),
        .I1(\rxgen/rxc_sync_reg1 [6]),
        .I2(\rxgen/rxc_sync_reg1 [5]),
        .O(n_0_exceed_normal_frame_i_29));
LUT6 #(
    .INIT(64'h000000000000FD00)) 
     exceed_normal_frame_i_3
       (.I0(\n_0_start_errors[1]_i_2 ),
        .I1(\rxgen/rxc_sync_reg1 [0]),
        .I2(\rxgen/rxc_sync_reg1 [1]),
        .I3(n_0_exceed_normal_frame_i_14),
        .I4(\rxgen/error_detection/rxc_sync_reg2 [2]),
        .I5(\rxgen/error_detection/rxc_sync_reg2 [6]),
        .O(n_0_exceed_normal_frame_i_3));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT2 #(
    .INIT(4'hE)) 
     exceed_normal_frame_i_30
       (.I0(\rxgen/rxc_sync_reg1 [2]),
        .I1(\rxgen/rxc_sync_reg1 [3]),
        .O(n_0_exceed_normal_frame_i_30));
LUT6 #(
    .INIT(64'h5955555955555559)) 
     exceed_normal_frame_i_31
       (.I0(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[1] ),
        .I1(n_0_exceed_normal_frame_i_25),
        .I2(n_0_exceed_normal_frame_i_26),
        .I3(\rxgen/rxc_sync_reg1 [5]),
        .I4(\rxgen/rxc_sync_reg1 [4]),
        .I5(\rxgen/rxc_sync_reg1 [6]),
        .O(n_0_exceed_normal_frame_i_31));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT5 #(
    .INIT(32'h6FFEFFFE)) 
     exceed_normal_frame_i_32
       (.I0(\rxgen/rxc_sync_reg1 [2]),
        .I1(\rxgen/rxc_sync_reg1 [1]),
        .I2(\rxgen/rxc_sync_reg1 [4]),
        .I3(\rxgen/rxc_sync_reg1 [3]),
        .I4(\rxgen/rxc_sync_reg1 [5]),
        .O(n_0_exceed_normal_frame_i_32));
LUT6 #(
    .INIT(64'h5455555555555555)) 
     exceed_normal_frame_i_4
       (.I0(\n_0_rxgen/mtu_en_held_reg ),
        .I1(n_0_exceed_normal_frame_i_15),
        .I2(\rxgen/frame_counter [9]),
        .I3(\rxgen/frame_counter [5]),
        .I4(\rxgen/frame_counter [8]),
        .I5(\rxgen/frame_counter [6]),
        .O(n_0_exceed_normal_frame_i_4));
LUT2 #(
    .INIT(4'h2)) 
     exceed_normal_frame_i_6
       (.I0(\rxgen/frame_counter [14]),
        .I1(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[14] ),
        .O(n_0_exceed_normal_frame_i_6));
LUT4 #(
    .INIT(16'h22B2)) 
     exceed_normal_frame_i_7
       (.I0(\rxgen/frame_counter [13]),
        .I1(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[13] ),
        .I2(\rxgen/frame_counter [12]),
        .I3(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[12] ),
        .O(n_0_exceed_normal_frame_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     exceed_normal_frame_i_8
       (.I0(\rxgen/frame_counter [11]),
        .I1(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[11] ),
        .I2(\rxgen/frame_counter [10]),
        .I3(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[10] ),
        .O(n_0_exceed_normal_frame_i_8));
LUT4 #(
    .INIT(16'h22B2)) 
     exceed_normal_frame_i_9
       (.I0(\rxgen/frame_counter [9]),
        .I1(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[9] ),
        .I2(\rxgen/frame_counter [8]),
        .I3(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[8] ),
        .O(n_0_exceed_normal_frame_i_9));
CARRY4 exceed_normal_frame_reg_i_2
       (.CI(n_0_exceed_normal_frame_reg_i_5),
        .CO({\rxgen/error_detection/osize_violate ,n_1_exceed_normal_frame_reg_i_2,n_2_exceed_normal_frame_reg_i_2,n_3_exceed_normal_frame_reg_i_2}),
        .CYINIT(\<const0> ),
        .DI({n_0_exceed_normal_frame_i_6,n_0_exceed_normal_frame_i_7,n_0_exceed_normal_frame_i_8,n_0_exceed_normal_frame_i_9}),
        .O(NLW_exceed_normal_frame_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_exceed_normal_frame_i_10,n_0_exceed_normal_frame_i_11,n_0_exceed_normal_frame_i_12,n_0_exceed_normal_frame_i_13}));
CARRY4 exceed_normal_frame_reg_i_5
       (.CI(\<const0> ),
        .CO({n_0_exceed_normal_frame_reg_i_5,n_1_exceed_normal_frame_reg_i_5,n_2_exceed_normal_frame_reg_i_5,n_3_exceed_normal_frame_reg_i_5}),
        .CYINIT(\<const0> ),
        .DI({n_0_exceed_normal_frame_i_16,n_0_exceed_normal_frame_i_17,n_0_exceed_normal_frame_i_18,n_0_exceed_normal_frame_i_19}),
        .O(NLW_exceed_normal_frame_reg_i_5_O_UNCONNECTED[3:0]),
        .S({n_0_exceed_normal_frame_i_20,n_0_exceed_normal_frame_i_21,n_0_exceed_normal_frame_i_22,n_0_exceed_normal_frame_i_23}));
LUT5 #(
    .INIT(32'h0000F808)) 
     exceed_vlan_frame_i_1
       (.I0(n_0_exceed_vlan_frame_i_2),
        .I1(n_0_exceed_vlan_frame_i_3),
        .I2(\n_0_rxgen/mtu_en_held_reg ),
        .I3(\rxgen/error_detection/exceed_vlan_frame ),
        .I4(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(n_0_exceed_vlan_frame_i_1));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     exceed_vlan_frame_i_2
       (.I0(\rxgen/rxc_sync_reg1 [2]),
        .I1(\rxgen/end_of_frame ),
        .I2(\rxgen/frame_counter [4]),
        .I3(\rxgen/frame_counter [3]),
        .I4(\n_0_rxgen/start_code_found_reg_reg ),
        .I5(\n_0_rxgen/jumbo_frames_held_reg ),
        .O(n_0_exceed_vlan_frame_i_2));
LUT6 #(
    .INIT(64'h0080000000000000)) 
     exceed_vlan_frame_i_3
       (.I0(\rxgen/frame_counter [6]),
        .I1(\rxgen/frame_counter [8]),
        .I2(\rxgen/frame_counter [5]),
        .I3(\rxgen/frame_counter [9]),
        .I4(\rxgen/frame_counter [10]),
        .I5(\rxgen/frame_counter [7]),
        .O(n_0_exceed_vlan_frame_i_3));
LUT5 #(
    .INIT(32'h54445555)) 
     fcs_error_i_1
       (.I0(rx_statistics_valid),
        .I1(\rxgen/error_detection/start_error_srl16 ),
        .I2(\rxgen/error_detection/termination_error ),
        .I3(\rxgen/end_of_frame ),
        .I4(n_0_bad_frame_i_2),
        .O(n_0_fcs_error_i_1));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     feed_d1_i_1
       (.I0(\txgen/axi_tx_xgmac_i/feed_d1 ),
        .I1(\txgen/axi_tx_xgmac_i/feed ),
        .I2(tx_axis_tuser[0]),
        .I3(tx_axis_tvalid),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_feed_d1_i_1));
LUT6 #(
    .INIT(64'h0000000200020000)) 
     feed_d1_i_2
       (.I0(\n_0_FSM_onehot_axi_tx_state[8]_i_4 ),
        .I1(n_0_block_other_underruns_i_2),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I3(\n_0_FSM_onehot_axi_tx_state[2]_i_5 ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .O(\txgen/axi_tx_xgmac_i/feed ));
LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
     flip_int_i_1
       (.I0(\txgen/tx_controller_inst/state_inst/flip_int30_out ),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\n_0_FSM_onehot_state[15]_i_8 ),
        .I3(n_0_flip_int_i_3),
        .I4(n_0_flip_int_i_4),
        .I5(\txgen/tx_controller_inst/flip_int ),
        .O(n_0_flip_int_i_1));
LUT5 #(
    .INIT(32'h00000D00)) 
     flip_int_i_2
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_7 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_6 ),
        .I2(n_0_flip_int_i_3),
        .I3(n_0_flip_int_i_5),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .O(\txgen/tx_controller_inst/state_inst/flip_int30_out ));
LUT5 #(
    .INIT(32'h00001FFF)) 
     flip_int_i_3
       (.I0(\n_0_FSM_onehot_state[15]_i_20 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I2(\n_0_FSM_onehot_state[15]_i_21 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I4(n_0_flip_int_i_6),
        .O(n_0_flip_int_i_3));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
     flip_int_i_4
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_9 ),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_5 ),
        .I2(\txgen/pause_status_req ),
        .I3(\txgen/pause_status ),
        .I4(\n_0_is_data_d1[7]_i_2 ),
        .I5(\n_0_is_data_d1[6]_i_2 ),
        .O(n_0_flip_int_i_4));
LUT6 #(
    .INIT(64'h00000E0000000000)) 
     flip_int_i_5
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_tx_statistics_vector[24]_INST_0_i_5 ),
        .I3(n_0_flip_int_i_7),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I5(n_0_flip_int_i_8),
        .O(n_0_flip_int_i_5));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT2 #(
    .INIT(4'hE)) 
     flip_int_i_6
       (.I0(\n_0_state[1]_i_4 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/flip_save ),
        .O(n_0_flip_int_i_6));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     flip_int_i_7
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .O(n_0_flip_int_i_7));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT2 #(
    .INIT(4'h1)) 
     flip_int_i_8
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .O(n_0_flip_int_i_8));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     flip_save_i_1
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/flip_save ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_flip_save_i_1));
LUT3 #(
    .INIT(8'hB8)) 
     \frame_byte_reg[0]_i_2 
       (.I0(\n_0_txgen/mtu_size_frame_reg[0] ),
        .I1(\n_0_frame_byte_reg[1]_i_4 ),
        .I2(\txgen/tx_controller_inst/frame_byte_count [0]),
        .O(\n_0_frame_byte_reg[0]_i_2 ));
LUT6 #(
    .INIT(64'h00000000D000D0D0)) 
     \frame_byte_reg[0]_i_3 
       (.I0(\txgen/tx_controller_inst/state_inst/is_pad_reg_3 ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I2(\txgen/tx_controller_inst/state_inst/in_frame_reg ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7] ),
        .I5(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\n_0_frame_byte_reg[0]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[13]_i_10 
       (.I0(\txgen/tx_controller_inst/L [4]),
        .O(\n_0_frame_byte_reg[13]_i_10 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[13]_i_11 
       (.I0(\txgen/tx_controller_inst/L [5]),
        .O(\n_0_frame_byte_reg[13]_i_11 ));
LUT4 #(
    .INIT(16'hA808)) 
     \frame_byte_reg[13]_i_3 
       (.I0(\n_0_frame_byte_reg[0]_i_3 ),
        .I1(\txgen/tx_controller_inst/frame_byte_count [13]),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\n_0_txgen/mtu_size_frame_reg[13] ),
        .O(\n_0_frame_byte_reg[13]_i_3 ));
LUT4 #(
    .INIT(16'hA808)) 
     \frame_byte_reg[13]_i_4 
       (.I0(\n_0_frame_byte_reg[0]_i_3 ),
        .I1(\txgen/tx_controller_inst/frame_byte_count [12]),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\n_0_txgen/mtu_size_frame_reg[12] ),
        .O(\n_0_frame_byte_reg[13]_i_4 ));
LUT4 #(
    .INIT(16'hA808)) 
     \frame_byte_reg[13]_i_5 
       (.I0(\n_0_frame_byte_reg[0]_i_3 ),
        .I1(\txgen/tx_controller_inst/frame_byte_count [11]),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\n_0_txgen/mtu_size_frame_reg[11] ),
        .O(\n_0_frame_byte_reg[13]_i_5 ));
LUT5 #(
    .INIT(32'hAAAA8A80)) 
     \frame_byte_reg[13]_i_6 
       (.I0(\n_0_frame_byte_reg[1]_i_3 ),
        .I1(\n_0_txgen/mtu_size_frame_reg[10] ),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\txgen/tx_controller_inst/frame_byte_count [10]),
        .I4(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\n_0_frame_byte_reg[13]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[13]_i_8 
       (.I0(\txgen/tx_controller_inst/L [2]),
        .O(\n_0_frame_byte_reg[13]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[13]_i_9 
       (.I0(\txgen/tx_controller_inst/L [3]),
        .O(\n_0_frame_byte_reg[13]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'hD0FFD0D0)) 
     \frame_byte_reg[14]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7] ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I2(\txgen/tx_controller_inst/state_inst/in_frame_reg ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\txgen/tx_controller_inst/state_inst/is_pad_reg_3 ),
        .O(\txgen/tx_controller_inst/state_inst/frame_byte_valid ));
LUT4 #(
    .INIT(16'hE200)) 
     \frame_byte_reg[14]_i_4 
       (.I0(\txgen/tx_controller_inst/frame_byte_count [14]),
        .I1(\n_0_frame_byte_reg[1]_i_4 ),
        .I2(\n_0_txgen/mtu_size_frame_reg[14] ),
        .I3(\n_0_frame_byte_reg[0]_i_3 ),
        .O(\n_0_frame_byte_reg[14]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[14]_i_6 
       (.I0(\txgen/tx_controller_inst/L [0]),
        .O(\n_0_frame_byte_reg[14]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[14]_i_7 
       (.I0(\txgen/tx_controller_inst/L [1]),
        .O(\n_0_frame_byte_reg[14]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[1]_i_10 
       (.I0(\txgen/tx_controller_inst/L [13]),
        .O(\n_0_frame_byte_reg[1]_i_10 ));
LUT5 #(
    .INIT(32'hAAAA8A80)) 
     \frame_byte_reg[1]_i_2 
       (.I0(\n_0_frame_byte_reg[1]_i_3 ),
        .I1(\n_0_txgen/mtu_size_frame_reg[1] ),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\txgen/tx_controller_inst/frame_byte_count [1]),
        .I4(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\txgen/tx_controller_inst/frame_byte_count_fin [1]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'hD000D0D0)) 
     \frame_byte_reg[1]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7] ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .I2(\txgen/tx_controller_inst/state_inst/in_frame_reg ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\txgen/tx_controller_inst/state_inst/is_pad_reg_3 ),
        .O(\n_0_frame_byte_reg[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'hAAA8)) 
     \frame_byte_reg[1]_i_4 
       (.I0(\txgen/mtu_en_frame ),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_6 ),
        .I2(\n_0_tx_statistics_vector[24]_INST_0_i_7 ),
        .I3(\txgen/tx_controller_inst/state_inst/max_pkt_reg ),
        .O(\n_0_frame_byte_reg[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'h000000FE)) 
     \frame_byte_reg[1]_i_6 
       (.I0(\n_0_tx_statistics_vector[24]_INST_0_i_7 ),
        .I1(\txgen/tx_controller_inst/state_inst/max_pkt_reg ),
        .I2(\n_0_tx_statistics_vector[24]_INST_0_i_6 ),
        .I3(\txgen/mtu_en_frame ),
        .I4(\n_0_txgen/jumbo_en_frame_reg ),
        .O(\n_0_frame_byte_reg[1]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[1]_i_7 
       (.I0(\txgen/tx_controller_inst/L [10]),
        .O(\n_0_frame_byte_reg[1]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[1]_i_8 
       (.I0(\txgen/tx_controller_inst/L [11]),
        .O(\n_0_frame_byte_reg[1]_i_8 ));
LUT2 #(
    .INIT(4'h9)) 
     \frame_byte_reg[1]_i_9 
       (.I0(\txgen/tx_controller_inst/L [12]),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_frame_byte_reg[1]_i_9 ));
LUT5 #(
    .INIT(32'hAAAA8A80)) 
     \frame_byte_reg[5]_i_3 
       (.I0(\n_0_frame_byte_reg[1]_i_3 ),
        .I1(\n_0_txgen/mtu_size_frame_reg[3] ),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\txgen/tx_controller_inst/frame_byte_count [3]),
        .I4(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\n_0_frame_byte_reg[5]_i_3 ));
LUT5 #(
    .INIT(32'hAAAA8A80)) 
     \frame_byte_reg[5]_i_4 
       (.I0(\n_0_frame_byte_reg[1]_i_3 ),
        .I1(\n_0_txgen/mtu_size_frame_reg[5] ),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\txgen/tx_controller_inst/frame_byte_count [5]),
        .I4(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\n_0_frame_byte_reg[5]_i_4 ));
LUT4 #(
    .INIT(16'hA808)) 
     \frame_byte_reg[5]_i_5 
       (.I0(\n_0_frame_byte_reg[0]_i_3 ),
        .I1(\txgen/tx_controller_inst/frame_byte_count [4]),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\n_0_txgen/mtu_size_frame_reg[4] ),
        .O(\n_0_frame_byte_reg[5]_i_5 ));
LUT5 #(
    .INIT(32'hAAAA8A80)) 
     \frame_byte_reg[5]_i_7 
       (.I0(\n_0_frame_byte_reg[1]_i_3 ),
        .I1(\n_0_txgen/mtu_size_frame_reg[2] ),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\txgen/tx_controller_inst/frame_byte_count [2]),
        .I4(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\n_0_frame_byte_reg[5]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[9]_i_10 
       (.I0(\txgen/tx_controller_inst/L [7]),
        .O(\n_0_frame_byte_reg[9]_i_10 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[9]_i_11 
       (.I0(\txgen/tx_controller_inst/L [8]),
        .O(\n_0_frame_byte_reg[9]_i_11 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[9]_i_12 
       (.I0(\txgen/tx_controller_inst/L [9]),
        .O(\n_0_frame_byte_reg[9]_i_12 ));
LUT4 #(
    .INIT(16'hA808)) 
     \frame_byte_reg[9]_i_3 
       (.I0(\n_0_frame_byte_reg[0]_i_3 ),
        .I1(\txgen/tx_controller_inst/frame_byte_count [9]),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\n_0_txgen/mtu_size_frame_reg[9] ),
        .O(\n_0_frame_byte_reg[9]_i_3 ));
LUT5 #(
    .INIT(32'hAAAA8A80)) 
     \frame_byte_reg[9]_i_4 
       (.I0(\n_0_frame_byte_reg[1]_i_3 ),
        .I1(\n_0_txgen/mtu_size_frame_reg[8] ),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\txgen/tx_controller_inst/frame_byte_count [8]),
        .I4(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\n_0_frame_byte_reg[9]_i_4 ));
LUT5 #(
    .INIT(32'hAAAA8A80)) 
     \frame_byte_reg[9]_i_5 
       (.I0(\n_0_frame_byte_reg[1]_i_3 ),
        .I1(\n_0_txgen/mtu_size_frame_reg[7] ),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\txgen/tx_controller_inst/frame_byte_count [7]),
        .I4(\n_0_frame_byte_reg[1]_i_6 ),
        .O(\n_0_frame_byte_reg[9]_i_5 ));
LUT5 #(
    .INIT(32'h8A88AAAA)) 
     \frame_byte_reg[9]_i_6 
       (.I0(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I1(\n_0_frame_byte_reg[1]_i_6 ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/is_pad_reg_3 ),
        .I4(\n_0_frame_byte_reg[9]_i_8 ),
        .O(\n_0_frame_byte_reg[9]_i_6 ));
LUT6 #(
    .INIT(64'h3535353535353555)) 
     \frame_byte_reg[9]_i_8 
       (.I0(\txgen/tx_controller_inst/frame_byte_count [6]),
        .I1(\n_0_txgen/mtu_size_frame_reg[6] ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\txgen/tx_controller_inst/state_inst/max_pkt_reg ),
        .I4(\n_0_tx_statistics_vector[24]_INST_0_i_7 ),
        .I5(\n_0_tx_statistics_vector[24]_INST_0_i_6 ),
        .O(\n_0_frame_byte_reg[9]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \frame_byte_reg[9]_i_9 
       (.I0(\txgen/tx_controller_inst/L [6]),
        .O(\n_0_frame_byte_reg[9]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT2 #(
    .INIT(4'hE)) 
     frame_complete_ext1_i_1
       (.I0(\rxgen/data_length_match ),
        .I1(\rxgen/error_detection/frame_complete ),
        .O(\rxgen/error_detection/frame_complete_ext10 ));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     frame_complete_ext2_i_1
       (.I0(\rxgen/error_detection/frame_complete_ext1 ),
        .I1(\rxgen/error_detection/frame_complete ),
        .I2(\rxgen/data_length_match ),
        .O(\rxgen/error_detection/frame_complete_ext20 ));
LUT6 #(
    .INIT(64'h0000FFFE0000FF00)) 
     frame_da_muxed_i_1
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I3(\txgen/tx_controller_inst/data_avail_muxed ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg ),
        .O(n_0_frame_da_muxed_i_1));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT3 #(
    .INIT(8'hAE)) 
     frame_i_1
       (.I0(\rxgen/frame_start ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/end_of_frame ),
        .O(\rxgen/decode/frame0 ));
LUT5 #(
    .INIT(32'h40FF4000)) 
     frame_is_ctrl_i_1
       (.I0(n_0_frame_is_vlan_i_2),
        .I1(n_0_frame_is_vlan_i_3),
        .I2(n_0_frame_is_ctrl_i_2),
        .I3(\txgen/decode_frame/start_d3 ),
        .I4(tx_statistics_vector[4]),
        .O(n_0_frame_is_ctrl_i_1));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     frame_is_ctrl_i_2
       (.I0(\txgen/decode_frame/p_2_in ),
        .I1(\n_0_txgen/decode_frame/len_type_reg[0] ),
        .I2(\txgen/decode_frame/p_8_in ),
        .I3(\n_0_txgen/decode_frame/len_type_reg[2] ),
        .I4(\n_0_txgen/decode_frame/len_type_reg[10] ),
        .I5(\n_0_txgen/decode_frame/len_type_reg[1] ),
        .O(n_0_frame_is_ctrl_i_2));
LUT4 #(
    .INIT(16'h5444)) 
     frame_is_type_i_1
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/type_frame ),
        .I2(\rxgen/address_decoding/frame_start_reg3 ),
        .I3(\rxgen/address_decoding/type_not_length ),
        .O(n_0_frame_is_type_i_1));
LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
     frame_is_vlan_i_1
       (.I0(n_0_frame_is_vlan_i_2),
        .I1(n_0_frame_is_vlan_i_3),
        .I2(n_0_frame_is_vlan_i_4),
        .I3(n_0_frame_is_vlan_i_5),
        .I4(\txgen/decode_frame/start_d3 ),
        .I5(tx_statistics_vector[20]),
        .O(n_0_frame_is_vlan_i_1));
LUT6 #(
    .INIT(64'h00000000FF100000)) 
     frame_is_vlan_i_1__0
       (.I0(n_0_frame_is_vlan_i_2__0),
        .I1(n_0_frame_is_vlan_i_3__0),
        .I2(n_0_frame_is_vlan_i_4__0),
        .I3(\rxgen/vlan_frame ),
        .I4(\rxgen/vlan_enable ),
        .I5(\rxgen/end_of_frame ),
        .O(\rxgen/address_decoding/frame_is_vlan0 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     frame_is_vlan_i_2
       (.I0(\n_0_txgen/decode_frame/len_type_reg[8] ),
        .I1(\n_0_txgen/decode_frame/len_type_reg[9] ),
        .I2(\n_0_txgen/decode_frame/len_type_reg[14] ),
        .I3(\n_0_txgen/decode_frame/len_type_reg[15] ),
        .O(n_0_frame_is_vlan_i_2));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     frame_is_vlan_i_2__0
       (.I0(\rxgen/length_type [1]),
        .I1(\rxgen/length_type [2]),
        .I2(\rxgen/address_decoding/frame_start_reg2 ),
        .I3(\rxgen/length_type [0]),
        .O(n_0_frame_is_vlan_i_2__0));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     frame_is_vlan_i_3
       (.I0(\n_0_txgen/decode_frame/len_type_reg[13] ),
        .I1(\txgen/decode_frame/p_4_in ),
        .I2(\n_0_txgen/decode_frame/len_type_reg[6] ),
        .I3(\n_0_txgen/decode_frame/len_type_reg[5] ),
        .I4(\n_0_txgen/decode_frame/len_type_reg[4] ),
        .I5(\n_0_txgen/decode_frame/len_type_reg[12] ),
        .O(n_0_frame_is_vlan_i_3));
LUT4 #(
    .INIT(16'hFFFE)) 
     frame_is_vlan_i_3__0
       (.I0(\rxgen/length_type [7]),
        .I1(\rxgen/length_type [6]),
        .I2(\rxgen/length_type [5]),
        .I3(\rxgen/length_type [4]),
        .O(n_0_frame_is_vlan_i_3__0));
LUT2 #(
    .INIT(4'hE)) 
     frame_is_vlan_i_4
       (.I0(\n_0_txgen/decode_frame/len_type_reg[1] ),
        .I1(\n_0_txgen/decode_frame/len_type_reg[10] ),
        .O(n_0_frame_is_vlan_i_4));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     frame_is_vlan_i_4__0
       (.I0(n_0_stage1_i_2),
        .I1(\rxgen/length_type [3]),
        .I2(\rxgen/length_type [14]),
        .I3(\rxgen/length_type [15]),
        .I4(\rxgen/length_type [9]),
        .I5(\rxgen/length_type [8]),
        .O(n_0_frame_is_vlan_i_4__0));
LUT5 #(
    .INIT(32'h00000020)) 
     frame_is_vlan_i_5
       (.I0(\txgen/vlan_en_frame ),
        .I1(\txgen/decode_frame/p_2_in ),
        .I2(\n_0_txgen/decode_frame/len_type_reg[0] ),
        .I3(\txgen/decode_frame/p_8_in ),
        .I4(\n_0_txgen/decode_frame/len_type_reg[2] ),
        .O(n_0_frame_is_vlan_i_5));
LUT5 #(
    .INIT(32'h00000020)) 
     frame_len_error_stats_i_1
       (.I0(n_0_frame_len_error_stats_i_2),
        .I1(\rxgen/type_frame_pipeline ),
        .I2(\rxgen/exceed_length_type_pipeline ),
        .I3(rx_statistics_valid),
        .I4(\rxgen/error_detection/lt_check_srl16 ),
        .O(\rxgen/error_detection/frame_len_error_stats0 ));
LUT6 #(
    .INIT(64'hFFFFAABAAAAAAABA)) 
     frame_len_error_stats_i_2
       (.I0(rx_statistics_vector[29]),
        .I1(\rxgen/error_detection/terminate_ok ),
        .I2(\rxgen/error_detection/frame_complete_ext2 ),
        .I3(\rxgen/error_detection/frame_complete_reg__0 ),
        .I4(\rxgen/padded_frame ),
        .I5(n_0_frame_len_error_stats_i_3),
        .O(n_0_frame_len_error_stats_i_2));
LUT4 #(
    .INIT(16'h44F4)) 
     frame_len_error_stats_i_3
       (.I0(\rxgen/exceed_min_frame_pipeline ),
        .I1(\rxgen/error_detection/end_crc_pipeline ),
        .I2(\rxgen/padding_length_match ),
        .I3(\n_0_rxgen/error_detection/terminate_reg1_reg[0] ),
        .O(n_0_frame_len_error_stats_i_3));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'hFFEB)) 
     \frame_offset[2]_i_2 
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .O(\n_0_frame_offset[2]_i_2 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \full_bytes_ctrl[0]_i_1 
       (.I0(\rxgen/frame_terminate [0]),
        .O(\n_0_full_bytes_ctrl[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \full_bytes_ctrl[1]_i_1 
       (.I0(\rxgen/frame_terminate [0]),
        .I1(\rxgen/frame_terminate [1]),
        .O(\n_0_full_bytes_ctrl[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \full_bytes_ctrl[2]_i_1 
       (.I0(\rxgen/frame_terminate [2]),
        .I1(\rxgen/frame_terminate [0]),
        .I2(\rxgen/frame_terminate [1]),
        .O(\n_0_full_bytes_ctrl[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \full_bytes_ctrl[3]_i_1 
       (.I0(\rxgen/frame_terminate [1]),
        .I1(\rxgen/frame_terminate [0]),
        .I2(\rxgen/frame_terminate [3]),
        .I3(\rxgen/frame_terminate [2]),
        .O(\n_0_full_bytes_ctrl[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \full_bytes_ctrl[4]_i_1 
       (.I0(\rxgen/frame_terminate [2]),
        .I1(\rxgen/frame_terminate [3]),
        .I2(\rxgen/frame_terminate [0]),
        .I3(\rxgen/frame_terminate [1]),
        .I4(\rxgen/frame_terminate [4]),
        .O(\n_0_full_bytes_ctrl[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \full_bytes_ctrl[5]_i_1 
       (.I0(\rxgen/frame_terminate [4]),
        .I1(\rxgen/frame_terminate [5]),
        .I2(\rxgen/frame_terminate [1]),
        .I3(\rxgen/frame_terminate [0]),
        .I4(\rxgen/frame_terminate [3]),
        .I5(\rxgen/frame_terminate [2]),
        .O(\n_0_full_bytes_ctrl[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \full_bytes_ctrl[6]_i_1 
       (.I0(\rxgen/frame_terminate [5]),
        .I1(\rxgen/frame_terminate [6]),
        .I2(\rxgen/frame_terminate [2]),
        .I3(\rxgen/frame_terminate [3]),
        .I4(\n_0_crc_bytes_valid[7]_i_2 ),
        .I5(\rxgen/frame_terminate [4]),
        .O(\n_0_full_bytes_ctrl[6]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \full_bytes_valid[0]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\n_0_rxgen/decode/full_bytes_ctrl_reg[0] ),
        .I2(\n_0_rxgen/decode/full_bytes_valid_reg[0] ),
        .I3(\rxgen/decode/p_0_in10_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_full_bytes_valid[0]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \full_bytes_valid[1]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/p_4_in ),
        .I2(\rxgen/decode/p_0_in10_in ),
        .I3(\rxgen/decode/p_1_in11_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_full_bytes_valid[1]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \full_bytes_valid[2]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/p_6_in ),
        .I2(\rxgen/decode/p_0_in10_in ),
        .I3(\rxgen/decode/p_2_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_full_bytes_valid[2]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \full_bytes_valid[3]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/p_8_in ),
        .I2(\rxgen/decode/p_0_in10_in ),
        .I3(\rxgen/decode/p_3_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_full_bytes_valid[3]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \full_bytes_valid[4]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/p_10_in ),
        .I2(\rxgen/decode/p_0_in10_in ),
        .I3(\rxgen/decode/p_4_in18_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_full_bytes_valid[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT5 #(
    .INIT(32'hDDDDD000)) 
     \full_bytes_valid[5]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/p_12_in ),
        .I2(\rxgen/decode/p_0_in10_in ),
        .I3(\rxgen/decode/p_5_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_full_bytes_valid[5]_i_1 ));
LUT5 #(
    .INIT(32'hDDDDD000)) 
     \full_bytes_valid[6]_i_1 
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/p_14_in ),
        .I2(\rxgen/decode/p_0_in10_in ),
        .I3(\rxgen/decode/p_6_in23_in ),
        .I4(\rxgen/address_decoding/frame_start_reg2 ),
        .O(\n_0_full_bytes_valid[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \full_bytes_valid[7]_i_1 
       (.I0(\rxgen/decode/p_0_in10_in ),
        .I1(\rxgen/address_decoding/frame_start_reg2 ),
        .I2(\rxgen/end_of_frame ),
        .O(\n_0_full_bytes_valid[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h2)) 
     full_i_1
       (.I0(\txgen/crc_pipeline_inst/calculating ),
        .I1(\txgen/insert ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/EQUAL ));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     good_frame_i_1
       (.I0(\rxgen/error_detection/end_crc_pipeline ),
        .I1(n_0_bad_frame_i_2),
        .I2(\rxgen/error_detection/max_length_error ),
        .I3(rx_statistics_vector[29]),
        .I4(\rxgen/exceed_min_frame_pipeline ),
        .I5(\rxgen/error_detection/control_len_error ),
        .O(\rxgen/error_detection/good_frame0 ));
LUT3 #(
    .INIT(8'hFE)) 
     good_frame_to_tx_i_1
       (.I0(\rxgen/rx_pause_control_i/good_frame_in3 ),
        .I1(\rxgen/rx_pause_control_i/good_frame_in1 ),
        .I2(\rxgen/rx_pause_control_i/good_frame_in2 ),
        .O(n_0_good_frame_to_tx_i_1));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[0]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_7_if_byte_counter_reg[2]_i_2 ),
        .O(\n_0_if_byte_counter[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[10]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_5_if_byte_counter_reg[11]_i_2 ),
        .O(\n_0_if_byte_counter[10]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[11]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_4_if_byte_counter_reg[11]_i_2 ),
        .O(\n_0_if_byte_counter[11]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[11]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ),
        .O(\n_0_if_byte_counter[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[11]_i_4 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] ),
        .O(\n_0_if_byte_counter[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[11]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ),
        .O(\n_0_if_byte_counter[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[11]_i_6 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ),
        .O(\n_0_if_byte_counter[11]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[12]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_7_if_byte_counter_reg[14]_i_6 ),
        .O(\n_0_if_byte_counter[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[13]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_6_if_byte_counter_reg[14]_i_6 ),
        .O(\n_0_if_byte_counter[13]_i_1 ));
LUT6 #(
    .INIT(64'hFEFEFFFEFFFEFFFE)) 
     \if_byte_counter[14]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_3 ),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I2(\n_0_if_byte_counter[14]_i_4 ),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I4(\txgen/mtusize_limit_exceeded ),
        .I5(\n_0_tx_axis_in_pref[63]_i_3 ),
        .O(\n_0_if_byte_counter[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[14]_i_2 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_5_if_byte_counter_reg[14]_i_6 ),
        .O(\n_0_if_byte_counter[14]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT4 #(
    .INIT(16'hBFB0)) 
     \if_byte_counter[14]_i_3 
       (.I0(tx_axis_tuser[0]),
        .I1(tx_axis_tvalid),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .O(\n_0_if_byte_counter[14]_i_3 ));
LUT4 #(
    .INIT(16'h3103)) 
     \if_byte_counter[14]_i_4 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .I3(tx_axis_tvalid),
        .O(\n_0_if_byte_counter[14]_i_4 ));
LUT6 #(
    .INIT(64'h0040004000000040)) 
     \if_byte_counter[14]_i_5 
       (.I0(tx_axis_tuser[0]),
        .I1(tx_axis_tvalid),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I4(\txgen/mtusize_limit_exceeded ),
        .I5(\n_0_tx_axis_in_pref[63]_i_3 ),
        .O(\n_0_if_byte_counter[14]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[14]_i_7 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] ),
        .O(\n_0_if_byte_counter[14]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[14]_i_8 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ),
        .O(\n_0_if_byte_counter[14]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[14]_i_9 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ),
        .O(\n_0_if_byte_counter[14]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[1]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_6_if_byte_counter_reg[2]_i_2 ),
        .O(\n_0_if_byte_counter[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[2]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_5_if_byte_counter_reg[2]_i_2 ),
        .O(\n_0_if_byte_counter[2]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \if_byte_counter[2]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ),
        .I1(tx_axis_tkeep[7]),
        .O(\n_0_if_byte_counter[2]_i_3 ));
LUT4 #(
    .INIT(16'hA666)) 
     \if_byte_counter[2]_i_4 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .O(\n_0_if_byte_counter[2]_i_4 ));
LUT5 #(
    .INIT(32'hA666A6A6)) 
     \if_byte_counter[2]_i_5 
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[3]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[5]),
        .O(\n_0_if_byte_counter[2]_i_5 ));
LUT5 #(
    .INIT(32'h65665555)) 
     \if_byte_counter[2]_i_6 
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .I1(\n_0_if_byte_counter[2]_i_7 ),
        .I2(tx_axis_tkeep[3]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[1]),
        .O(\n_0_if_byte_counter[2]_i_6 ));
LUT5 #(
    .INIT(32'h08088808)) 
     \if_byte_counter[2]_i_7 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .O(\n_0_if_byte_counter[2]_i_7 ));
LUT6 #(
    .INIT(64'hAEAAAAAAAEAAAEAA)) 
     \if_byte_counter[3]_i_1 
       (.I0(\n_0_if_byte_counter[3]_i_2 ),
        .I1(tx_axis_tvalid),
        .I2(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I3(\n_0_if_byte_counter[3]_i_3 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[6]_i_6 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .O(\n_0_if_byte_counter[3]_i_1 ));
LUT6 #(
    .INIT(64'h88888888888F8888)) 
     \if_byte_counter[3]_i_2 
       (.I0(\n_4_if_byte_counter_reg[2]_i_2 ),
        .I1(\n_0_if_byte_counter[14]_i_5 ),
        .I2(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I4(tx_axis_tvalid),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .O(\n_0_if_byte_counter[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT4 #(
    .INIT(16'h5400)) 
     \if_byte_counter[3]_i_3 
       (.I0(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .O(\n_0_if_byte_counter[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
     \if_byte_counter[4]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(tx_axis_tvalid),
        .I2(\n_0_if_byte_counter[4]_i_2 ),
        .I3(\n_0_if_byte_counter[14]_i_5 ),
        .I4(\n_7_if_byte_counter_reg[7]_i_2 ),
        .I5(\n_0_if_byte_counter[4]_i_3 ),
        .O(\n_0_if_byte_counter[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \if_byte_counter[4]_i_2 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .O(\n_0_if_byte_counter[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000D00000000000)) 
     \if_byte_counter[4]_i_3 
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I2(\n_0_if_byte_counter[3]_i_3 ),
        .I3(tx_axis_tvalid),
        .I4(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I5(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .O(\n_0_if_byte_counter[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[5]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_6_if_byte_counter_reg[7]_i_2 ),
        .O(\n_0_if_byte_counter[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[6]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_5_if_byte_counter_reg[7]_i_2 ),
        .O(\n_0_if_byte_counter[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[7]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_4_if_byte_counter_reg[7]_i_2 ),
        .O(\n_0_if_byte_counter[7]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[7]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ),
        .O(\n_0_if_byte_counter[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[7]_i_4 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] ),
        .O(\n_0_if_byte_counter[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[7]_i_5 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ),
        .O(\n_0_if_byte_counter[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \if_byte_counter[7]_i_6 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ),
        .O(\n_0_if_byte_counter[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[8]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_7_if_byte_counter_reg[11]_i_2 ),
        .O(\n_0_if_byte_counter[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \if_byte_counter[9]_i_1 
       (.I0(\n_0_if_byte_counter[14]_i_5 ),
        .I1(\n_6_if_byte_counter_reg[11]_i_2 ),
        .O(\n_0_if_byte_counter[9]_i_1 ));
CARRY4 \if_byte_counter_reg[11]_i_2 
       (.CI(\n_0_if_byte_counter_reg[7]_i_2 ),
        .CO({\n_0_if_byte_counter_reg[11]_i_2 ,\n_1_if_byte_counter_reg[11]_i_2 ,\n_2_if_byte_counter_reg[11]_i_2 ,\n_3_if_byte_counter_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_if_byte_counter_reg[11]_i_2 ,\n_5_if_byte_counter_reg[11]_i_2 ,\n_6_if_byte_counter_reg[11]_i_2 ,\n_7_if_byte_counter_reg[11]_i_2 }),
        .S({\n_0_if_byte_counter[11]_i_3 ,\n_0_if_byte_counter[11]_i_4 ,\n_0_if_byte_counter[11]_i_5 ,\n_0_if_byte_counter[11]_i_6 }));
CARRY4 \if_byte_counter_reg[14]_i_6 
       (.CI(\n_0_if_byte_counter_reg[11]_i_2 ),
        .CO({\NLW_if_byte_counter_reg[14]_i_6_CO_UNCONNECTED [3:2],\n_2_if_byte_counter_reg[14]_i_6 ,\n_3_if_byte_counter_reg[14]_i_6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_if_byte_counter_reg[14]_i_6_O_UNCONNECTED [3],\n_5_if_byte_counter_reg[14]_i_6 ,\n_6_if_byte_counter_reg[14]_i_6 ,\n_7_if_byte_counter_reg[14]_i_6 }),
        .S({\<const0> ,\n_0_if_byte_counter[14]_i_7 ,\n_0_if_byte_counter[14]_i_8 ,\n_0_if_byte_counter[14]_i_9 }));
CARRY4 \if_byte_counter_reg[2]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_if_byte_counter_reg[2]_i_2 ,\n_1_if_byte_counter_reg[2]_i_2 ,\n_2_if_byte_counter_reg[2]_i_2 ,\n_3_if_byte_counter_reg[2]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ,\txgen/axi_tx_xgmac_i/minusOp [1:0]}),
        .O({\n_4_if_byte_counter_reg[2]_i_2 ,\n_5_if_byte_counter_reg[2]_i_2 ,\n_6_if_byte_counter_reg[2]_i_2 ,\n_7_if_byte_counter_reg[2]_i_2 }),
        .S({\n_0_if_byte_counter[2]_i_3 ,\n_0_if_byte_counter[2]_i_4 ,\n_0_if_byte_counter[2]_i_5 ,\n_0_if_byte_counter[2]_i_6 }));
CARRY4 \if_byte_counter_reg[7]_i_2 
       (.CI(\n_0_if_byte_counter_reg[2]_i_2 ),
        .CO({\n_0_if_byte_counter_reg[7]_i_2 ,\n_1_if_byte_counter_reg[7]_i_2 ,\n_2_if_byte_counter_reg[7]_i_2 ,\n_3_if_byte_counter_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_if_byte_counter_reg[7]_i_2 ,\n_5_if_byte_counter_reg[7]_i_2 ,\n_6_if_byte_counter_reg[7]_i_2 ,\n_7_if_byte_counter_reg[7]_i_2 }),
        .S({\n_0_if_byte_counter[7]_i_3 ,\n_0_if_byte_counter[7]_i_4 ,\n_0_if_byte_counter[7]_i_5 ,\n_0_if_byte_counter[7]_i_6 }));
LUT6 #(
    .INIT(64'h00000000EEEEE0EE)) 
     \ifg_control_inst/eof_during_pad_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/eof_during_pad0 ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_ifg_control_inst/eof_during_pad_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT5 #(
    .INIT(32'h00000110)) 
     \ifg_control_inst/frame_offset[0]_i_1 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_ifg_control_inst/frame_offset[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000060600)) 
     \ifg_control_inst/frame_offset[1]_i_1 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_ifg_control_inst/frame_offset[1]_i_1 ));
LUT4 #(
    .INIT(16'h0078)) 
     \ifg_control_inst/frame_offset[2]_i_1 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
        .I3(\n_0_frame_offset[2]_i_2 ),
        .O(\n_0_ifg_control_inst/frame_offset[2]_i_1 ));
LUT6 #(
    .INIT(64'h0C000C0C0A0A0A0A)) 
     \ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[0]_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0] ),
        .I1(\txgen/tx_controller_inst/current_dic_value [0]),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1 ),
        .I4(\txgen/ifg_dic_frame ),
        .I5(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .O(\n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[0]_i_1 ));
LUT6 #(
    .INIT(64'h0C000C0C0A0A0A0A)) 
     \ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[1]_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1] ),
        .I1(\txgen/tx_controller_inst/current_dic_value [1]),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1 ),
        .I4(\txgen/ifg_dic_frame ),
        .I5(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .O(\n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[1]_i_1 ));
LUT6 #(
    .INIT(64'h0B000F0F08000F0F)) 
     \ifg_control_inst/ifg_calc/current_dic_value[0]_i_1 
       (.I0(\n_7_count_reg[0]_i_2 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1 ),
        .I4(\txgen/ifg_dic_frame ),
        .I5(\txgen/tx_controller_inst/current_dic_value [0]),
        .O(\n_0_ifg_control_inst/ifg_calc/current_dic_value[0]_i_1 ));
LUT6 #(
    .INIT(64'h0B000F0F08000F0F)) 
     \ifg_control_inst/ifg_calc/current_dic_value[1]_i_1 
       (.I0(\n_6_count_reg[0]_i_2 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1 ),
        .I4(\txgen/ifg_dic_frame ),
        .I5(\txgen/tx_controller_inst/current_dic_value [1]),
        .O(\n_0_ifg_control_inst/ifg_calc/current_dic_value[1]_i_1 ));
LUT5 #(
    .INIT(32'h000000AB)) 
     \ifg_control_inst/ifg_counter/count[8]_i_1 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in ),
        .I1(\n_0_count[7]_i_5 ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7] ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_ifg_control_inst/ifg_counter/count[8]_i_1 ));
LUT3 #(
    .INIT(8'hF8)) 
     ifg_lower_ok_i_1
       (.I0(n_0_ifg_lower_ok_i_2),
        .I1(n_0_ifg_lower_ok_i_3),
        .I2(n_0_ifg_lower_ok_i_4),
        .O(\rxgen/synchronise/ifg_lower_ok0 ));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     ifg_lower_ok_i_10
       (.I0(xgmii_rxd[15]),
        .I1(xgmii_rxd[14]),
        .I2(xgmii_rxd[18]),
        .I3(xgmii_rxd[19]),
        .I4(xgmii_rxd[16]),
        .I5(xgmii_rxd[17]),
        .O(n_0_ifg_lower_ok_i_10));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     ifg_lower_ok_i_2
       (.I0(xgmii_rxd[3]),
        .I1(xgmii_rxd[2]),
        .I2(xgmii_rxd[7]),
        .I3(xgmii_rxd[6]),
        .I4(xgmii_rxd[4]),
        .I5(xgmii_rxd[5]),
        .O(n_0_ifg_lower_ok_i_2));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     ifg_lower_ok_i_3
       (.I0(xgmii_rxc[1]),
        .I1(xgmii_rxc[0]),
        .I2(xgmii_rxd[0]),
        .I3(xgmii_rxd[1]),
        .I4(xgmii_rxc[2]),
        .I5(xgmii_rxc[3]),
        .O(n_0_ifg_lower_ok_i_3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     ifg_lower_ok_i_4
       (.I0(n_0_ifg_lower_ok_i_5),
        .I1(n_0_ifg_lower_ok_i_6),
        .I2(n_0_ifg_lower_ok_i_7),
        .I3(n_0_ifg_lower_ok_i_8),
        .I4(n_0_ifg_lower_ok_i_9),
        .I5(n_0_ifg_lower_ok_i_10),
        .O(n_0_ifg_lower_ok_i_4));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     ifg_lower_ok_i_5
       (.I0(xgmii_rxd[3]),
        .I1(xgmii_rxd[2]),
        .I2(xgmii_rxd[6]),
        .I3(xgmii_rxd[7]),
        .I4(xgmii_rxd[4]),
        .I5(xgmii_rxd[5]),
        .O(n_0_ifg_lower_ok_i_5));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     ifg_lower_ok_i_6
       (.I0(xgmii_rxc[1]),
        .I1(xgmii_rxc[0]),
        .I2(xgmii_rxd[0]),
        .I3(xgmii_rxd[1]),
        .I4(xgmii_rxc[2]),
        .I5(xgmii_rxc[3]),
        .O(n_0_ifg_lower_ok_i_6));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     ifg_lower_ok_i_7
       (.I0(xgmii_rxd[21]),
        .I1(xgmii_rxd[20]),
        .I2(xgmii_rxd[24]),
        .I3(xgmii_rxd[25]),
        .I4(xgmii_rxd[22]),
        .I5(xgmii_rxd[23]),
        .O(n_0_ifg_lower_ok_i_7));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     ifg_lower_ok_i_8
       (.I0(xgmii_rxd[27]),
        .I1(xgmii_rxd[26]),
        .I2(xgmii_rxd[30]),
        .I3(xgmii_rxd[31]),
        .I4(xgmii_rxd[28]),
        .I5(xgmii_rxd[29]),
        .O(n_0_ifg_lower_ok_i_8));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     ifg_lower_ok_i_9
       (.I0(xgmii_rxd[9]),
        .I1(xgmii_rxd[8]),
        .I2(xgmii_rxd[12]),
        .I3(xgmii_rxd[13]),
        .I4(xgmii_rxd[10]),
        .I5(xgmii_rxd[11]),
        .O(n_0_ifg_lower_ok_i_9));
LUT6 #(
    .INIT(64'hFF01010100000000)) 
     ifg_upper_ok_i_1
       (.I0(n_0_ifg_upper_ok_i_2),
        .I1(n_0_ifg_upper_ok_i_3),
        .I2(n_0_ifg_upper_ok_i_4),
        .I3(\rxgen/synchronise/rxd_reg1 [36]),
        .I4(\rxgen/synchronise/rxd_reg1 [39]),
        .I5(n_0_ifg_upper_ok_i_5),
        .O(\rxgen/synchronise/ifg_upper_ok0 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     ifg_upper_ok_i_10
       (.I0(\rxgen/synchronise/A [6]),
        .I1(\rxgen/synchronise/rxd_reg1 [57]),
        .I2(\rxgen/synchronise/rxd_reg1 [33]),
        .I3(\rxgen/synchronise/rxd_reg1 [32]),
        .I4(\rxgen/synchronise/A [5]),
        .I5(\rxgen/synchronise/A [7]),
        .O(n_0_ifg_upper_ok_i_10));
LUT5 #(
    .INIT(32'hFBFFFFFF)) 
     ifg_upper_ok_i_2
       (.I0(\rxgen/synchronise/rxd_reg1 [54]),
        .I1(\rxgen/synchronise/rxd_reg1 [41]),
        .I2(\rxgen/synchronise/rxd_reg1 [44]),
        .I3(\rxgen/synchronise/rxd_reg1 [49]),
        .I4(\rxgen/synchronise/rxd_reg1 [48]),
        .O(n_0_ifg_upper_ok_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     ifg_upper_ok_i_3
       (.I0(\rxgen/synchronise/rxd_reg1 [47]),
        .I1(\rxgen/synchronise/rxd_reg1 [55]),
        .I2(\rxgen/synchronise/rxd_reg1 [39]),
        .I3(\rxgen/synchronise/rxd_reg1 [40]),
        .I4(\rxgen/synchronise/rxd_reg1 [53]),
        .I5(\rxgen/synchronise/rxd_reg1 [43]),
        .O(n_0_ifg_upper_ok_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     ifg_upper_ok_i_4
       (.I0(\rxgen/synchronise/rxd_reg1 [50]),
        .I1(\rxgen/synchronise/rxd_reg1 [45]),
        .I2(\rxgen/synchronise/rxd_reg1 [51]),
        .I3(\rxgen/synchronise/rxd_reg1 [52]),
        .I4(\rxgen/synchronise/rxd_reg1 [46]),
        .I5(\rxgen/synchronise/rxd_reg1 [42]),
        .O(n_0_ifg_upper_ok_i_4));
LUT6 #(
    .INIT(64'h0000000040404044)) 
     ifg_upper_ok_i_5
       (.I0(n_0_ifg_upper_ok_i_6),
        .I1(n_0_ifg_upper_ok_i_7),
        .I2(\rxgen/synchronise/A [7]),
        .I3(\rxgen/synchronise/A [6]),
        .I4(\rxgen/synchronise/A [5]),
        .I5(n_0_ifg_upper_ok_i_8),
        .O(n_0_ifg_upper_ok_i_5));
LUT4 #(
    .INIT(16'hFC7F)) 
     ifg_upper_ok_i_6
       (.I0(\rxgen/synchronise/rxd_reg1 [39]),
        .I1(\rxgen/synchronise/rxd_reg1 [35]),
        .I2(\rxgen/synchronise/rxd_reg1 [36]),
        .I3(\rxgen/synchronise/rxd_reg1 [33]),
        .O(n_0_ifg_upper_ok_i_6));
LUT4 #(
    .INIT(16'h0400)) 
     ifg_upper_ok_i_7
       (.I0(\rxgen/synchronise/rxd_reg1 [38]),
        .I1(\rxgen/synchronise/rxd_reg1 [34]),
        .I2(\rxgen/synchronise/rxd_reg1 [37]),
        .I3(\rxgen/synchronise/A [4]),
        .O(n_0_ifg_upper_ok_i_7));
LUT6 #(
    .INIT(64'hFEFE00FEFEFEFEFE)) 
     ifg_upper_ok_i_8
       (.I0(\rxgen/synchronise/rxd_reg1 [32]),
        .I1(\rxgen/synchronise/A [7]),
        .I2(\rxgen/synchronise/rxd_reg1 [33]),
        .I3(n_0_ifg_upper_ok_i_9),
        .I4(\rxgen/synchronise/rxd_reg1 [59]),
        .I5(n_0_ifg_upper_ok_i_10),
        .O(n_0_ifg_upper_ok_i_8));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     ifg_upper_ok_i_9
       (.I0(\rxgen/synchronise/rxd_reg1 [61]),
        .I1(\rxgen/synchronise/rxd_reg1 [63]),
        .I2(\rxgen/synchronise/rxd_reg1 [56]),
        .I3(\rxgen/synchronise/rxd_reg1 [62]),
        .I4(\rxgen/synchronise/rxd_reg1 [58]),
        .I5(\rxgen/synchronise/rxd_reg1 [60]),
        .O(n_0_ifg_upper_ok_i_9));
LUT5 #(
    .INIT(32'h0001FFFF)) 
     in_frame_reg_i_1
       (.I0(\n_0_is_pause_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I3(\n_0_is_data_d1[7]_i_2 ),
        .I4(\n_0_is_data_d1[7]_i_3 ),
        .O(n_0_in_frame_reg_i_1));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \is_data_d1[0]_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_is_data_d1[0]_i_2 ),
        .O(\txgen/is_data [0]));
LUT6 #(
    .INIT(64'h1111111FFFFFFFFF)) 
     \is_data_d1[0]_i_2 
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_is_data_d1[0]_i_2 ));
LUT6 #(
    .INIT(64'h00000000EEEEEEE0)) 
     \is_data_d1[1]_i_1 
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_is_data_d1[7]_i_3 ),
        .O(\txgen/is_data [1]));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \is_data_d1[2]_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_is_data_d1[2]_i_2 ),
        .O(\txgen/is_data [2]));
LUT6 #(
    .INIT(64'h1111111FFFFFFFFF)) 
     \is_data_d1[2]_i_2 
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_is_data_d1[2]_i_2 ));
LUT6 #(
    .INIT(64'h00000000EEEEEEE0)) 
     \is_data_d1[3]_i_1 
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_is_data_d1[7]_i_3 ),
        .O(\txgen/is_data [3]));
LUT6 #(
    .INIT(64'h00000000EEEEEEE0)) 
     \is_data_d1[4]_i_1 
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_is_data_d1[7]_i_3 ),
        .O(\txgen/is_data [4]));
LUT6 #(
    .INIT(64'h00000000EEEEEEE0)) 
     \is_data_d1[5]_i_1 
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I5(\n_0_is_data_d1[7]_i_3 ),
        .O(\txgen/is_data [5]));
LUT6 #(
    .INIT(64'h00000000EEEEEEE0)) 
     \is_data_d1[6]_i_1 
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .I5(\n_0_is_data_d1[7]_i_3 ),
        .O(\txgen/is_data [6]));
LUT2 #(
    .INIT(4'hE)) 
     \is_data_d1[6]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .O(\n_0_is_data_d1[6]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FEFEFE00)) 
     \is_data_d1[7]_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I5(\n_0_is_data_d1[7]_i_3 ),
        .O(\txgen/is_data [7]));
LUT4 #(
    .INIT(16'h00A2)) 
     \is_data_d1[7]_i_2 
       (.I0(n_0_is_start_d1_i_2),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .O(\n_0_is_data_d1[7]_i_2 ));
LUT5 #(
    .INIT(32'h0001FFFF)) 
     \is_data_d1[7]_i_3 
       (.I0(\n_0_is_pause_d1[7]_i_4 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_is_data_d1[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     is_error_d1_i_1
       (.I0(n_0_is_error_d1_i_2),
        .O(\txgen/is_error ));
LUT6 #(
    .INIT(64'h00000000FF05FF01)) 
     is_error_d1_i_2
       (.I0(\n_0_tx_statistics_vector[24]_INST_0_i_6 ),
        .I1(\txgen/tx_controller_inst/state_inst/max_pkt_reg ),
        .I2(\n_0_tx_statistics_vector[24]_INST_0_i_7 ),
        .I3(n_0_is_error_d1_i_3),
        .I4(n_0_tx_success_i_3),
        .I5(\txgen/mtusize_limit_exceeded ),
        .O(n_0_is_error_d1_i_2));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT2 #(
    .INIT(4'hE)) 
     is_error_d1_i_3
       (.I0(\n_0_txgen/jumbo_en_frame_reg ),
        .I1(\txgen/mtu_en_frame ),
        .O(n_0_is_error_d1_i_3));
LUT6 #(
    .INIT(64'h0000005503030355)) 
     \is_pad_d1[0]_i_1 
       (.I0(\n_0_is_data_d1[7]_i_3 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I2(\n_0_is_pad_d1[0]_i_2 ),
        .I3(\n_0_is_data_d1[6]_i_2 ),
        .I4(\n_0_is_data_d1[7]_i_2 ),
        .I5(\n_0_is_pad_d1[0]_i_3 ),
        .O(\txgen/is_pad [0]));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \is_pad_d1[0]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .O(\n_0_is_pad_d1[0]_i_2 ));
LUT6 #(
    .INIT(64'hFF1FFF1FFFFFFF1F)) 
     \is_pad_d1[0]_i_3 
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I5(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .O(\n_0_is_pad_d1[0]_i_3 ));
LUT6 #(
    .INIT(64'h5700570057000000)) 
     \is_pad_d1[1]_i_1 
       (.I0(\n_0_is_pad_d1[1]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_pause_d1[7]_i_4 ),
        .O(\txgen/is_pad [1]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
     \is_pad_d1[1]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .O(\n_0_is_pad_d1[1]_i_2 ));
LUT6 #(
    .INIT(64'h5700570057000000)) 
     \is_pad_d1[2]_i_1 
       (.I0(\n_0_is_pad_d1[2]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_pause_d1[7]_i_4 ),
        .O(\txgen/is_pad [2]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
     \is_pad_d1[2]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .O(\n_0_is_pad_d1[2]_i_2 ));
LUT6 #(
    .INIT(64'h5700570057000000)) 
     \is_pad_d1[3]_i_1 
       (.I0(\n_0_is_pad_d1[3]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_pause_d1[7]_i_4 ),
        .O(\txgen/is_pad [3]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
     \is_pad_d1[3]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .O(\n_0_is_pad_d1[3]_i_2 ));
LUT6 #(
    .INIT(64'hAAFEAAFEAAFEAAAA)) 
     \is_pad_d1[4]_i_1 
       (.I0(\n_0_is_pad_d1[7]_i_2 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_3 ),
        .I3(\n_0_is_pad_d1[4]_i_2 ),
        .I4(\n_0_is_data_d1[6]_i_2 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\txgen/is_pad [4]));
LUT6 #(
    .INIT(64'hFFFDFFFFFFFDFFFD)) 
     \is_pad_d1[4]_i_2 
       (.I0(\n_0_is_pause_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .O(\n_0_is_pad_d1[4]_i_2 ));
LUT6 #(
    .INIT(64'hAAFEAAFEAAFEAAAA)) 
     \is_pad_d1[5]_i_1 
       (.I0(\n_0_is_pad_d1[7]_i_2 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_3 ),
        .I3(\n_0_is_pad_d1[5]_i_2 ),
        .I4(\n_0_is_data_d1[6]_i_2 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\txgen/is_pad [5]));
LUT6 #(
    .INIT(64'hFFFDFFFFFFFDFFFD)) 
     \is_pad_d1[5]_i_2 
       (.I0(\n_0_is_pause_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .O(\n_0_is_pad_d1[5]_i_2 ));
LUT6 #(
    .INIT(64'hAAFEAAFEAAFEAAAA)) 
     \is_pad_d1[6]_i_1 
       (.I0(\n_0_is_pad_d1[7]_i_2 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_3 ),
        .I3(\n_0_is_pad_d1[6]_i_2 ),
        .I4(\n_0_is_data_d1[6]_i_2 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\txgen/is_pad [6]));
LUT6 #(
    .INIT(64'hFFFDFFFFFFFDFFFD)) 
     \is_pad_d1[6]_i_2 
       (.I0(\n_0_is_pause_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .O(\n_0_is_pad_d1[6]_i_2 ));
LUT5 #(
    .INIT(32'hBBBBBBBA)) 
     \is_pad_d1[7]_i_1 
       (.I0(\n_0_is_pad_d1[7]_i_2 ),
        .I1(\n_0_is_pad_d1[7]_i_3 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .O(\txgen/is_pad [7]));
LUT6 #(
    .INIT(64'h0000000020202000)) 
     \is_pad_d1[7]_i_2 
       (.I0(n_0_crc_insert_d_i_2),
        .I1(\n_0_is_data_d1[6]_i_2 ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_4 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\n_0_is_pad_d1[7]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFF)) 
     \is_pad_d1[7]_i_3 
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I5(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_is_pad_d1[7]_i_3 ));
LUT6 #(
    .INIT(64'h0001000100010000)) 
     \is_pause_d1[7]_i_1 
       (.I0(\n_0_is_data_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_pause_d1[7]_i_4 ),
        .O(\txgen/is_pause ));
LUT5 #(
    .INIT(32'h00000001)) 
     \is_pause_d1[7]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I4(\n_0_is_pause_d1[7]_i_5 ),
        .O(\n_0_is_pause_d1[7]_i_2 ));
LUT3 #(
    .INIT(8'hFE)) 
     \is_pause_d1[7]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .O(\n_0_is_pause_d1[7]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \is_pause_d1[7]_i_4 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .O(\n_0_is_pause_d1[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \is_pause_d1[7]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .O(\n_0_is_pause_d1[7]_i_5 ));
LUT6 #(
    .INIT(64'h000000000000DFDD)) 
     is_start_d1_i_1
       (.I0(n_0_is_start_d1_i_2),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I4(n_0_is_start_d1_i_3),
        .I5(\n_0_is_data_d1[6]_i_2 ),
        .O(n_0_is_start_d1_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
     is_start_d1_i_2
       (.I0(n_0_is_start_d1_i_4),
        .I1(n_0_is_start_d1_i_5),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .O(n_0_is_start_d1_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     is_start_d1_i_3
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .O(n_0_is_start_d1_i_3));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     is_start_d1_i_4
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .O(n_0_is_start_d1_i_4));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT2 #(
    .INIT(4'hE)) 
     is_start_d1_i_5
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .O(n_0_is_start_d1_i_5));
LUT5 #(
    .INIT(32'hFF4F4444)) 
     \is_terminate_d1[0]_i_1 
       (.I0(\n_0_is_terminate_d1[0]_i_2 ),
        .I1(\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ),
        .I2(\txgen/is_underrun ),
        .I3(\txgen/tx_controller_inst/state_inst/term_reg ),
        .I4(\n_0_is_terminate_d1[0]_i_3 ),
        .O(\txgen/is_terminate [0]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
     \is_terminate_d1[0]_i_2 
       (.I0(\n_0_is_data_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_pause_d1[7]_i_4 ),
        .O(\n_0_is_terminate_d1[0]_i_2 ));
LUT5 #(
    .INIT(32'h88888B88)) 
     \is_terminate_d1[0]_i_3 
       (.I0(\txgen/tx_controller_inst/reg_next_terminate [0]),
        .I1(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I2(\n_0_is_data_d1[7]_i_3 ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .O(\n_0_is_terminate_d1[0]_i_3 ));
LUT2 #(
    .INIT(4'h8)) 
     \is_terminate_d1[1]_i_1 
       (.I0(\n_0_is_terminate_d1[6]_i_2 ),
        .I1(\n_0_is_terminate_d1[1]_i_2 ),
        .O(\txgen/is_terminate [1]));
LUT6 #(
    .INIT(64'h88888B8888888888)) 
     \is_terminate_d1[1]_i_2 
       (.I0(\txgen/tx_controller_inst/reg_next_terminate [1]),
        .I1(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I2(\n_0_is_data_d1[7]_i_3 ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .O(\n_0_is_terminate_d1[1]_i_2 ));
LUT6 #(
    .INIT(64'hAAAA000200000002)) 
     \is_terminate_d1[2]_i_1 
       (.I0(\n_0_is_terminate_d1[6]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I2(\n_0_is_terminate_d1[3]_i_2 ),
        .I3(\n_0_is_data_d1[7]_i_3 ),
        .I4(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I5(\txgen/tx_controller_inst/reg_next_terminate [2]),
        .O(\txgen/is_terminate [2]));
LUT6 #(
    .INIT(64'hAAAA002000000020)) 
     \is_terminate_d1[3]_i_1 
       (.I0(\n_0_is_terminate_d1[6]_i_2 ),
        .I1(\n_0_is_terminate_d1[3]_i_2 ),
        .I2(\n_0_is_terminate_d1[3]_i_3 ),
        .I3(\n_0_is_data_d1[7]_i_3 ),
        .I4(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I5(\txgen/tx_controller_inst/reg_next_terminate [3]),
        .O(\txgen/is_terminate [3]));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \is_terminate_d1[3]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_is_terminate_d1[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \is_terminate_d1[3]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .O(\n_0_is_terminate_d1[3]_i_3 ));
LUT5 #(
    .INIT(32'hAA020002)) 
     \is_terminate_d1[4]_i_1 
       (.I0(\n_0_is_terminate_d1[6]_i_2 ),
        .I1(\n_0_is_terminate_d1[4]_i_2 ),
        .I2(\n_0_is_data_d1[7]_i_3 ),
        .I3(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I4(\txgen/tx_controller_inst/reg_next_terminate [4]),
        .O(\txgen/is_terminate [4]));
LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
     \is_terminate_d1[4]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I5(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_is_terminate_d1[4]_i_2 ));
LUT6 #(
    .INIT(64'h8080808880808080)) 
     \is_terminate_d1[5]_i_1 
       (.I0(\n_0_is_terminate_d1[6]_i_2 ),
        .I1(\n_0_is_terminate_d1[7]_i_3 ),
        .I2(\n_0_is_terminate_d1[5]_i_2 ),
        .I3(\n_0_is_terminate_d1[5]_i_3 ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .O(\txgen/is_terminate [5]));
LUT6 #(
    .INIT(64'h0000000000001110)) 
     \is_terminate_d1[5]_i_2 
       (.I0(\n_0_crc_pos_d1[2]_i_3 ),
        .I1(\n_0_crc_pos_d[0]_i_2 ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_is_data_d1[7]_i_2 ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I5(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_is_terminate_d1[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \is_terminate_d1[5]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_is_terminate_d1[5]_i_3 ));
LUT6 #(
    .INIT(64'h0080008000808888)) 
     \is_terminate_d1[6]_i_1 
       (.I0(\n_0_is_terminate_d1[6]_i_2 ),
        .I1(\n_0_is_terminate_d1[7]_i_3 ),
        .I2(\n_0_is_terminate_d1[6]_i_3 ),
        .I3(\n_0_is_terminate_d1[7]_i_5 ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .I5(\n_0_is_terminate_d1[6]_i_4 ),
        .O(\txgen/is_terminate [6]));
LUT6 #(
    .INIT(64'hBBBBBBB0BBBBBBBB)) 
     \is_terminate_d1[6]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/term_reg ),
        .I1(\txgen/is_underrun ),
        .I2(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(n_0_is_start_d1_i_3),
        .I5(\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ),
        .O(\n_0_is_terminate_d1[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'h0000FE00)) 
     \is_terminate_d1[6]_i_3 
       (.I0(\n_0_is_data_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_crc_pos_d[0]_i_2 ),
        .I4(\n_0_crc_pos_d1[2]_i_3 ),
        .O(\n_0_is_terminate_d1[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     \is_terminate_d1[6]_i_4 
       (.I0(\n_0_is_terminate_d1[5]_i_3 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .O(\n_0_is_terminate_d1[6]_i_4 ));
LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
     \is_terminate_d1[7]_i_1 
       (.I0(\n_0_is_terminate_d1[7]_i_2 ),
        .I1(\n_0_is_terminate_d1[7]_i_3 ),
        .I2(\n_0_is_terminate_d1[7]_i_4 ),
        .I3(\n_0_is_terminate_d1[7]_i_5 ),
        .I4(\n_0_is_terminate_d1[7]_i_6 ),
        .I5(\n_0_is_terminate_d1[7]_i_7 ),
        .O(\txgen/is_terminate [7]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \is_terminate_d1[7]_i_10 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .O(\n_0_is_terminate_d1[7]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \is_terminate_d1[7]_i_2 
       (.I0(\txgen/is_underrun ),
        .I1(\txgen/tx_controller_inst/state_inst/term_reg ),
        .O(\n_0_is_terminate_d1[7]_i_2 ));
LUT6 #(
    .INIT(64'h000000000000FFFB)) 
     \is_terminate_d1[7]_i_3 
       (.I0(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I3(\n_0_reg_next_terminate[0]_i_4 ),
        .I4(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I5(\n_0_is_terminate_d1[7]_i_8 ),
        .O(\n_0_is_terminate_d1[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h00004000)) 
     \is_terminate_d1[7]_i_4 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I4(\n_0_is_terminate_d1[5]_i_3 ),
        .O(\n_0_is_terminate_d1[7]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF111FFFFF)) 
     \is_terminate_d1[7]_i_5 
       (.I0(\n_0_is_pause_d1[7]_i_4 ),
        .I1(\n_0_is_pause_d1[7]_i_3 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_is_data_d1[6]_i_2 ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .I5(\n_0_is_terminate_d1[7]_i_9 ),
        .O(\n_0_is_terminate_d1[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'h000000FE)) 
     \is_terminate_d1[7]_i_6 
       (.I0(\n_0_is_data_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_crc_pos_d[0]_i_2 ),
        .I4(\n_0_crc_pos_d1[2]_i_3 ),
        .O(\n_0_is_terminate_d1[7]_i_6 ));
LUT6 #(
    .INIT(64'h0002000200020000)) 
     \is_terminate_d1[7]_i_7 
       (.I0(\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_3 ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_is_data_d1[6]_i_2 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\n_0_is_terminate_d1[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT5 #(
    .INIT(32'h1F1F1FFF)) 
     \is_terminate_d1[7]_i_8 
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_is_terminate_d1[7]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFFF)) 
     \is_terminate_d1[7]_i_9 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I5(\n_0_is_terminate_d1[7]_i_10 ),
        .O(\n_0_is_terminate_d1[7]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     is_underrun_i_1
       (.I0(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I1(n_0_is_underrun_i_2),
        .I2(n_0_is_underrun_i_3),
        .O(\txgen/underrun ));
LUT6 #(
    .INIT(64'h000000000000000D)) 
     is_underrun_i_2
       (.I0(tx_axis_tvalid),
        .I1(tx_axis_tuser[0]),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .O(n_0_is_underrun_i_2));
LUT6 #(
    .INIT(64'h0000000000000060)) 
     is_underrun_i_3
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I2(n_0_is_underrun_i_4),
        .I3(\n_0_FSM_onehot_axi_tx_state[9]_i_16 ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .O(n_0_is_underrun_i_3));
LUT6 #(
    .INIT(64'h0000000000001011)) 
     is_underrun_i_4
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(tx_axis_tuser[0]),
        .I3(tx_axis_tvalid),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .O(n_0_is_underrun_i_4));
LUT6 #(
    .INIT(64'h8000000082000002)) 
     \last_bytes_reg[0]_i_1 
       (.I0(\n_0_last_bytes_reg[0]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .O(\txgen/tx_controller_inst/state_inst/last_bytes [0]));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'h4004)) 
     \last_bytes_reg[0]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .O(\n_0_last_bytes_reg[0]_i_2 ));
LUT6 #(
    .INIT(64'h0000000091000000)) 
     \last_bytes_reg[1]_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I3(\n_0_last_bytes_reg[1]_i_2 ),
        .I4(\n_0_last_bytes_reg[1]_i_3 ),
        .I5(\n_0_last_bytes_reg[2]_i_2 ),
        .O(\txgen/tx_controller_inst/state_inst/last_bytes [1]));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \last_bytes_reg[1]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .O(\n_0_last_bytes_reg[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     \last_bytes_reg[1]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .O(\n_0_last_bytes_reg[1]_i_3 ));
LUT6 #(
    .INIT(64'h0400000000000000)) 
     \last_bytes_reg[2]_i_1 
       (.I0(\n_0_last_bytes_reg[2]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .O(\n_0_last_bytes_reg[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT3 #(
    .INIT(8'h74)) 
     \last_bytes_reg[2]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .O(\n_0_last_bytes_reg[2]_i_2 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[0]_i_1 
       (.I0(\txgen/data_in [0]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[8] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[0]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[10]_i_1 
       (.I0(\txgen/data_in [10]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[18] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[10]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[11]_i_1 
       (.I0(\txgen/data_in [11]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[19] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[11]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[12]_i_1 
       (.I0(\txgen/data_in [12]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[20] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[12]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[13]_i_1 
       (.I0(\txgen/data_in [13]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[21] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[13]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[14]_i_1 
       (.I0(\txgen/data_in [14]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[22] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[14]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[15]_i_1 
       (.I0(\txgen/data_in [15]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[23] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[15]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[16]_i_1 
       (.I0(\txgen/data_in [16]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[24] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[16]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[17]_i_1 
       (.I0(\txgen/data_in [17]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[25] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[17]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[18]_i_1 
       (.I0(\txgen/data_in [18]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[26] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[18]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[19]_i_1 
       (.I0(\txgen/data_in [19]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[27] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[19]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[1]_i_1 
       (.I0(\txgen/data_in [1]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[9] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[1]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[20]_i_1 
       (.I0(\txgen/data_in [20]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[28] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[20]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[21]_i_1 
       (.I0(\txgen/data_in [21]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[29] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[21]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[22]_i_1 
       (.I0(\txgen/data_in [22]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[30] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[22]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[23]_i_1 
       (.I0(\txgen/data_in [23]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[31] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[23]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[24]_i_1 
       (.I0(\txgen/data_in [24]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[32] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[24]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[25]_i_1 
       (.I0(\txgen/data_in [25]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[33] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[25]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[26]_i_1 
       (.I0(\txgen/data_in [26]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[34] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[26]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[27]_i_1 
       (.I0(\txgen/data_in [27]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[35] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[27]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[28]_i_1 
       (.I0(\txgen/data_in [28]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[36] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[28]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[29]_i_1 
       (.I0(\txgen/data_in [29]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[37] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[29]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[2]_i_1 
       (.I0(\txgen/data_in [2]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[10] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[2]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[30]_i_1 
       (.I0(\txgen/data_in [30]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[38] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[30]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[31]_i_1 
       (.I0(\txgen/data_in [31]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[39] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[31]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[32]_i_1 
       (.I0(\txgen/data_in [32]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[40] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[32]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[33]_i_1 
       (.I0(\txgen/data_in [33]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[41] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[33]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[34]_i_1 
       (.I0(\txgen/data_in [34]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[42] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[34]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[35]_i_1 
       (.I0(\txgen/data_in [35]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[43] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[35]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[36]_i_1 
       (.I0(\txgen/data_in [36]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[44] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[36]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[37]_i_1 
       (.I0(\txgen/data_in [37]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[45] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[37]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[38]_i_1 
       (.I0(\txgen/data_in [38]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[46] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[38]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[39]_i_1 
       (.I0(\txgen/data_in [39]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[47] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[39]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[3]_i_1 
       (.I0(\txgen/data_in [3]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[11] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[3]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[40]_i_1 
       (.I0(\txgen/data_in [40]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[48] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[40]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[41]_i_1 
       (.I0(\txgen/data_in [41]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[49] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[41]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[42]_i_1 
       (.I0(\txgen/data_in [42]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[50] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[42]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[43]_i_1 
       (.I0(\txgen/data_in [43]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[51] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[43]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[44]_i_1 
       (.I0(\txgen/data_in [44]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[52] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[44]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[45]_i_1 
       (.I0(\txgen/data_in [45]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[53] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[45]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[46]_i_1 
       (.I0(\txgen/data_in [46]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[54] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[46]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[47]_i_1 
       (.I0(\txgen/data_in [47]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[55] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[47]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[4]_i_1 
       (.I0(\txgen/data_in [4]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[12] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[4]_i_1 ));
LUT3 #(
    .INIT(8'h2F)) 
     \last_data[55]_i_1 
       (.I0(\txgen/crc_pipeline_inst/calculating ),
        .I1(\txgen/insert ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .O(\n_0_last_data[55]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[5]_i_1 
       (.I0(\txgen/data_in [5]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[13] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[5]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[6]_i_1 
       (.I0(\txgen/data_in [6]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[14] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[6]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[7]_i_1 
       (.I0(\txgen/data_in [7]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[15] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[7]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[8]_i_1 
       (.I0(\txgen/data_in [8]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[16] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[8]_i_1 ));
LUT5 #(
    .INIT(32'hACCCACAC)) 
     \last_data[9]_i_1 
       (.I0(\txgen/data_in [9]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[17] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .I3(\txgen/insert ),
        .I4(\txgen/crc_pipeline_inst/calculating ),
        .O(\n_0_last_data[9]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \last_data_delay_reg[6]_srl7_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg__0 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .O(\n_0_last_data_delay_reg[6]_srl7_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \last_seq_type[1]_i_1 
       (.I0(\rsgen/detect_link_fail/seq_upper ),
        .I1(\rsgen/detect_link_fail/seq_lower ),
        .O(\n_0_last_seq_type[1]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     length_match_i_1
       (.I0(\rxgen/decode/EQUAL53_in ),
        .I1(\rxgen/decode/start_flag_reg1 ),
        .O(\rxgen/decode/length_match0 ));
LUT2 #(
    .INIT(4'h9)) 
     length_match_i_4
       (.I0(\rxgen/frame_counter [15]),
        .I1(\rxgen/length_type [15]),
        .O(n_0_length_match_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     length_match_i_5
       (.I0(\rxgen/frame_counter [13]),
        .I1(\rxgen/length_type [13]),
        .I2(\rxgen/frame_counter [14]),
        .I3(\rxgen/length_type [14]),
        .I4(\rxgen/length_type [12]),
        .I5(\rxgen/frame_counter [12]),
        .O(n_0_length_match_i_5));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     length_match_i_6
       (.I0(\rxgen/length_type [9]),
        .I1(\rxgen/frame_counter [9]),
        .I2(\rxgen/length_type [10]),
        .I3(\rxgen/frame_counter [10]),
        .I4(\rxgen/length_type [11]),
        .I5(\rxgen/frame_counter [11]),
        .O(n_0_length_match_i_6));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     length_match_i_7
       (.I0(\rxgen/frame_counter [6]),
        .I1(\rxgen/length_type [6]),
        .I2(\rxgen/frame_counter [7]),
        .I3(\rxgen/length_type [7]),
        .I4(\rxgen/length_type [8]),
        .I5(\rxgen/frame_counter [8]),
        .O(n_0_length_match_i_7));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     length_match_i_8
       (.I0(\rxgen/length_type [5]),
        .I1(\rxgen/frame_counter [5]),
        .I2(\rxgen/frame_counter [3]),
        .I3(\rxgen/length_type [3]),
        .I4(\rxgen/frame_counter [4]),
        .I5(\rxgen/length_type [4]),
        .O(n_0_length_match_i_8));
LUT6 #(
    .INIT(64'hFFFF0F0EEEEE0F0E)) 
     length_match_reg1_i_1
       (.I0(\rxgen/end_of_frame ),
        .I1(\rxgen/decode/less_than_10bytes ),
        .I2(\rxgen/decode/start_flag_reg1 ),
        .I3(\rxgen/decode/EQUAL53_in ),
        .I4(n_0_length_match_reg1_i_2),
        .I5(\rxgen/decode/length_match ),
        .O(n_0_length_match_reg1_i_1));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'hE)) 
     length_match_reg1_i_2
       (.I0(\rxgen/length_type [2]),
        .I1(\rxgen/length_type [1]),
        .O(n_0_length_match_reg1_i_2));
CARRY4 length_match_reg_i_2
       (.CI(n_0_length_match_reg_i_3),
        .CO({NLW_length_match_reg_i_2_CO_UNCONNECTED[3:1],\rxgen/decode/EQUAL53_in }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_length_match_reg_i_2_O_UNCONNECTED[3:0]),
        .S({\<const0> ,\<const0> ,\<const0> ,n_0_length_match_i_4}));
CARRY4 length_match_reg_i_3
       (.CI(\<const0> ),
        .CO({n_0_length_match_reg_i_3,n_1_length_match_reg_i_3,n_2_length_match_reg_i_3,n_3_length_match_reg_i_3}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_length_match_reg_i_3_O_UNCONNECTED[3:0]),
        .S({n_0_length_match_i_5,n_0_length_match_i_6,n_0_length_match_i_7,n_0_length_match_i_8}));
LUT6 #(
    .INIT(64'h1115000000000000)) 
     less_than_10bytes_i_1
       (.I0(\rxgen/rxd_sync [44]),
        .I1(\rxgen/rxd_sync [43]),
        .I2(\rxgen/rxd_sync [42]),
        .I3(\rxgen/rxd_sync [41]),
        .I4(n_0_less_than_10bytes_i_2),
        .I5(n_0_less_than_10bytes_i_3),
        .O(\rxgen/decode/less_than_10bytes0 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     less_than_10bytes_i_2
       (.I0(\rxgen/rxd_sync [36]),
        .I1(\rxgen/rxd_sync [35]),
        .I2(\rxgen/decode/start_flag_reg1 ),
        .I3(\rxgen/rxd_sync [39]),
        .I4(\rxgen/rxd_sync [37]),
        .I5(\rxgen/rxd_sync [38]),
        .O(n_0_less_than_10bytes_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     less_than_10bytes_i_3
       (.I0(\rxgen/rxd_sync [46]),
        .I1(\rxgen/rxd_sync [45]),
        .I2(\rxgen/rxd_sync [33]),
        .I3(\rxgen/rxd_sync [34]),
        .I4(\rxgen/rxd_sync [47]),
        .I5(\rxgen/rxd_sync [32]),
        .O(n_0_less_than_10bytes_i_3));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     less_than_2bytes_i_1
       (.I0(\rxgen/length_type [3]),
        .I1(\rxgen/decode/less_than_10bytes ),
        .I2(\rxgen/length_type [1]),
        .I3(\rxgen/length_type [2]),
        .O(\rxgen/decode/less_than_2bytes0 ));
LUT1 #(
    .INIT(2'h1)) 
     load_max_count_i_1
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg ),
        .O(n_0_load_max_count_i_1));
LUT5 #(
    .INIT(32'h0000CCA0)) 
     local_failure_i_1
       (.I0(\rsgen/d ),
        .I1(\n_0_rsgen/detect_link_fail/last_seq_type_reg[0] ),
        .I2(\rsgen/detect_link_fail/sm_active_reg__0 ),
        .I3(\rsgen/detect_link_fail/local_failure0 ),
        .I4(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(n_0_local_failure_i_1));
LUT6 #(
    .INIT(64'h000000002B220000)) 
     local_failure_i_2
       (.I0(\rsgen/detect_link_fail/seq_cnt_reg [0]),
        .I1(n_0_local_failure_i_3),
        .I2(\rsgen/detect_link_fail/seq_upper_mismatch ),
        .I3(\rsgen/detect_link_fail/seq_upper_reg2 ),
        .I4(\rsgen/detect_link_fail/seq_cnt_reg [1]),
        .I5(\rsgen/detect_link_fail/seq_cnt_reg [2]),
        .O(\rsgen/detect_link_fail/local_failure0 ));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT2 #(
    .INIT(4'hB)) 
     local_failure_i_3
       (.I0(\rsgen/detect_link_fail/seq_lower_mismatch ),
        .I1(\rsgen/detect_link_fail/seq_lower_reg2 ),
        .O(n_0_local_failure_i_3));
LUT3 #(
    .INIT(8'hBA)) 
     \max_count[0]_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I1(\n_0_txgen/jumbo_en_frame_reg ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg ),
        .O(\n_0_max_count[0]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \max_count[0]_i_3 
       (.I0(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .O(\n_0_max_count[0]_i_3 ));
LUT5 #(
    .INIT(32'hDDDDDD1D)) 
     \max_count[0]_i_4 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [3]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[6] ),
        .O(\n_0_max_count[0]_i_4 ));
LUT5 #(
    .INIT(32'hDDDDDD1D)) 
     \max_count[0]_i_5 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [2]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[5] ),
        .O(\n_0_max_count[0]_i_5 ));
LUT5 #(
    .INIT(32'h11D11111)) 
     \max_count[0]_i_6 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [1]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[4] ),
        .O(\n_0_max_count[0]_i_6 ));
LUT5 #(
    .INIT(32'h11D11111)) 
     \max_count[0]_i_7 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [0]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[3] ),
        .O(\n_0_max_count[0]_i_7 ));
LUT5 #(
    .INIT(32'hDDDDDD1D)) 
     \max_count[4]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [7]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[10] ),
        .O(\n_0_max_count[4]_i_2 ));
LUT5 #(
    .INIT(32'h11D11111)) 
     \max_count[4]_i_3 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [6]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[9] ),
        .O(\n_0_max_count[4]_i_3 ));
LUT5 #(
    .INIT(32'hDDDDDD1D)) 
     \max_count[4]_i_4 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [5]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[8] ),
        .O(\n_0_max_count[4]_i_4 ));
LUT5 #(
    .INIT(32'hDDDDDD1D)) 
     \max_count[4]_i_5 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [4]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[7] ),
        .O(\n_0_max_count[4]_i_5 ));
LUT5 #(
    .INIT(32'h11D11111)) 
     \max_count[8]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [11]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[14] ),
        .O(\n_0_max_count[8]_i_2 ));
LUT5 #(
    .INIT(32'h11D11111)) 
     \max_count[8]_i_3 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [10]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[13] ),
        .O(\n_0_max_count[8]_i_3 ));
LUT5 #(
    .INIT(32'h11D11111)) 
     \max_count[8]_i_4 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [9]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[12] ),
        .O(\n_0_max_count[8]_i_4 ));
LUT5 #(
    .INIT(32'h11D11111)) 
     \max_count[8]_i_5 
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [8]),
        .I1(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_txgen/mtu_size_frame_reg[11] ),
        .O(\n_0_max_count[8]_i_5 ));
LUT6 #(
    .INIT(64'h1000545110001000)) 
     max_count_enable_i_1
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(n_0_is_start_d1_i_3),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I4(n_0_max_count_enable_i_2),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg ),
        .O(n_0_max_count_enable_i_1));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     max_count_enable_i_2
       (.I0(\txgen/tx_controller_inst/state_inst/max_pkt_len_reached ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .O(n_0_max_count_enable_i_2));
CARRY4 \max_count_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_max_count_reg[0]_i_2 ,\n_1_max_count_reg[0]_i_2 ,\n_2_max_count_reg[0]_i_2 ,\n_3_max_count_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_max_count[0]_i_3 ,\n_0_max_count[0]_i_3 ,\n_0_max_count[0]_i_3 ,\n_0_max_count[0]_i_3 }),
        .O({\n_4_max_count_reg[0]_i_2 ,\n_5_max_count_reg[0]_i_2 ,\n_6_max_count_reg[0]_i_2 ,\n_7_max_count_reg[0]_i_2 }),
        .S({\n_0_max_count[0]_i_4 ,\n_0_max_count[0]_i_5 ,\n_0_max_count[0]_i_6 ,\n_0_max_count[0]_i_7 }));
CARRY4 \max_count_reg[4]_i_1 
       (.CI(\n_0_max_count_reg[0]_i_2 ),
        .CO({\n_0_max_count_reg[4]_i_1 ,\n_1_max_count_reg[4]_i_1 ,\n_2_max_count_reg[4]_i_1 ,\n_3_max_count_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_max_count[0]_i_3 ,\n_0_max_count[0]_i_3 ,\n_0_max_count[0]_i_3 ,\n_0_max_count[0]_i_3 }),
        .O({\n_4_max_count_reg[4]_i_1 ,\n_5_max_count_reg[4]_i_1 ,\n_6_max_count_reg[4]_i_1 ,\n_7_max_count_reg[4]_i_1 }),
        .S({\n_0_max_count[4]_i_2 ,\n_0_max_count[4]_i_3 ,\n_0_max_count[4]_i_4 ,\n_0_max_count[4]_i_5 }));
CARRY4 \max_count_reg[8]_i_1 
       (.CI(\n_0_max_count_reg[4]_i_1 ),
        .CO({\NLW_max_count_reg[8]_i_1_CO_UNCONNECTED [3],\n_1_max_count_reg[8]_i_1 ,\n_2_max_count_reg[8]_i_1 ,\n_3_max_count_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_max_count[0]_i_3 ,\n_0_max_count[0]_i_3 ,\n_0_max_count[0]_i_3 }),
        .O({\n_4_max_count_reg[8]_i_1 ,\n_5_max_count_reg[8]_i_1 ,\n_6_max_count_reg[8]_i_1 ,\n_7_max_count_reg[8]_i_1 }),
        .S({\n_0_max_count[8]_i_2 ,\n_0_max_count[8]_i_3 ,\n_0_max_count[8]_i_4 ,\n_0_max_count[8]_i_5 }));
LUT5 #(
    .INIT(32'h000000FE)) 
     max_length_error_i_1
       (.I0(\rxgen/error_detection/exceed_vlan_frame ),
        .I1(\rxgen/error_detection/exceed_normal_frame ),
        .I2(\rxgen/error_detection/max_length_error ),
        .I3(\rxgen/error_detection/start_pipeline ),
        .I4(rx_statistics_valid),
        .O(\rxgen/error_detection/max_length_error0 ));
LUT5 #(
    .INIT(32'h00008880)) 
     max_pkt_len_reached_i_1
       (.I0(n_0_max_pkt_len_reached_i_2),
        .I1(n_0_max_pkt_len_reached_i_3),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg ),
        .I3(\txgen/mtusize_limit_exceeded ),
        .I4(\txgen/tx_controller_inst/state_inst/min_pkt_len_past ),
        .O(n_0_max_pkt_len_reached_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     max_pkt_len_reached_i_2
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [0]),
        .I1(\txgen/tx_controller_inst/state_inst/max_count_reg [3]),
        .I2(\txgen/tx_controller_inst/state_inst/max_count_reg [1]),
        .I3(\txgen/tx_controller_inst/state_inst/max_count_reg [8]),
        .I4(\txgen/tx_controller_inst/state_inst/max_count_reg [2]),
        .I5(\txgen/tx_controller_inst/state_inst/max_count_reg [4]),
        .O(n_0_max_pkt_len_reached_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     max_pkt_len_reached_i_3
       (.I0(\txgen/tx_controller_inst/state_inst/max_count_reg [5]),
        .I1(\txgen/tx_controller_inst/state_inst/max_count_reg [9]),
        .I2(\txgen/tx_controller_inst/state_inst/max_count_reg [10]),
        .I3(\txgen/tx_controller_inst/state_inst/max_count_reg [6]),
        .I4(\txgen/tx_controller_inst/state_inst/max_count_reg [11]),
        .I5(\txgen/tx_controller_inst/state_inst/max_count_reg [7]),
        .O(n_0_max_pkt_len_reached_i_3));
LUT4 #(
    .INIT(16'h1110)) 
     max_pkt_reg_i_1
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_past ),
        .I1(\txgen/tx_controller_inst/state_inst/start_int_d1 ),
        .I2(\txgen/tx_controller_inst/state_inst/max_pkt_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in ),
        .O(n_0_max_pkt_reg_i_1));
LUT4 #(
    .INIT(16'h0200)) 
     mtusize_limit_exceeded_int_i_1
       (.I0(n_0_mtusize_limit_exceeded_int_i_2),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\n_0_txgen/jumbo_en_frame_reg ),
        .I3(\txgen/mtu_en_frame ),
        .O(n_0_mtusize_limit_exceeded_int_i_1));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_100
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [5]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [5]));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_102
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] ),
        .O(n_0_mtusize_limit_exceeded_int_i_102));
LUT5 #(
    .INIT(32'h00000001)) 
     mtusize_limit_exceeded_int_i_103
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] ),
        .O(n_0_mtusize_limit_exceeded_int_i_103));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     mtusize_limit_exceeded_int_i_104
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .I1(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] ),
        .O(n_0_mtusize_limit_exceeded_int_i_104));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_105
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ),
        .O(n_0_mtusize_limit_exceeded_int_i_105));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_106
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ),
        .O(n_0_mtusize_limit_exceeded_int_i_106));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_107
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ),
        .O(n_0_mtusize_limit_exceeded_int_i_107));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_108
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] ),
        .O(n_0_mtusize_limit_exceeded_int_i_108));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_109
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ),
        .O(n_0_mtusize_limit_exceeded_int_i_109));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_110
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ),
        .O(n_0_mtusize_limit_exceeded_int_i_110));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_111
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ),
        .O(n_0_mtusize_limit_exceeded_int_i_111));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_112
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] ),
        .O(n_0_mtusize_limit_exceeded_int_i_112));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_113
       (.I0(\n_0_txgen/mtu_size_frame_reg[3] ),
        .I1(n_5_mtusize_limit_exceeded_int_reg_i_117),
        .O(n_0_mtusize_limit_exceeded_int_i_113));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_114
       (.I0(\n_0_txgen/mtu_size_frame_reg[2] ),
        .I1(n_6_mtusize_limit_exceeded_int_reg_i_117),
        .O(n_0_mtusize_limit_exceeded_int_i_114));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_115
       (.I0(\n_0_txgen/mtu_size_frame_reg[1] ),
        .I1(n_7_mtusize_limit_exceeded_int_reg_i_117),
        .O(n_0_mtusize_limit_exceeded_int_i_115));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_116
       (.I0(\n_0_txgen/mtu_size_frame_reg[0] ),
        .I1(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .O(n_0_mtusize_limit_exceeded_int_i_116));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_118
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ),
        .O(n_0_mtusize_limit_exceeded_int_i_118));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_119
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ),
        .O(n_0_mtusize_limit_exceeded_int_i_119));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_120
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] ),
        .O(n_0_mtusize_limit_exceeded_int_i_120));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_121
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ),
        .O(n_0_mtusize_limit_exceeded_int_i_121));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_122
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [2]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [2]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_123
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [4]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [4]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_124
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [3]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [3]));
LUT2 #(
    .INIT(4'hB)) 
     mtusize_limit_exceeded_int_i_125
       (.I0(n_0_mtusize_limit_exceeded_int_i_77),
        .I1(\txgen/axi_tx_xgmac_i/minusOp [2]),
        .O(n_0_mtusize_limit_exceeded_int_i_125));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_126
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [1]));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_127
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ),
        .O(n_0_mtusize_limit_exceeded_int_i_127));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_128
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ),
        .O(n_0_mtusize_limit_exceeded_int_i_128));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_129
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ),
        .O(n_0_mtusize_limit_exceeded_int_i_129));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_13
       (.I0(\n_0_txgen/mtu_size_frame_reg[14] ),
        .I1(n_6_mtusize_limit_exceeded_int_reg_i_46),
        .O(n_0_mtusize_limit_exceeded_int_i_13));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_130
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ),
        .O(n_0_mtusize_limit_exceeded_int_i_130));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_131
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ),
        .O(n_0_mtusize_limit_exceeded_int_i_131));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_132
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ),
        .O(n_0_mtusize_limit_exceeded_int_i_132));
LUT1 #(
    .INIT(2'h1)) 
     mtusize_limit_exceeded_int_i_133
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ),
        .O(n_0_mtusize_limit_exceeded_int_i_133));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_134
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .O(n_0_mtusize_limit_exceeded_int_i_134));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_14
       (.I0(\n_0_txgen/mtu_size_frame_reg[13] ),
        .I1(n_7_mtusize_limit_exceeded_int_reg_i_46),
        .O(n_0_mtusize_limit_exceeded_int_i_14));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_15
       (.I0(\n_0_txgen/mtu_size_frame_reg[12] ),
        .I1(n_4_mtusize_limit_exceeded_int_reg_i_47),
        .O(n_0_mtusize_limit_exceeded_int_i_15));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_17
       (.I0(\n_0_txgen/mtu_size_frame_reg[11] ),
        .I1(n_5_mtusize_limit_exceeded_int_reg_i_22),
        .O(n_0_mtusize_limit_exceeded_int_i_17));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_18
       (.I0(\n_0_txgen/mtu_size_frame_reg[10] ),
        .I1(n_6_mtusize_limit_exceeded_int_reg_i_22),
        .O(n_0_mtusize_limit_exceeded_int_i_18));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_19
       (.I0(\n_0_txgen/mtu_size_frame_reg[9] ),
        .I1(n_7_mtusize_limit_exceeded_int_reg_i_22),
        .O(n_0_mtusize_limit_exceeded_int_i_19));
LUT6 #(
    .INIT(64'h0C0F0C0A0C000C0A)) 
     mtusize_limit_exceeded_int_i_2
       (.I0(\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int01_in ),
        .I1(n_0_mtusize_limit_exceeded_int_i_4),
        .I2(\txgen/mtusize_limit_exceeded ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I5(\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int0 ),
        .O(n_0_mtusize_limit_exceeded_int_i_2));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_20
       (.I0(\n_0_txgen/mtu_size_frame_reg[8] ),
        .I1(n_4_mtusize_limit_exceeded_int_reg_i_53),
        .O(n_0_mtusize_limit_exceeded_int_i_20));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_24
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] ),
        .I1(\n_0_txgen/mtu_size_frame_reg[14] ),
        .O(n_0_mtusize_limit_exceeded_int_i_24));
LUT4 #(
    .INIT(16'h22B2)) 
     mtusize_limit_exceeded_int_i_25
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ),
        .I1(\n_0_txgen/mtu_size_frame_reg[13] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[12] ),
        .O(n_0_mtusize_limit_exceeded_int_i_25));
LUT4 #(
    .INIT(16'h22B2)) 
     mtusize_limit_exceeded_int_i_26
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ),
        .I1(\n_0_txgen/mtu_size_frame_reg[11] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[10] ),
        .O(n_0_mtusize_limit_exceeded_int_i_26));
LUT4 #(
    .INIT(16'h22B2)) 
     mtusize_limit_exceeded_int_i_27
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ),
        .I1(\n_0_txgen/mtu_size_frame_reg[9] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[8] ),
        .O(n_0_mtusize_limit_exceeded_int_i_27));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_28
       (.I0(\n_0_txgen/mtu_size_frame_reg[14] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] ),
        .O(n_0_mtusize_limit_exceeded_int_i_28));
LUT4 #(
    .INIT(16'h8421)) 
     mtusize_limit_exceeded_int_i_29
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[12] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[13] ),
        .O(n_0_mtusize_limit_exceeded_int_i_29));
LUT4 #(
    .INIT(16'h8421)) 
     mtusize_limit_exceeded_int_i_30
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[10] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[11] ),
        .O(n_0_mtusize_limit_exceeded_int_i_30));
LUT4 #(
    .INIT(16'h8421)) 
     mtusize_limit_exceeded_int_i_31
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[8] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[9] ),
        .O(n_0_mtusize_limit_exceeded_int_i_31));
LUT3 #(
    .INIT(8'h04)) 
     mtusize_limit_exceeded_int_i_33
       (.I0(\n_0_txgen/mtu_size_frame_reg[14] ),
        .I1(\txgen/axi_tx_xgmac_i/minusOp [14]),
        .I2(n_0_mtusize_limit_exceeded_int_i_77),
        .O(n_0_mtusize_limit_exceeded_int_i_33));
LUT5 #(
    .INIT(32'h002F0002)) 
     mtusize_limit_exceeded_int_i_34
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [12]),
        .I1(\n_0_txgen/mtu_size_frame_reg[12] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[13] ),
        .I3(n_0_mtusize_limit_exceeded_int_i_77),
        .I4(\txgen/axi_tx_xgmac_i/minusOp [13]),
        .O(n_0_mtusize_limit_exceeded_int_i_34));
LUT5 #(
    .INIT(32'h002F0002)) 
     mtusize_limit_exceeded_int_i_35
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [10]),
        .I1(\n_0_txgen/mtu_size_frame_reg[10] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[11] ),
        .I3(n_0_mtusize_limit_exceeded_int_i_77),
        .I4(\txgen/axi_tx_xgmac_i/minusOp [11]),
        .O(n_0_mtusize_limit_exceeded_int_i_35));
LUT5 #(
    .INIT(32'h002F0002)) 
     mtusize_limit_exceeded_int_i_36
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [8]),
        .I1(\n_0_txgen/mtu_size_frame_reg[8] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[9] ),
        .I3(n_0_mtusize_limit_exceeded_int_i_77),
        .I4(\txgen/axi_tx_xgmac_i/minusOp [9]),
        .O(n_0_mtusize_limit_exceeded_int_i_36));
LUT3 #(
    .INIT(8'h59)) 
     mtusize_limit_exceeded_int_i_37
       (.I0(\n_0_txgen/mtu_size_frame_reg[14] ),
        .I1(\txgen/axi_tx_xgmac_i/minusOp [14]),
        .I2(n_0_mtusize_limit_exceeded_int_i_77),
        .O(n_0_mtusize_limit_exceeded_int_i_37));
LUT5 #(
    .INIT(32'h09003039)) 
     mtusize_limit_exceeded_int_i_38
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [13]),
        .I1(\n_0_txgen/mtu_size_frame_reg[13] ),
        .I2(n_0_mtusize_limit_exceeded_int_i_77),
        .I3(\txgen/axi_tx_xgmac_i/minusOp [12]),
        .I4(\n_0_txgen/mtu_size_frame_reg[12] ),
        .O(n_0_mtusize_limit_exceeded_int_i_38));
LUT5 #(
    .INIT(32'h09003039)) 
     mtusize_limit_exceeded_int_i_39
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [11]),
        .I1(\n_0_txgen/mtu_size_frame_reg[11] ),
        .I2(n_0_mtusize_limit_exceeded_int_i_77),
        .I3(\txgen/axi_tx_xgmac_i/minusOp [10]),
        .I4(\n_0_txgen/mtu_size_frame_reg[10] ),
        .O(n_0_mtusize_limit_exceeded_int_i_39));
LUT3 #(
    .INIT(8'hB8)) 
     mtusize_limit_exceeded_int_i_4
       (.I0(\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int03_in ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I2(\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int05_in ),
        .O(n_0_mtusize_limit_exceeded_int_i_4));
LUT5 #(
    .INIT(32'h09003039)) 
     mtusize_limit_exceeded_int_i_40
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [9]),
        .I1(\n_0_txgen/mtu_size_frame_reg[9] ),
        .I2(n_0_mtusize_limit_exceeded_int_i_77),
        .I3(\txgen/axi_tx_xgmac_i/minusOp [8]),
        .I4(\n_0_txgen/mtu_size_frame_reg[8] ),
        .O(n_0_mtusize_limit_exceeded_int_i_40));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_42
       (.I0(\n_0_txgen/mtu_size_frame_reg[11] ),
        .I1(n_5_mtusize_limit_exceeded_int_reg_i_47),
        .O(n_0_mtusize_limit_exceeded_int_i_42));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_43
       (.I0(\n_0_txgen/mtu_size_frame_reg[10] ),
        .I1(n_6_mtusize_limit_exceeded_int_reg_i_47),
        .O(n_0_mtusize_limit_exceeded_int_i_43));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_44
       (.I0(\n_0_txgen/mtu_size_frame_reg[9] ),
        .I1(n_7_mtusize_limit_exceeded_int_reg_i_47),
        .O(n_0_mtusize_limit_exceeded_int_i_44));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_45
       (.I0(\n_0_txgen/mtu_size_frame_reg[8] ),
        .I1(n_4_mtusize_limit_exceeded_int_reg_i_85),
        .O(n_0_mtusize_limit_exceeded_int_i_45));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_49
       (.I0(\n_0_txgen/mtu_size_frame_reg[7] ),
        .I1(n_5_mtusize_limit_exceeded_int_reg_i_53),
        .O(n_0_mtusize_limit_exceeded_int_i_49));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_50
       (.I0(\n_0_txgen/mtu_size_frame_reg[6] ),
        .I1(n_6_mtusize_limit_exceeded_int_reg_i_53),
        .O(n_0_mtusize_limit_exceeded_int_i_50));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_51
       (.I0(\n_0_txgen/mtu_size_frame_reg[5] ),
        .I1(n_7_mtusize_limit_exceeded_int_reg_i_53),
        .O(n_0_mtusize_limit_exceeded_int_i_51));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_52
       (.I0(\n_0_txgen/mtu_size_frame_reg[4] ),
        .I1(n_4_mtusize_limit_exceeded_int_reg_i_96),
        .O(n_0_mtusize_limit_exceeded_int_i_52));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_54
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [14]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [14]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_55
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [13]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [13]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_56
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [12]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [12]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_57
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [11]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [11]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_58
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [10]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [10]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_59
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [9]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [9]));
LUT4 #(
    .INIT(16'h22B2)) 
     mtusize_limit_exceeded_int_i_60
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ),
        .I1(\n_0_txgen/mtu_size_frame_reg[7] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[6] ),
        .O(n_0_mtusize_limit_exceeded_int_i_60));
LUT4 #(
    .INIT(16'h22B2)) 
     mtusize_limit_exceeded_int_i_61
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ),
        .I1(\n_0_txgen/mtu_size_frame_reg[5] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[4] ),
        .O(n_0_mtusize_limit_exceeded_int_i_61));
LUT4 #(
    .INIT(16'h22B2)) 
     mtusize_limit_exceeded_int_i_62
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ),
        .I1(\n_0_txgen/mtu_size_frame_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[2] ),
        .O(n_0_mtusize_limit_exceeded_int_i_62));
LUT4 #(
    .INIT(16'h22B2)) 
     mtusize_limit_exceeded_int_i_63
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .I1(\n_0_txgen/mtu_size_frame_reg[1] ),
        .I2(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .I3(\n_0_txgen/mtu_size_frame_reg[0] ),
        .O(n_0_mtusize_limit_exceeded_int_i_63));
LUT4 #(
    .INIT(16'h8421)) 
     mtusize_limit_exceeded_int_i_64
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[6] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[7] ),
        .O(n_0_mtusize_limit_exceeded_int_i_64));
LUT4 #(
    .INIT(16'h8421)) 
     mtusize_limit_exceeded_int_i_65
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[4] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[5] ),
        .O(n_0_mtusize_limit_exceeded_int_i_65));
LUT4 #(
    .INIT(16'h8421)) 
     mtusize_limit_exceeded_int_i_66
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[2] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[3] ),
        .O(n_0_mtusize_limit_exceeded_int_i_66));
LUT4 #(
    .INIT(16'h8421)) 
     mtusize_limit_exceeded_int_i_67
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .I1(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .I2(\n_0_txgen/mtu_size_frame_reg[0] ),
        .I3(\n_0_txgen/mtu_size_frame_reg[1] ),
        .O(n_0_mtusize_limit_exceeded_int_i_67));
LUT5 #(
    .INIT(32'h002F0002)) 
     mtusize_limit_exceeded_int_i_68
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [6]),
        .I1(\n_0_txgen/mtu_size_frame_reg[6] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[7] ),
        .I3(n_0_mtusize_limit_exceeded_int_i_77),
        .I4(\txgen/axi_tx_xgmac_i/minusOp [7]),
        .O(n_0_mtusize_limit_exceeded_int_i_68));
LUT5 #(
    .INIT(32'h002F0002)) 
     mtusize_limit_exceeded_int_i_69
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [4]),
        .I1(\n_0_txgen/mtu_size_frame_reg[4] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[5] ),
        .I3(n_0_mtusize_limit_exceeded_int_i_77),
        .I4(\txgen/axi_tx_xgmac_i/minusOp [5]),
        .O(n_0_mtusize_limit_exceeded_int_i_69));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_7
       (.I0(\n_0_txgen/mtu_size_frame_reg[14] ),
        .I1(n_6_mtusize_limit_exceeded_int_reg_i_21),
        .O(n_0_mtusize_limit_exceeded_int_i_7));
LUT5 #(
    .INIT(32'h002F0002)) 
     mtusize_limit_exceeded_int_i_70
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [2]),
        .I1(\n_0_txgen/mtu_size_frame_reg[2] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[3] ),
        .I3(n_0_mtusize_limit_exceeded_int_i_77),
        .I4(\txgen/axi_tx_xgmac_i/minusOp [3]),
        .O(n_0_mtusize_limit_exceeded_int_i_70));
LUT5 #(
    .INIT(32'h002F0002)) 
     mtusize_limit_exceeded_int_i_71
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .I1(\n_0_txgen/mtu_size_frame_reg[0] ),
        .I2(\n_0_txgen/mtu_size_frame_reg[1] ),
        .I3(n_0_mtusize_limit_exceeded_int_i_77),
        .I4(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .O(n_0_mtusize_limit_exceeded_int_i_71));
LUT5 #(
    .INIT(32'h09003039)) 
     mtusize_limit_exceeded_int_i_72
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [7]),
        .I1(\n_0_txgen/mtu_size_frame_reg[7] ),
        .I2(n_0_mtusize_limit_exceeded_int_i_77),
        .I3(\txgen/axi_tx_xgmac_i/minusOp [6]),
        .I4(\n_0_txgen/mtu_size_frame_reg[6] ),
        .O(n_0_mtusize_limit_exceeded_int_i_72));
LUT5 #(
    .INIT(32'h09003039)) 
     mtusize_limit_exceeded_int_i_73
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [5]),
        .I1(\n_0_txgen/mtu_size_frame_reg[5] ),
        .I2(n_0_mtusize_limit_exceeded_int_i_77),
        .I3(\txgen/axi_tx_xgmac_i/minusOp [4]),
        .I4(\n_0_txgen/mtu_size_frame_reg[4] ),
        .O(n_0_mtusize_limit_exceeded_int_i_73));
LUT5 #(
    .INIT(32'h09003039)) 
     mtusize_limit_exceeded_int_i_74
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [3]),
        .I1(\n_0_txgen/mtu_size_frame_reg[3] ),
        .I2(n_0_mtusize_limit_exceeded_int_i_77),
        .I3(\txgen/axi_tx_xgmac_i/minusOp [2]),
        .I4(\n_0_txgen/mtu_size_frame_reg[2] ),
        .O(n_0_mtusize_limit_exceeded_int_i_74));
LUT5 #(
    .INIT(32'h21000C2D)) 
     mtusize_limit_exceeded_int_i_75
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .I2(\n_0_txgen/mtu_size_frame_reg[0] ),
        .I3(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .I4(\n_0_txgen/mtu_size_frame_reg[1] ),
        .O(n_0_mtusize_limit_exceeded_int_i_75));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     mtusize_limit_exceeded_int_i_77
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ),
        .I4(n_0_mtusize_limit_exceeded_int_i_103),
        .I5(n_0_mtusize_limit_exceeded_int_i_104),
        .O(n_0_mtusize_limit_exceeded_int_i_77));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_8
       (.I0(\n_0_txgen/mtu_size_frame_reg[13] ),
        .I1(n_7_mtusize_limit_exceeded_int_reg_i_21),
        .O(n_0_mtusize_limit_exceeded_int_i_8));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_81
       (.I0(\n_0_txgen/mtu_size_frame_reg[7] ),
        .I1(n_5_mtusize_limit_exceeded_int_reg_i_85),
        .O(n_0_mtusize_limit_exceeded_int_i_81));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_82
       (.I0(\n_0_txgen/mtu_size_frame_reg[6] ),
        .I1(n_6_mtusize_limit_exceeded_int_reg_i_85),
        .O(n_0_mtusize_limit_exceeded_int_i_82));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_83
       (.I0(\n_0_txgen/mtu_size_frame_reg[5] ),
        .I1(n_7_mtusize_limit_exceeded_int_reg_i_85),
        .O(n_0_mtusize_limit_exceeded_int_i_83));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_84
       (.I0(\n_0_txgen/mtu_size_frame_reg[4] ),
        .I1(n_4_mtusize_limit_exceeded_int_reg_i_117),
        .O(n_0_mtusize_limit_exceeded_int_i_84));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_86
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] ),
        .O(n_0_mtusize_limit_exceeded_int_i_86));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_87
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ),
        .O(n_0_mtusize_limit_exceeded_int_i_87));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_88
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ),
        .O(n_0_mtusize_limit_exceeded_int_i_88));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_89
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ),
        .O(n_0_mtusize_limit_exceeded_int_i_89));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_9
       (.I0(\n_0_txgen/mtu_size_frame_reg[12] ),
        .I1(n_4_mtusize_limit_exceeded_int_reg_i_22),
        .O(n_0_mtusize_limit_exceeded_int_i_9));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_90
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] ),
        .O(n_0_mtusize_limit_exceeded_int_i_90));
LUT1 #(
    .INIT(2'h2)) 
     mtusize_limit_exceeded_int_i_91
       (.I0(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ),
        .O(n_0_mtusize_limit_exceeded_int_i_91));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_92
       (.I0(\n_0_txgen/mtu_size_frame_reg[3] ),
        .I1(n_5_mtusize_limit_exceeded_int_reg_i_96),
        .O(n_0_mtusize_limit_exceeded_int_i_92));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_93
       (.I0(\n_0_txgen/mtu_size_frame_reg[2] ),
        .I1(n_6_mtusize_limit_exceeded_int_reg_i_96),
        .O(n_0_mtusize_limit_exceeded_int_i_93));
LUT2 #(
    .INIT(4'h9)) 
     mtusize_limit_exceeded_int_i_94
       (.I0(\n_0_txgen/mtu_size_frame_reg[1] ),
        .I1(n_7_mtusize_limit_exceeded_int_reg_i_96),
        .O(n_0_mtusize_limit_exceeded_int_i_94));
LUT3 #(
    .INIT(8'h65)) 
     mtusize_limit_exceeded_int_i_95
       (.I0(\n_0_txgen/mtu_size_frame_reg[0] ),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .I2(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .O(n_0_mtusize_limit_exceeded_int_i_95));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_97
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [8]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [8]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_98
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [7]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [7]));
LUT2 #(
    .INIT(4'h2)) 
     mtusize_limit_exceeded_int_i_99
       (.I0(\txgen/axi_tx_xgmac_i/minusOp [6]),
        .I1(n_0_mtusize_limit_exceeded_int_i_77),
        .O(\txgen/axi_tx_xgmac_i/last_if_byte_counter [6]));
CARRY4 mtusize_limit_exceeded_int_reg_i_10
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_23),
        .CO({\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int03_in ,n_1_mtusize_limit_exceeded_int_reg_i_10,n_2_mtusize_limit_exceeded_int_reg_i_10,n_3_mtusize_limit_exceeded_int_reg_i_10}),
        .CYINIT(\<const0> ),
        .DI({n_0_mtusize_limit_exceeded_int_i_24,n_0_mtusize_limit_exceeded_int_i_25,n_0_mtusize_limit_exceeded_int_i_26,n_0_mtusize_limit_exceeded_int_i_27}),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_10_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_28,n_0_mtusize_limit_exceeded_int_i_29,n_0_mtusize_limit_exceeded_int_i_30,n_0_mtusize_limit_exceeded_int_i_31}));
CARRY4 mtusize_limit_exceeded_int_reg_i_101
       (.CI(\<const0> ),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_101,n_1_mtusize_limit_exceeded_int_reg_i_101,n_2_mtusize_limit_exceeded_int_reg_i_101,n_3_mtusize_limit_exceeded_int_reg_i_101}),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ,\<const0> }),
        .O(\txgen/axi_tx_xgmac_i/minusOp [5:2]),
        .S({n_0_mtusize_limit_exceeded_int_i_127,n_0_mtusize_limit_exceeded_int_i_128,n_0_mtusize_limit_exceeded_int_i_129,n_0_mtusize_limit_exceeded_int_i_130}));
CARRY4 mtusize_limit_exceeded_int_reg_i_11
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_32),
        .CO({\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int05_in ,n_1_mtusize_limit_exceeded_int_reg_i_11,n_2_mtusize_limit_exceeded_int_reg_i_11,n_3_mtusize_limit_exceeded_int_reg_i_11}),
        .CYINIT(\<const0> ),
        .DI({n_0_mtusize_limit_exceeded_int_i_33,n_0_mtusize_limit_exceeded_int_i_34,n_0_mtusize_limit_exceeded_int_i_35,n_0_mtusize_limit_exceeded_int_i_36}),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_11_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_37,n_0_mtusize_limit_exceeded_int_i_38,n_0_mtusize_limit_exceeded_int_i_39,n_0_mtusize_limit_exceeded_int_i_40}));
CARRY4 mtusize_limit_exceeded_int_reg_i_117
       (.CI(\<const0> ),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_117,n_1_mtusize_limit_exceeded_int_reg_i_117,n_2_mtusize_limit_exceeded_int_reg_i_117,n_3_mtusize_limit_exceeded_int_reg_i_117}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ,\<const0> }),
        .O({n_4_mtusize_limit_exceeded_int_reg_i_117,n_5_mtusize_limit_exceeded_int_reg_i_117,n_6_mtusize_limit_exceeded_int_reg_i_117,n_7_mtusize_limit_exceeded_int_reg_i_117}),
        .S({n_0_mtusize_limit_exceeded_int_i_131,n_0_mtusize_limit_exceeded_int_i_132,n_0_mtusize_limit_exceeded_int_i_133,n_0_mtusize_limit_exceeded_int_i_134}));
CARRY4 mtusize_limit_exceeded_int_reg_i_12
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_41),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_12,n_1_mtusize_limit_exceeded_int_reg_i_12,n_2_mtusize_limit_exceeded_int_reg_i_12,n_3_mtusize_limit_exceeded_int_reg_i_12}),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/mtu_size_frame_reg[11] ,\n_0_txgen/mtu_size_frame_reg[10] ,\n_0_txgen/mtu_size_frame_reg[9] ,\n_0_txgen/mtu_size_frame_reg[8] }),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_12_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_42,n_0_mtusize_limit_exceeded_int_i_43,n_0_mtusize_limit_exceeded_int_i_44,n_0_mtusize_limit_exceeded_int_i_45}));
CARRY4 mtusize_limit_exceeded_int_reg_i_16
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_48),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_16,n_1_mtusize_limit_exceeded_int_reg_i_16,n_2_mtusize_limit_exceeded_int_reg_i_16,n_3_mtusize_limit_exceeded_int_reg_i_16}),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/mtu_size_frame_reg[7] ,\n_0_txgen/mtu_size_frame_reg[6] ,\n_0_txgen/mtu_size_frame_reg[5] ,\n_0_txgen/mtu_size_frame_reg[4] }),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_16_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_49,n_0_mtusize_limit_exceeded_int_i_50,n_0_mtusize_limit_exceeded_int_i_51,n_0_mtusize_limit_exceeded_int_i_52}));
CARRY4 mtusize_limit_exceeded_int_reg_i_21
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_22),
        .CO({NLW_mtusize_limit_exceeded_int_reg_i_21_CO_UNCONNECTED[3:1],n_3_mtusize_limit_exceeded_int_reg_i_21}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({NLW_mtusize_limit_exceeded_int_reg_i_21_O_UNCONNECTED[3:2],n_6_mtusize_limit_exceeded_int_reg_i_21,n_7_mtusize_limit_exceeded_int_reg_i_21}),
        .S({\<const0> ,\<const0> ,\txgen/axi_tx_xgmac_i/last_if_byte_counter [14:13]}));
CARRY4 mtusize_limit_exceeded_int_reg_i_22
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_53),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_22,n_1_mtusize_limit_exceeded_int_reg_i_22,n_2_mtusize_limit_exceeded_int_reg_i_22,n_3_mtusize_limit_exceeded_int_reg_i_22}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({n_4_mtusize_limit_exceeded_int_reg_i_22,n_5_mtusize_limit_exceeded_int_reg_i_22,n_6_mtusize_limit_exceeded_int_reg_i_22,n_7_mtusize_limit_exceeded_int_reg_i_22}),
        .S(\txgen/axi_tx_xgmac_i/last_if_byte_counter [12:9]));
CARRY4 mtusize_limit_exceeded_int_reg_i_23
       (.CI(\<const0> ),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_23,n_1_mtusize_limit_exceeded_int_reg_i_23,n_2_mtusize_limit_exceeded_int_reg_i_23,n_3_mtusize_limit_exceeded_int_reg_i_23}),
        .CYINIT(\<const0> ),
        .DI({n_0_mtusize_limit_exceeded_int_i_60,n_0_mtusize_limit_exceeded_int_i_61,n_0_mtusize_limit_exceeded_int_i_62,n_0_mtusize_limit_exceeded_int_i_63}),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_23_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_64,n_0_mtusize_limit_exceeded_int_i_65,n_0_mtusize_limit_exceeded_int_i_66,n_0_mtusize_limit_exceeded_int_i_67}));
CARRY4 mtusize_limit_exceeded_int_reg_i_3
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_6),
        .CO({NLW_mtusize_limit_exceeded_int_reg_i_3_CO_UNCONNECTED[3],n_1_mtusize_limit_exceeded_int_reg_i_3,n_2_mtusize_limit_exceeded_int_reg_i_3,n_3_mtusize_limit_exceeded_int_reg_i_3}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_txgen/mtu_size_frame_reg[14] ,\n_0_txgen/mtu_size_frame_reg[13] ,\n_0_txgen/mtu_size_frame_reg[12] }),
        .O({\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int01_in ,NLW_mtusize_limit_exceeded_int_reg_i_3_O_UNCONNECTED[2:0]}),
        .S({\<const1> ,n_0_mtusize_limit_exceeded_int_i_7,n_0_mtusize_limit_exceeded_int_i_8,n_0_mtusize_limit_exceeded_int_i_9}));
CARRY4 mtusize_limit_exceeded_int_reg_i_32
       (.CI(\<const0> ),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_32,n_1_mtusize_limit_exceeded_int_reg_i_32,n_2_mtusize_limit_exceeded_int_reg_i_32,n_3_mtusize_limit_exceeded_int_reg_i_32}),
        .CYINIT(\<const0> ),
        .DI({n_0_mtusize_limit_exceeded_int_i_68,n_0_mtusize_limit_exceeded_int_i_69,n_0_mtusize_limit_exceeded_int_i_70,n_0_mtusize_limit_exceeded_int_i_71}),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_32_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_72,n_0_mtusize_limit_exceeded_int_i_73,n_0_mtusize_limit_exceeded_int_i_74,n_0_mtusize_limit_exceeded_int_i_75}));
CARRY4 mtusize_limit_exceeded_int_reg_i_41
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_80),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_41,n_1_mtusize_limit_exceeded_int_reg_i_41,n_2_mtusize_limit_exceeded_int_reg_i_41,n_3_mtusize_limit_exceeded_int_reg_i_41}),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/mtu_size_frame_reg[7] ,\n_0_txgen/mtu_size_frame_reg[6] ,\n_0_txgen/mtu_size_frame_reg[5] ,\n_0_txgen/mtu_size_frame_reg[4] }),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_41_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_81,n_0_mtusize_limit_exceeded_int_i_82,n_0_mtusize_limit_exceeded_int_i_83,n_0_mtusize_limit_exceeded_int_i_84}));
CARRY4 mtusize_limit_exceeded_int_reg_i_46
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_47),
        .CO({NLW_mtusize_limit_exceeded_int_reg_i_46_CO_UNCONNECTED[3:1],n_3_mtusize_limit_exceeded_int_reg_i_46}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({NLW_mtusize_limit_exceeded_int_reg_i_46_O_UNCONNECTED[3:2],n_6_mtusize_limit_exceeded_int_reg_i_46,n_7_mtusize_limit_exceeded_int_reg_i_46}),
        .S({\<const0> ,\<const0> ,n_0_mtusize_limit_exceeded_int_i_86,n_0_mtusize_limit_exceeded_int_i_87}));
CARRY4 mtusize_limit_exceeded_int_reg_i_47
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_85),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_47,n_1_mtusize_limit_exceeded_int_reg_i_47,n_2_mtusize_limit_exceeded_int_reg_i_47,n_3_mtusize_limit_exceeded_int_reg_i_47}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({n_4_mtusize_limit_exceeded_int_reg_i_47,n_5_mtusize_limit_exceeded_int_reg_i_47,n_6_mtusize_limit_exceeded_int_reg_i_47,n_7_mtusize_limit_exceeded_int_reg_i_47}),
        .S({n_0_mtusize_limit_exceeded_int_i_88,n_0_mtusize_limit_exceeded_int_i_89,n_0_mtusize_limit_exceeded_int_i_90,n_0_mtusize_limit_exceeded_int_i_91}));
CARRY4 mtusize_limit_exceeded_int_reg_i_48
       (.CI(\<const0> ),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_48,n_1_mtusize_limit_exceeded_int_reg_i_48,n_2_mtusize_limit_exceeded_int_reg_i_48,n_3_mtusize_limit_exceeded_int_reg_i_48}),
        .CYINIT(\<const1> ),
        .DI({\n_0_txgen/mtu_size_frame_reg[3] ,\n_0_txgen/mtu_size_frame_reg[2] ,\n_0_txgen/mtu_size_frame_reg[1] ,\n_0_txgen/mtu_size_frame_reg[0] }),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_48_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_92,n_0_mtusize_limit_exceeded_int_i_93,n_0_mtusize_limit_exceeded_int_i_94,n_0_mtusize_limit_exceeded_int_i_95}));
CARRY4 mtusize_limit_exceeded_int_reg_i_5
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_12),
        .CO({NLW_mtusize_limit_exceeded_int_reg_i_5_CO_UNCONNECTED[3],n_1_mtusize_limit_exceeded_int_reg_i_5,n_2_mtusize_limit_exceeded_int_reg_i_5,n_3_mtusize_limit_exceeded_int_reg_i_5}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_txgen/mtu_size_frame_reg[14] ,\n_0_txgen/mtu_size_frame_reg[13] ,\n_0_txgen/mtu_size_frame_reg[12] }),
        .O({\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int0 ,NLW_mtusize_limit_exceeded_int_reg_i_5_O_UNCONNECTED[2:0]}),
        .S({\<const1> ,n_0_mtusize_limit_exceeded_int_i_13,n_0_mtusize_limit_exceeded_int_i_14,n_0_mtusize_limit_exceeded_int_i_15}));
CARRY4 mtusize_limit_exceeded_int_reg_i_53
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_96),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_53,n_1_mtusize_limit_exceeded_int_reg_i_53,n_2_mtusize_limit_exceeded_int_reg_i_53,n_3_mtusize_limit_exceeded_int_reg_i_53}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({n_4_mtusize_limit_exceeded_int_reg_i_53,n_5_mtusize_limit_exceeded_int_reg_i_53,n_6_mtusize_limit_exceeded_int_reg_i_53,n_7_mtusize_limit_exceeded_int_reg_i_53}),
        .S(\txgen/axi_tx_xgmac_i/last_if_byte_counter [8:5]));
CARRY4 mtusize_limit_exceeded_int_reg_i_6
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_16),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_6,n_1_mtusize_limit_exceeded_int_reg_i_6,n_2_mtusize_limit_exceeded_int_reg_i_6,n_3_mtusize_limit_exceeded_int_reg_i_6}),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/mtu_size_frame_reg[11] ,\n_0_txgen/mtu_size_frame_reg[10] ,\n_0_txgen/mtu_size_frame_reg[9] ,\n_0_txgen/mtu_size_frame_reg[8] }),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_6_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_17,n_0_mtusize_limit_exceeded_int_i_18,n_0_mtusize_limit_exceeded_int_i_19,n_0_mtusize_limit_exceeded_int_i_20}));
CARRY4 mtusize_limit_exceeded_int_reg_i_76
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_78),
        .CO(NLW_mtusize_limit_exceeded_int_reg_i_76_CO_UNCONNECTED[3:0]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({NLW_mtusize_limit_exceeded_int_reg_i_76_O_UNCONNECTED[3:1],\txgen/axi_tx_xgmac_i/minusOp [14]}),
        .S({\<const0> ,\<const0> ,\<const0> ,n_0_mtusize_limit_exceeded_int_i_102}));
CARRY4 mtusize_limit_exceeded_int_reg_i_78
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_79),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_78,n_1_mtusize_limit_exceeded_int_reg_i_78,n_2_mtusize_limit_exceeded_int_reg_i_78,n_3_mtusize_limit_exceeded_int_reg_i_78}),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] }),
        .O(\txgen/axi_tx_xgmac_i/minusOp [13:10]),
        .S({n_0_mtusize_limit_exceeded_int_i_105,n_0_mtusize_limit_exceeded_int_i_106,n_0_mtusize_limit_exceeded_int_i_107,n_0_mtusize_limit_exceeded_int_i_108}));
CARRY4 mtusize_limit_exceeded_int_reg_i_79
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_101),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_79,n_1_mtusize_limit_exceeded_int_reg_i_79,n_2_mtusize_limit_exceeded_int_reg_i_79,n_3_mtusize_limit_exceeded_int_reg_i_79}),
        .CYINIT(\<const0> ),
        .DI({\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ,\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] }),
        .O(\txgen/axi_tx_xgmac_i/minusOp [9:6]),
        .S({n_0_mtusize_limit_exceeded_int_i_109,n_0_mtusize_limit_exceeded_int_i_110,n_0_mtusize_limit_exceeded_int_i_111,n_0_mtusize_limit_exceeded_int_i_112}));
CARRY4 mtusize_limit_exceeded_int_reg_i_80
       (.CI(\<const0> ),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_80,n_1_mtusize_limit_exceeded_int_reg_i_80,n_2_mtusize_limit_exceeded_int_reg_i_80,n_3_mtusize_limit_exceeded_int_reg_i_80}),
        .CYINIT(\<const1> ),
        .DI({\n_0_txgen/mtu_size_frame_reg[3] ,\n_0_txgen/mtu_size_frame_reg[2] ,\n_0_txgen/mtu_size_frame_reg[1] ,\n_0_txgen/mtu_size_frame_reg[0] }),
        .O(NLW_mtusize_limit_exceeded_int_reg_i_80_O_UNCONNECTED[3:0]),
        .S({n_0_mtusize_limit_exceeded_int_i_113,n_0_mtusize_limit_exceeded_int_i_114,n_0_mtusize_limit_exceeded_int_i_115,n_0_mtusize_limit_exceeded_int_i_116}));
CARRY4 mtusize_limit_exceeded_int_reg_i_85
       (.CI(n_0_mtusize_limit_exceeded_int_reg_i_117),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_85,n_1_mtusize_limit_exceeded_int_reg_i_85,n_2_mtusize_limit_exceeded_int_reg_i_85,n_3_mtusize_limit_exceeded_int_reg_i_85}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({n_4_mtusize_limit_exceeded_int_reg_i_85,n_5_mtusize_limit_exceeded_int_reg_i_85,n_6_mtusize_limit_exceeded_int_reg_i_85,n_7_mtusize_limit_exceeded_int_reg_i_85}),
        .S({n_0_mtusize_limit_exceeded_int_i_118,n_0_mtusize_limit_exceeded_int_i_119,n_0_mtusize_limit_exceeded_int_i_120,n_0_mtusize_limit_exceeded_int_i_121}));
CARRY4 mtusize_limit_exceeded_int_reg_i_96
       (.CI(\<const0> ),
        .CO({n_0_mtusize_limit_exceeded_int_reg_i_96,n_1_mtusize_limit_exceeded_int_reg_i_96,n_2_mtusize_limit_exceeded_int_reg_i_96,n_3_mtusize_limit_exceeded_int_reg_i_96}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\txgen/axi_tx_xgmac_i/last_if_byte_counter [2],\<const0> }),
        .O({n_4_mtusize_limit_exceeded_int_reg_i_96,n_5_mtusize_limit_exceeded_int_reg_i_96,n_6_mtusize_limit_exceeded_int_reg_i_96,n_7_mtusize_limit_exceeded_int_reg_i_96}),
        .S({\txgen/axi_tx_xgmac_i/last_if_byte_counter [4:3],n_0_mtusize_limit_exceeded_int_i_125,\txgen/axi_tx_xgmac_i/last_if_byte_counter [1]}));
LUT5 #(
    .INIT(32'h000A0C0A)) 
     multicast_i_1
       (.I0(tx_statistics_vector[2]),
        .I1(\txgen/decode_frame/dst_addr [0]),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(\txgen/decode_frame/start_d2 ),
        .I4(\txgen/decode_frame/multi_int ),
        .O(n_0_multicast_i_1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_10
       (.I0(\txgen/decode_frame/dst_addr [24]),
        .I1(\txgen/decode_frame/dst_addr [25]),
        .I2(\txgen/decode_frame/dst_addr [29]),
        .I3(\txgen/decode_frame/dst_addr [28]),
        .I4(\txgen/decode_frame/dst_addr [27]),
        .I5(\txgen/decode_frame/dst_addr [26]),
        .O(n_0_multicast_i_10));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_11
       (.I0(\txgen/decode_frame/dst_addr [30]),
        .I1(\txgen/decode_frame/dst_addr [31]),
        .I2(\txgen/decode_frame/dst_addr [4]),
        .I3(\txgen/decode_frame/dst_addr [5]),
        .I4(\txgen/decode_frame/dst_addr [15]),
        .I5(\txgen/decode_frame/dst_addr [10]),
        .O(n_0_multicast_i_11));
LUT3 #(
    .INIT(8'h80)) 
     multicast_i_2
       (.I0(n_0_multicast_i_3),
        .I1(n_0_multicast_i_4),
        .I2(n_0_multicast_i_5),
        .O(\txgen/decode_frame/multi_int ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_3
       (.I0(\txgen/decode_frame/dst_addr [38]),
        .I1(\txgen/decode_frame/dst_addr [39]),
        .I2(\txgen/decode_frame/dst_addr [43]),
        .I3(\txgen/decode_frame/dst_addr [42]),
        .I4(\txgen/decode_frame/dst_addr [41]),
        .I5(\txgen/decode_frame/dst_addr [40]),
        .O(n_0_multicast_i_3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_4
       (.I0(\txgen/decode_frame/dst_addr [32]),
        .I1(\txgen/decode_frame/dst_addr [33]),
        .I2(\txgen/decode_frame/dst_addr [37]),
        .I3(\txgen/decode_frame/dst_addr [36]),
        .I4(\txgen/decode_frame/dst_addr [35]),
        .I5(\txgen/decode_frame/dst_addr [34]),
        .O(n_0_multicast_i_4));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_5
       (.I0(n_0_multicast_i_6),
        .I1(n_0_multicast_i_7),
        .I2(n_0_multicast_i_8),
        .I3(n_0_multicast_i_9),
        .I4(n_0_multicast_i_10),
        .I5(n_0_multicast_i_11),
        .O(n_0_multicast_i_5));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_6
       (.I0(\txgen/decode_frame/dst_addr [18]),
        .I1(\txgen/decode_frame/dst_addr [19]),
        .I2(\txgen/decode_frame/dst_addr [23]),
        .I3(\txgen/decode_frame/dst_addr [22]),
        .I4(\txgen/decode_frame/dst_addr [21]),
        .I5(\txgen/decode_frame/dst_addr [20]),
        .O(n_0_multicast_i_6));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_7
       (.I0(\txgen/decode_frame/dst_addr [44]),
        .I1(\txgen/decode_frame/dst_addr [45]),
        .I2(\txgen/decode_frame/dst_addr [17]),
        .I3(\txgen/decode_frame/dst_addr [16]),
        .I4(\txgen/decode_frame/dst_addr [46]),
        .I5(\txgen/decode_frame/dst_addr [47]),
        .O(n_0_multicast_i_7));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_8
       (.I0(\txgen/decode_frame/dst_addr [3]),
        .I1(\txgen/decode_frame/dst_addr [2]),
        .I2(\txgen/decode_frame/dst_addr [1]),
        .I3(\txgen/decode_frame/dst_addr [13]),
        .I4(\txgen/decode_frame/dst_addr [9]),
        .I5(\txgen/decode_frame/dst_addr [11]),
        .O(n_0_multicast_i_8));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_i_9
       (.I0(\txgen/decode_frame/dst_addr [7]),
        .I1(\txgen/decode_frame/dst_addr [6]),
        .I2(\txgen/decode_frame/dst_addr [8]),
        .I3(\txgen/decode_frame/dst_addr [0]),
        .I4(\txgen/decode_frame/dst_addr [14]),
        .I5(\txgen/decode_frame/dst_addr [12]),
        .O(n_0_multicast_i_9));
LUT6 #(
    .INIT(64'h1311111103000000)) 
     multicast_match_i_1
       (.I0(\rxgen/address_decoding/end_of_frame_reg ),
        .I1(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I2(\n_0_rxgen/address_decoding/broad_add_match_reg ),
        .I3(\rxgen/address_decoding/frame_start_reg2 ),
        .I4(\rxgen/dest_add [0]),
        .I5(\rxgen/multicast_match ),
        .O(n_0_multicast_match_i_1));
LUT4 #(
    .INIT(16'h8000)) 
     multicast_pause_i_1
       (.I0(n_0_multicast_pause_i_2),
        .I1(\rxgen/dest_add [22]),
        .I2(\rxgen/dest_add [23]),
        .I3(n_0_multicast_pause_i_3),
        .O(\rxgen/address_decoding/multicast_pause ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     multicast_pause_i_10
       (.I0(\rxgen/dest_add [19]),
        .I1(\rxgen/dest_add [16]),
        .I2(\rxgen/dest_add [0]),
        .I3(\rxgen/dest_add [21]),
        .I4(\rxgen/dest_add [18]),
        .I5(\rxgen/dest_add [20]),
        .O(n_0_multicast_pause_i_10));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     multicast_pause_i_2
       (.I0(\rxgen/dest_add [37]),
        .I1(\rxgen/dest_add [38]),
        .I2(\rxgen/dest_add [36]),
        .I3(\rxgen/dest_add [41]),
        .I4(\rxgen/dest_add [40]),
        .I5(n_0_multicast_pause_i_4),
        .O(n_0_multicast_pause_i_2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     multicast_pause_i_3
       (.I0(n_0_multicast_pause_i_5),
        .I1(n_0_multicast_pause_i_6),
        .I2(n_0_multicast_pause_i_7),
        .I3(n_0_multicast_pause_i_8),
        .I4(n_0_multicast_pause_i_9),
        .I5(n_0_multicast_pause_i_10),
        .O(n_0_multicast_pause_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     multicast_pause_i_4
       (.I0(\rxgen/dest_add [44]),
        .I1(\rxgen/dest_add [39]),
        .I2(\rxgen/dest_add [47]),
        .I3(\rxgen/dest_add [46]),
        .I4(\rxgen/dest_add [43]),
        .I5(\rxgen/dest_add [42]),
        .O(n_0_multicast_pause_i_4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     multicast_pause_i_5
       (.I0(\rxgen/dest_add [31]),
        .I1(\rxgen/dest_add [29]),
        .I2(\rxgen/dest_add [34]),
        .I3(\rxgen/dest_add [33]),
        .I4(\rxgen/dest_add [30]),
        .I5(\rxgen/dest_add [32]),
        .O(n_0_multicast_pause_i_5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     multicast_pause_i_6
       (.I0(\rxgen/dest_add [26]),
        .I1(\rxgen/dest_add [45]),
        .I2(\rxgen/dest_add [28]),
        .I3(\rxgen/dest_add [27]),
        .I4(\rxgen/dest_add [25]),
        .I5(\rxgen/dest_add [24]),
        .O(n_0_multicast_pause_i_6));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     multicast_pause_i_7
       (.I0(\rxgen/dest_add [1]),
        .I1(\rxgen/dest_add [2]),
        .I2(\rxgen/dest_add [3]),
        .I3(\rxgen/dest_add [7]),
        .I4(\rxgen/dest_add [5]),
        .I5(\rxgen/dest_add [4]),
        .O(n_0_multicast_pause_i_7));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     multicast_pause_i_8
       (.I0(\rxgen/dest_add [8]),
        .I1(\rxgen/dest_add [6]),
        .I2(\rxgen/dest_add [11]),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I4(\rxgen/dest_add [10]),
        .I5(\rxgen/dest_add [9]),
        .O(n_0_multicast_pause_i_8));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     multicast_pause_i_9
       (.I0(\rxgen/dest_add [14]),
        .I1(\rxgen/dest_add [35]),
        .I2(\rxgen/dest_add [15]),
        .I3(\rxgen/dest_add [17]),
        .I4(\rxgen/dest_add [13]),
        .I5(\rxgen/dest_add [12]),
        .O(n_0_multicast_pause_i_9));
LUT4 #(
    .INIT(16'hFF7F)) 
     mux_control_i_2
       (.I0(\n_0_rxgen/synchronise/rxc_reg1_reg[0] ),
        .I1(\rxgen/synchronise/rxd_reg1 [0]),
        .I2(\rxgen/synchronise/rxd_reg1 [1]),
        .I3(n_0_start_found_i_2),
        .O(n_0_mux_control_i_2));
LUT4 #(
    .INIT(16'h88B8)) 
     \number_of_bytes[0]_i_1 
       (.I0(\rxgen/decode/term_control_reg [0]),
        .I1(\rxgen/address_decoding/end_of_frame_reg ),
        .I2(\n_0_number_of_bytes[0]_i_2 ),
        .I3(\n_0_number_of_bytes[0]_i_3 ),
        .O(\n_0_number_of_bytes[0]_i_1 ));
LUT5 #(
    .INIT(32'hC1000001)) 
     \number_of_bytes[0]_i_2 
       (.I0(\rxgen/decode/p_5_in ),
        .I1(\rxgen/decode/p_4_in18_in ),
        .I2(\rxgen/decode/p_3_in ),
        .I3(\rxgen/decode/p_1_in11_in ),
        .I4(\rxgen/decode/p_2_in ),
        .O(\n_0_number_of_bytes[0]_i_2 ));
LUT4 #(
    .INIT(16'hBFFB)) 
     \number_of_bytes[0]_i_3 
       (.I0(\rxgen/decode/p_0_in10_in ),
        .I1(\n_0_rxgen/decode/full_bytes_valid_reg[0] ),
        .I2(\rxgen/decode/p_5_in ),
        .I3(\rxgen/decode/p_6_in23_in ),
        .O(\n_0_number_of_bytes[0]_i_3 ));
LUT6 #(
    .INIT(64'h88888888B8888888)) 
     \number_of_bytes[1]_i_1 
       (.I0(\rxgen/decode/term_control_reg [1]),
        .I1(\rxgen/address_decoding/end_of_frame_reg ),
        .I2(\n_0_number_of_bytes[1]_i_2 ),
        .I3(\n_0_rxgen/decode/full_bytes_valid_reg[0] ),
        .I4(\rxgen/decode/p_1_in11_in ),
        .I5(\rxgen/decode/p_0_in10_in ),
        .O(\n_0_number_of_bytes[1]_i_1 ));
LUT5 #(
    .INIT(32'h88000005)) 
     \number_of_bytes[1]_i_2 
       (.I0(\rxgen/decode/p_3_in ),
        .I1(\rxgen/decode/p_2_in ),
        .I2(\rxgen/decode/p_6_in23_in ),
        .I3(\rxgen/decode/p_5_in ),
        .I4(\rxgen/decode/p_4_in18_in ),
        .O(\n_0_number_of_bytes[1]_i_2 ));
LUT4 #(
    .INIT(16'h88B8)) 
     \number_of_bytes[2]_i_1 
       (.I0(\rxgen/decode/term_control_reg [2]),
        .I1(\rxgen/address_decoding/end_of_frame_reg ),
        .I2(\rxgen/decode/p_3_in ),
        .I3(\rxgen/decode/p_0_in10_in ),
        .O(\n_0_number_of_bytes[2]_i_1 ));
LUT4 #(
    .INIT(16'h5554)) 
     out_of_bounds_error_int_i_1
       (.I0(rx_statistics_valid),
        .I1(\rxgen/error_detection/exceed_vlan_frame ),
        .I2(\rxgen/error_detection/exceed_normal_frame ),
        .I3(rx_statistics_vector[21]),
        .O(n_0_out_of_bounds_error_int_i_1));
LUT5 #(
    .INIT(32'h0000E222)) 
     padding_i_1
       (.I0(\rxgen/padded_frame ),
        .I1(\rxgen/address_decoding/frame_start_reg3 ),
        .I2(\n_0_rxgen/decode/stage1_reg ),
        .I3(\rxgen/decode/stage2 ),
        .I4(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(n_0_padding_i_1));
LUT6 #(
    .INIT(64'h20000000FFFFFFFF)) 
     \pause_count[0]_i_1 
       (.I0(\txgen/tx_pause_control_i/pause_quanta [2]),
        .I1(\txgen/tx_pause_control_i/count_set ),
        .I2(\txgen/pause_status ),
        .I3(\txgen/tx_pause_control_i/pause_quanta [1]),
        .I4(\txgen/tx_pause_control_i/pause_quanta [0]),
        .I5(\n_0_pause_count[0]_i_3 ),
        .O(\n_0_pause_count[0]_i_1 ));
LUT3 #(
    .INIT(8'hF7)) 
     \pause_count[0]_i_3 
       (.I0(\txgen/tx_pause_control_i/q ),
        .I1(pause_req_local),
        .I2(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .O(\n_0_pause_count[0]_i_3 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[0]_i_4 
       (.I0(pause_value_local[3]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [3]),
        .O(\n_0_pause_count[0]_i_4 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[0]_i_5 
       (.I0(pause_value_local[2]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [2]),
        .O(\n_0_pause_count[0]_i_5 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[0]_i_6 
       (.I0(pause_value_local[1]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [1]),
        .O(\n_0_pause_count[0]_i_6 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[0]_i_7 
       (.I0(pause_value_local[0]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [0]),
        .O(\n_0_pause_count[0]_i_7 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[12]_i_2 
       (.I0(pause_value_local[15]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [15]),
        .O(\n_0_pause_count[12]_i_2 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[12]_i_3 
       (.I0(pause_value_local[14]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [14]),
        .O(\n_0_pause_count[12]_i_3 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[12]_i_4 
       (.I0(pause_value_local[13]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [13]),
        .O(\n_0_pause_count[12]_i_4 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[12]_i_5 
       (.I0(pause_value_local[12]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [12]),
        .O(\n_0_pause_count[12]_i_5 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[4]_i_2 
       (.I0(pause_value_local[7]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [7]),
        .O(\n_0_pause_count[4]_i_2 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[4]_i_3 
       (.I0(pause_value_local[6]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [6]),
        .O(\n_0_pause_count[4]_i_3 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[4]_i_4 
       (.I0(pause_value_local[5]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [5]),
        .O(\n_0_pause_count[4]_i_4 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[4]_i_5 
       (.I0(pause_value_local[4]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [4]),
        .O(\n_0_pause_count[4]_i_5 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[8]_i_2 
       (.I0(pause_value_local[11]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [11]),
        .O(\n_0_pause_count[8]_i_2 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[8]_i_3 
       (.I0(pause_value_local[10]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [10]),
        .O(\n_0_pause_count[8]_i_3 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[8]_i_4 
       (.I0(pause_value_local[9]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [9]),
        .O(\n_0_pause_count[8]_i_4 ));
LUT5 #(
    .INIT(32'h2000EFFF)) 
     \pause_count[8]_i_5 
       (.I0(pause_value_local[8]),
        .I1(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .I2(pause_req_local),
        .I3(\txgen/tx_pause_control_i/q ),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [8]),
        .O(\n_0_pause_count[8]_i_5 ));
CARRY4 \pause_count_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_pause_count_reg[0]_i_2 ,\n_1_pause_count_reg[0]_i_2 ,\n_2_pause_count_reg[0]_i_2 ,\n_3_pause_count_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 }),
        .O({\n_4_pause_count_reg[0]_i_2 ,\n_5_pause_count_reg[0]_i_2 ,\n_6_pause_count_reg[0]_i_2 ,\n_7_pause_count_reg[0]_i_2 }),
        .S({\n_0_pause_count[0]_i_4 ,\n_0_pause_count[0]_i_5 ,\n_0_pause_count[0]_i_6 ,\n_0_pause_count[0]_i_7 }));
CARRY4 \pause_count_reg[12]_i_1 
       (.CI(\n_0_pause_count_reg[8]_i_1 ),
        .CO({\NLW_pause_count_reg[12]_i_1_CO_UNCONNECTED [3],\n_1_pause_count_reg[12]_i_1 ,\n_2_pause_count_reg[12]_i_1 ,\n_3_pause_count_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 }),
        .O({\n_4_pause_count_reg[12]_i_1 ,\n_5_pause_count_reg[12]_i_1 ,\n_6_pause_count_reg[12]_i_1 ,\n_7_pause_count_reg[12]_i_1 }),
        .S({\n_0_pause_count[12]_i_2 ,\n_0_pause_count[12]_i_3 ,\n_0_pause_count[12]_i_4 ,\n_0_pause_count[12]_i_5 }));
CARRY4 \pause_count_reg[4]_i_1 
       (.CI(\n_0_pause_count_reg[0]_i_2 ),
        .CO({\n_0_pause_count_reg[4]_i_1 ,\n_1_pause_count_reg[4]_i_1 ,\n_2_pause_count_reg[4]_i_1 ,\n_3_pause_count_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 }),
        .O({\n_4_pause_count_reg[4]_i_1 ,\n_5_pause_count_reg[4]_i_1 ,\n_6_pause_count_reg[4]_i_1 ,\n_7_pause_count_reg[4]_i_1 }),
        .S({\n_0_pause_count[4]_i_2 ,\n_0_pause_count[4]_i_3 ,\n_0_pause_count[4]_i_4 ,\n_0_pause_count[4]_i_5 }));
CARRY4 \pause_count_reg[8]_i_1 
       (.CI(\n_0_pause_count_reg[4]_i_1 ),
        .CO({\n_0_pause_count_reg[8]_i_1 ,\n_1_pause_count_reg[8]_i_1 ,\n_2_pause_count_reg[8]_i_1 ,\n_3_pause_count_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 ,\n_0_pause_count[0]_i_3 }),
        .O({\n_4_pause_count_reg[8]_i_1 ,\n_5_pause_count_reg[8]_i_1 ,\n_6_pause_count_reg[8]_i_1 ,\n_7_pause_count_reg[8]_i_1 }),
        .S({\n_0_pause_count[8]_i_2 ,\n_0_pause_count[8]_i_3 ,\n_0_pause_count[8]_i_4 ,\n_0_pause_count[8]_i_5 }));
LUT6 #(
    .INIT(64'h0000CFFF00000200)) 
     pause_crc_reg_i_1
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg ),
        .O(n_0_pause_crc_reg_i_1));
LUT6 #(
    .INIT(64'h0000000054550000)) 
     \pause_data_count[1]_i_2 
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\txgen/pause_tx_count [1]),
        .I2(\txgen/pause_tx_count [0]),
        .I3(\txgen/pause_tx_count [2]),
        .I4(\n_0_pause_data_count[1]_i_3 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\txgen/tx_controller_inst/state_inst/pause_data_count0 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h0000FFFE)) 
     \pause_data_count[1]_i_3 
       (.I0(\n_0_is_pause_d1[7]_i_4 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_pause_data_count[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \pause_data_count[2]_i_2 
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\txgen/pause_tx_count [1]),
        .I2(\txgen/pause_tx_count [0]),
        .I3(\txgen/pause_tx_count [2]),
        .I4(\n_0_pause_data_count[2]_i_3 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\n_0_pause_data_count[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \pause_data_count[2]_i_3 
       (.I0(\n_0_is_pause_d1[7]_i_4 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_pause_data_count[2]_i_3 ));
LUT6 #(
    .INIT(64'h040F0F0F04000000)) 
     pause_opcode_int_i_1
       (.I0(\rxgen/rx/data_count [0]),
        .I1(\rxgen/rx/data_count [1]),
        .I2(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I3(\n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg ),
        .I4(n_0_pause_opcode_int_i_2),
        .I5(\rxgen/rx/pause_opcode_int ),
        .O(n_0_pause_opcode_int_i_1));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT2 #(
    .INIT(4'h1)) 
     pause_opcode_int_i_2
       (.I0(rx_statistics_vector[0]),
        .I1(rx_statistics_vector[1]),
        .O(n_0_pause_opcode_int_i_2));
LUT3 #(
    .INIT(8'h01)) 
     \pause_quanta[0]_i_1 
       (.I0(\txgen/tx_pause_control_i/pause_quanta [0]),
        .I1(\txgen/tx_pause_control_i/count_set ),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_pause_quanta[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h0006)) 
     \pause_quanta[1]_i_1 
       (.I0(\txgen/tx_pause_control_i/pause_quanta [1]),
        .I1(\txgen/tx_pause_control_i/pause_quanta [0]),
        .I2(\txgen/tx_pause_control_i/count_set ),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_pause_quanta[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h0000006A)) 
     \pause_quanta[2]_i_1 
       (.I0(\txgen/tx_pause_control_i/pause_quanta [2]),
        .I1(\txgen/tx_pause_control_i/pause_quanta [0]),
        .I2(\txgen/tx_pause_control_i/pause_quanta [1]),
        .I3(\txgen/tx_pause_control_i/count_set ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_pause_quanta[2]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAABAAE)) 
     pause_req_int_i_1
       (.I0(\rxgen/rx/pause_req_int ),
        .I1(\rxgen/rx/data_count [0]),
        .I2(\rxgen/rx/data_count [1]),
        .I3(\n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg ),
        .I4(n_0_bad_opcode_int_i_2),
        .I5(n_0_bad_opcode_int_i_3),
        .O(n_0_pause_req_int_i_1));
LUT6 #(
    .INIT(64'h00FF00BF00FF0000)) 
     pause_req_reg_i_1
       (.I0(\txgen/pause_tx_count [2]),
        .I1(\txgen/pause_tx_count [1]),
        .I2(\txgen/pause_tx_count [0]),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(pause_req),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .O(n_0_pause_req_reg_i_1));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'h80)) 
     pause_req_to_tx_i_1
       (.I0(\rxgen/rx/pause_req_int ),
        .I1(\rxgen/add_pause_frame_pipeline ),
        .I2(\n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg ),
        .O(\rxgen/pause_req ));
LUT6 #(
    .INIT(64'h5555555400550000)) 
     pause_stats_update_i_1
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_3 ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I5(\txgen/tx_controller_inst/pause_stats_update ),
        .O(n_0_pause_stats_update_i_1));
LUT6 #(
    .INIT(64'h000E0E0E0E0E0E0E)) 
     pause_status_int_i_1
       (.I0(\txgen/pause_status ),
        .I1(\txgen/tx_pause_control_i/pause_status_int0 ),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(n_0_pause_status_int_i_3),
        .I4(n_0_pause_status_int_i_4),
        .I5(n_0_pause_status_int_i_5),
        .O(n_0_pause_status_int_i_1));
LUT6 #(
    .INIT(64'h6060600000000000)) 
     pause_status_int_i_2
       (.I0(\n_0_is_pause_d1[7]_i_2 ),
        .I1(n_0_is_start_d1_i_3),
        .I2(\txgen/pause_status_req ),
        .I3(\n_0_is_data_d1[7]_i_2 ),
        .I4(\n_0_is_data_d1[6]_i_2 ),
        .I5(\txgen/tx_pause_control_i/count_set ),
        .O(\txgen/tx_pause_control_i/pause_status_int0 ));
LUT5 #(
    .INIT(32'h00000001)) 
     pause_status_int_i_3
       (.I0(\txgen/tx_pause_control_i/pause_count_reg [7]),
        .I1(\txgen/tx_pause_control_i/pause_count_reg [4]),
        .I2(\txgen/tx_pause_control_i/pause_count_reg [5]),
        .I3(\txgen/tx_pause_control_i/pause_count_reg [11]),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [12]),
        .O(n_0_pause_status_int_i_3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     pause_status_int_i_4
       (.I0(\txgen/tx_pause_control_i/pause_count_reg [9]),
        .I1(\txgen/tx_pause_control_i/pause_count_reg [2]),
        .I2(\txgen/pause_status ),
        .I3(\txgen/tx_pause_control_i/pause_count_reg [8]),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [1]),
        .I5(\txgen/tx_pause_control_i/pause_count_reg [15]),
        .O(n_0_pause_status_int_i_4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     pause_status_int_i_5
       (.I0(\txgen/tx_pause_control_i/pause_count_reg [10]),
        .I1(\txgen/tx_pause_control_i/pause_count_reg [6]),
        .I2(\txgen/tx_pause_control_i/pause_count_reg [14]),
        .I3(\txgen/tx_pause_control_i/pause_count_reg [13]),
        .I4(\txgen/tx_pause_control_i/pause_count_reg [0]),
        .I5(\txgen/tx_pause_control_i/pause_count_reg [3]),
        .O(n_0_pause_status_int_i_5));
LUT6 #(
    .INIT(64'h0000555700000003)) 
     pause_tx_scheduled_i_1
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I5(\txgen/tx_controller_inst/data_avail_muxed ),
        .O(n_0_pause_tx_scheduled_i_1));
LUT3 #(
    .INIT(8'hFE)) 
     \pause_value[15]_i_1 
       (.I0(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I1(rx_statistics_vector[1]),
        .I2(rx_statistics_vector[0]),
        .O(\n_0_pause_value[15]_i_1 ));
LUT4 #(
    .INIT(16'hF202)) 
     \pause_value[15]_i_2 
       (.I0(\rxgen/rx/data_count [1]),
        .I1(\rxgen/rx/data_count [0]),
        .I2(\n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg ),
        .I3(\rxgen/rx/pause_opcode_int ),
        .O(\n_0_pause_value[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT2 #(
    .INIT(4'h2)) 
     pause_vector_c_i_1
       (.I0(\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ),
        .I1(\txgen/tx_controller_inst/data_avail_muxed ),
        .O(\txgen/tx_controller_inst/state_inst/pause_vector_c0 ));
LUT6 #(
    .INIT(64'h0000000001FF0000)) 
     potential_drop_defer_in_eof_i_1
       (.I0(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_3 ),
        .I1(\txgen/ifg_delay [3]),
        .I2(\txgen/ifg_delay [2]),
        .I3(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\txgen/ifs_mode_frame ),
        .O(\txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof0 ));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[0]_i_1 
       (.I0(tx_axis_tdata[8]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [0]));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[10]_i_1 
       (.I0(tx_axis_tdata[18]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [10]));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[11]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[19]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [11]));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[12]_i_1 
       (.I0(tx_axis_tdata[20]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [12]));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[13]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[21]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [13]));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[14]_i_1 
       (.I0(tx_axis_tdata[22]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [14]));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[15]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[23]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [15]));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[16]_i_1 
       (.I0(tx_axis_tdata[24]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [16]));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[17]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[25]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [17]));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[18]_i_1 
       (.I0(tx_axis_tdata[26]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [18]));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[19]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[27]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [19]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[1]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[9]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [1]));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[20]_i_1 
       (.I0(tx_axis_tdata[28]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [20]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[21]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[29]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [21]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[22]_i_1 
       (.I0(tx_axis_tdata[30]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [22]));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[23]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[31]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [23]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[24]_i_1 
       (.I0(tx_axis_tdata[32]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [24]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[25]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[33]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [25]));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[26]_i_1 
       (.I0(tx_axis_tdata[34]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [26]));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[27]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[35]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [27]));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[28]_i_1 
       (.I0(tx_axis_tdata[36]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [28]));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[29]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[37]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [29]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[2]_i_1 
       (.I0(tx_axis_tdata[10]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [2]));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[30]_i_1 
       (.I0(tx_axis_tdata[38]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [30]));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[31]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[39]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [31]));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[32]_i_1 
       (.I0(tx_axis_tdata[40]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [32]));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[33]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[41]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [33]));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[34]_i_1 
       (.I0(tx_axis_tdata[42]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [34]));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[35]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[43]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [35]));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[36]_i_1 
       (.I0(tx_axis_tdata[44]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [36]));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[37]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[45]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [37]));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[38]_i_1 
       (.I0(tx_axis_tdata[46]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [38]));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[39]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[47]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [39]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[3]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[11]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [3]));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[40]_i_1 
       (.I0(tx_axis_tdata[48]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [40]));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[41]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[49]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [41]));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[42]_i_1 
       (.I0(tx_axis_tdata[50]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [42]));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[43]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[51]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [43]));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[44]_i_1 
       (.I0(tx_axis_tdata[52]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [44]));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[45]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[53]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [45]));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[46]_i_1 
       (.I0(tx_axis_tdata[54]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [46]));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[47]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[55]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [47]));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[48]_i_1 
       (.I0(tx_axis_tdata[56]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [48]));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[49]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[57]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [49]));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[4]_i_1 
       (.I0(tx_axis_tdata[12]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [4]));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[50]_i_1 
       (.I0(tx_axis_tdata[58]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [50]));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[51]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[59]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [51]));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[52]_i_1 
       (.I0(tx_axis_tdata[60]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [52]));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[53]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[61]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [53]));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[54]_i_1 
       (.I0(tx_axis_tdata[62]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [54]));
LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[55]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg ),
        .O(\n_0_preamble_reg[55]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[55]_i_2 
       (.I0(tx_axis_tdata[63]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [55]));
LUT6 #(
    .INIT(64'h30000B0000000000)) 
     \preamble_reg[55]_i_3 
       (.I0(\n_0_preamble_reg[55]_i_4 ),
        .I1(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I3(tx_axis_tvalid),
        .I4(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I5(\n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg ),
        .O(\txgen/axi_tx_xgmac_i/preamble_reg1 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \preamble_reg[55]_i_4 
       (.I0(\txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1 ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .O(\n_0_preamble_reg[55]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[5]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[13]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [5]));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[6]_i_1 
       (.I0(tx_axis_tdata[14]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [6]));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[7]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[15]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [7]));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \preamble_reg[8]_i_1 
       (.I0(tx_axis_tdata[16]),
        .I1(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [8]));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \preamble_reg[9]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/preamble_reg1 ),
        .I1(tx_axis_tdata[17]),
        .O(\txgen/axi_tx_xgmac_i/p_1_in [9]));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     prefixed_en_qualify_i_1
       (.I0(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I1(\txgen/axi_tx_xgmac_i/prefixed_en_qualify0 ),
        .I2(\txgen/axi_tx_xgmac_i/prefixed_en ),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_prefixed_en_qualify_i_1));
LUT6 #(
    .INIT(64'h02F2020202020202)) 
     prefixed_en_qualify_i_2
       (.I0(n_0_prefixed_en_qualify_i_3),
        .I1(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tlast),
        .O(\txgen/axi_tx_xgmac_i/prefixed_en_qualify0 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h00010100)) 
     prefixed_en_qualify_i_3
       (.I0(tx_axis_tvalid),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I3(\txgen/axi_tx_xgmac_i/prefixed_en ),
        .I4(\txgen/axi_tx_xgmac_i/prefixed_en_d1 ),
        .O(n_0_prefixed_en_qualify_i_3));
LUT3 #(
    .INIT(8'hFE)) 
     receive_error_i_1
       (.I0(\rxgen/receive_errors [6]),
        .I1(n_0_receive_error_i_2),
        .I2(\rxgen/receive_errors [7]),
        .O(n_0_receive_error_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     receive_error_i_2
       (.I0(\rxgen/receive_errors [4]),
        .I1(\rxgen/receive_errors [5]),
        .I2(\rxgen/receive_errors [2]),
        .I3(\rxgen/receive_errors [3]),
        .I4(\rxgen/receive_errors [0]),
        .I5(\rxgen/receive_errors [1]),
        .O(n_0_receive_error_i_2));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[0]_i_1 
       (.I0(\n_0_reg1[0]_i_2 ),
        .I1(\n_0_reg1[0]_i_3 ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[0] ),
        .I3(\n_0_reg1[0]_i_4 ),
        .I4(\n_0_reg1[0]_i_5 ),
        .O(\n_0_reg1[0]_i_1 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[0]_i_1__0 
       (.I0(\n_0_reg1[18]_i_2__0 ),
        .I1(\n_0_reg1[26]_i_3__0 ),
        .I2(\rxgen/calculated_fcs [9]),
        .I3(\n_0_reg1[23]_i_2__0 ),
        .I4(\n_0_reg1[0]_i_2__0 ),
        .O(\n_0_reg1[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[0]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .O(\n_0_reg1[0]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[0]_i_2__0 
       (.I0(\n_0_rxgen/calculate_crc/seta_reg[0] ),
        .I1(\rxgen/calculated_fcs [16]),
        .I2(\rxgen/calculated_fcs [26]),
        .I3(\rxgen/calculated_fcs [0]),
        .I4(\rxgen/calculated_fcs [18]),
        .I5(\n_0_rxgen/calculate_crc/setb_reg[0] ),
        .O(\n_0_reg1[0]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[0]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] ),
        .O(\n_0_reg1[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[0]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ),
        .O(\n_0_reg1[0]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[0]_i_5 
       (.I0(\n_0_reg1[15]_i_4 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[0] ),
        .O(\n_0_reg1[0]_i_5 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[10]_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in122_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .I4(\n_0_reg1[17]_i_2 ),
        .I5(\n_0_reg1[10]_i_2 ),
        .O(\n_0_reg1[10]_i_1 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[10]_i_1__0 
       (.I0(\rxgen/calculated_fcs [30]),
        .I1(\n_0_reg1[27]_i_3 ),
        .I2(\rxgen/calculate_crc/p_11_in ),
        .I3(\n_0_reg1[27]_i_4 ),
        .I4(\n_0_reg1[10]_i_2__0 ),
        .I5(\n_0_reg1[10]_i_3 ),
        .O(\n_0_reg1[10]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[10]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] ),
        .I1(\n_0_reg1[6]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in ),
        .I3(\n_0_reg1[6]_i_3 ),
        .I4(\n_0_reg1[7]_i_4 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .O(\n_0_reg1[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[10]_i_2__0 
       (.I0(\rxgen/calculated_fcs [31]),
        .I1(\rxgen/calculated_fcs [5]),
        .O(\n_0_reg1[10]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[10]_i_3 
       (.I0(\rxgen/calculate_crc/p_10_in48_in ),
        .I1(\rxgen/calculated_fcs [28]),
        .I2(\rxgen/calculated_fcs [4]),
        .I3(\rxgen/calculated_fcs [11]),
        .I4(\rxgen/calculated_fcs [0]),
        .I5(\n_0_reg1[23]_i_3__0 ),
        .O(\n_0_reg1[10]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[11]_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in127_in ),
        .I1(\n_0_reg1[29]_i_2 ),
        .I2(\n_0_reg1[11]_i_2 ),
        .I3(\n_0_reg1[17]_i_2 ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in128_in ),
        .I5(\n_0_reg1[11]_i_3 ),
        .O(\n_0_reg1[11]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[11]_i_1__0 
       (.I0(\n_0_reg1[11]_i_2__0 ),
        .I1(\n_0_reg1[11]_i_3__0 ),
        .O(\n_0_reg1[11]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[11]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ),
        .O(\n_0_reg1[11]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[11]_i_2__0 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\n_0_reg1[22]_i_2__0 ),
        .I2(\n_0_reg1[29]_i_4 ),
        .I3(\n_0_reg1[22]_i_3__0 ),
        .I4(\n_0_reg1[21]_i_2__0 ),
        .I5(\rxgen/calculate_crc/p_14_in53_in ),
        .O(\n_0_reg1[11]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[11]_i_3 
       (.I0(\n_0_reg1[3]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I4(\n_0_reg1[30]_i_3 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .O(\n_0_reg1[11]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[11]_i_3__0 
       (.I0(\n_0_reg1[12]_i_3__0 ),
        .I1(\rxgen/calculated_fcs [12]),
        .I2(\rxgen/calculated_fcs [30]),
        .I3(\rxgen/calculate_crc/p_15_in54_in ),
        .I4(\rxgen/calculated_fcs [13]),
        .I5(\n_0_reg1[27]_i_2__0 ),
        .O(\n_0_reg1[11]_i_3__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[12]_i_1 
       (.I0(\n_0_reg1[12]_i_2 ),
        .I1(\n_0_reg1[12]_i_3 ),
        .O(\n_0_reg1[12]_i_1 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[12]_i_1__0 
       (.I0(\rxgen/calculate_crc/p_14_in58_in ),
        .I1(\n_0_reg1[30]_i_2__0 ),
        .I2(\n_0_reg1[12]_i_2__0 ),
        .I3(\n_0_reg1[12]_i_3__0 ),
        .I4(\rxgen/calculated_fcs [2]),
        .I5(\n_0_reg1[12]_i_4 ),
        .O(\n_0_reg1[12]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[12]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I1(\n_0_reg1[7]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in131_in ),
        .I3(\n_0_reg1[30]_i_2 ),
        .I4(\n_0_reg1[21]_i_3 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .O(\n_0_reg1[12]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[12]_i_2__0 
       (.I0(\rxgen/calculated_fcs [11]),
        .I1(\rxgen/calculated_fcs [12]),
        .O(\n_0_reg1[12]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[12]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in132_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .I5(\n_0_reg1[3]_i_2 ),
        .O(\n_0_reg1[12]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[12]_i_3__0 
       (.I0(\rxgen/calculated_fcs [9]),
        .I1(\rxgen/calculated_fcs [4]),
        .O(\n_0_reg1[12]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[12]_i_4 
       (.I0(\rxgen/calculate_crc/p_13_in57_in ),
        .I1(\rxgen/calculated_fcs [14]),
        .I2(\rxgen/calculated_fcs [7]),
        .I3(\rxgen/calculated_fcs [10]),
        .I4(\n_0_reg1[22]_i_3__0 ),
        .I5(\rxgen/calculated_fcs [13]),
        .O(\n_0_reg1[12]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[13]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in136_in ),
        .I2(\n_0_reg1[13]_i_2 ),
        .I3(\n_0_reg1[13]_i_3 ),
        .O(\n_0_reg1[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[13]_i_1__0 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\rxgen/calculate_crc/p_15_in62_in ),
        .I2(\n_0_reg1[13]_i_2__0 ),
        .I3(\n_0_reg1[13]_i_3__0 ),
        .O(\n_0_reg1[13]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[13]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .O(\n_0_reg1[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[13]_i_2__0 
       (.I0(\rxgen/calculated_fcs [10]),
        .I1(\rxgen/calculated_fcs [31]),
        .I2(\rxgen/calculated_fcs [5]),
        .I3(\rxgen/calculated_fcs [12]),
        .I4(\rxgen/calculated_fcs [11]),
        .O(\n_0_reg1[13]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[13]_i_3 
       (.I0(\n_0_reg1[16]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in135_in ),
        .I4(\n_0_reg1[13]_i_4 ),
        .I5(\n_0_reg1[6]_i_3 ),
        .O(\n_0_reg1[13]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[13]_i_3__0 
       (.I0(\n_0_reg1[31]_i_3__0 ),
        .I1(\rxgen/calculated_fcs [9]),
        .I2(\rxgen/calculated_fcs [20]),
        .I3(\rxgen/calculate_crc/p_14_in61_in ),
        .I4(\n_0_reg1[19]_i_2__0 ),
        .I5(\n_0_reg1[27]_i_4 ),
        .O(\n_0_reg1[13]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[13]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ),
        .O(\n_0_reg1[13]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[14]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in139_in ),
        .I2(\n_0_reg1[0]_i_3 ),
        .I3(\n_0_reg1[14]_i_2 ),
        .O(\n_0_reg1[14]_i_1 ));
LUT4 #(
    .INIT(16'h6996)) 
     \reg1[14]_i_1__0 
       (.I0(\rxgen/calculated_fcs [7]),
        .I1(\rxgen/calculate_crc/p_12_in65_in ),
        .I2(\n_0_reg1[26]_i_3__0 ),
        .I3(\n_0_reg1[14]_i_2__0 ),
        .O(\n_0_reg1[14]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[14]_i_2 
       (.I0(\n_0_reg1[31]_i_2__0 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in140_in ),
        .I4(\n_0_reg1[15]_i_4 ),
        .I5(\n_0_reg1[13]_i_2 ),
        .O(\n_0_reg1[14]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[14]_i_2__0 
       (.I0(\n_0_reg1[31]_i_4__0 ),
        .I1(\rxgen/calculated_fcs [30]),
        .I2(\rxgen/calculated_fcs [0]),
        .I3(\rxgen/calculated_fcs [20]),
        .I4(\rxgen/calculate_crc/p_13_in66_in ),
        .I5(\n_0_reg1[13]_i_2__0 ),
        .O(\n_0_reg1[14]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[15]_i_1 
       (.I0(\n_0_reg1[15]_i_2 ),
        .I1(\n_0_reg1[15]_i_3 ),
        .O(\n_0_reg1[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[15]_i_1__0 
       (.I0(\rxgen/calculated_fcs [14]),
        .I1(\n_0_reg1[15]_i_2__0 ),
        .I2(\n_0_reg1[15]_i_3__0 ),
        .O(\n_0_reg1[15]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[15]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .I1(\n_0_reg1[23]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in143_in ),
        .I3(\n_0_reg1[15]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in144_in ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .O(\n_0_reg1[15]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[15]_i_2__0 
       (.I0(\rxgen/calculated_fcs [18]),
        .I1(\rxgen/calculated_fcs [30]),
        .I2(\rxgen/calculated_fcs [1]),
        .I3(\rxgen/calculated_fcs [11]),
        .I4(\n_0_reg1[29]_i_4 ),
        .I5(\rxgen/calculated_fcs [7]),
        .O(\n_0_reg1[15]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[15]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .I5(\n_0_reg1[3]_i_2 ),
        .O(\n_0_reg1[15]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[15]_i_3__0 
       (.I0(\rxgen/calculate_crc/p_13_in70_in ),
        .I1(\rxgen/calculated_fcs [10]),
        .I2(\rxgen/calculated_fcs [6]),
        .I3(\n_0_reg1[23]_i_2__0 ),
        .I4(\n_0_reg1[12]_i_3__0 ),
        .I5(\rxgen/calculate_crc/p_12_in69_in ),
        .O(\n_0_reg1[15]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[15]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] ),
        .O(\n_0_reg1[15]_i_4 ));
LUT5 #(
    .INIT(32'h69969669)) 
     \reg1[16]_i_1 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\n_0_reg1[21]_i_3__0 ),
        .I2(\rxgen/calculate_crc/p_11_in74_in ),
        .I3(\rxgen/calculate_crc/p_10_in73_in ),
        .I4(\n_0_reg1[16]_i_2__0 ),
        .O(\n_0_reg1[16]_i_1 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[16]_i_1__0 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I1(\n_0_reg1[16]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in148_in ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] ),
        .I5(\n_0_reg1[16]_i_3 ),
        .O(\n_0_reg1[16]_i_1__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[16]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ),
        .O(\n_0_reg1[16]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[16]_i_2__0 
       (.I0(\rxgen/calculated_fcs [31]),
        .I1(\rxgen/calculated_fcs [19]),
        .I2(\rxgen/calculated_fcs [7]),
        .I3(\rxgen/calculated_fcs [17]),
        .I4(\n_0_reg1[31]_i_3__0 ),
        .I5(\rxgen/calculated_fcs [12]),
        .O(\n_0_reg1[16]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[16]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in147_in ),
        .O(\n_0_reg1[16]_i_3 ));
LUT4 #(
    .INIT(16'h6996)) 
     \reg1[17]_i_1 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\rxgen/calculate_crc/p_10_in76_in ),
        .I2(\n_0_reg1[22]_i_2__0 ),
        .I3(\n_0_reg1[17]_i_2__0 ),
        .O(\n_0_reg1[17]_i_1 ));
LUT5 #(
    .INIT(32'h69969669)) 
     \reg1[17]_i_1__0 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I1(\n_0_reg1[16]_i_2 ),
        .I2(\n_0_reg1[17]_i_2 ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .I4(\n_0_reg1[17]_i_3 ),
        .O(\n_0_reg1[17]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[17]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] ),
        .O(\n_0_reg1[17]_i_2 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[17]_i_2__0 
       (.I0(\rxgen/calculated_fcs [14]),
        .I1(\rxgen/calculated_fcs [18]),
        .I2(\rxgen/calculated_fcs [11]),
        .I3(\rxgen/calculate_crc/p_11_in77_in ),
        .I4(\n_0_reg1[31]_i_3__0 ),
        .I5(\n_0_reg1[19]_i_3__0 ),
        .O(\n_0_reg1[17]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[17]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in151_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in150_in ),
        .O(\n_0_reg1[17]_i_3 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[18]_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in155_in ),
        .I1(\n_0_reg1[18]_i_2 ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .I3(\n_0_reg1[0]_i_2 ),
        .I4(\n_0_reg1[18]_i_3 ),
        .O(\n_0_reg1[18]_i_1 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[18]_i_1__0 
       (.I0(\rxgen/calculated_fcs [13]),
        .I1(\n_0_reg1[18]_i_2__0 ),
        .I2(\rxgen/calculated_fcs [24]),
        .I3(\rxgen/calculate_crc/p_9_in ),
        .I4(\rxgen/calculated_fcs [14]),
        .I5(\n_0_reg1[18]_i_3__0 ),
        .O(\n_0_reg1[18]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[18]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .O(\n_0_reg1[18]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[18]_i_2__0 
       (.I0(\rxgen/calculated_fcs [5]),
        .I1(\rxgen/calculated_fcs [31]),
        .I2(\rxgen/calculated_fcs [10]),
        .O(\n_0_reg1[18]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[18]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in154_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .O(\n_0_reg1[18]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[18]_i_3__0 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\rxgen/calculated_fcs [4]),
        .I2(\rxgen/calculated_fcs [29]),
        .I3(\rxgen/calculated_fcs [26]),
        .I4(\rxgen/calculate_crc/p_10_in80_in ),
        .I5(\rxgen/calculated_fcs [17]),
        .O(\n_0_reg1[18]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[19]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in160_in ),
        .I2(\n_0_reg1[19]_i_2 ),
        .I3(\n_0_reg1[19]_i_3 ),
        .O(\n_0_reg1[19]_i_1 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[19]_i_1__0 
       (.I0(\n_0_reg1[19]_i_2__0 ),
        .I1(\n_0_reg1[31]_i_4__0 ),
        .I2(\rxgen/calculated_fcs [23]),
        .I3(\n_0_reg1[19]_i_3__0 ),
        .I4(\n_0_reg1[19]_i_4 ),
        .O(\n_0_reg1[19]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[19]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ),
        .O(\n_0_reg1[19]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[19]_i_2__0 
       (.I0(\rxgen/calculated_fcs [13]),
        .I1(\rxgen/calculated_fcs [3]),
        .O(\n_0_reg1[19]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[19]_i_3 
       (.I0(\n_0_reg1[13]_i_4 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in159_in ),
        .I5(\n_0_reg1[31]_i_2__0 ),
        .O(\n_0_reg1[19]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[19]_i_3__0 
       (.I0(\rxgen/calculated_fcs [30]),
        .I1(\rxgen/calculated_fcs [25]),
        .O(\n_0_reg1[19]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[19]_i_4 
       (.I0(\rxgen/calculate_crc/p_11_in85_in ),
        .I1(\rxgen/calculated_fcs [16]),
        .I2(\rxgen/calculated_fcs [28]),
        .I3(\rxgen/calculated_fcs [12]),
        .I4(\rxgen/calculated_fcs [31]),
        .I5(\rxgen/calculate_crc/p_10_in84_in ),
        .O(\n_0_reg1[19]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[1]_i_1 
       (.I0(\n_0_reg1[1]_i_2__0 ),
        .I1(\n_0_reg1[1]_i_3 ),
        .O(\n_0_reg1[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT4 #(
    .INIT(16'h9669)) 
     \reg1[1]_i_1__0 
       (.I0(\rxgen/calculated_fcs [14]),
        .I1(\rxgen/calculated_fcs [5]),
        .I2(\n_0_reg1[1]_i_2 ),
        .I3(\n_0_reg1[1]_i_3__0 ),
        .O(\n_0_reg1[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[1]_i_2 
       (.I0(\n_0_reg1[31]_i_2 ),
        .I1(\rxgen/calculated_fcs [12]),
        .I2(\rxgen/calculated_fcs [4]),
        .I3(\rxgen/calculate_crc/p_13_in8_in ),
        .I4(\rxgen/calculated_fcs [10]),
        .I5(\n_0_reg1[21]_i_3__0 ),
        .O(\n_0_reg1[1]_i_2 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[1]_i_2__0 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .I2(\n_0_reg1[23]_i_2 ),
        .I3(\n_0_reg1[28]_i_4 ),
        .I4(\n_0_reg1[31]_i_3 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .O(\n_0_reg1[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[1]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in82_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in81_in ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .I5(\n_0_reg1[19]_i_2 ),
        .O(\n_0_reg1[1]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[1]_i_3__0 
       (.I0(\rxgen/calculate_crc/p_14_in9_in ),
        .I1(\n_0_reg1[19]_i_3__0 ),
        .I2(\rxgen/calculated_fcs [7]),
        .I3(\n_0_reg1[28]_i_4__0 ),
        .I4(\rxgen/calculated_fcs [16]),
        .I5(\n_0_reg1[23]_i_2__0 ),
        .O(\n_0_reg1[1]_i_3__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[20]_i_1 
       (.I0(\n_0_reg1[26]_i_2 ),
        .I1(\n_0_reg1[0]_i_4 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in166_in ),
        .I3(\n_0_reg1[17]_i_2 ),
        .I4(\n_0_reg1[20]_i_2 ),
        .O(\n_0_reg1[20]_i_1 ));
LUT3 #(
    .INIT(8'h69)) 
     \reg1[20]_i_1__0 
       (.I0(\rxgen/calculate_crc/p_10_in90_in ),
        .I1(\n_0_reg1[20]_i_2__0 ),
        .I2(\n_0_reg1[29]_i_2__0 ),
        .O(\n_0_reg1[20]_i_1__0 ));
LUT5 #(
    .INIT(32'h69969669)) 
     \reg1[20]_i_2 
       (.I0(\n_0_reg1[21]_i_3 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in165_in ),
        .O(\n_0_reg1[20]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[20]_i_2__0 
       (.I0(\n_0_reg1[30]_i_4__0 ),
        .I1(\rxgen/calculated_fcs [8]),
        .I2(\rxgen/calculated_fcs [30]),
        .I3(\rxgen/calculated_fcs [22]),
        .I4(\rxgen/calculate_crc/p_11_in91_in ),
        .I5(\n_0_reg1[23]_i_3__0 ),
        .O(\n_0_reg1[20]_i_2__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[21]_i_1 
       (.I0(\n_0_reg1[21]_i_2__0 ),
        .I1(\n_0_reg1[21]_i_3__0 ),
        .I2(\rxgen/calculate_crc/p_12_in95_in ),
        .I3(\n_0_reg1[26]_i_2__0 ),
        .I4(\n_0_reg1[21]_i_4__0 ),
        .O(\n_0_reg1[21]_i_1 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[21]_i_1__0 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in170_in ),
        .I2(\n_0_reg1[21]_i_2 ),
        .I3(\n_0_reg1[21]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .I5(\n_0_reg1[21]_i_4 ),
        .O(\n_0_reg1[21]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[21]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .O(\n_0_reg1[21]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[21]_i_2__0 
       (.I0(\rxgen/calculated_fcs [23]),
        .I1(\rxgen/calculated_fcs [7]),
        .O(\n_0_reg1[21]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[21]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ),
        .O(\n_0_reg1[21]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[21]_i_3__0 
       (.I0(\rxgen/calculated_fcs [28]),
        .I1(\rxgen/calculated_fcs [26]),
        .O(\n_0_reg1[21]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[21]_i_4 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in169_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .I4(\n_0_reg1[11]_i_2 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ),
        .O(\n_0_reg1[21]_i_4 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[21]_i_4__0 
       (.I0(\rxgen/calculated_fcs [14]),
        .I1(\rxgen/calculated_fcs [2]),
        .I2(\rxgen/calculated_fcs [29]),
        .I3(\rxgen/calculated_fcs [10]),
        .I4(\rxgen/calculate_crc/p_11_in94_in ),
        .I5(\n_0_reg1[12]_i_2__0 ),
        .O(\n_0_reg1[21]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \reg1[22]_i_1 
       (.I0(\n_0_reg1[22]_i_2 ),
        .I1(\n_0_reg1[22]_i_3 ),
        .O(\n_0_reg1[22]_i_1 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[22]_i_1__0 
       (.I0(\n_0_reg1[26]_i_3__0 ),
        .I1(\n_0_reg1[27]_i_2__0 ),
        .I2(\n_0_reg1[22]_i_2__0 ),
        .I3(\n_0_reg1[22]_i_3__0 ),
        .I4(\rxgen/calculate_crc/p_17_in ),
        .I5(\n_0_reg1[22]_i_4 ),
        .O(\n_0_reg1[22]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[22]_i_2 
       (.I0(\n_0_reg1[2]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in173_in ),
        .I3(\n_0_reg1[29]_i_2 ),
        .I4(\n_0_reg1[30]_i_3 ),
        .I5(\n_0_reg1[26]_i_2 ),
        .O(\n_0_reg1[22]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[22]_i_2__0 
       (.I0(\rxgen/calculated_fcs [27]),
        .I1(\rxgen/calculated_fcs [5]),
        .O(\n_0_reg1[22]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[22]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_17_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] ),
        .I4(\n_0_reg1[31]_i_4 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] ),
        .O(\n_0_reg1[22]_i_3 ));
LUT3 #(
    .INIT(8'h96)) 
     \reg1[22]_i_3__0 
       (.I0(\rxgen/calculated_fcs [16]),
        .I1(\rxgen/calculated_fcs [6]),
        .I2(\rxgen/calculated_fcs [22]),
        .O(\n_0_reg1[22]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[22]_i_4 
       (.I0(\n_0_reg1[21]_i_3__0 ),
        .I1(\rxgen/calculated_fcs [1]),
        .I2(\rxgen/calculated_fcs [25]),
        .I3(\rxgen/calculate_crc/p_16_in98_in ),
        .I4(\rxgen/calculated_fcs [29]),
        .I5(\n_0_reg1[3]_i_2__0 ),
        .O(\n_0_reg1[22]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[23]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in176_in ),
        .I2(\n_0_reg1[23]_i_2 ),
        .I3(\n_0_reg1[23]_i_3 ),
        .O(\n_0_reg1[23]_i_1 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[23]_i_1__0 
       (.I0(\rxgen/calculate_crc/p_15_in102_in ),
        .I1(\n_0_reg1[27]_i_4 ),
        .I2(\n_0_reg1[23]_i_2__0 ),
        .I3(\n_0_reg1[23]_i_3__0 ),
        .I4(\rxgen/calculated_fcs [16]),
        .I5(\n_0_reg1[23]_i_4 ),
        .O(\n_0_reg1[23]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[23]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .O(\n_0_reg1[23]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[23]_i_2__0 
       (.I0(\rxgen/calculated_fcs [3]),
        .I1(\rxgen/calculated_fcs [13]),
        .I2(\rxgen/calculated_fcs [29]),
        .O(\n_0_reg1[23]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[23]_i_3 
       (.I0(\n_0_reg1[6]_i_3 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in177_in ),
        .I4(\n_0_reg1[31]_i_2__0 ),
        .I5(\n_0_reg1[19]_i_2 ),
        .O(\n_0_reg1[23]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[23]_i_3__0 
       (.I0(\rxgen/calculated_fcs [24]),
        .I1(\rxgen/calculated_fcs [27]),
        .O(\n_0_reg1[23]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[23]_i_4 
       (.I0(\rxgen/calculate_crc/p_14_in101_in ),
        .I1(\rxgen/calculated_fcs [17]),
        .I2(\rxgen/calculated_fcs [25]),
        .I3(\rxgen/calculated_fcs [7]),
        .I4(\n_0_reg1[31]_i_4__0 ),
        .I5(\rxgen/calculated_fcs [28]),
        .O(\n_0_reg1[23]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[24]_i_1 
       (.I0(\n_0_reg1[24]_i_2 ),
        .I1(\n_0_reg1[24]_i_3 ),
        .O(\n_0_reg1[24]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[24]_i_1__0 
       (.I0(\n_0_reg1[24]_i_2__0 ),
        .I1(\n_0_reg1[24]_i_3__0 ),
        .O(\n_0_reg1[24]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[24]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I1(\n_0_reg1[0]_i_3 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in182_in ),
        .I3(\n_0_reg1[6]_i_2 ),
        .I4(\n_0_reg1[16]_i_2 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] ),
        .O(\n_0_reg1[24]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[24]_i_2__0 
       (.I0(\rxgen/calculated_fcs [8]),
        .I1(\n_0_reg1[27]_i_3 ),
        .I2(\n_0_reg1[31]_i_3__0 ),
        .I3(\n_0_reg1[21]_i_3__0 ),
        .I4(\n_0_reg1[30]_i_4__0 ),
        .I5(\rxgen/calculated_fcs [31]),
        .O(\n_0_reg1[24]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[24]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in183_in ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .I5(\n_0_reg1[18]_i_2 ),
        .O(\n_0_reg1[24]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[24]_i_3__0 
       (.I0(\rxgen/calculate_crc/p_15_in108_in ),
        .I1(\rxgen/calculated_fcs [20]),
        .I2(\rxgen/calculated_fcs [0]),
        .I3(\rxgen/calculate_crc/p_14_in107_in ),
        .I4(\rxgen/calculated_fcs [12]),
        .I5(\n_0_reg1[23]_i_3__0 ),
        .O(\n_0_reg1[24]_i_3__0 ));
LUT3 #(
    .INIT(8'h96)) 
     \reg1[25]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .I1(\n_0_reg1[25]_i_2 ),
        .I2(\n_0_reg1[25]_i_3 ),
        .O(\n_0_reg1[25]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[25]_i_1__0 
       (.I0(\n_0_reg1[25]_i_2__0 ),
        .I1(\n_0_reg1[25]_i_3__0 ),
        .O(\n_0_reg1[25]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[25]_i_2 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in186_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in187_in ),
        .I4(\n_0_reg1[17]_i_2 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .O(\n_0_reg1[25]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[25]_i_2__0 
       (.I0(\rxgen/calculate_crc/p_15_in112_in ),
        .I1(\n_0_reg1[22]_i_2__0 ),
        .I2(\n_0_reg1[30]_i_4__0 ),
        .I3(\n_0_reg1[31]_i_2 ),
        .I4(\n_0_reg1[21]_i_2__0 ),
        .I5(\rxgen/calculate_crc/p_14_in111_in ),
        .O(\n_0_reg1[25]_i_2__0 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[25]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I1(\n_0_reg1[11]_i_2 ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .I3(\n_0_reg1[21]_i_3 ),
        .I4(\n_0_reg1[31]_i_3 ),
        .I5(\n_0_reg1[26]_i_2 ),
        .O(\n_0_reg1[25]_i_3 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[25]_i_3__0 
       (.I0(\rxgen/calculated_fcs [14]),
        .I1(\rxgen/calculated_fcs [6]),
        .I2(\rxgen/calculated_fcs [26]),
        .I3(\n_0_reg1[12]_i_2__0 ),
        .I4(\rxgen/calculated_fcs [22]),
        .I5(\n_0_reg1[19]_i_3__0 ),
        .O(\n_0_reg1[25]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[26]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .I1(\n_0_reg1[26]_i_2 ),
        .I2(\n_0_reg1[29]_i_2 ),
        .I3(\n_0_reg1[26]_i_3 ),
        .O(\n_0_reg1[26]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[26]_i_1__0 
       (.I0(\rxgen/calculated_fcs [24]),
        .I1(\n_0_reg1[26]_i_2__0 ),
        .I2(\n_0_reg1[26]_i_3__0 ),
        .I3(\n_0_reg1[26]_i_4 ),
        .O(\n_0_reg1[26]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[26]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .O(\n_0_reg1[26]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[26]_i_2__0 
       (.I0(\rxgen/calculated_fcs [21]),
        .I1(\rxgen/calculated_fcs [1]),
        .O(\n_0_reg1[26]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[26]_i_3 
       (.I0(\n_0_reg1[31]_i_2__0 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in195_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in194_in ),
        .I4(\n_0_reg1[21]_i_2 ),
        .I5(\n_0_reg1[31]_i_4 ),
        .O(\n_0_reg1[26]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[26]_i_3__0 
       (.I0(\rxgen/calculated_fcs [2]),
        .I1(\rxgen/calculated_fcs [15]),
        .I2(\rxgen/calculated_fcs [19]),
        .I3(\rxgen/calculated_fcs [8]),
        .O(\n_0_reg1[26]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[26]_i_4 
       (.I0(\n_0_reg1[31]_i_4__0 ),
        .I1(\rxgen/calculate_crc/p_13_in120_in ),
        .I2(\rxgen/calculated_fcs [25]),
        .I3(\rxgen/calculate_crc/p_12_in119_in ),
        .I4(\n_0_reg1[22]_i_3__0 ),
        .I5(\n_0_reg1[3]_i_2__0 ),
        .O(\n_0_reg1[26]_i_4 ));
LUT4 #(
    .INIT(16'h6996)) 
     \reg1[27]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I1(\n_0_reg1[0]_i_2 ),
        .I2(\n_0_reg1[0]_i_3 ),
        .I3(\n_0_reg1[27]_i_2 ),
        .O(\n_0_reg1[27]_i_1 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[27]_i_1__0 
       (.I0(\n_0_reg1[27]_i_2__0 ),
        .I1(\n_0_reg1[27]_i_3 ),
        .I2(\rxgen/calculate_crc/p_15_in124_in ),
        .I3(\n_0_reg1[27]_i_4 ),
        .I4(\n_0_reg1[27]_i_5 ),
        .O(\n_0_reg1[27]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[27]_i_2 
       (.I0(\n_0_reg1[6]_i_3 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in199_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in198_in ),
        .I4(\n_0_reg1[30]_i_3 ),
        .I5(\n_0_reg1[6]_i_2 ),
        .O(\n_0_reg1[27]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[27]_i_2__0 
       (.I0(\rxgen/calculated_fcs [18]),
        .I1(\rxgen/calculated_fcs [20]),
        .O(\n_0_reg1[27]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[27]_i_3 
       (.I0(\rxgen/calculated_fcs [7]),
        .I1(\rxgen/calculated_fcs [23]),
        .I2(\rxgen/calculated_fcs [3]),
        .I3(\rxgen/calculated_fcs [13]),
        .O(\n_0_reg1[27]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[27]_i_4 
       (.I0(\rxgen/calculated_fcs [1]),
        .I1(\rxgen/calculated_fcs [21]),
        .I2(\rxgen/calculated_fcs [8]),
        .O(\n_0_reg1[27]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[27]_i_5 
       (.I0(\n_0_reg1[18]_i_2__0 ),
        .I1(\rxgen/calculated_fcs [24]),
        .I2(\rxgen/calculated_fcs [0]),
        .I3(\rxgen/calculated_fcs [14]),
        .I4(\rxgen/calculate_crc/p_14_in123_in ),
        .I5(\n_0_reg1[30]_i_4__0 ),
        .O(\n_0_reg1[27]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[28]_i_1 
       (.I0(\n_0_reg1[28]_i_2 ),
        .I1(\n_0_reg1[28]_i_3 ),
        .O(\n_0_reg1[28]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[28]_i_1__0 
       (.I0(\rxgen/calculated_fcs [20]),
        .I1(\n_0_reg1[28]_i_2__0 ),
        .I2(\n_0_reg1[28]_i_3__0 ),
        .O(\n_0_reg1[28]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[28]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .I1(\n_0_reg1[28]_i_4 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in204_in ),
        .I3(\n_0_reg1[31]_i_3 ),
        .I4(\n_0_reg1[11]_i_2 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .O(\n_0_reg1[28]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[28]_i_2__0 
       (.I0(\n_0_reg1[21]_i_2__0 ),
        .I1(\rxgen/calculated_fcs [2]),
        .I2(\rxgen/calculate_crc/p_12_in129_in ),
        .I3(\n_0_reg1[31]_i_2 ),
        .I4(\n_0_reg1[28]_i_4__0 ),
        .I5(\rxgen/calculate_crc/p_13_in130_in ),
        .O(\n_0_reg1[28]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[28]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in205_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .I5(\n_0_reg1[31]_i_2__0 ),
        .O(\n_0_reg1[28]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[28]_i_3__0 
       (.I0(\rxgen/calculated_fcs [6]),
        .I1(\rxgen/calculated_fcs [12]),
        .I2(\rxgen/calculated_fcs [30]),
        .I3(\rxgen/calculated_fcs [22]),
        .I4(\n_0_reg1[31]_i_4__0 ),
        .I5(\rxgen/calculated_fcs [13]),
        .O(\n_0_reg1[28]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[28]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] ),
        .O(\n_0_reg1[28]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[28]_i_4__0 
       (.I0(\rxgen/calculated_fcs [17]),
        .I1(\rxgen/calculated_fcs [0]),
        .O(\n_0_reg1[28]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[29]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_8_in ),
        .I2(\n_0_reg1[29]_i_2 ),
        .I3(\n_0_reg1[29]_i_3 ),
        .O(\n_0_reg1[29]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[29]_i_1__0 
       (.I0(\rxgen/calculated_fcs [5]),
        .I1(\rxgen/calculate_crc/p_8_in ),
        .I2(\n_0_reg1[29]_i_2__0 ),
        .I3(\n_0_reg1[29]_i_3__0 ),
        .O(\n_0_reg1[29]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[29]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] ),
        .O(\n_0_reg1[29]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[29]_i_2__0 
       (.I0(\rxgen/calculated_fcs [29]),
        .I1(\rxgen/calculated_fcs [13]),
        .I2(\rxgen/calculated_fcs [3]),
        .I3(\rxgen/calculated_fcs [12]),
        .I4(\rxgen/calculated_fcs [11]),
        .O(\n_0_reg1[29]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[29]_i_3 
       (.I0(\n_0_reg1[21]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in211_in ),
        .I4(\n_0_reg1[21]_i_3 ),
        .I5(\n_0_reg1[0]_i_4 ),
        .O(\n_0_reg1[29]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[29]_i_3__0 
       (.I0(\n_0_reg1[26]_i_2__0 ),
        .I1(\rxgen/calculated_fcs [18]),
        .I2(\rxgen/calculated_fcs [0]),
        .I3(\rxgen/calculate_crc/p_9_in136_in ),
        .I4(\n_0_reg1[29]_i_4 ),
        .I5(\n_0_reg1[22]_i_3__0 ),
        .O(\n_0_reg1[29]_i_3__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[29]_i_4 
       (.I0(\rxgen/calculated_fcs [8]),
        .I1(\rxgen/calculated_fcs [19]),
        .O(\n_0_reg1[29]_i_4 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[2]_i_1 
       (.I0(\n_0_reg1[2]_i_2 ),
        .I1(\n_0_reg1[13]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in88_in ),
        .I3(\n_0_reg1[18]_i_2 ),
        .I4(\n_0_reg1[2]_i_3 ),
        .O(\n_0_reg1[2]_i_1 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[2]_i_1__0 
       (.I0(\n_0_reg1[23]_i_3__0 ),
        .I1(\n_0_reg1[13]_i_2__0 ),
        .I2(\rxgen/calculate_crc/p_13_in15_in ),
        .I3(\n_0_reg1[21]_i_3__0 ),
        .I4(\n_0_reg1[2]_i_2__0 ),
        .O(\n_0_reg1[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[2]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .O(\n_0_reg1[2]_i_2 ));
LUT5 #(
    .INIT(32'h69969669)) 
     \reg1[2]_i_2__0 
       (.I0(\n_0_reg1[29]_i_4 ),
        .I1(\rxgen/calculated_fcs [25]),
        .I2(\rxgen/calculated_fcs [4]),
        .I3(\rxgen/calculated_fcs [6]),
        .I4(\rxgen/calculate_crc/p_12_in ),
        .O(\n_0_reg1[2]_i_2__0 ));
LUT5 #(
    .INIT(32'h69969669)) 
     \reg1[2]_i_3 
       (.I0(\n_0_reg1[15]_i_4 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in ),
        .O(\n_0_reg1[2]_i_3 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[30]_i_1 
       (.I0(\n_0_reg1[30]_i_2 ),
        .I1(\n_0_reg1[13]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in219_in ),
        .I3(\n_0_reg1[30]_i_3 ),
        .I4(\n_0_reg1[30]_i_4 ),
        .O(\n_0_reg1[30]_i_1 ));
LUT4 #(
    .INIT(16'h6996)) 
     \reg1[30]_i_1__0 
       (.I0(\rxgen/calculated_fcs [7]),
        .I1(\rxgen/calculate_crc/p_4_in ),
        .I2(\n_0_reg1[30]_i_2__0 ),
        .I3(\n_0_reg1[30]_i_3__0 ),
        .O(\n_0_reg1[30]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[30]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .O(\n_0_reg1[30]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[30]_i_2__0 
       (.I0(\rxgen/calculated_fcs [0]),
        .I1(\rxgen/calculated_fcs [17]),
        .I2(\rxgen/calculated_fcs [21]),
        .O(\n_0_reg1[30]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[30]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .O(\n_0_reg1[30]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[30]_i_3__0 
       (.I0(\n_0_reg1[27]_i_2__0 ),
        .I1(\rxgen/calculated_fcs [28]),
        .I2(\rxgen/calculated_fcs [4]),
        .I3(\rxgen/calculate_crc/p_5_in ),
        .I4(\n_0_reg1[30]_i_4__0 ),
        .I5(\n_0_reg1[13]_i_2__0 ),
        .O(\n_0_reg1[30]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[30]_i_4 
       (.I0(\n_0_reg1[26]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_5_in ),
        .O(\n_0_reg1[30]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[30]_i_4__0 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\rxgen/calculated_fcs [2]),
        .O(\n_0_reg1[30]_i_4__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[31]_i_1 
       (.I0(\n_0_reg1[31]_i_2__0 ),
        .I1(\n_0_reg1[31]_i_3 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in227_in ),
        .I3(\n_0_reg1[31]_i_4 ),
        .I4(\n_0_reg1[31]_i_5 ),
        .O(\n_0_reg1[31]_i_1 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[31]_i_1__0 
       (.I0(\rxgen/calculate_crc/p_1_in ),
        .I1(\n_0_reg1[31]_i_2 ),
        .I2(\n_0_reg1[31]_i_3__0 ),
        .I3(\n_0_reg1[31]_i_4__0 ),
        .I4(\rxgen/calculated_fcs [20]),
        .I5(\n_0_reg1[31]_i_5__0 ),
        .O(\n_0_reg1[31]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[31]_i_2 
       (.I0(\rxgen/calculated_fcs [19]),
        .I1(\rxgen/calculated_fcs [1]),
        .O(\n_0_reg1[31]_i_2 ));
LUT3 #(
    .INIT(8'h69)) 
     \reg1[31]_i_2__0 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ),
        .O(\n_0_reg1[31]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[31]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] ),
        .O(\n_0_reg1[31]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[31]_i_3__0 
       (.I0(\rxgen/calculated_fcs [6]),
        .I1(\rxgen/calculated_fcs [16]),
        .O(\n_0_reg1[31]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[31]_i_4 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ),
        .O(\n_0_reg1[31]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \reg1[31]_i_4__0 
       (.I0(\rxgen/calculated_fcs [14]),
        .I1(\rxgen/calculated_fcs [4]),
        .I2(\rxgen/calculated_fcs [9]),
        .O(\n_0_reg1[31]_i_4__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[31]_i_5 
       (.I0(\n_0_reg1[17]_i_2 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in228_in ),
        .I5(\n_0_reg1[16]_i_2 ),
        .O(\n_0_reg1[31]_i_5 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[31]_i_5__0 
       (.I0(\rxgen/calculate_crc/p_2_in ),
        .I1(\rxgen/calculated_fcs [10]),
        .I2(\rxgen/calculated_fcs [17]),
        .I3(\rxgen/calculated_fcs [30]),
        .I4(\n_0_reg1[3]_i_2__0 ),
        .I5(\rxgen/calculated_fcs [27]),
        .O(\n_0_reg1[31]_i_5__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[3]_i_1 
       (.I0(\n_0_reg1[17]_i_2 ),
        .I1(\n_0_reg1[31]_i_4 ),
        .I2(\n_0_reg1[3]_i_2 ),
        .I3(\n_0_reg1[18]_i_2 ),
        .I4(\n_0_reg1[3]_i_3 ),
        .O(\n_0_reg1[3]_i_1 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[3]_i_1__0 
       (.I0(\n_0_reg1[19]_i_3__0 ),
        .I1(\n_0_reg1[3]_i_2__0 ),
        .I2(\n_0_reg1[12]_i_3__0 ),
        .I3(\n_0_reg1[23]_i_3__0 ),
        .I4(\n_0_reg1[3]_i_3__0 ),
        .O(\n_0_reg1[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[3]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .O(\n_0_reg1[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg1[3]_i_2__0 
       (.I0(\rxgen/calculated_fcs [11]),
        .I1(\rxgen/calculated_fcs [3]),
        .O(\n_0_reg1[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[3]_i_3 
       (.I0(\n_0_reg1[0]_i_2 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in93_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in92_in ),
        .I5(\n_0_reg1[11]_i_2 ),
        .O(\n_0_reg1[3]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[3]_i_3__0 
       (.I0(\n_0_reg1[18]_i_2__0 ),
        .I1(\rxgen/calculate_crc/p_14_in19_in ),
        .I2(\rxgen/calculated_fcs [26]),
        .I3(\rxgen/calculated_fcs [18]),
        .I4(\rxgen/calculate_crc/p_15_in ),
        .I5(\n_0_reg1[21]_i_2__0 ),
        .O(\n_0_reg1[3]_i_3__0 ));
LUT3 #(
    .INIT(8'h96)) 
     \reg1[4]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .I1(\n_0_reg1[4]_i_2 ),
        .I2(\n_0_reg1[4]_i_3 ),
        .O(\n_0_reg1[4]_i_1 ));
LUT3 #(
    .INIT(8'h96)) 
     \reg1[4]_i_1__0 
       (.I0(\rxgen/calculated_fcs [15]),
        .I1(\n_0_reg1[4]_i_2__0 ),
        .I2(\n_0_reg1[4]_i_3__0 ),
        .O(\n_0_reg1[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[4]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .I4(\n_0_reg1[7]_i_2 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .O(\n_0_reg1[4]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[4]_i_2__0 
       (.I0(\rxgen/calculated_fcs [24]),
        .I1(\rxgen/calculated_fcs [19]),
        .I2(\rxgen/calculated_fcs [4]),
        .I3(\rxgen/calculated_fcs [18]),
        .I4(\n_0_reg1[28]_i_4__0 ),
        .I5(\rxgen/calculated_fcs [5]),
        .O(\n_0_reg1[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[4]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ),
        .I3(\n_0_reg1[28]_i_4 ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in99_in ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .O(\n_0_reg1[4]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[4]_i_3__0 
       (.I0(\rxgen/calculate_crc/p_16_in26_in ),
        .I1(\rxgen/calculated_fcs [13]),
        .I2(\rxgen/calculated_fcs [23]),
        .I3(\n_0_reg1[22]_i_3__0 ),
        .I4(\n_0_reg1[19]_i_3__0 ),
        .I5(\rxgen/calculate_crc/p_15_in25_in ),
        .O(\n_0_reg1[4]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[5]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .I1(\n_0_reg1[5]_i_2 ),
        .I2(\n_0_reg1[5]_i_3 ),
        .O(\n_0_reg1[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[5]_i_1__0 
       (.I0(\rxgen/calculated_fcs [2]),
        .I1(\n_0_reg1[5]_i_2__0 ),
        .I2(\n_0_reg1[5]_i_3__0 ),
        .O(\n_0_reg1[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[5]_i_2 
       (.I0(\n_0_reg1[15]_i_4 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in102_in ),
        .I3(\n_0_reg1[18]_i_2 ),
        .I4(\n_0_reg1[30]_i_2 ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in103_in ),
        .O(\n_0_reg1[5]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[5]_i_2__0 
       (.I0(\rxgen/calculated_fcs [24]),
        .I1(\rxgen/calculated_fcs [13]),
        .I2(\rxgen/calculated_fcs [26]),
        .I3(\rxgen/calculated_fcs [22]),
        .I4(\n_0_reg1[31]_i_4__0 ),
        .I5(\rxgen/calculated_fcs [10]),
        .O(\n_0_reg1[5]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[5]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I4(\n_0_reg1[31]_i_2__0 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .O(\n_0_reg1[5]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[5]_i_3__0 
       (.I0(\rxgen/calculate_crc/p_14_in29_in ),
        .I1(\rxgen/calculated_fcs [12]),
        .I2(\rxgen/calculated_fcs [23]),
        .I3(\n_0_reg1[30]_i_2__0 ),
        .I4(\n_0_reg1[29]_i_4 ),
        .I5(\rxgen/calculate_crc/p_15_in30_in ),
        .O(\n_0_reg1[5]_i_3__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[6]_i_1 
       (.I0(\n_0_reg1[30]_i_3 ),
        .I1(\n_0_reg1[6]_i_2 ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in107_in ),
        .I3(\n_0_reg1[6]_i_3 ),
        .I4(\n_0_reg1[6]_i_4 ),
        .O(\n_0_reg1[6]_i_1 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg1[6]_i_1__0 
       (.I0(\n_0_reg1[27]_i_2__0 ),
        .I1(\n_0_reg1[27]_i_3 ),
        .I2(\rxgen/calculate_crc/p_14_in34_in ),
        .I3(\n_0_reg1[27]_i_4 ),
        .I4(\n_0_reg1[6]_i_2__0 ),
        .O(\n_0_reg1[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[6]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .O(\n_0_reg1[6]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[6]_i_2__0 
       (.I0(\n_0_reg1[12]_i_2__0 ),
        .I1(\rxgen/calculated_fcs [22]),
        .I2(\rxgen/calculated_fcs [25]),
        .I3(\rxgen/calculated_fcs [16]),
        .I4(\rxgen/calculated_fcs [9]),
        .I5(\rxgen/calculate_crc/p_15_in35_in ),
        .O(\n_0_reg1[6]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[6]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] ),
        .O(\n_0_reg1[6]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[6]_i_4 
       (.I0(\n_0_reg1[21]_i_3 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in108_in ),
        .O(\n_0_reg1[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[7]_i_1 
       (.I0(\rxgen/calculated_fcs [24]),
        .I1(\n_0_reg1[7]_i_2__0 ),
        .I2(\n_0_reg1[7]_i_3__0 ),
        .O(\n_0_reg1[7]_i_1 ));
LUT6 #(
    .INIT(64'h9669699669969669)) 
     \reg1[7]_i_1__0 
       (.I0(\n_0_reg1[21]_i_3 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .I4(\n_0_reg1[7]_i_2 ),
        .I5(\n_0_reg1[7]_i_3 ),
        .O(\n_0_reg1[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[7]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .O(\n_0_reg1[7]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[7]_i_2__0 
       (.I0(\rxgen/calculated_fcs [21]),
        .I1(\rxgen/calculated_fcs [17]),
        .I2(\rxgen/calculated_fcs [26]),
        .I3(\rxgen/calculated_fcs [9]),
        .I4(\n_0_reg1[22]_i_3__0 ),
        .I5(\rxgen/calculated_fcs [7]),
        .O(\n_0_reg1[7]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[7]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in ),
        .I1(\n_0_reg1[23]_i_2 ),
        .I2(\n_0_reg1[7]_i_4 ),
        .I3(\n_0_reg1[18]_i_2 ),
        .I4(\n_0_reg1[30]_i_3 ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in111_in ),
        .O(\n_0_reg1[7]_i_3 ));
LUT5 #(
    .INIT(32'h69969669)) 
     \reg1[7]_i_3__0 
       (.I0(\n_0_reg1[10]_i_2__0 ),
        .I1(\rxgen/calculate_crc/p_18_in ),
        .I2(\n_0_reg1[29]_i_2__0 ),
        .I3(\n_0_reg1[27]_i_2__0 ),
        .I4(\rxgen/calculate_crc/p_19_in ),
        .O(\n_0_reg1[7]_i_3__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \reg1[7]_i_4 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .O(\n_0_reg1[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \reg1[8]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .I1(\n_0_reg1[8]_i_2 ),
        .I2(\n_0_reg1[8]_i_3 ),
        .O(\n_0_reg1[8]_i_1 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[8]_i_1__0 
       (.I0(\n_0_reg1[12]_i_3__0 ),
        .I1(\n_0_reg1[29]_i_2__0 ),
        .I2(\n_0_reg1[21]_i_3__0 ),
        .I3(\n_0_reg1[27]_i_2__0 ),
        .I4(\rxgen/calculated_fcs [23]),
        .I5(\n_0_reg1[8]_i_2__0 ),
        .O(\n_0_reg1[8]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[8]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in113_in ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .I4(\n_0_reg1[30]_i_3 ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_20_in114_in ),
        .O(\n_0_reg1[8]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[8]_i_2__0 
       (.I0(\n_0_reg1[19]_i_3__0 ),
        .I1(\rxgen/calculate_crc/p_19_in39_in ),
        .I2(\rxgen/calculated_fcs [6]),
        .I3(\rxgen/calculated_fcs [31]),
        .I4(\n_0_reg1[30]_i_2__0 ),
        .I5(\rxgen/calculate_crc/p_20_in40_in ),
        .O(\n_0_reg1[8]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[8]_i_3 
       (.I0(\n_0_reg1[0]_i_4 ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .I2(\n_0_reg1[21]_i_3 ),
        .I3(\n_0_reg1[28]_i_4 ),
        .I4(\n_0_reg1[2]_i_2 ),
        .I5(\n_0_reg1[3]_i_2 ),
        .O(\n_0_reg1[8]_i_3 ));
LUT3 #(
    .INIT(8'h96)) 
     \reg1[9]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .I1(\n_0_reg1[9]_i_2 ),
        .I2(\n_0_reg1[9]_i_3 ),
        .O(\n_0_reg1[9]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg1[9]_i_1__0 
       (.I0(\rxgen/calculate_crc/p_18_in42_in ),
        .I1(\rxgen/calculated_fcs [16]),
        .I2(\n_0_reg1[9]_i_2__0 ),
        .I3(\n_0_reg1[9]_i_3__0 ),
        .O(\n_0_reg1[9]_i_1__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[9]_i_2 
       (.I0(\n_0_reg1[15]_i_4 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in116_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ),
        .I3(\n_0_reg1[19]_i_2 ),
        .I4(\n_0_reg1[17]_i_2 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .O(\n_0_reg1[9]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[9]_i_2__0 
       (.I0(\n_0_reg1[13]_i_2__0 ),
        .I1(\rxgen/calculated_fcs [20]),
        .I2(\rxgen/calculated_fcs [17]),
        .I3(\rxgen/calculated_fcs [29]),
        .I4(\rxgen/calculated_fcs [2]),
        .I5(\n_0_reg1[19]_i_3__0 ),
        .O(\n_0_reg1[9]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[9]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in117_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .I4(\n_0_reg1[13]_i_2 ),
        .I5(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .O(\n_0_reg1[9]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg1[9]_i_3__0 
       (.I0(\rxgen/calculated_fcs [3]),
        .I1(\rxgen/calculate_crc/p_19_in43_in ),
        .I2(\rxgen/calculated_fcs [28]),
        .I3(\n_0_reg1[23]_i_3__0 ),
        .I4(\rxgen/calculated_fcs [22]),
        .I5(\n_0_reg1[29]_i_4 ),
        .O(\n_0_reg1[9]_i_3__0 ));
LUT6 #(
    .INIT(64'h96699669FFFF0000)) 
     \reg2[0]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [0]));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \reg2[10]_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out [10]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [10]));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg2[10]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2] ),
        .I1(\n_0_reg2[29]_i_2 ),
        .I2(\n_0_reg2[28]_i_2 ),
        .I3(\n_0_reg2[23]_i_3 ),
        .I4(\n_0_reg2[28]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out [10]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[11]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in ),
        .I3(\n_0_reg2[26]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [11]));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \reg2[12]_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out [12]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [12]));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg2[12]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4] ),
        .I1(\n_0_reg2[13]_i_2 ),
        .I2(\n_0_reg2[28]_i_3 ),
        .I3(\n_0_reg2[27]_i_3 ),
        .I4(\n_0_reg2[16]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out [12]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[13]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5] ),
        .I1(\n_0_reg2[13]_i_2 ),
        .I2(\n_0_reg2[27]_i_3 ),
        .I3(\n_0_reg2[14]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [13]));
LUT2 #(
    .INIT(4'h6)) 
     \reg2[13]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] ),
        .O(\n_0_reg2[13]_i_2 ));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[14]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6] ),
        .I1(\n_0_reg2[27]_i_2 ),
        .I2(\n_0_reg2[29]_i_3 ),
        .I3(\n_0_reg2[14]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [14]));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg2[14]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in ),
        .O(\n_0_reg2[14]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \reg2[15]_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out [15]),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [15]));
LUT5 #(
    .INIT(32'h96696996)) 
     \reg2[15]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7] ),
        .I1(\n_0_reg2[30]_i_2 ),
        .I2(\n_0_reg2[27]_i_2 ),
        .I3(\n_0_reg2[29]_i_2 ),
        .I4(\n_0_reg2[28]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out [15]));
LUT6 #(
    .INIT(64'h96699669FFFF0000)) 
     \reg2[16]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .I3(\n_0_reg2[16]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [16]));
LUT4 #(
    .INIT(16'h6996)) 
     \reg2[16]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in ),
        .O(\n_0_reg2[16]_i_2 ));
LUT6 #(
    .INIT(64'h96699669FFFF0000)) 
     \reg2[17]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] ),
        .I3(\n_0_reg2[27]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [17]));
LUT6 #(
    .INIT(64'h96699669FFFF0000)) 
     \reg2[18]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] ),
        .I3(\n_0_reg2[24]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [18]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[19]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11] ),
        .I1(\n_0_reg2[30]_i_2 ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [19]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[1]_i_1 
       (.I0(\n_0_reg2[30]_i_2 ),
        .I1(\n_0_reg2[23]_i_2 ),
        .I2(\n_0_reg2[23]_i_3 ),
        .I3(\n_0_reg2[29]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [1]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT5 #(
    .INIT(32'h6969FF00)) 
     \reg2[20]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [20]));
LUT5 #(
    .INIT(32'h6969FF00)) 
     \reg2[21]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [21]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'h6969FF00)) 
     \reg2[22]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [22]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[23]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15] ),
        .I1(\n_0_reg2[23]_i_2 ),
        .I2(\n_0_reg2[23]_i_3 ),
        .I3(\n_0_reg2[29]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [23]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg2[23]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in ),
        .O(\n_0_reg2[23]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg2[23]_i_3 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .O(\n_0_reg2[23]_i_3 ));
LUT6 #(
    .INIT(64'h96699669FFFF0000)) 
     \reg2[24]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in ),
        .I3(\n_0_reg2[24]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [24]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \reg2[24]_i_2 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] ),
        .O(\n_0_reg2[24]_i_2 ));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[25]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .I3(\n_0_reg2[28]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [25]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[26]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] ),
        .I3(\n_0_reg2[26]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [26]));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \reg2[26]_i_2 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in ),
        .O(\n_0_reg2[26]_i_2 ));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[27]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19] ),
        .I1(\n_0_reg2[30]_i_2 ),
        .I2(\n_0_reg2[27]_i_2 ),
        .I3(\n_0_reg2[27]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [27]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg2[27]_i_2 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .O(\n_0_reg2[27]_i_2 ));
LUT4 #(
    .INIT(16'h6996)) 
     \reg2[27]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .O(\n_0_reg2[27]_i_3 ));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[28]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20] ),
        .I1(\n_0_reg2[28]_i_2 ),
        .I2(\n_0_reg2[28]_i_3 ),
        .I3(\n_0_reg2[29]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [28]));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg2[28]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .O(\n_0_reg2[28]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg2[28]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in ),
        .O(\n_0_reg2[28]_i_3 ));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[29]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21] ),
        .I1(\n_0_reg2[30]_i_2 ),
        .I2(\n_0_reg2[29]_i_2 ),
        .I3(\n_0_reg2[29]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [29]));
LUT2 #(
    .INIT(4'h6)) 
     \reg2[29]_i_2 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .O(\n_0_reg2[29]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \reg2[29]_i_3 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .O(\n_0_reg2[29]_i_3 ));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[2]_i_1 
       (.I0(\n_0_reg2[13]_i_2 ),
        .I1(\n_0_reg2[23]_i_2 ),
        .I2(\n_0_reg2[23]_i_3 ),
        .I3(\n_0_reg2[24]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [2]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[30]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22] ),
        .I1(\n_0_reg2[30]_i_2 ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .I3(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [30]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg2[30]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0] ),
        .O(\n_0_reg2[30]_i_2 ));
LUT2 #(
    .INIT(4'hB)) 
     \reg2[31]_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [0]),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\n_0_reg2[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT5 #(
    .INIT(32'h6969FF00)) 
     \reg2[31]_i_2 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2] ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [31]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'h6969FF00)) 
     \reg2[3]_i_1 
       (.I0(\n_0_reg2[14]_i_2 ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in ),
        .I2(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .I3(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .I4(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [3]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[4]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ),
        .I1(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in ),
        .I2(\n_0_reg2[13]_i_2 ),
        .I3(\n_0_reg2[26]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [4]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[5]_i_1 
       (.I0(\n_0_reg2[13]_i_2 ),
        .I1(\n_0_reg2[30]_i_2 ),
        .I2(\n_0_reg2[27]_i_3 ),
        .I3(\n_0_reg2[26]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [5]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[6]_i_1 
       (.I0(\n_0_reg2[27]_i_2 ),
        .I1(\n_0_reg2[29]_i_3 ),
        .I2(\n_0_reg2[24]_i_2 ),
        .I3(\n_0_reg2[27]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [6]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[7]_i_1 
       (.I0(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .I2(\n_0_reg2[28]_i_2 ),
        .I3(\n_0_reg2[14]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [7]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[8]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0] ),
        .I1(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .I2(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in ),
        .I3(\n_0_reg2[26]_i_2 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [8]));
LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
     \reg2[9]_i_1 
       (.I0(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1] ),
        .I1(\n_0_reg2[27]_i_2 ),
        .I2(\n_0_reg2[28]_i_3 ),
        .I3(\n_0_reg2[27]_i_3 ),
        .I4(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .I5(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [9]));
LUT6 #(
    .INIT(64'h3030222230302022)) 
     \reg_next_terminate[0]_i_1 
       (.I0(\n_0_reg_next_terminate[0]_i_2 ),
        .I1(\n_0_reg_next_terminate[0]_i_3 ),
        .I2(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\n_0_reg_next_terminate[0]_i_4 ),
        .O(\n_0_reg_next_terminate[0]_i_1 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \reg_next_terminate[0]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I1(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .I2(\n_0_is_terminate_d1[6]_i_3 ),
        .I3(\n_0_reg_next_terminate[4]_i_3 ),
        .I4(\n_0_reg_next_terminate[4]_i_2 ),
        .O(\n_0_reg_next_terminate[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hFFFFEEFE)) 
     \reg_next_terminate[0]_i_3 
       (.I0(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I1(\n_0_is_terminate_d1[7]_i_8 ),
        .I2(\txgen/is_underrun ),
        .I3(\txgen/tx_controller_inst/state_inst/term_reg ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_reg_next_terminate[0]_i_3 ));
LUT6 #(
    .INIT(64'hAB00AB00AB000000)) 
     \reg_next_terminate[0]_i_4 
       (.I0(\n_0_reg_next_terminate[0]_i_5 ),
        .I1(\n_0_is_data_d1[6]_i_2 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_2 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_is_pause_d1[7]_i_4 ),
        .O(\n_0_reg_next_terminate[0]_i_4 ));
LUT6 #(
    .INIT(64'h00000000000B0B0B)) 
     \reg_next_terminate[0]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .O(\n_0_reg_next_terminate[0]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000005100)) 
     \reg_next_terminate[1]_i_1 
       (.I0(\n_0_reg_next_terminate[1]_i_2 ),
        .I1(\n_0_reg_next_terminate[1]_i_3 ),
        .I2(\n_0_reg_next_terminate[0]_i_4 ),
        .I3(\n_0_reg_next_terminate[1]_i_4 ),
        .I4(\n_0_reg_next_terminate[4]_i_2 ),
        .I5(\n_0_reg_next_terminate[4]_i_3 ),
        .O(\n_0_reg_next_terminate[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'hFF01)) 
     \reg_next_terminate[1]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_crc_pos_d[0]_i_3 ),
        .O(\n_0_reg_next_terminate[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \reg_next_terminate[1]_i_3 
       (.I0(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .O(\n_0_reg_next_terminate[1]_i_3 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \reg_next_terminate[1]_i_4 
       (.I0(\n_0_is_terminate_d1[7]_i_8 ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I2(\n_0_reg_next_terminate[4]_i_8 ),
        .I3(\n_0_crc_pos_d[0]_i_2 ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .O(\n_0_reg_next_terminate[1]_i_4 ));
LUT6 #(
    .INIT(64'h0202020202020200)) 
     \reg_next_terminate[2]_i_1 
       (.I0(\n_0_reg_next_terminate[2]_i_2 ),
        .I1(\n_0_reg_next_terminate[4]_i_2 ),
        .I2(\n_0_reg_next_terminate[4]_i_3 ),
        .I3(\n_0_reg_next_terminate[0]_i_4 ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\n_0_reg_next_terminate[2]_i_3 ),
        .O(\n_0_reg_next_terminate[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \reg_next_terminate[2]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .I1(\n_0_is_terminate_d1[6]_i_3 ),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\n_0_reg_next_terminate[4]_i_8 ),
        .I4(\n_0_is_terminate_d1[7]_i_8 ),
        .I5(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .O(\n_0_reg_next_terminate[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \reg_next_terminate[2]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .O(\n_0_reg_next_terminate[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000A80000)) 
     \reg_next_terminate[3]_i_1 
       (.I0(\n_0_reg_next_terminate[3]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_reg_next_terminate[4]_i_2 ),
        .I4(\n_0_reg_next_terminate[3]_i_3 ),
        .I5(\n_0_reg_next_terminate[4]_i_3 ),
        .O(\n_0_reg_next_terminate[3]_i_1 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \reg_next_terminate[3]_i_2 
       (.I0(\n_0_is_terminate_d1[7]_i_8 ),
        .I1(\n_0_crc_pos_d[0]_i_2 ),
        .I2(\n_0_crc_pos_d[1]_i_2 ),
        .I3(\n_0_reg_next_terminate[4]_i_8 ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_reg_next_terminate[3]_i_2 ));
LUT6 #(
    .INIT(64'h5454545454545400)) 
     \reg_next_terminate[3]_i_3 
       (.I0(\n_0_crc_pos_d[0]_i_3 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_reg_next_terminate[0]_i_4 ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\n_0_reg_next_terminate[2]_i_3 ),
        .O(\n_0_reg_next_terminate[3]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000FE0000)) 
     \reg_next_terminate[4]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_reg_next_terminate[4]_i_5 ),
        .I4(\n_0_reg_next_terminate[4]_i_6 ),
        .I5(\n_0_is_data_d1[7]_i_3 ),
        .O(\n_0_reg_next_terminate[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'h000000FE)) 
     \reg_next_terminate[4]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_reg_next_terminate[4]_i_7 ),
        .I4(\n_0_is_data_d1[7]_i_3 ),
        .O(\n_0_reg_next_terminate[4]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
     \reg_next_terminate[4]_i_4 
       (.I0(\n_0_reg_next_terminate[0]_i_4 ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I4(\n_0_reg_next_terminate[4]_i_8 ),
        .I5(\n_0_is_terminate_d1[7]_i_8 ),
        .O(\n_0_reg_next_terminate[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h1FFF1111)) 
     \reg_next_terminate[4]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .O(\n_0_reg_next_terminate[4]_i_5 ));
LUT6 #(
    .INIT(64'hD0FFD0FFD0FFFFFF)) 
     \reg_next_terminate[4]_i_6 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .O(\n_0_reg_next_terminate[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT4 #(
    .INIT(16'hFF1F)) 
     \reg_next_terminate[4]_i_7 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .O(\n_0_reg_next_terminate[4]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF2)) 
     \reg_next_terminate[4]_i_8 
       (.I0(\txgen/is_underrun ),
        .I1(\txgen/tx_controller_inst/state_inst/term_reg ),
        .I2(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_reg_next_terminate[4]_i_8 ));
LUT5 #(
    .INIT(32'h0000FE02)) 
     remember_prev_block_underrun_i_1
       (.I0(\n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg ),
        .I1(n_0_remember_prev_block_underrun_i_2),
        .I2(n_0_remember_prev_block_underrun_i_3),
        .I3(n_0_remember_prev_block_underrun_i_4),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_remember_prev_block_underrun_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFF)) 
     remember_prev_block_underrun_i_2
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_axi_tx_state[9]_i_16 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .O(n_0_remember_prev_block_underrun_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFCFA)) 
     remember_prev_block_underrun_i_3
       (.I0(tx_axis_tvalid),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .O(n_0_remember_prev_block_underrun_i_3));
LUT6 #(
    .INIT(64'hD000000000000000)) 
     remember_prev_block_underrun_i_4
       (.I0(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_13 ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/block_other_underruns_reg ),
        .I4(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I5(n_0_remember_prev_block_underrun_i_5),
        .O(n_0_remember_prev_block_underrun_i_4));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT4 #(
    .INIT(16'h0100)) 
     remember_prev_block_underrun_i_5
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .O(n_0_remember_prev_block_underrun_i_5));
LUT5 #(
    .INIT(32'h0000CCA0)) 
     remote_failure_i_1
       (.I0(\n_0_rsgen/detect_link_fail/remote_failure_reg ),
        .I1(\n_0_rsgen/detect_link_fail/last_seq_type_reg[1] ),
        .I2(\rsgen/detect_link_fail/sm_active_reg__0 ),
        .I3(\rsgen/detect_link_fail/local_failure0 ),
        .I4(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(n_0_remote_failure_i_1));
LUT3 #(
    .INIT(8'hFD)) 
     reset_out_i_1
       (.I0(tx_axis_aresetn),
        .I1(reset),
        .I2(tx_configuration_vector[0]),
        .O(reset_in0_out));
LUT3 #(
    .INIT(8'hFD)) 
     reset_out_i_1__0
       (.I0(rx_axis_aresetn),
        .I1(reset),
        .I2(rx_configuration_vector[0]),
        .O(reset_in));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT2 #(
    .INIT(4'h2)) 
     rs_disable_reg_i_1
       (.I0(\n_0_rsgen/rs_disable_sync/q_reg ),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_rs_disable_reg_i_1));
FDRE \rsgen/detect_link_fail/col_cnt_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_col_cnt[0]_i_1 ),
        .Q(\n_0_rsgen/detect_link_fail/col_cnt_reg[0] ),
        .R(\<const0> ));
(* counter = "11" *) 
   FDRE \rsgen/detect_link_fail/col_cnt_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(p_1_in[0]),
        .Q(\n_0_rsgen/detect_link_fail/col_cnt_reg[1] ),
        .R(\n_0_col_cnt[6]_i_1 ));
(* counter = "11" *) 
   FDRE \rsgen/detect_link_fail/col_cnt_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(p_1_in[1]),
        .Q(\n_0_rsgen/detect_link_fail/col_cnt_reg[2] ),
        .R(\n_0_col_cnt[6]_i_1 ));
(* counter = "11" *) 
   FDRE \rsgen/detect_link_fail/col_cnt_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(p_1_in[2]),
        .Q(\n_0_rsgen/detect_link_fail/col_cnt_reg[3] ),
        .R(\n_0_col_cnt[6]_i_1 ));
(* counter = "11" *) 
   FDRE \rsgen/detect_link_fail/col_cnt_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(p_1_in[3]),
        .Q(\n_0_rsgen/detect_link_fail/col_cnt_reg[4] ),
        .R(\n_0_col_cnt[6]_i_1 ));
(* counter = "11" *) 
   FDRE \rsgen/detect_link_fail/col_cnt_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(p_1_in[4]),
        .Q(\n_0_rsgen/detect_link_fail/col_cnt_reg[5] ),
        .R(\n_0_col_cnt[6]_i_1 ));
(* counter = "11" *) 
   FDRE \rsgen/detect_link_fail/col_cnt_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(p_1_in[5]),
        .Q(\n_0_rsgen/detect_link_fail/col_cnt_reg[6] ),
        .R(\n_0_col_cnt[6]_i_1 ));
FDRE \rsgen/detect_link_fail/last_seq_type_reg[0] 
       (.C(rx_clk0),
        .CE(\n_0_last_seq_type[1]_i_1 ),
        .D(\n_0_rsgen/detect_link_fail/seq_type_reg[0] ),
        .Q(\n_0_rsgen/detect_link_fail/last_seq_type_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/last_seq_type_reg[1] 
       (.C(rx_clk0),
        .CE(\n_0_last_seq_type[1]_i_1 ),
        .D(\n_0_rsgen/detect_link_fail/seq_type_reg[1] ),
        .Q(\n_0_rsgen/detect_link_fail/last_seq_type_reg[1] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/local_failure_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_local_failure_i_1),
        .Q(\rsgen/d ),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/remote_failure_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_remote_failure_i_1),
        .Q(\n_0_rsgen/detect_link_fail/remote_failure_reg ),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/rxd_reg_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[24]),
        .Q(\n_0_rsgen/detect_link_fail/rxd_reg_reg[24] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/rxd_reg_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[25]),
        .Q(\n_0_rsgen/detect_link_fail/rxd_reg_reg[25] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/rxd_reg_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[56]),
        .Q(\n_0_rsgen/detect_link_fail/rxd_reg_reg[56] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/rxd_reg_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[57]),
        .Q(\n_0_rsgen/detect_link_fail/rxd_reg_reg[57] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_cnt_inc_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_seq_cnt_inc[0]_i_1 ),
        .Q(\rsgen/in [0]),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/seq_cnt_inc_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_seq_cnt_inc[1]_i_1 ),
        .Q(\rsgen/in [1]),
        .R(\<const0> ));
(* counter = "12" *) 
   FDRE \rsgen/detect_link_fail/seq_cnt_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_detect_link_fail/seq_cnt[0]_i_1 ),
        .Q(\rsgen/detect_link_fail/seq_cnt_reg [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* counter = "12" *) 
   FDRE \rsgen/detect_link_fail/seq_cnt_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_detect_link_fail/seq_cnt[1]_i_1 ),
        .Q(\rsgen/detect_link_fail/seq_cnt_reg [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* counter = "12" *) 
   FDRE \rsgen/detect_link_fail/seq_cnt_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_detect_link_fail/seq_cnt[2]_i_1 ),
        .Q(\rsgen/detect_link_fail/seq_cnt_reg [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_cnt_rst_val_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_seq_cnt_rst_val[0]_i_1 ),
        .Q(\n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[0] ),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/seq_cnt_rst_val_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_seq_cnt_rst_val[1]_i_1 ),
        .Q(\n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[1] ),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/seq_lower_mismatch_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_lower_mismatch0 ),
        .Q(\rsgen/detect_link_fail/seq_lower_mismatch ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_lower_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_type_lower1 ),
        .Q(\rsgen/detect_link_fail/seq_lower ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_lower_reg2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_lower_reg__0 ),
        .Q(\rsgen/detect_link_fail/seq_lower_reg2 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_lower_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_lower ),
        .Q(\rsgen/detect_link_fail/seq_lower_reg__0 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_type_lower_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_detect_link_fail/seq_type_lower[0]_i_1 ),
        .Q(\rsgen/detect_link_fail/seq_type_lower [0]),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/seq_type_lower_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_detect_link_fail/seq_type_lower[1]_i_1 ),
        .Q(\rsgen/detect_link_fail/seq_type_lower [1]),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/seq_type_lower_reg_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_type_lower [0]),
        .Q(\rsgen/seq_type_lower_reg [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_type_lower_reg_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_type_lower [1]),
        .Q(\rsgen/seq_type_lower_reg [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_type_reg[0] 
       (.C(rx_clk0),
        .CE(\n_0_last_seq_type[1]_i_1 ),
        .D(\n_0_seq_type[0]_i_1 ),
        .Q(\n_0_rsgen/detect_link_fail/seq_type_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_type_reg[1] 
       (.C(rx_clk0),
        .CE(\n_0_last_seq_type[1]_i_1 ),
        .D(\n_0_seq_type[1]_i_1 ),
        .Q(\n_0_rsgen/detect_link_fail/seq_type_reg[1] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_type_upper_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_detect_link_fail/seq_type_upper[0]_i_1 ),
        .Q(\rsgen/detect_link_fail/seq_type_upper [0]),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/seq_type_upper_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_detect_link_fail/seq_type_upper[1]_i_1 ),
        .Q(\rsgen/detect_link_fail/seq_type_upper [1]),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/seq_type_upper_reg_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_type_upper [0]),
        .Q(\rsgen/seq_type_upper_reg [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_type_upper_reg_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_type_upper [1]),
        .Q(\rsgen/seq_type_upper_reg [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_upper_mismatch_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_upper_mismatch0 ),
        .Q(\rsgen/detect_link_fail/seq_upper_mismatch ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_upper_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_type_upper1 ),
        .Q(\rsgen/detect_link_fail/seq_upper ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_upper_reg2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_upper_reg__0 ),
        .Q(\rsgen/detect_link_fail/seq_upper_reg2 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/seq_upper_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/seq_upper ),
        .Q(\rsgen/detect_link_fail/seq_upper_reg__0 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/sm_active_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_detect_link_fail/sm_active_i_1 ),
        .Q(\rsgen/detect_link_fail/sm_active ),
        .R(\<const0> ));
FDRE \rsgen/detect_link_fail/sm_active_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/sm_active ),
        .Q(\rsgen/detect_link_fail/sm_active_reg__0 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/stage1_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/stage10 ),
        .Q(\n_0_rsgen/detect_link_fail/stage1_reg ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/stage1_reg__0 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/stage1019_out ),
        .Q(\rsgen/detect_link_fail/stage1 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/stage2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/stage20 ),
        .Q(\n_0_rsgen/detect_link_fail/stage2_reg ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rsgen/detect_link_fail/stage2_reg__0 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/detect_link_fail/stage2015_out ),
        .Q(\rsgen/detect_link_fail/stage2 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/rs_disable_sync/d_1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[10]),
        .Q(\rsgen/d_1 ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/rs_disable_sync/d_2_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/d_1 ),
        .Q(\rsgen/d_2 ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/rs_disable_sync/d_3_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/d_2 ),
        .Q(\rsgen/d_3 ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/rs_disable_sync/d_4_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/d_3 ),
        .Q(\rsgen/d_4 ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rsgen/rs_disable_sync/q_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/d_4 ),
        .Q(\n_0_rsgen/rs_disable_sync/q_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_lf_i/d_1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\rsgen/d ),
        .Q(\n_0_rsgen/sync_lf_i/d_1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_lf_i/d_2_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/sync_lf_i/d_1_reg ),
        .Q(\n_0_rsgen/sync_lf_i/d_2_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_lf_i/d_3_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/sync_lf_i/d_2_reg ),
        .Q(\n_0_rsgen/sync_lf_i/d_3_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_lf_i/d_4_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/sync_lf_i/d_3_reg ),
        .Q(\n_0_rsgen/sync_lf_i/d_4_reg ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_lf_i/q_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/sync_lf_i/d_4_reg ),
        .Q(status_vector[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_rf_i/d_1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/detect_link_fail/remote_failure_reg ),
        .Q(\n_0_rsgen/sync_rf_i/d_1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_rf_i/d_2_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/sync_rf_i/d_1_reg ),
        .Q(\n_0_rsgen/sync_rf_i/d_2_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_rf_i/d_3_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/sync_rf_i/d_2_reg ),
        .Q(\n_0_rsgen/sync_rf_i/d_3_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_rf_i/d_4_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/sync_rf_i/d_3_reg ),
        .Q(\n_0_rsgen/sync_rf_i/d_4_reg ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rsgen/sync_rf_i/q_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/sync_rf_i/d_4_reg ),
        .Q(status_vector[1]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/rs_disable_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_rs_disable_reg_i_1),
        .Q(\rsgen/rs_disable_reg ),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txc_out_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txc_out[0]_i_1 ),
        .Q(xgmii_txc[0]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txc_out_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txc_out[1]_i_1 ),
        .Q(xgmii_txc[1]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txc_out_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txc_out[2]_i_1 ),
        .Q(xgmii_txc[2]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txc_out_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txc_out[3]_i_1 ),
        .Q(xgmii_txc[3]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txc_out_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txc_out[4]_i_1 ),
        .Q(xgmii_txc[4]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txc_out_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txc_out[5]_i_1 ),
        .Q(xgmii_txc[5]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txc_out_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txc_out[6]_i_1 ),
        .Q(xgmii_txc[6]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txc_out_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txc_out[7]_i_1 ),
        .Q(xgmii_txc[7]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hCCAE)) 
     \rsgen/transmit_link_fail/txd_out[35]_i_1 
       (.I0(status_vector[0]),
        .I1(txd_in[35]),
        .I2(status_vector[1]),
        .I3(\rsgen/rs_disable_reg ),
        .O(\n_0_rsgen/transmit_link_fail/txd_out[35]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT4 #(
    .INIT(16'hCCAE)) 
     \rsgen/transmit_link_fail/txd_out[36]_i_1 
       (.I0(status_vector[0]),
        .I1(txd_in[36]),
        .I2(status_vector[1]),
        .I3(\rsgen/rs_disable_reg ),
        .O(\n_0_rsgen/transmit_link_fail/txd_out[36]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT4 #(
    .INIT(16'hCCAE)) 
     \rsgen/transmit_link_fail/txd_out[39]_i_1 
       (.I0(status_vector[0]),
        .I1(txd_in[39]),
        .I2(status_vector[1]),
        .I3(\rsgen/rs_disable_reg ),
        .O(\n_0_rsgen/transmit_link_fail/txd_out[39]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT4 #(
    .INIT(16'hCCAE)) 
     \rsgen/transmit_link_fail/txd_out[3]_i_1 
       (.I0(status_vector[0]),
        .I1(txd_in[3]),
        .I2(status_vector[1]),
        .I3(\rsgen/rs_disable_reg ),
        .O(\n_0_rsgen/transmit_link_fail/txd_out[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT4 #(
    .INIT(16'hCCAE)) 
     \rsgen/transmit_link_fail/txd_out[4]_i_1 
       (.I0(status_vector[0]),
        .I1(txd_in[4]),
        .I2(status_vector[1]),
        .I3(\rsgen/rs_disable_reg ),
        .O(\n_0_rsgen/transmit_link_fail/txd_out[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hCCAE)) 
     \rsgen/transmit_link_fail/txd_out[7]_i_1 
       (.I0(status_vector[0]),
        .I1(txd_in[7]),
        .I2(status_vector[1]),
        .I3(\rsgen/rs_disable_reg ),
        .O(\n_0_rsgen/transmit_link_fail/txd_out[7]_i_1 ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[0]_i_1 ),
        .Q(xgmii_txd[0]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[10]_i_1 ),
        .Q(xgmii_txd[10]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[11]_i_1 ),
        .Q(xgmii_txd[11]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[12]_i_1 ),
        .Q(xgmii_txd[12]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[13]_i_1 ),
        .Q(xgmii_txd[13]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[14]_i_1 ),
        .Q(xgmii_txd[14]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[15]_i_1 ),
        .Q(xgmii_txd[15]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[16]_i_1 ),
        .Q(xgmii_txd[16]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[17]_i_1 ),
        .Q(xgmii_txd[17]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[18]_i_1 ),
        .Q(xgmii_txd[18]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[19]_i_1 ),
        .Q(xgmii_txd[19]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[1]_i_1 ),
        .Q(xgmii_txd[1]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[20]_i_1 ),
        .Q(xgmii_txd[20]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[21]_i_1 ),
        .Q(xgmii_txd[21]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[22]_i_1 ),
        .Q(xgmii_txd[22]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[23]_i_1 ),
        .Q(xgmii_txd[23]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[24]_i_1 ),
        .Q(xgmii_txd[24]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[25]_i_1 ),
        .Q(xgmii_txd[25]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[26]_i_1 ),
        .Q(xgmii_txd[26]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[27]_i_1 ),
        .Q(xgmii_txd[27]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[28]_i_1 ),
        .Q(xgmii_txd[28]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[29]_i_1 ),
        .Q(xgmii_txd[29]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[2]_i_1 ),
        .Q(xgmii_txd[2]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[30]_i_1 ),
        .Q(xgmii_txd[30]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[31]_i_1 ),
        .Q(xgmii_txd[31]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[32]_i_1 ),
        .Q(xgmii_txd[32]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[33]_i_1 ),
        .Q(xgmii_txd[33]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[34]_i_1 ),
        .Q(xgmii_txd[34]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/transmit_link_fail/txd_out[35]_i_1 ),
        .Q(xgmii_txd[35]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/transmit_link_fail/txd_out[36]_i_1 ),
        .Q(xgmii_txd[36]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[37]_i_1 ),
        .Q(xgmii_txd[37]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[38]_i_1 ),
        .Q(xgmii_txd[38]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/transmit_link_fail/txd_out[39]_i_1 ),
        .Q(xgmii_txd[39]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/transmit_link_fail/txd_out[3]_i_1 ),
        .Q(xgmii_txd[3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[40]_i_1 ),
        .Q(xgmii_txd[40]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[41]_i_1 ),
        .Q(xgmii_txd[41]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[42]_i_1 ),
        .Q(xgmii_txd[42]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[43]_i_1 ),
        .Q(xgmii_txd[43]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[44]_i_1 ),
        .Q(xgmii_txd[44]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[45]_i_1 ),
        .Q(xgmii_txd[45]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[46]_i_1 ),
        .Q(xgmii_txd[46]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[47]_i_1 ),
        .Q(xgmii_txd[47]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[48]_i_1 ),
        .Q(xgmii_txd[48]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[49]_i_1 ),
        .Q(xgmii_txd[49]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/transmit_link_fail/txd_out[4]_i_1 ),
        .Q(xgmii_txd[4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[50]_i_1 ),
        .Q(xgmii_txd[50]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[51]_i_1 ),
        .Q(xgmii_txd[51]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[52]_i_1 ),
        .Q(xgmii_txd[52]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[53]_i_1 ),
        .Q(xgmii_txd[53]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[54]_i_1 ),
        .Q(xgmii_txd[54]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[55]_i_1 ),
        .Q(xgmii_txd[55]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[56] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[56]_i_1 ),
        .Q(xgmii_txd[56]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[57] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[57]_i_1 ),
        .Q(xgmii_txd[57]),
        .R(\<const0> ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[58] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[58]_i_1 ),
        .Q(xgmii_txd[58]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[59] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[59]_i_1 ),
        .Q(xgmii_txd[59]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[5]_i_1 ),
        .Q(xgmii_txd[5]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[60] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[60]_i_1 ),
        .Q(xgmii_txd[60]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[61] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[61]_i_1 ),
        .Q(xgmii_txd[61]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[62] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[62]_i_1 ),
        .Q(xgmii_txd[62]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[63] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[63]_i_1 ),
        .Q(xgmii_txd[63]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_transmit_link_fail/txd_out[6]_i_1 ),
        .Q(xgmii_txd[6]),
        .R(\<const0> ));
FDRE \rsgen/transmit_link_fail/txd_out_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rsgen/transmit_link_fail/txd_out[7]_i_1 ),
        .Q(xgmii_txd[7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[8]_i_1 ),
        .Q(xgmii_txd[8]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \rsgen/transmit_link_fail/txd_out_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txd_out[9]_i_1 ),
        .Q(xgmii_txd[9]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
LUT6 #(
    .INIT(64'h00000000000000BC)) 
     \rx/data_count[0]_i_1 
       (.I0(\rxgen/rx/data_count [1]),
        .I1(\rxgen/rx/data_count [0]),
        .I2(\n_0_rxgen/ctrl_pipeline_reg[4][0] ),
        .I3(rx_statistics_vector[0]),
        .I4(rx_statistics_vector[1]),
        .I5(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_rx/data_count[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000000000EA)) 
     \rx/data_count[1]_i_1 
       (.I0(\rxgen/rx/data_count [1]),
        .I1(\rxgen/rx/data_count [0]),
        .I2(\n_0_rxgen/ctrl_pipeline_reg[4][0] ),
        .I3(rx_statistics_vector[0]),
        .I4(rx_statistics_vector[1]),
        .I5(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_rx/data_count[1]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \rx_axis_tdata[63]_i_1 
       (.I0(\rxgen/axi_rx_xgmac_i/state [0]),
        .I1(\rxgen/axi_rx_xgmac_i/state [1]),
        .O(\rxgen/axi_rx_xgmac_i/output_ce ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'h8)) 
     rx_axis_tlast_INST_0
       (.I0(\rxgen/axi_rx_xgmac_i/state [1]),
        .I1(\rxgen/axi_rx_xgmac_i/state [0]),
        .O(rx_axis_tlast));
LUT4 #(
    .INIT(16'hEFEE)) 
     rx_axis_tvalid_i_1
       (.I0(\rxgen/rx_axi_in_user [0]),
        .I1(\rxgen/rx_axi_in_user [1]),
        .I2(n_0_rx_axis_tvalid_i_2),
        .I3(n_0_rx_axis_tvalid_i_3),
        .O(\rxgen/axi_rx_xgmac_i/rx_axis_tvalid0 ));
LUT3 #(
    .INIT(8'hF7)) 
     rx_axis_tvalid_i_2
       (.I0(\rxgen/rx_data_valid_int [7]),
        .I1(\rxgen/rx_data_valid_int [1]),
        .I2(n_0_rx_axis_tvalid_i_4),
        .O(n_0_rx_axis_tvalid_i_2));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT5 #(
    .INIT(32'hFF00EFFF)) 
     rx_axis_tvalid_i_3
       (.I0(\n_0_rxgen/ctrl_pipeline_reg[4][1] ),
        .I1(\n_0_rxgen/ctrl_pipeline_reg[4][0] ),
        .I2(n_0_rx_axis_tvalid_i_5),
        .I3(\rxgen/axi_rx_xgmac_i/state [0]),
        .I4(\rxgen/axi_rx_xgmac_i/state [1]),
        .O(n_0_rx_axis_tvalid_i_3));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     rx_axis_tvalid_i_4
       (.I0(\rxgen/rx_data_valid_int [5]),
        .I1(\rxgen/rx_data_valid_int [3]),
        .I2(\rxgen/rx_data_valid_int [0]),
        .I3(\rxgen/rx_data_valid_int [6]),
        .I4(\rxgen/rx_data_valid_int [2]),
        .I5(\rxgen/rx_data_valid_int [4]),
        .O(n_0_rx_axis_tvalid_i_4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     rx_axis_tvalid_i_5
       (.I0(\n_0_rxgen/ctrl_pipeline_reg[4][6] ),
        .I1(\n_0_rxgen/ctrl_pipeline_reg[4][3] ),
        .I2(\n_0_rxgen/ctrl_pipeline_reg[4][4] ),
        .I3(\n_0_rxgen/ctrl_pipeline_reg[4][5] ),
        .I4(\n_0_rxgen/ctrl_pipeline_reg[4][7] ),
        .I5(\n_0_rxgen/ctrl_pipeline_reg[4][2] ),
        .O(n_0_rx_axis_tvalid_i_5));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT5 #(
    .INIT(32'hBAAAAAAA)) 
     rx_bad_frame_int_i_1
       (.I0(rx_statistics_vector[1]),
        .I1(\n_0_rxgen/rx/bad_opcode_int_reg ),
        .I2(\rxgen/add_pause_frame_pipeline ),
        .I3(\n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg ),
        .I4(rx_statistics_vector[0]),
        .O(\rxgen/bad_frame_out ));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rx_errors_stage1[0]_i_1 
       (.I0(\n_0_terminate_flags[0]_i_2 ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [0]),
        .O(\rxgen/decode/p_15_out [0]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rx_errors_stage1[1]_i_1 
       (.I0(\n_0_terminate_flags[1]_i_2 ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [1]),
        .O(\rxgen/decode/p_15_out [1]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rx_errors_stage1[2]_i_1 
       (.I0(\n_0_terminate_flags[2]_i_2 ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [2]),
        .O(\rxgen/decode/p_15_out [2]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rx_errors_stage1[3]_i_1 
       (.I0(\n_0_terminate_flags[3]_i_2 ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [3]),
        .O(\rxgen/decode/p_15_out [3]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rx_errors_stage1[4]_i_1 
       (.I0(\n_0_terminate_flags[4]_i_2 ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [4]),
        .O(\rxgen/decode/p_15_out [4]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rx_errors_stage1[5]_i_1 
       (.I0(\n_0_terminate_flags[5]_i_2 ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [5]),
        .O(\rxgen/decode/p_15_out [5]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rx_errors_stage1[6]_i_1 
       (.I0(\n_0_terminate_flags[6]_i_2 ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/end_of_frame ),
        .I3(\rxgen/rxc_sync [6]),
        .O(\rxgen/decode/p_15_out [6]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \rx_errors_stage1[7]_i_1 
       (.I0(\rxgen/rxc_sync [7]),
        .I1(\rxgen/end_of_frame ),
        .I2(\rxgen/decode/frame ),
        .I3(\n_0_terminate_flags[7]_i_2 ),
        .O(\rxgen/decode/p_15_out [7]));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \rx_errors_stage2[0]_i_1 
       (.I0(\n_0_rxgen/decode/rx_errors_stage1_reg[0] ),
        .I1(\rxgen/end_of_frame ),
        .O(\rxgen/decode/p_13_out [0]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \rx_errors_stage2[1]_i_1 
       (.I0(\rxgen/decode/p_2_in98_in ),
        .I1(\rxgen/end_of_frame ),
        .I2(\rxgen/frame_terminate [0]),
        .O(\rxgen/decode/p_13_out [1]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \rx_errors_stage2[2]_i_1 
       (.I0(\rxgen/decode/p_3_in100_in ),
        .I1(\rxgen/frame_terminate [1]),
        .I2(\rxgen/frame_terminate [0]),
        .I3(\rxgen/end_of_frame ),
        .O(\rxgen/decode/p_13_out [2]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT5 #(
    .INIT(32'h00000002)) 
     \rx_errors_stage2[3]_i_1 
       (.I0(\rxgen/decode/p_5_in102_in ),
        .I1(\rxgen/end_of_frame ),
        .I2(\rxgen/frame_terminate [0]),
        .I3(\rxgen/frame_terminate [1]),
        .I4(\rxgen/frame_terminate [2]),
        .O(\rxgen/decode/p_13_out [3]));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \rx_errors_stage2[4]_i_1 
       (.I0(\rxgen/decode/p_7_in104_in ),
        .I1(\rxgen/frame_terminate [2]),
        .I2(\rxgen/frame_terminate [3]),
        .I3(\rxgen/frame_terminate [0]),
        .I4(\rxgen/frame_terminate [1]),
        .I5(\rxgen/end_of_frame ),
        .O(\rxgen/decode/p_13_out [4]));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \rx_errors_stage2[5]_i_1 
       (.I0(\rxgen/frame_terminate [4]),
        .I1(\rxgen/frame_terminate [2]),
        .I2(\rxgen/frame_terminate [3]),
        .I3(\rxgen/decode/p_9_in107_in ),
        .I4(\n_0_crc_bytes_valid[7]_i_2 ),
        .I5(\rxgen/end_of_frame ),
        .O(\rxgen/decode/p_13_out [5]));
LUT5 #(
    .INIT(32'h00000100)) 
     \rx_errors_stage2[6]_i_1 
       (.I0(\n_0_rx_errors_stage2[6]_i_2 ),
        .I1(\rxgen/frame_terminate [5]),
        .I2(\rxgen/frame_terminate [4]),
        .I3(\rxgen/decode/p_11_in110_in ),
        .I4(\rxgen/end_of_frame ),
        .O(\rxgen/decode/p_13_out [6]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \rx_errors_stage2[6]_i_2 
       (.I0(\rxgen/frame_terminate [2]),
        .I1(\rxgen/frame_terminate [3]),
        .I2(\rxgen/frame_terminate [0]),
        .I3(\rxgen/frame_terminate [1]),
        .O(\n_0_rx_errors_stage2[6]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \rx_errors_stage2[7]_i_1 
       (.I0(\rxgen/frame_terminate [5]),
        .I1(\rxgen/frame_terminate [6]),
        .I2(\n_0_rxgen/decode/rx_errors_stage1_reg[7] ),
        .I3(\rxgen/end_of_frame ),
        .I4(\n_0_crc_bytes_valid[7]_i_2 ),
        .I5(\n_0_rx_errors_stage2[7]_i_2 ),
        .O(\rxgen/decode/p_13_out [7]));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rx_errors_stage2[7]_i_2 
       (.I0(\rxgen/frame_terminate [4]),
        .I1(\rxgen/frame_terminate [2]),
        .I2(\rxgen/frame_terminate [3]),
        .O(\n_0_rx_errors_stage2[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'hAA2A)) 
     rx_good_frame_int_i_1
       (.I0(rx_statistics_vector[0]),
        .I1(\n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg ),
        .I2(\rxgen/add_pause_frame_pipeline ),
        .I3(\n_0_rxgen/rx/bad_opcode_int_reg ),
        .O(\rxgen/good_frame_out ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_statistics_vector[27]_INST_0 
       (.I0(rx_statistics_vector[0]),
        .I1(\n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg ),
        .I2(\rxgen/add_pause_frame_pipeline ),
        .I3(\rxgen/rx/pause_req_int ),
        .O(rx_statistics_vector[27]));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \rx_statistics_vector[28]_INST_0 
       (.I0(rx_statistics_vector[20]),
        .I1(\n_0_rxgen/rx/bad_opcode_int_reg ),
        .I2(rx_statistics_vector[0]),
        .O(rx_statistics_vector[28]));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \rx_statistics_vector[2]_INST_0 
       (.I0(\rxgen/error_detection/fcs_error ),
        .I1(\rxgen/exceed_18bytes_pipeline ),
        .O(rx_statistics_vector[2]));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/add_pause_frame_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/add_pause_frame_pipeline_reg[5]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/add_pause_frame_pipeline_reg[5]_srl6 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/add_control_frame ),
        .Q(\n_0_rxgen/add_pause_frame_pipeline_reg[5]_srl6 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/add_pause_frame_pipeline_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/add_pause_frame_pipeline_reg[5]_srl6 ),
        .Q(\rxgen/add_pause_frame_pipeline ),
        .R(\<const0> ));
FDRE \rxgen/address_decoding/add_control_enable_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_add_control_enable_i_1),
        .Q(\rxgen/add_control_frame ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/address_decoding/add_match_lower_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/EQUAL ),
        .Q(\rxgen/address_decoding/add_match_lower ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/address_decoding/add_match_upper_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/EQUAL0_out ),
        .Q(\rxgen/address_decoding/add_match_upper ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/address_decoding/broad_add_match_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/address_decoding/broad_add_match ),
        .Q(\n_0_rxgen/address_decoding/broad_add_match_reg ),
        .R(\<const0> ));
FDRE \rxgen/address_decoding/broadcast_match_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_broadcast_match_i_1),
        .Q(\rxgen/broadcast_match ),
        .R(\<const0> ));
FDRE \rxgen/address_decoding/control_enable_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_control_enable_i_1),
        .Q(\rxgen/control_frame ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/address_decoding/frame_is_type_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_frame_is_type_i_1),
        .Q(\rxgen/type_frame ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/address_decoding/frame_is_vlan_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/address_decoding/frame_is_vlan0 ),
        .Q(\rxgen/vlan_frame ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/address_decoding/multicast_match_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_multicast_match_i_1),
        .Q(\rxgen/multicast_match ),
        .R(\<const0> ));
FDRE \rxgen/address_decoding/multicast_pause_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/address_decoding/multicast_pause ),
        .Q(\n_0_rxgen/address_decoding/multicast_pause_reg ),
        .R(\<const0> ));
FDRE \rxgen/address_decoding/type_not_length_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_type_not_length_i_1),
        .Q(\rxgen/address_decoding/type_not_length ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[0] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [0]),
        .Q(rx_axis_tdata[0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[10] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [10]),
        .Q(rx_axis_tdata[10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[11] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [11]),
        .Q(rx_axis_tdata[11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[12] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [12]),
        .Q(rx_axis_tdata[12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[13] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [13]),
        .Q(rx_axis_tdata[13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[14] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [14]),
        .Q(rx_axis_tdata[14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[15] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [15]),
        .Q(rx_axis_tdata[15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[16] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [16]),
        .Q(rx_axis_tdata[16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[17] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [17]),
        .Q(rx_axis_tdata[17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[18] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [18]),
        .Q(rx_axis_tdata[18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[19] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [19]),
        .Q(rx_axis_tdata[19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[1] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [1]),
        .Q(rx_axis_tdata[1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[20] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [20]),
        .Q(rx_axis_tdata[20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[21] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [21]),
        .Q(rx_axis_tdata[21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[22] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [22]),
        .Q(rx_axis_tdata[22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[23] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [23]),
        .Q(rx_axis_tdata[23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[24] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [24]),
        .Q(rx_axis_tdata[24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[25] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [25]),
        .Q(rx_axis_tdata[25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[26] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [26]),
        .Q(rx_axis_tdata[26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[27] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [27]),
        .Q(rx_axis_tdata[27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[28] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [28]),
        .Q(rx_axis_tdata[28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[29] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [29]),
        .Q(rx_axis_tdata[29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[2] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [2]),
        .Q(rx_axis_tdata[2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[30] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [30]),
        .Q(rx_axis_tdata[30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[31] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [31]),
        .Q(rx_axis_tdata[31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[32] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [32]),
        .Q(rx_axis_tdata[32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[33] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [33]),
        .Q(rx_axis_tdata[33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[34] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [34]),
        .Q(rx_axis_tdata[34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[35] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [35]),
        .Q(rx_axis_tdata[35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[36] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [36]),
        .Q(rx_axis_tdata[36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[37] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [37]),
        .Q(rx_axis_tdata[37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[38] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [38]),
        .Q(rx_axis_tdata[38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[39] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [39]),
        .Q(rx_axis_tdata[39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[3] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [3]),
        .Q(rx_axis_tdata[3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[40] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [40]),
        .Q(rx_axis_tdata[40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[41] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [41]),
        .Q(rx_axis_tdata[41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[42] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [42]),
        .Q(rx_axis_tdata[42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[43] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [43]),
        .Q(rx_axis_tdata[43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[44] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [44]),
        .Q(rx_axis_tdata[44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[45] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [45]),
        .Q(rx_axis_tdata[45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[46] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [46]),
        .Q(rx_axis_tdata[46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[47] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [47]),
        .Q(rx_axis_tdata[47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[48] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [48]),
        .Q(rx_axis_tdata[48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[49] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [49]),
        .Q(rx_axis_tdata[49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [4]),
        .Q(rx_axis_tdata[4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[50] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [50]),
        .Q(rx_axis_tdata[50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[51] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [51]),
        .Q(rx_axis_tdata[51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[52] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [52]),
        .Q(rx_axis_tdata[52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[53] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [53]),
        .Q(rx_axis_tdata[53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[54] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [54]),
        .Q(rx_axis_tdata[54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[55] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [55]),
        .Q(rx_axis_tdata[55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[56] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [56]),
        .Q(rx_axis_tdata[56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[57] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [57]),
        .Q(rx_axis_tdata[57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[58] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [58]),
        .Q(rx_axis_tdata[58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[59] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [59]),
        .Q(rx_axis_tdata[59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[5] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [5]),
        .Q(rx_axis_tdata[5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[60] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [60]),
        .Q(rx_axis_tdata[60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[61] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [61]),
        .Q(rx_axis_tdata[61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[62] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [62]),
        .Q(rx_axis_tdata[62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[63] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [63]),
        .Q(rx_axis_tdata[63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[6] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [6]),
        .Q(rx_axis_tdata[6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[7] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [7]),
        .Q(rx_axis_tdata[7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[8] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [8]),
        .Q(rx_axis_tdata[8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[9] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_int [9]),
        .Q(rx_axis_tdata[9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[0] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_valid_int [0]),
        .Q(rx_axis_tkeep[0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[1] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_valid_int [1]),
        .Q(rx_axis_tkeep[1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[2] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_valid_int [2]),
        .Q(rx_axis_tkeep[2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[3] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_valid_int [3]),
        .Q(rx_axis_tkeep[3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_valid_int [4]),
        .Q(rx_axis_tkeep[4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[5] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_valid_int [5]),
        .Q(rx_axis_tkeep[5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[6] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_valid_int [6]),
        .Q(rx_axis_tkeep[6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[7] 
       (.C(rx_clk0),
        .CE(\rxgen/axi_rx_xgmac_i/output_ce ),
        .D(\rxgen/rx_data_valid_int [7]),
        .Q(rx_axis_tkeep[7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tuser_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rx_axi_in_user [1]),
        .Q(rx_axis_tuser),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/axi_rx_xgmac_i/rx_axis_tvalid_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/axi_rx_xgmac_i/rx_axis_tvalid0 ),
        .Q(rx_axis_tvalid),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/axi_rx_xgmac_i/state_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/axi_rx_xgmac_i/rx_axis_tvalid0 ),
        .Q(\rxgen/axi_rx_xgmac_i/state [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/axi_rx_xgmac_i/state_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/axi_rx_xgmac_i/next_state ),
        .Q(\rxgen/axi_rx_xgmac_i/state [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/broadcast_frame_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/broadcast_frame_pipeline_reg[4]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/broadcast_frame_pipeline_reg[4]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/broadcast_match ),
        .Q(\n_0_rxgen/broadcast_frame_pipeline_reg[4]_srl5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/broadcast_frame_pipeline_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/broadcast_frame_pipeline_reg[4]_srl5 ),
        .Q(rx_statistics_vector[3]),
        .R(\<const0> ));
FDRE \rxgen/calculate_crc/reg1_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[0]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [31]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[10]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [21]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[11]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [20]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[12]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [19]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[13]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [18]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[14]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [17]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[15]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [16]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[16]_i_1 ),
        .Q(\rxgen/calculated_fcs [15]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[17]_i_1 ),
        .Q(\rxgen/calculated_fcs [14]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[18]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [13]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[19]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [12]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[1]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [30]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[20]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [11]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[21]_i_1 ),
        .Q(\rxgen/calculated_fcs [10]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[22]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [9]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[23]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [8]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[24]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [7]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[25]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [6]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[26]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [5]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[27]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [4]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[28]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [3]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[29]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [2]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[2]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [29]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[30]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [1]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[31]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [0]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[3]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [28]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[4]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [27]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[5]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [26]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[6]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [25]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[7]_i_1 ),
        .Q(\rxgen/calculated_fcs [24]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[8]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [23]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reg1_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[9]_i_1__0 ),
        .Q(\rxgen/calculated_fcs [22]),
        .R(\rxgen/calculate_crc/reset_reg ));
FDRE \rxgen/calculate_crc/reset_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/crc_reset_reg ),
        .Q(\rxgen/calculate_crc/reset_reg ),
        .R(\<const0> ));
FDRE \rxgen/calculate_crc/seta_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0 ),
        .Q(\n_0_rxgen/calculate_crc/seta_reg[0] ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0251_out ),
        .Q(\rxgen/calculate_crc/p_10_in48_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0256_out ),
        .Q(\rxgen/calculate_crc/p_14_in53_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0260_out ),
        .Q(\rxgen/calculate_crc/p_13_in57_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0266_out ),
        .Q(\rxgen/calculate_crc/p_14_in61_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0270_out ),
        .Q(\rxgen/calculate_crc/p_12_in65_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0273_out ),
        .Q(\rxgen/calculate_crc/p_12_in69_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0276_out ),
        .Q(\rxgen/calculate_crc/p_10_in73_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0280_out ),
        .Q(\rxgen/calculate_crc/p_10_in76_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0284_out ),
        .Q(\rxgen/calculate_crc/p_9_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0288_out ),
        .Q(\rxgen/calculate_crc/p_10_in84_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0192_out ),
        .Q(\rxgen/calculate_crc/p_13_in8_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0292_out ),
        .Q(\rxgen/calculate_crc/p_10_in90_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0295_out ),
        .Q(\rxgen/calculate_crc/p_11_in94_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0298_out ),
        .Q(\rxgen/calculate_crc/p_16_in98_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0304_out ),
        .Q(\rxgen/calculate_crc/p_14_in101_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0311_out ),
        .Q(\rxgen/calculate_crc/p_14_in107_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0316_out ),
        .Q(\rxgen/calculate_crc/p_14_in111_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0318_out ),
        .Q(\rxgen/calculate_crc/p_12_in119_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0320_out ),
        .Q(\rxgen/calculate_crc/p_14_in123_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0322_out ),
        .Q(\rxgen/calculate_crc/p_12_in129_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0324_out ),
        .Q(\rxgen/calculate_crc/p_8_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0202_out ),
        .Q(\rxgen/calculate_crc/p_12_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0328_out ),
        .Q(\rxgen/calculate_crc/p_4_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0331_out ),
        .Q(\rxgen/calculate_crc/p_1_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0210_out ),
        .Q(\rxgen/calculate_crc/p_14_in19_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0217_out ),
        .Q(\rxgen/calculate_crc/p_15_in25_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0223_out ),
        .Q(\rxgen/calculate_crc/p_14_in29_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0228_out ),
        .Q(\rxgen/calculate_crc/p_14_in34_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0233_out ),
        .Q(\rxgen/calculate_crc/p_18_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0237_out ),
        .Q(\rxgen/calculate_crc/p_19_in39_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/seta_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/seta_reg0244_out ),
        .Q(\rxgen/calculate_crc/p_18_in42_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0 ),
        .Q(\n_0_rxgen/calculate_crc/setb_reg[0] ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0246_out ),
        .Q(\rxgen/calculate_crc/p_11_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0253_out ),
        .Q(\rxgen/calculate_crc/p_15_in54_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0257_out ),
        .Q(\rxgen/calculate_crc/p_14_in58_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0262_out ),
        .Q(\rxgen/calculate_crc/p_15_in62_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0268_out ),
        .Q(\rxgen/calculate_crc/p_13_in66_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0272_out ),
        .Q(\rxgen/calculate_crc/p_13_in70_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0275_out ),
        .Q(\rxgen/calculate_crc/p_11_in74_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0278_out ),
        .Q(\rxgen/calculate_crc/p_11_in77_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0283_out ),
        .Q(\rxgen/calculate_crc/p_10_in80_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0287_out ),
        .Q(\rxgen/calculate_crc/p_11_in85_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0185_out ),
        .Q(\rxgen/calculate_crc/p_14_in9_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0291_out ),
        .Q(\rxgen/calculate_crc/p_11_in91_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0294_out ),
        .Q(\rxgen/calculate_crc/p_12_in95_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0297_out ),
        .Q(\rxgen/calculate_crc/p_17_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0301_out ),
        .Q(\rxgen/calculate_crc/p_15_in102_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0308_out ),
        .Q(\rxgen/calculate_crc/p_15_in108_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0313_out ),
        .Q(\rxgen/calculate_crc/p_15_in112_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0317_out ),
        .Q(\rxgen/calculate_crc/p_13_in120_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0319_out ),
        .Q(\rxgen/calculate_crc/p_15_in124_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0321_out ),
        .Q(\rxgen/calculate_crc/p_13_in130_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0323_out ),
        .Q(\rxgen/calculate_crc/p_9_in136_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0197_out ),
        .Q(\rxgen/calculate_crc/p_13_in15_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0327_out ),
        .Q(\rxgen/calculate_crc/p_5_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0330_out ),
        .Q(\rxgen/calculate_crc/p_2_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0206_out ),
        .Q(\rxgen/calculate_crc/p_15_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0213_out ),
        .Q(\rxgen/calculate_crc/p_16_in26_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0219_out ),
        .Q(\rxgen/calculate_crc/p_15_in30_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0225_out ),
        .Q(\rxgen/calculate_crc/p_15_in35_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0230_out ),
        .Q(\rxgen/calculate_crc/p_19_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0235_out ),
        .Q(\rxgen/calculate_crc/p_20_in40_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/calculate_crc/setb_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/calculate_crc/setb_reg0241_out ),
        .Q(\rxgen/calculate_crc/p_19_in43_in ),
        .R(\n_0_rxgen/crc_reset_reg ));
FDRE \rxgen/config_sync_i/G_SYNC.fc_en_rx_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[5]),
        .Q(\n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[7]),
        .Q(\n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/G_SYNC.rx_en_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[1]),
        .Q(\n_0_rxgen/config_sync_i/G_SYNC.rx_en_reg ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/G_SYNC.rx_inband_fcs_en_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[3]),
        .Q(\rxgen/rx_inband_fcs_en ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/G_SYNC.rx_jumbo_en_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[4]),
        .Q(\rxgen/rx_jumbo_en ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/G_SYNC.rx_lt_disable_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[8]),
        .Q(\n_0_rxgen/config_sync_i/G_SYNC.rx_lt_disable_reg ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/G_SYNC.rx_mtu_enable_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[14]),
        .Q(\rxgen/rx_mtu_enable ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/G_SYNC.rx_pause_lt_disable_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[9]),
        .Q(\n_0_rxgen/config_sync_i/G_SYNC.rx_pause_lt_disable_reg ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/G_SYNC.rx_vlan_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[2]),
        .Q(\rxgen/rx_vlan ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[16]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[0] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[26]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[10] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[27]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[11] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[28]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[12] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[29]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[13] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[30]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[14] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[17]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[1] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[18]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[2] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[19]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[3] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[20]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[4] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[21]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[5] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[22]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[6] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[23]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[7] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[24]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[8] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_mtu_size_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[25]),
        .Q(\n_0_rxgen/config_sync_i/rx_mtu_size_reg[9] ),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[32]),
        .Q(\rxgen/rx_pause_ad [0]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[42]),
        .Q(\rxgen/rx_pause_ad [10]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[43]),
        .Q(\rxgen/rx_pause_ad [11]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[44]),
        .Q(\rxgen/rx_pause_ad [12]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[45]),
        .Q(\rxgen/rx_pause_ad [13]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[46]),
        .Q(\rxgen/rx_pause_ad [14]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[47]),
        .Q(\rxgen/rx_pause_ad [15]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[48]),
        .Q(\rxgen/rx_pause_ad [16]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[49]),
        .Q(\rxgen/rx_pause_ad [17]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[50]),
        .Q(\rxgen/rx_pause_ad [18]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[51]),
        .Q(\rxgen/rx_pause_ad [19]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[33]),
        .Q(\rxgen/rx_pause_ad [1]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[52]),
        .Q(\rxgen/rx_pause_ad [20]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[53]),
        .Q(\rxgen/rx_pause_ad [21]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[54]),
        .Q(\rxgen/rx_pause_ad [22]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[55]),
        .Q(\rxgen/rx_pause_ad [23]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[56]),
        .Q(\rxgen/rx_pause_ad [24]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[57]),
        .Q(\rxgen/rx_pause_ad [25]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[58]),
        .Q(\rxgen/rx_pause_ad [26]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[59]),
        .Q(\rxgen/rx_pause_ad [27]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[60]),
        .Q(\rxgen/rx_pause_ad [28]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[61]),
        .Q(\rxgen/rx_pause_ad [29]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[34]),
        .Q(\rxgen/rx_pause_ad [2]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[62]),
        .Q(\rxgen/rx_pause_ad [30]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[63]),
        .Q(\rxgen/rx_pause_ad [31]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[64]),
        .Q(\rxgen/rx_pause_ad [32]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[65]),
        .Q(\rxgen/rx_pause_ad [33]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[66]),
        .Q(\rxgen/rx_pause_ad [34]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[67]),
        .Q(\rxgen/rx_pause_ad [35]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[68]),
        .Q(\rxgen/rx_pause_ad [36]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[69]),
        .Q(\rxgen/rx_pause_ad [37]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[70]),
        .Q(\rxgen/rx_pause_ad [38]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[71]),
        .Q(\rxgen/rx_pause_ad [39]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[35]),
        .Q(\rxgen/rx_pause_ad [3]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[72]),
        .Q(\rxgen/rx_pause_ad [40]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[73]),
        .Q(\rxgen/rx_pause_ad [41]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[74]),
        .Q(\rxgen/rx_pause_ad [42]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[75]),
        .Q(\rxgen/rx_pause_ad [43]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[76]),
        .Q(\rxgen/rx_pause_ad [44]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[77]),
        .Q(\rxgen/rx_pause_ad [45]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[78]),
        .Q(\rxgen/rx_pause_ad [46]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[79]),
        .Q(\rxgen/rx_pause_ad [47]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[36]),
        .Q(\rxgen/rx_pause_ad [4]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[37]),
        .Q(\rxgen/rx_pause_ad [5]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[38]),
        .Q(\rxgen/rx_pause_ad [6]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[39]),
        .Q(\rxgen/rx_pause_ad [7]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[40]),
        .Q(\rxgen/rx_pause_ad [8]),
        .R(\<const0> ));
FDRE \rxgen/config_sync_i/rx_pause_ad_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_configuration_vector[41]),
        .Q(\rxgen/rx_pause_ad [9]),
        .R(\<const0> ));
FDSE \rxgen/crc_reset_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/address_decoding/frame_start_reg2 ),
        .Q(\n_0_rxgen/crc_reset_reg ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][0]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/ctrl_pipeline_reg[3][0]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/data_valid [0]),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[3][0]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][1]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/ctrl_pipeline_reg[3][1]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/data_valid [1]),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[3][1]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][2]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/ctrl_pipeline_reg[3][2]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/data_valid [2]),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[3][2]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][3]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/ctrl_pipeline_reg[3][3]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/data_valid [3]),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[3][3]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][4]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/ctrl_pipeline_reg[3][4]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/data_valid [4]),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[3][4]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][5]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/ctrl_pipeline_reg[3][5]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/data_valid [5]),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[3][5]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][6]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/ctrl_pipeline_reg[3][6]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/data_valid [6]),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[3][6]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][7]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/ctrl_pipeline_reg[3][7]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/data_valid [7]),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[3][7]_srl4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/ctrl_pipeline_reg[4][0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[3][0]_srl4 ),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[4][0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/ctrl_pipeline_reg[4][1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[3][1]_srl4 ),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[4][1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/ctrl_pipeline_reg[4][2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[3][2]_srl4 ),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[4][2] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/ctrl_pipeline_reg[4][3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[3][3]_srl4 ),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[4][3] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/ctrl_pipeline_reg[4][4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[3][4]_srl4 ),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[4][4] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/ctrl_pipeline_reg[4][5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[3][5]_srl4 ),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[4][5] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/ctrl_pipeline_reg[4][6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[3][6]_srl4 ),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[4][6] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/ctrl_pipeline_reg[4][7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[3][7]_srl4 ),
        .Q(\n_0_rxgen/ctrl_pipeline_reg[4][7] ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][0]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][0]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [0]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][0]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][10]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][10]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [10]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][10]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][11]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][11]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [11]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][11]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][12]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][12]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [12]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][12]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][13]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][13]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [13]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][13]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][14]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][14]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [14]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][14]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][15]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][15]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [15]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][15]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][16]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][16]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [16]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][16]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][17]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][17]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [17]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][17]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][18]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][18]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [18]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][18]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][19]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][19]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [19]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][19]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][1]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][1]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [1]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][1]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][20]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][20]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [20]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][20]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][21]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][21]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [21]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][21]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][22]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][22]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [22]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][22]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][23]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][23]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [23]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][23]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][24]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][24]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [24]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][24]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][25]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][25]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [25]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][25]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][26]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][26]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [26]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][26]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][27]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][27]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [27]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][27]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][28]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][28]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [28]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][28]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][29]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][29]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [29]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][29]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][2]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][2]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [2]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][2]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][30]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][30]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [30]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][30]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][31]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][31]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [31]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][31]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][32]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][32]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [32]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][32]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][33]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][33]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [33]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][33]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][34]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][34]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [34]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][34]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][35]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][35]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [35]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][35]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][36]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][36]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [36]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][36]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][37]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][37]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [37]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][37]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][38]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][38]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [38]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][38]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][39]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][39]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [39]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][39]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][3]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][3]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [3]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][3]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][40]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][40]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [40]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][40]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][41]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][41]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [41]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][41]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][42]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][42]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [42]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][42]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][43]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][43]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [43]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][43]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][44]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][44]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [44]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][44]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][45]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][45]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [45]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][45]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][46]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][46]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [46]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][46]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][47]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][47]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [47]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][47]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][48]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][48]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [48]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][48]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][49]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][49]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [49]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][49]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][4]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][4]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [4]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][4]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][50]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][50]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [50]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][50]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][51]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][51]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [51]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][51]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][52]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][52]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [52]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][52]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][53]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][53]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [53]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][53]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][54]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][54]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [54]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][54]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][55]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][55]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [55]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][55]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][56]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][56]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [56]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][56]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][57]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][57]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [57]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][57]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][58]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][58]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [58]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][58]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][59]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][59]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [59]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][59]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][5]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][5]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [5]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][5]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][60]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][60]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [60]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][60]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][61]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][61]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [61]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][61]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][62]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][62]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [62]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][62]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][63]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][63]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [63]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][63]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][6]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][6]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [6]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][6]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][7]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][7]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [7]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][7]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][8]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][8]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [8]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][8]_srl5 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][9]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/data_pipeline_reg[4][9]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rxd_sync_reg3 [9]),
        .Q(\n_0_rxgen/data_pipeline_reg[4][9]_srl5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][0]_srl5 ),
        .Q(\rxgen/data__0 [0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][10]_srl5 ),
        .Q(\rxgen/data__0 [10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][11]_srl5 ),
        .Q(\rxgen/data__0 [11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][12]_srl5 ),
        .Q(\rxgen/data__0 [12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][13]_srl5 ),
        .Q(\rxgen/data__0 [13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][14]_srl5 ),
        .Q(\rxgen/data__0 [14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][15]_srl5 ),
        .Q(\rxgen/data__0 [15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][16]_srl5 ),
        .Q(\rxgen/data__0 [16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][17]_srl5 ),
        .Q(\rxgen/data__0 [17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][18]_srl5 ),
        .Q(\rxgen/data__0 [18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][19]_srl5 ),
        .Q(\rxgen/data__0 [19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][1]_srl5 ),
        .Q(\rxgen/data__0 [1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][20]_srl5 ),
        .Q(\rxgen/data__0 [20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][21]_srl5 ),
        .Q(\rxgen/data__0 [21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][22]_srl5 ),
        .Q(\rxgen/data__0 [22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][23]_srl5 ),
        .Q(\rxgen/data__0 [23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][24]_srl5 ),
        .Q(\rxgen/data__0 [24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][25]_srl5 ),
        .Q(\rxgen/data__0 [25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][26]_srl5 ),
        .Q(\rxgen/data__0 [26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][27]_srl5 ),
        .Q(\rxgen/data__0 [27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][28]_srl5 ),
        .Q(\rxgen/data__0 [28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][29]_srl5 ),
        .Q(\rxgen/data__0 [29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][2]_srl5 ),
        .Q(\rxgen/data__0 [2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][30]_srl5 ),
        .Q(\rxgen/data__0 [30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][31]_srl5 ),
        .Q(\rxgen/data__0 [31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][32]_srl5 ),
        .Q(\rxgen/data__0 [32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][33]_srl5 ),
        .Q(\rxgen/data__0 [33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][34]_srl5 ),
        .Q(\rxgen/data__0 [34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][35]_srl5 ),
        .Q(\rxgen/data__0 [35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][36]_srl5 ),
        .Q(\rxgen/data__0 [36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][37]_srl5 ),
        .Q(\rxgen/data__0 [37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][38]_srl5 ),
        .Q(\rxgen/data__0 [38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][39]_srl5 ),
        .Q(\rxgen/data__0 [39]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][3]_srl5 ),
        .Q(\rxgen/data__0 [3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][40]_srl5 ),
        .Q(\rxgen/data__0 [40]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][41]_srl5 ),
        .Q(\rxgen/data__0 [41]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][42]_srl5 ),
        .Q(\rxgen/data__0 [42]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][43]_srl5 ),
        .Q(\rxgen/data__0 [43]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][44]_srl5 ),
        .Q(\rxgen/data__0 [44]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][45]_srl5 ),
        .Q(\rxgen/data__0 [45]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][46]_srl5 ),
        .Q(\rxgen/data__0 [46]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][47]_srl5 ),
        .Q(\rxgen/data__0 [47]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][48]_srl5 ),
        .Q(\rxgen/data [48]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][49]_srl5 ),
        .Q(\rxgen/data [49]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][4]_srl5 ),
        .Q(\rxgen/data__0 [4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][50]_srl5 ),
        .Q(\rxgen/data [50]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][51]_srl5 ),
        .Q(\rxgen/data [51]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][52]_srl5 ),
        .Q(\rxgen/data [52]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][53]_srl5 ),
        .Q(\rxgen/data [53]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][54]_srl5 ),
        .Q(\rxgen/data [54]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][55]_srl5 ),
        .Q(\rxgen/data [55]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][56]_srl5 ),
        .Q(\rxgen/data [56]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][57]_srl5 ),
        .Q(\rxgen/data [57]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][58]_srl5 ),
        .Q(\rxgen/data [58]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][59]_srl5 ),
        .Q(\rxgen/data [59]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][5]_srl5 ),
        .Q(\rxgen/data__0 [5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][60]_srl5 ),
        .Q(\rxgen/data [60]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][61]_srl5 ),
        .Q(\rxgen/data [61]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][62]_srl5 ),
        .Q(\rxgen/data [62]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][63]_srl5 ),
        .Q(\rxgen/data [63]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][6]_srl5 ),
        .Q(\rxgen/data__0 [6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][7]_srl5 ),
        .Q(\rxgen/data__0 [7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][8]_srl5 ),
        .Q(\rxgen/data__0 [8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/data_pipeline_reg[5][9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/data_pipeline_reg[4][9]_srl5 ),
        .Q(\rxgen/data__0 [9]),
        .R(\<const0> ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[10] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_4_counter_reg[7]_i_1 ),
        .Q(\rxgen/frame_counter [10]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[11] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_7_counter_reg[11]_i_1 ),
        .Q(\rxgen/frame_counter [11]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[12] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_6_counter_reg[11]_i_1 ),
        .Q(\rxgen/frame_counter [12]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[13] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_5_counter_reg[11]_i_1 ),
        .Q(\rxgen/frame_counter [13]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[14] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_4_counter_reg[11]_i_1 ),
        .Q(\rxgen/frame_counter [14]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[15] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_7_counter_reg[15]_i_1 ),
        .Q(\rxgen/frame_counter [15]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[3] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_7_counter_reg[3]_i_2 ),
        .Q(\rxgen/frame_counter [3]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_6_counter_reg[3]_i_2 ),
        .Q(\rxgen/frame_counter [4]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[5] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_5_counter_reg[3]_i_2 ),
        .Q(\rxgen/frame_counter [5]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[6] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_4_counter_reg[3]_i_2 ),
        .Q(\rxgen/frame_counter [6]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[7] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_7_counter_reg[7]_i_1 ),
        .Q(\rxgen/frame_counter [7]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[8] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_6_counter_reg[7]_i_1 ),
        .Q(\rxgen/frame_counter [8]),
        .R(\n_0_counter[3]_i_1 ));
(* counter = "10" *) 
   FDRE \rxgen/decode/counter_reg[9] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/frame ),
        .D(\n_5_counter_reg[7]_i_1 ),
        .Q(\rxgen/frame_counter [9]),
        .R(\n_0_counter[3]_i_1 ));
FDRE \rxgen/decode/counter_reg_reg[10] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [10]),
        .Q(\rxgen/counter_reg [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[11] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [11]),
        .Q(\rxgen/counter_reg [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[12] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [12]),
        .Q(\rxgen/counter_reg [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[13] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [13]),
        .Q(\rxgen/counter_reg [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[14] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [14]),
        .Q(\rxgen/counter_reg [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[3] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [3]),
        .Q(\rxgen/counter_reg [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [4]),
        .Q(\rxgen/counter_reg [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[5] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [5]),
        .Q(\rxgen/counter_reg [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[6] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [6]),
        .Q(\rxgen/counter_reg [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[7] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [7]),
        .Q(\rxgen/counter_reg [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[8] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [8]),
        .Q(\rxgen/counter_reg [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/counter_reg_reg[9] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/counter_reg0 ),
        .D(\rxgen/frame_counter [9]),
        .Q(\rxgen/counter_reg [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/crc_bytes_ctrl_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_ctrl[0]_i_1 ),
        .Q(\n_0_rxgen/decode/crc_bytes_ctrl_reg[0] ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/crc_bytes_ctrl_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_ctrl[1]_i_1 ),
        .Q(\rxgen/decode/p_4_in45_in ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/crc_bytes_ctrl_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_ctrl[2]_i_1 ),
        .Q(\n_0_rxgen/decode/crc_bytes_ctrl_reg[2] ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_bytes_valid_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_valid[0]_i_1 ),
        .Q(\n_0_rxgen/decode/crc_bytes_valid_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_bytes_valid_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_valid[1]_i_1 ),
        .Q(\rxgen/decode/p_5_in35_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_bytes_valid_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_valid[2]_i_1 ),
        .Q(\rxgen/decode/p_6_in38_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_bytes_valid_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_valid[3]_i_1 ),
        .Q(\rxgen/decode/p_7_in41_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_bytes_valid_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_valid[4]_i_1 ),
        .Q(\rxgen/decode/p_8_in55_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_bytes_valid_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_valid[5]_i_1 ),
        .Q(\rxgen/decode/p_10_in57_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_bytes_valid_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_valid[6]_i_1 ),
        .Q(\n_0_rxgen/decode/crc_bytes_valid_reg[6] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_bytes_valid_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_bytes_valid[7]_i_1 ),
        .Q(\rxgen/decode/p_2_in34_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/crc_data_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [0]),
        .Q(\rxgen/data_in [0]),
        .R(\n_0_crc_data[7]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [10]),
        .Q(\rxgen/data_in [10]),
        .R(\n_0_crc_data[15]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [11]),
        .Q(\rxgen/data_in [11]),
        .R(\n_0_crc_data[15]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [12]),
        .Q(\rxgen/data_in [12]),
        .R(\n_0_crc_data[15]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [13]),
        .Q(\rxgen/data_in [13]),
        .R(\n_0_crc_data[15]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [14]),
        .Q(\rxgen/data_in [14]),
        .R(\n_0_crc_data[15]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [15]),
        .Q(\rxgen/data_in [15]),
        .R(\n_0_crc_data[15]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [16]),
        .Q(\rxgen/data_in [16]),
        .R(\n_0_crc_data[23]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [17]),
        .Q(\rxgen/data_in [17]),
        .R(\n_0_crc_data[23]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [18]),
        .Q(\rxgen/data_in [18]),
        .R(\n_0_crc_data[23]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [19]),
        .Q(\rxgen/data_in [19]),
        .R(\n_0_crc_data[23]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [1]),
        .Q(\rxgen/data_in [1]),
        .R(\n_0_crc_data[7]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [20]),
        .Q(\rxgen/data_in [20]),
        .R(\n_0_crc_data[23]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [21]),
        .Q(\rxgen/data_in [21]),
        .R(\n_0_crc_data[23]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [22]),
        .Q(\rxgen/data_in [22]),
        .R(\n_0_crc_data[23]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [23]),
        .Q(\rxgen/data_in [23]),
        .R(\n_0_crc_data[23]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [24]),
        .Q(\rxgen/data_in [24]),
        .R(\n_0_crc_data[31]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [25]),
        .Q(\rxgen/data_in [25]),
        .R(\n_0_crc_data[31]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [26]),
        .Q(\rxgen/data_in [26]),
        .R(\n_0_crc_data[31]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [27]),
        .Q(\rxgen/data_in [27]),
        .R(\n_0_crc_data[31]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [28]),
        .Q(\rxgen/data_in [28]),
        .R(\n_0_crc_data[31]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [29]),
        .Q(\rxgen/data_in [29]),
        .R(\n_0_crc_data[31]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [2]),
        .Q(\rxgen/data_in [2]),
        .R(\n_0_crc_data[7]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [30]),
        .Q(\rxgen/data_in [30]),
        .R(\n_0_crc_data[31]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [31]),
        .Q(\rxgen/data_in [31]),
        .R(\n_0_crc_data[31]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [32]),
        .Q(\rxgen/data_in [32]),
        .R(\n_0_crc_data[39]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [33]),
        .Q(\rxgen/data_in [33]),
        .R(\n_0_crc_data[39]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [34]),
        .Q(\rxgen/data_in [34]),
        .R(\n_0_crc_data[39]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [35]),
        .Q(\rxgen/data_in [35]),
        .R(\n_0_crc_data[39]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [36]),
        .Q(\rxgen/data_in [36]),
        .R(\n_0_crc_data[39]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [37]),
        .Q(\rxgen/data_in [37]),
        .R(\n_0_crc_data[39]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [38]),
        .Q(\rxgen/data_in [38]),
        .R(\n_0_crc_data[39]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [39]),
        .Q(\rxgen/data_in [39]),
        .R(\n_0_crc_data[39]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [3]),
        .Q(\rxgen/data_in [3]),
        .R(\n_0_crc_data[7]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [40]),
        .Q(\rxgen/data_in [40]),
        .R(\n_0_crc_data[47]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [41]),
        .Q(\rxgen/data_in [41]),
        .R(\n_0_crc_data[47]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [42]),
        .Q(\rxgen/data_in [42]),
        .R(\n_0_crc_data[47]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [43]),
        .Q(\rxgen/data_in [43]),
        .R(\n_0_crc_data[47]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [44]),
        .Q(\rxgen/data_in [44]),
        .R(\n_0_crc_data[47]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [45]),
        .Q(\rxgen/data_in [45]),
        .R(\n_0_crc_data[47]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [46]),
        .Q(\rxgen/data_in [46]),
        .R(\n_0_crc_data[47]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [47]),
        .Q(\rxgen/data_in [47]),
        .R(\n_0_crc_data[47]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [48]),
        .Q(\rxgen/data_in [48]),
        .R(\n_0_crc_data[55]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [49]),
        .Q(\rxgen/data_in [49]),
        .R(\n_0_crc_data[55]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [4]),
        .Q(\rxgen/data_in [4]),
        .R(\n_0_crc_data[7]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [50]),
        .Q(\rxgen/data_in [50]),
        .R(\n_0_crc_data[55]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [51]),
        .Q(\rxgen/data_in [51]),
        .R(\n_0_crc_data[55]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [52]),
        .Q(\rxgen/data_in [52]),
        .R(\n_0_crc_data[55]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [53]),
        .Q(\rxgen/data_in [53]),
        .R(\n_0_crc_data[55]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [54]),
        .Q(\rxgen/data_in [54]),
        .R(\n_0_crc_data[55]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [55]),
        .Q(\rxgen/data_in [55]),
        .R(\n_0_crc_data[55]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [56]),
        .Q(\rxgen/data_in [56]),
        .R(\n_0_crc_data[63]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [57]),
        .Q(\rxgen/data_in [57]),
        .R(\n_0_crc_data[63]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [58]),
        .Q(\rxgen/data_in [58]),
        .R(\n_0_crc_data[63]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [59]),
        .Q(\rxgen/data_in [59]),
        .R(\n_0_crc_data[63]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [5]),
        .Q(\rxgen/data_in [5]),
        .R(\n_0_crc_data[7]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [60]),
        .Q(\rxgen/data_in [60]),
        .R(\n_0_crc_data[63]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [61]),
        .Q(\rxgen/data_in [61]),
        .R(\n_0_crc_data[63]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [62]),
        .Q(\rxgen/data_in [62]),
        .R(\n_0_crc_data[63]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [63]),
        .Q(\rxgen/data_in [63]),
        .R(\n_0_crc_data[63]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [6]),
        .Q(\rxgen/data_in [6]),
        .R(\n_0_crc_data[7]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [7]),
        .Q(\rxgen/data_in [7]),
        .R(\n_0_crc_data[7]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [8]),
        .Q(\rxgen/data_in [8]),
        .R(\n_0_crc_data[15]_i_1 ));
FDRE \rxgen/decode/crc_data_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg3 [9]),
        .Q(\rxgen/data_in [9]),
        .R(\n_0_crc_data[15]_i_1 ));
FDRE \rxgen/decode/data_bytes_ctrl_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_data_bytes_ctrl[0]_i_1 ),
        .Q(\n_0_rxgen/decode/data_bytes_ctrl_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_ctrl_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_data_bytes_ctrl[1]_i_1 ),
        .Q(\n_0_rxgen/decode/data_bytes_ctrl_reg[1] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_ctrl_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_data_bytes_ctrl[2]_i_1 ),
        .Q(\n_0_rxgen/decode/data_bytes_ctrl_reg[2] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_ctrl_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_data_bytes_ctrl[3]_i_1 ),
        .Q(\rxgen/decode/p_7_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_ctrl_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_data_bytes_ctrl[4]_i_1 ),
        .Q(\n_0_rxgen/decode/data_bytes_ctrl_reg[4] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_ctrl_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_data_bytes_ctrl[5]_i_1 ),
        .Q(\n_0_rxgen/decode/data_bytes_ctrl_reg[5] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_ctrl_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_data_bytes_ctrl[6]_i_1 ),
        .Q(\n_0_rxgen/decode/data_bytes_ctrl_reg[6] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_valid_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_14_out [0]),
        .Q(\n_0_rxgen/decode/data_bytes_valid_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_valid_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_14_out [1]),
        .Q(\n_0_rxgen/decode/data_bytes_valid_reg[1] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_valid_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_14_out [2]),
        .Q(\n_0_rxgen/decode/data_bytes_valid_reg[2] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_valid_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_14_out [3]),
        .Q(\n_0_rxgen/decode/data_bytes_valid_reg[3] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_valid_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_14_out [4]),
        .Q(\n_0_rxgen/decode/data_bytes_valid_reg[4] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_valid_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_14_out [5]),
        .Q(\n_0_rxgen/decode/data_bytes_valid_reg[5] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_valid_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_14_out [6]),
        .Q(\n_0_rxgen/decode/data_bytes_valid_reg[6] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_bytes_valid_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_14_out [7]),
        .Q(\rxgen/decode/p_1_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_valid_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/data_valid[0]_i_1 ),
        .Q(\rxgen/data_valid [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_valid_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/data_valid[1]_i_1 ),
        .Q(\rxgen/data_valid [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_valid_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/data_valid[2]_i_1 ),
        .Q(\rxgen/data_valid [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_valid_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/data_valid[3]_i_1 ),
        .Q(\rxgen/data_valid [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_valid_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/data_valid[4]_i_1 ),
        .Q(\rxgen/data_valid [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_valid_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/data_valid[5]_i_1 ),
        .Q(\rxgen/data_valid [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_valid_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/data_valid[6]_i_1 ),
        .Q(\rxgen/data_valid [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/data_valid_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/data_valid[7]_i_1 ),
        .Q(\rxgen/data_valid [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[0] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/decode/p_1_out ),
        .Q(\rxgen/dest_add [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[10] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [10]),
        .Q(\rxgen/dest_add [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[11] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [11]),
        .Q(\rxgen/dest_add [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[12] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [12]),
        .Q(\rxgen/dest_add [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[13] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [13]),
        .Q(\rxgen/dest_add [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[14] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [14]),
        .Q(\rxgen/dest_add [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[15] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [15]),
        .Q(\rxgen/dest_add [15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[16] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [16]),
        .Q(\rxgen/dest_add [16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[17] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [17]),
        .Q(\rxgen/dest_add [17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[18] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [18]),
        .Q(\rxgen/dest_add [18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[19] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [19]),
        .Q(\rxgen/dest_add [19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[1] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [1]),
        .Q(\rxgen/dest_add [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[20] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [20]),
        .Q(\rxgen/dest_add [20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[21] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [21]),
        .Q(\rxgen/dest_add [21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[22] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [22]),
        .Q(\rxgen/dest_add [22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[23] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [23]),
        .Q(\rxgen/dest_add [23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[24] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [24]),
        .Q(\rxgen/dest_add [24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[25] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [25]),
        .Q(\rxgen/dest_add [25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[26] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [26]),
        .Q(\rxgen/dest_add [26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[27] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [27]),
        .Q(\rxgen/dest_add [27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[28] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [28]),
        .Q(\rxgen/dest_add [28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[29] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [29]),
        .Q(\rxgen/dest_add [29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[2] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [2]),
        .Q(\rxgen/dest_add [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[30] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [30]),
        .Q(\rxgen/dest_add [30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[31] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [31]),
        .Q(\rxgen/dest_add [31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[32] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [32]),
        .Q(\rxgen/dest_add [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[33] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [33]),
        .Q(\rxgen/dest_add [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[34] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [34]),
        .Q(\rxgen/dest_add [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[35] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [35]),
        .Q(\rxgen/dest_add [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[36] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [36]),
        .Q(\rxgen/dest_add [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[37] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [37]),
        .Q(\rxgen/dest_add [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[38] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [38]),
        .Q(\rxgen/dest_add [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[39] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [39]),
        .Q(\rxgen/dest_add [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[3] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [3]),
        .Q(\rxgen/dest_add [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[40] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [40]),
        .Q(\rxgen/dest_add [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[41] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [41]),
        .Q(\rxgen/dest_add [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[42] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [42]),
        .Q(\rxgen/dest_add [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[43] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [43]),
        .Q(\rxgen/dest_add [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[44] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [44]),
        .Q(\rxgen/dest_add [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[45] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [45]),
        .Q(\rxgen/dest_add [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[46] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [46]),
        .Q(\rxgen/dest_add [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[47] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [47]),
        .Q(\rxgen/dest_add [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [4]),
        .Q(\rxgen/dest_add [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[5] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [5]),
        .Q(\rxgen/dest_add [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[6] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [6]),
        .Q(\rxgen/dest_add [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[7] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [7]),
        .Q(\rxgen/dest_add [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[8] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [8]),
        .Q(\rxgen/dest_add [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/dest_add_reg[9] 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rxd_sync [9]),
        .Q(\rxgen/dest_add [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/end_of_padding_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/end_of_padding ),
        .Q(\rxgen/end_of_padding ),
        .R(\<const0> ));
FDRE \rxgen/decode/end_of_padding_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/end_of_padding ),
        .Q(\rxgen/end_of_padding_reg ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/error_code_reg_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_16_out [0]),
        .Q(\rxgen/decode/error_code_reg [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/error_code_reg_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_16_out [1]),
        .Q(\rxgen/decode/error_code_reg [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/error_code_reg_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_16_out [2]),
        .Q(\rxgen/decode/error_code_reg [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/error_code_reg_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_16_out [3]),
        .Q(\rxgen/decode/error_code_reg [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/error_code_reg_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_16_out [4]),
        .Q(\rxgen/decode/error_code_reg [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/error_code_reg_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_16_out [5]),
        .Q(\rxgen/decode/error_code_reg [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/error_code_reg_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_16_out [6]),
        .Q(\rxgen/decode/error_code_reg [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/error_code_reg_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_16_out [7]),
        .Q(\rxgen/decode/error_code_reg [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/exceed_18bytes_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/exceed_18bytes_i_1 ),
        .Q(\rxgen/exceed_18bytes ),
        .R(\<const0> ));
FDRE \rxgen/decode/exceed_length_type_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/exceed_length_type_i_1 ),
        .Q(\rxgen/exceed_length_type ),
        .R(\<const0> ));
FDRE \rxgen/decode/exceed_min_length_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/exceed_min_length_i_1 ),
        .Q(\rxgen/exceed_min_length ),
        .R(\<const0> ));
FDRE \rxgen/decode/frame_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/frame0 ),
        .Q(\rxgen/decode/frame ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_ctrl_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_ctrl[0]_i_1 ),
        .Q(\n_0_rxgen/decode/full_bytes_ctrl_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_ctrl_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_ctrl[1]_i_1 ),
        .Q(\rxgen/decode/p_4_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_ctrl_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_ctrl[2]_i_1 ),
        .Q(\rxgen/decode/p_6_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_ctrl_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_ctrl[3]_i_1 ),
        .Q(\rxgen/decode/p_8_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_ctrl_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_ctrl[4]_i_1 ),
        .Q(\rxgen/decode/p_10_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_ctrl_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_ctrl[5]_i_1 ),
        .Q(\rxgen/decode/p_12_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_ctrl_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_ctrl[6]_i_1 ),
        .Q(\rxgen/decode/p_14_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_valid_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_valid[0]_i_1 ),
        .Q(\n_0_rxgen/decode/full_bytes_valid_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_valid_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_valid[1]_i_1 ),
        .Q(\rxgen/decode/p_1_in11_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_valid_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_valid[2]_i_1 ),
        .Q(\rxgen/decode/p_2_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_valid_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_valid[3]_i_1 ),
        .Q(\rxgen/decode/p_3_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_valid_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_valid[4]_i_1 ),
        .Q(\rxgen/decode/p_4_in18_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_valid_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_valid[5]_i_1 ),
        .Q(\rxgen/decode/p_5_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_valid_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_valid[6]_i_1 ),
        .Q(\rxgen/decode/p_6_in23_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/full_bytes_valid_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_full_bytes_valid[7]_i_1 ),
        .Q(\rxgen/decode/p_0_in10_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/length_match_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/length_match0 ),
        .Q(\rxgen/decode/length_match ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/length_match_reg1_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_length_match_reg1_i_1),
        .Q(\rxgen/length_match_reg1 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/length_match_reg2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/length_match_reg1 ),
        .Q(\rxgen/data_length_match ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[0] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [40]),
        .Q(\rxgen/length_type [0]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[10] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [34]),
        .Q(\rxgen/length_type [10]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[11] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [35]),
        .Q(\rxgen/length_type [11]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[12] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [36]),
        .Q(\rxgen/length_type [12]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[13] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [37]),
        .Q(\rxgen/length_type [13]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[14] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [38]),
        .Q(\rxgen/length_type [14]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[15] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [39]),
        .Q(\rxgen/length_type [15]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[1] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [41]),
        .Q(\rxgen/length_type [1]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[2] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [42]),
        .Q(\rxgen/length_type [2]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[3] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [43]),
        .Q(\rxgen/length_type [3]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [44]),
        .Q(\rxgen/length_type [4]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[5] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [45]),
        .Q(\rxgen/length_type [5]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[6] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [46]),
        .Q(\rxgen/length_type [6]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[7] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [47]),
        .Q(\rxgen/length_type [7]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[8] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [32]),
        .Q(\rxgen/length_type [8]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/decode/length_reg[9] 
       (.C(rx_clk0),
        .CE(\rxgen/decode/start_flag_reg1 ),
        .D(\rxgen/rxd_sync [33]),
        .Q(\rxgen/length_type [9]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/less_than_10bytes_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/less_than_10bytes0 ),
        .Q(\rxgen/decode/less_than_10bytes ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/less_than_2bytes_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/less_than_2bytes0 ),
        .Q(\rxgen/decode/less_than_2bytes ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/number_of_bytes_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_number_of_bytes[0]_i_1 ),
        .Q(rx_statistics_vector[23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/number_of_bytes_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_number_of_bytes[1]_i_1 ),
        .Q(rx_statistics_vector[24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/number_of_bytes_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_number_of_bytes[2]_i_1 ),
        .Q(rx_statistics_vector[25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/number_of_bytes_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/number_of_bytes[3]_i_1 ),
        .Q(rx_statistics_vector[26]),
        .R(\<const0> ));
FDRE \rxgen/decode/padding_length_match_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/end_of_padding_reg ),
        .Q(\rxgen/padding_length_match ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/padding_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_padding_i_1),
        .Q(\rxgen/padded_frame ),
        .R(\<const0> ));
FDRE \rxgen/decode/preserve_preamble_reg2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/preserve_preamble_reg ),
        .Q(\rxgen/preserve_preamble_reg2 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/preserve_preamble_reg3_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/preserve_preamble_reg2 ),
        .Q(\rxgen/decode/preserve_preamble_reg3 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/preserve_preamble_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg ),
        .Q(\rxgen/error_detection/preserve_preamble_reg ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage1_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_15_out [0]),
        .Q(\n_0_rxgen/decode/rx_errors_stage1_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage1_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_15_out [1]),
        .Q(\rxgen/decode/p_2_in98_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage1_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_15_out [2]),
        .Q(\rxgen/decode/p_3_in100_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage1_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_15_out [3]),
        .Q(\rxgen/decode/p_5_in102_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage1_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_15_out [4]),
        .Q(\rxgen/decode/p_7_in104_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage1_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_15_out [5]),
        .Q(\rxgen/decode/p_9_in107_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage1_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_15_out [6]),
        .Q(\rxgen/decode/p_11_in110_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage1_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_15_out [7]),
        .Q(\n_0_rxgen/decode/rx_errors_stage1_reg[7] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage2_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_13_out [0]),
        .Q(\rxgen/receive_errors [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage2_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_13_out [1]),
        .Q(\rxgen/receive_errors [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage2_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_13_out [2]),
        .Q(\rxgen/receive_errors [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage2_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_13_out [3]),
        .Q(\rxgen/receive_errors [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage2_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_13_out [4]),
        .Q(\rxgen/receive_errors [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage2_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_13_out [5]),
        .Q(\rxgen/receive_errors [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage2_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_13_out [6]),
        .Q(\rxgen/receive_errors [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/rx_errors_stage2_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/p_13_out [7]),
        .Q(\rxgen/receive_errors [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stage1_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/stage1 ),
        .Q(\n_0_rxgen/decode/stage1_reg ),
        .R(\<const0> ));
FDRE \rxgen/decode/stage2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_stage2_i_1),
        .Q(\rxgen/decode/stage2 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/start_flag_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/start_flag0 ),
        .Q(\rxgen/frame_start ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/start_flag_reg1_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/frame_start ),
        .Q(\rxgen/decode/start_flag_reg1 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/start_flag_reg2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/start_flag_reg1 ),
        .Q(\rxgen/address_decoding/frame_start_reg2 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/start_flag_reg3_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/address_decoding/frame_start_reg2 ),
        .Q(\rxgen/address_decoding/frame_start_reg3 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [0]),
        .Q(rx_statistics_vector[5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [10]),
        .Q(rx_statistics_vector[15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [11]),
        .Q(rx_statistics_vector[16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [12]),
        .Q(rx_statistics_vector[17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [13]),
        .Q(rx_statistics_vector[18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [14]),
        .Q(rx_statistics_vector[19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [1]),
        .Q(rx_statistics_vector[6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [2]),
        .Q(rx_statistics_vector[7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [3]),
        .Q(rx_statistics_vector[8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [4]),
        .Q(rx_statistics_vector[9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [5]),
        .Q(rx_statistics_vector[10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [6]),
        .Q(rx_statistics_vector[11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [7]),
        .Q(rx_statistics_vector[12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [8]),
        .Q(rx_statistics_vector[13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/statistics_length_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/stats_length_pipeline_reg[4] [9]),
        .Q(rx_statistics_vector[14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][0]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][0]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[0] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][0]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][10]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][10]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[10] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][10]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][11]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][11]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[11] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][11]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][12]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][12]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[12] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][12]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][13]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][13]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[13] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][13]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][14]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][14]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[14] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][14]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][1]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][1]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[1] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][1]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][2]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][2]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[2] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][2]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][3]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][3]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[3] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][3]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][4]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][4]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[4] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][4]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][5]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][5]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[5] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][5]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][6]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][6]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[6] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][6]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][7]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][7]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[7] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][7]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][8]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][8]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[8] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][8]_srl4 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][9]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/decode/stats_length_pipeline_reg[3][9]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/decode/stats_length_reg[9] ),
        .Q(\n_0_rxgen/decode/stats_length_pipeline_reg[3][9]_srl4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][0]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][10]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][11]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][12]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][13]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][14]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][1]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][2]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][3]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][4]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][5]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][6]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][7]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][8]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/decode/stats_length_pipeline_reg[4][9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/stats_length_pipeline_reg[3][9]_srl4 ),
        .Q(\rxgen/stats_length_pipeline_reg[4] [9]),
        .R(\<const0> ));
FDRE \rxgen/decode/stats_length_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/stats_length[0]_i_1 ),
        .Q(\n_0_rxgen/decode/stats_length_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[10] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [10]),
        .Q(\n_0_rxgen/decode/stats_length_reg[10] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[11] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [11]),
        .Q(\n_0_rxgen/decode/stats_length_reg[11] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[12] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [12]),
        .Q(\n_0_rxgen/decode/stats_length_reg[12] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[13] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [13]),
        .Q(\n_0_rxgen/decode/stats_length_reg[13] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[14] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [14]),
        .Q(\n_0_rxgen/decode/stats_length_reg[14] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/stats_length[1]_i_1 ),
        .Q(\n_0_rxgen/decode/stats_length_reg[1] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/stats_length[2]_i_1 ),
        .Q(\n_0_rxgen/decode/stats_length_reg[2] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[3] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [3]),
        .Q(\n_0_rxgen/decode/stats_length_reg[3] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [4]),
        .Q(\n_0_rxgen/decode/stats_length_reg[4] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[5] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [5]),
        .Q(\n_0_rxgen/decode/stats_length_reg[5] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[6] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [6]),
        .Q(\n_0_rxgen/decode/stats_length_reg[6] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[7] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [7]),
        .Q(\n_0_rxgen/decode/stats_length_reg[7] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[8] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [8]),
        .Q(\n_0_rxgen/decode/stats_length_reg[8] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stats_length_reg[9] 
       (.C(rx_clk0),
        .CE(\rxgen/end_of_frame ),
        .D(\rxgen/counter_reg [9]),
        .Q(\n_0_rxgen/decode/stats_length_reg[9] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/stop_wrap_around_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/stop_wrap_around_i_1 ),
        .Q(\rxgen/stop_wrap_around ),
        .R(\<const0> ));
FDRE \rxgen/decode/term_control_reg_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/terminate_control_reg[0] ),
        .Q(\rxgen/decode/term_control_reg [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/term_control_reg_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/terminate_control_reg[1] ),
        .Q(\rxgen/decode/term_control_reg [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/term_control_reg_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/decode/terminate_control_reg[2] ),
        .Q(\rxgen/decode/term_control_reg [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/term_flag_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/end_of_frame ),
        .Q(\rxgen/address_decoding/end_of_frame_reg ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_control_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_control[0]_i_1 ),
        .Q(\n_0_rxgen/decode/terminate_control_reg[0] ),
        .R(\<const0> ));
FDRE \rxgen/decode/terminate_control_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_control[1]_i_1 ),
        .Q(\n_0_rxgen/decode/terminate_control_reg[1] ),
        .R(\<const0> ));
FDRE \rxgen/decode/terminate_control_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_decode/terminate_control[2]_i_1 ),
        .Q(\n_0_rxgen/decode/terminate_control_reg[2] ),
        .R(\<const0> ));
FDRE \rxgen/decode/terminate_flag_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/decode/terminate_flag0 ),
        .Q(\rxgen/end_of_frame ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_flags_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_flags[0]_i_1 ),
        .Q(\rxgen/frame_terminate [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_flags_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_flags[1]_i_1 ),
        .Q(\rxgen/frame_terminate [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_flags_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_flags[2]_i_1 ),
        .Q(\rxgen/frame_terminate [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_flags_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_flags[3]_i_1 ),
        .Q(\rxgen/frame_terminate [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_flags_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_flags[4]_i_1 ),
        .Q(\rxgen/frame_terminate [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_flags_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_flags[5]_i_1 ),
        .Q(\rxgen/frame_terminate [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_flags_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_flags[6]_i_1 ),
        .Q(\rxgen/frame_terminate [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/decode/terminate_flags_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_flags[7]_i_1 ),
        .Q(\rxgen/frame_terminate [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/bad_crc_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/bad_crc0 ),
        .Q(\rxgen/error_detection/bad_crc ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/bad_frame_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/bad_frame0 ),
        .Q(rx_statistics_vector[1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/control_len_error_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_control_len_error_i_1),
        .Q(\rxgen/error_detection/control_len_error ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/crc_delay_srl16_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/crc_delay_srl16_reg[3]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/crc_delay_srl16_reg[3]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\rxgen/address_decoding/p_1_in ),
        .CLK(rx_clk0),
        .D(\rxgen/end_of_frame ),
        .Q(\n_0_rxgen/error_detection/crc_delay_srl16_reg[3]_srl4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/crc_delay_srl16_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/address_decoding/p_1_in ),
        .D(\n_0_rxgen/error_detection/crc_delay_srl16_reg[3]_srl4 ),
        .Q(\rxgen/error_detection/enable_bad_crc ),
        .R(\<const0> ));
FDRE \rxgen/error_detection/crc_invalid_early_0_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/crc_invalid_early_00 ),
        .Q(\rxgen/error_detection/p_12_out [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/crc_invalid_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/p_12_out [0]),
        .Q(\rxgen/error_detection/crc_invalid [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/crc_invalid_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/p_12_out [1]),
        .Q(\rxgen/error_detection/crc_invalid [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/crc_invalid_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/p_12_out [2]),
        .Q(\rxgen/error_detection/crc_invalid [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/crc_invalid_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/p_12_out [3]),
        .Q(\rxgen/error_detection/crc_invalid [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/crc_invalid_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/p_12_out [4]),
        .Q(\rxgen/error_detection/crc_invalid [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/crc_invalid_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/p_12_out [5]),
        .Q(\rxgen/error_detection/crc_invalid [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/crc_invalid_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/p_12_out [6]),
        .Q(\rxgen/error_detection/crc_invalid [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/crc_invalid_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/p_12_out [7]),
        .Q(\rxgen/error_detection/crc_invalid [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/end_crc_pipeline_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/enable_bad_crc ),
        .Q(\rxgen/error_detection/end_crc_pipeline ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/exceed_normal_frame_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_exceed_normal_frame_i_1),
        .Q(\rxgen/error_detection/exceed_normal_frame ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/exceed_vlan_frame_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_exceed_vlan_frame_i_1),
        .Q(\rxgen/error_detection/exceed_vlan_frame ),
        .R(\<const0> ));
FDRE \rxgen/error_detection/fcs_error_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_fcs_error_i_1),
        .Q(\rxgen/error_detection/fcs_error ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/frame_complete_ext1_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/frame_complete_ext10 ),
        .Q(\rxgen/error_detection/frame_complete_ext1 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/frame_complete_ext2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/frame_complete_ext20 ),
        .Q(\rxgen/error_detection/frame_complete_ext2 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/frame_complete_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data_length_match ),
        .Q(\rxgen/error_detection/frame_complete ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/frame_complete_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/frame_complete_ext2 ),
        .Q(\rxgen/error_detection/frame_complete_reg__0 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/frame_len_error_stats_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/frame_len_error_stats0 ),
        .Q(rx_statistics_vector[29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/good_frame_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/good_frame0 ),
        .Q(rx_statistics_vector[0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/lt_check_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/lt_check_pipeline_reg[4]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/lt_check_pipeline_reg[4]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/rx_lt_disable_held ),
        .Q(\n_0_rxgen/error_detection/lt_check_pipeline_reg[4]_srl5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/lt_check_pipeline_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/lt_check_pipeline_reg[4]_srl5 ),
        .Q(\rxgen/error_detection/lt_check_srl16 ),
        .R(\<const0> ));
FDRE \rxgen/error_detection/max_length_error_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/max_length_error0 ),
        .Q(\rxgen/error_detection/max_length_error ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/out_of_bounds_error_int_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_out_of_bounds_error_int_i_1),
        .Q(rx_statistics_vector[21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/receive_error_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/receive_error_pipeline_reg[3]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/receive_error_pipeline_reg[3]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/receive_error ),
        .Q(\n_0_rxgen/error_detection/receive_error_pipeline_reg[3]_srl4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/receive_error_pipeline_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/receive_error_pipeline_reg[3]_srl4 ),
        .Q(\rxgen/error_detection/receive_error_srl16 ),
        .R(\<const0> ));
FDRE \rxgen/error_detection/receive_error_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_receive_error_i_1),
        .Q(\rxgen/receive_error ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/reset_errors_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/end_crc_pipeline ),
        .Q(rx_statistics_valid),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/rxc_sync_reg2_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync_reg1 [0]),
        .Q(\rxgen/error_detection/rxc_sync_reg2 [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/rxc_sync_reg2_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync_reg1 [1]),
        .Q(\rxgen/error_detection/rxc_sync_reg2 [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/rxc_sync_reg2_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync_reg1 [2]),
        .Q(\rxgen/error_detection/rxc_sync_reg2 [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/rxc_sync_reg2_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync_reg1 [3]),
        .Q(\rxgen/error_detection/rxc_sync_reg2 [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/rxc_sync_reg2_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync_reg1 [4]),
        .Q(\rxgen/error_detection/rxc_sync_reg2 [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/rxc_sync_reg2_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync_reg1 [5]),
        .Q(\rxgen/error_detection/rxc_sync_reg2 [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/rxc_sync_reg2_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync_reg1 [6]),
        .Q(\rxgen/error_detection/rxc_sync_reg2 [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/rxc_sync_reg2_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync_reg1 [7]),
        .Q(\rxgen/error_detection/rxc_sync_reg2 [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/start_delay_srl16_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/start_delay_srl16_reg[3]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/start_delay_srl16_reg[3]_srl4 
       (.A0(\<const1> ),
        .A1(\<const1> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\rxgen/address_decoding/p_1_in ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/start_code_found_reg_reg ),
        .Q(\n_0_rxgen/error_detection/start_delay_srl16_reg[3]_srl4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/start_delay_srl16_reg[4] 
       (.C(rx_clk0),
        .CE(\rxgen/address_decoding/p_1_in ),
        .D(\n_0_rxgen/error_detection/start_delay_srl16_reg[3]_srl4 ),
        .Q(\rxgen/start_delay_srl16 ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/start_error_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/start_error_pipeline_reg[4]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/start_error_pipeline_reg[4]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/start_error ),
        .Q(\n_0_rxgen/error_detection/start_error_pipeline_reg[4]_srl5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/start_error_pipeline_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/start_error_pipeline_reg[4]_srl5 ),
        .Q(\rxgen/error_detection/start_error_srl16 ),
        .R(\<const0> ));
FDRE \rxgen/error_detection/start_error_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_start_error_i_1),
        .Q(\rxgen/start_error ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/start_errors_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_start_errors[1]_i_1 ),
        .Q(\rxgen/error_detection/start_errors [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/start_errors_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_start_errors[2]_i_1 ),
        .Q(\rxgen/error_detection/start_errors [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/start_errors_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_start_errors[3]_i_1 ),
        .Q(\rxgen/error_detection/start_errors [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/start_errors_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_start_errors[4]_i_1 ),
        .Q(\rxgen/error_detection/start_errors [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/start_errors_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_start_errors[5]_i_1 ),
        .Q(\rxgen/error_detection/start_errors [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/start_errors_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_start_errors[6]_i_1 ),
        .Q(\rxgen/error_detection/start_errors [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/start_pipeline_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/start_delay_srl16 ),
        .Q(\rxgen/error_detection/start_pipeline ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term0_pipeline_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/terminate_reg1_reg[0] ),
        .Q(\n_0_rxgen/error_detection/term0_pipeline_reg[0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term0_pipeline_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/term0_pipeline_reg[0] ),
        .Q(\rxgen/error_detection/terminate_reg3_0 ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][1]_srl2 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/term_pipeline_reg[1][1]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/error_detection/terminate_reg1_reg[1] ),
        .Q(\n_0_rxgen/error_detection/term_pipeline_reg[1][1]_srl2 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][2]_srl2 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/term_pipeline_reg[1][2]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/error_detection/terminate_reg1_reg[2] ),
        .Q(\n_0_rxgen/error_detection/term_pipeline_reg[1][2]_srl2 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][3]_srl2 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/term_pipeline_reg[1][3]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/error_detection/terminate_reg1_reg[3] ),
        .Q(\n_0_rxgen/error_detection/term_pipeline_reg[1][3]_srl2 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][4]_srl2 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/term_pipeline_reg[1][4]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/error_detection/terminate_reg1_reg[4] ),
        .Q(\n_0_rxgen/error_detection/term_pipeline_reg[1][4]_srl2 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][5]_srl2 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/term_pipeline_reg[1][5]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\n_0_rxgen/error_detection/terminate_reg1_reg[5] ),
        .Q(\n_0_rxgen/error_detection/term_pipeline_reg[1][5]_srl2 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][6]_srl2 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/term_pipeline_reg[1][6]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/error_detection/p_2_in ),
        .Q(\n_0_rxgen/error_detection/term_pipeline_reg[1][6]_srl2 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][7]_srl2 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/error_detection/term_pipeline_reg[1][7]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/error_detection/p_1_in ),
        .Q(\n_0_rxgen/error_detection/term_pipeline_reg[1][7]_srl2 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term_pipeline_reg[2][1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/term_pipeline_reg[1][1]_srl2 ),
        .Q(\rxgen/term_pipeline_reg[2] [0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term_pipeline_reg[2][2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/term_pipeline_reg[1][2]_srl2 ),
        .Q(\rxgen/term_pipeline_reg[2] [1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term_pipeline_reg[2][3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/term_pipeline_reg[1][3]_srl2 ),
        .Q(\rxgen/term_pipeline_reg[2] [2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term_pipeline_reg[2][4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/term_pipeline_reg[1][4]_srl2 ),
        .Q(\rxgen/term_pipeline_reg[2] [3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term_pipeline_reg[2][5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/term_pipeline_reg[1][5]_srl2 ),
        .Q(\rxgen/term_pipeline_reg[2] [4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term_pipeline_reg[2][6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/term_pipeline_reg[1][6]_srl2 ),
        .Q(\rxgen/term_pipeline_reg[2] [5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/error_detection/term_pipeline_reg[2][7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/error_detection/term_pipeline_reg[1][7]_srl2 ),
        .Q(\rxgen/term_pipeline_reg[2] [6]),
        .R(\<const0> ));
FDRE \rxgen/error_detection/terminate_ok_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_terminate_ok_reg_i_1),
        .Q(\rxgen/error_detection/terminate_ok ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg1_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_reg1[0]_i_1 ),
        .Q(\n_0_rxgen/error_detection/terminate_reg1_reg[0] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg1_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_reg1[1]_i_1 ),
        .Q(\n_0_rxgen/error_detection/terminate_reg1_reg[1] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg1_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_reg1[2]_i_1 ),
        .Q(\n_0_rxgen/error_detection/terminate_reg1_reg[2] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg1_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_reg1[3]_i_1 ),
        .Q(\n_0_rxgen/error_detection/terminate_reg1_reg[3] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg1_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_reg1[4]_i_1 ),
        .Q(\n_0_rxgen/error_detection/terminate_reg1_reg[4] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg1_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_reg1[5]_i_1 ),
        .Q(\n_0_rxgen/error_detection/terminate_reg1_reg[5] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg1_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_reg1[6]_i_1 ),
        .Q(\rxgen/error_detection/p_2_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg1_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_terminate_reg1[7]_i_1 ),
        .Q(\rxgen/error_detection/p_1_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg4_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/terminate_reg3_0 ),
        .Q(\rxgen/error_detection/terminate_reg4 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg5_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/term_pipeline_reg[2] [0]),
        .Q(\rxgen/error_detection/p_0_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg5_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/term_pipeline_reg[2] [1]),
        .Q(\n_0_rxgen/error_detection/terminate_reg5_reg[2] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg5_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/term_pipeline_reg[2] [2]),
        .Q(\n_0_rxgen/error_detection/terminate_reg5_reg[3] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg5_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/term_pipeline_reg[2] [3]),
        .Q(\n_0_rxgen/error_detection/terminate_reg5_reg[4] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg5_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/term_pipeline_reg[2] [4]),
        .Q(\rxgen/error_detection/p_8_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg5_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/term_pipeline_reg[2] [5]),
        .Q(\rxgen/error_detection/p_10_in ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/error_detection/terminate_reg5_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/term_pipeline_reg[2] [6]),
        .Q(\n_0_rxgen/error_detection/terminate_reg5_reg[7] ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/error_detection/termination_error_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/error_detection/termination_error0 ),
        .Q(\rxgen/error_detection/termination_error ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_18bytes_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_18bytes_pipeline_reg[6]_srl7 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/exceed_18bytes_pipeline_reg[6]_srl7 
       (.A0(\<const0> ),
        .A1(\<const1> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/exceed_18bytes ),
        .Q(\n_0_rxgen/exceed_18bytes_pipeline_reg[6]_srl7 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/exceed_18bytes_pipeline_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/exceed_18bytes_pipeline_reg[6]_srl7 ),
        .Q(\rxgen/exceed_18bytes_pipeline ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_length_type_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_length_type_pipeline_reg[4]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/exceed_length_type_pipeline_reg[4]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/exceed_length_type ),
        .Q(\n_0_rxgen/exceed_length_type_pipeline_reg[4]_srl5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/exceed_length_type_pipeline_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/exceed_length_type_pipeline_reg[4]_srl5 ),
        .Q(\rxgen/exceed_length_type_pipeline ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_min_frame_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_min_frame_pipeline_reg[4]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/exceed_min_frame_pipeline_reg[4]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/exceed_min_length ),
        .Q(\n_0_rxgen/exceed_min_frame_pipeline_reg[4]_srl5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/exceed_min_frame_pipeline_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/exceed_min_frame_pipeline_reg[4]_srl5 ),
        .Q(\rxgen/exceed_min_frame_pipeline ),
        .R(\<const0> ));
FDRE \rxgen/inband_fcs_en_held_reg 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rx_inband_fcs_en ),
        .Q(\n_0_rxgen/inband_fcs_en_held_reg ),
        .R(\<const0> ));
FDRE \rxgen/jumbo_frames_held_reg 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rx_jumbo_en ),
        .Q(\n_0_rxgen/jumbo_frames_held_reg ),
        .R(\<const0> ));
FDRE \rxgen/mtu_en_held_reg 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rx_mtu_enable ),
        .Q(\n_0_rxgen/mtu_en_held_reg ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/multicast_frame_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/multicast_frame_pipeline_reg[4]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/multicast_frame_pipeline_reg[4]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/multicast_match ),
        .Q(\n_0_rxgen/multicast_frame_pipeline_reg[4]_srl5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/multicast_frame_pipeline_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/multicast_frame_pipeline_reg[4]_srl5 ),
        .Q(rx_statistics_vector[4]),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/pause_frame_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/pause_frame_pipeline_reg[5]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/pause_frame_pipeline_reg[5]_srl6 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/control_frame ),
        .Q(\n_0_rxgen/pause_frame_pipeline_reg[5]_srl6 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/pause_frame_pipeline_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/pause_frame_pipeline_reg[5]_srl6 ),
        .Q(rx_statistics_vector[20]),
        .R(\<const0> ));
FDRE \rxgen/rx/bad_opcode_int_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_bad_opcode_int_i_1),
        .Q(\n_0_rxgen/rx/bad_opcode_int_reg ),
        .R(\<const0> ));
FDRE \rxgen/rx/data_count_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rx/data_count[0]_i_1 ),
        .Q(\rxgen/rx/data_count [0]),
        .R(\<const0> ));
FDRE \rxgen/rx/data_count_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rx/data_count[1]_i_1 ),
        .Q(\rxgen/rx/data_count [1]),
        .R(\<const0> ));
FDRE \rxgen/rx/pause_opcode_int_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_pause_opcode_int_i_1),
        .Q(\rxgen/rx/pause_opcode_int ),
        .R(\<const0> ));
FDRE \rxgen/rx/pause_req_int_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_pause_req_int_i_1),
        .Q(\rxgen/rx/pause_req_int ),
        .R(\<const0> ));
FDRE \rxgen/rx/pause_value_reg[0] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [8]),
        .Q(\rxgen/pause_value [0]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[10] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [2]),
        .Q(\rxgen/pause_value [10]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[11] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [3]),
        .Q(\rxgen/pause_value [11]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[12] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [4]),
        .Q(\rxgen/pause_value [12]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[13] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [5]),
        .Q(\rxgen/pause_value [13]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[14] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [6]),
        .Q(\rxgen/pause_value [14]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[15] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [7]),
        .Q(\rxgen/pause_value [15]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[1] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [9]),
        .Q(\rxgen/pause_value [1]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[2] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [10]),
        .Q(\rxgen/pause_value [2]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[3] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [11]),
        .Q(\rxgen/pause_value [3]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[4] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [12]),
        .Q(\rxgen/pause_value [4]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[5] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [13]),
        .Q(\rxgen/pause_value [5]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[6] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [14]),
        .Q(\rxgen/pause_value [6]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[7] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [15]),
        .Q(\rxgen/pause_value [7]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[8] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [0]),
        .Q(\rxgen/pause_value [8]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx/pause_value_reg[9] 
       (.C(rx_clk0),
        .CE(\n_0_pause_value[15]_i_2 ),
        .D(\rxgen/data__0 [1]),
        .Q(\rxgen/pause_value [9]),
        .R(\n_0_pause_value[15]_i_1 ));
FDRE \rxgen/rx_bad_frame_int_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/bad_frame_out ),
        .Q(\rxgen/rx_axi_in_user [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [0]),
        .Q(\rxgen/rx_data_int [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [10]),
        .Q(\rxgen/rx_data_int [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [11]),
        .Q(\rxgen/rx_data_int [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [12]),
        .Q(\rxgen/rx_data_int [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [13]),
        .Q(\rxgen/rx_data_int [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [14]),
        .Q(\rxgen/rx_data_int [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [15]),
        .Q(\rxgen/rx_data_int [15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [16]),
        .Q(\rxgen/rx_data_int [16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [17]),
        .Q(\rxgen/rx_data_int [17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [18]),
        .Q(\rxgen/rx_data_int [18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [19]),
        .Q(\rxgen/rx_data_int [19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [1]),
        .Q(\rxgen/rx_data_int [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [20]),
        .Q(\rxgen/rx_data_int [20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [21]),
        .Q(\rxgen/rx_data_int [21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [22]),
        .Q(\rxgen/rx_data_int [22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [23]),
        .Q(\rxgen/rx_data_int [23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [24]),
        .Q(\rxgen/rx_data_int [24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [25]),
        .Q(\rxgen/rx_data_int [25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [26]),
        .Q(\rxgen/rx_data_int [26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [27]),
        .Q(\rxgen/rx_data_int [27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [28]),
        .Q(\rxgen/rx_data_int [28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [29]),
        .Q(\rxgen/rx_data_int [29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [2]),
        .Q(\rxgen/rx_data_int [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [30]),
        .Q(\rxgen/rx_data_int [30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [31]),
        .Q(\rxgen/rx_data_int [31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [32]),
        .Q(\rxgen/rx_data_int [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [33]),
        .Q(\rxgen/rx_data_int [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [34]),
        .Q(\rxgen/rx_data_int [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [35]),
        .Q(\rxgen/rx_data_int [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [36]),
        .Q(\rxgen/rx_data_int [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [37]),
        .Q(\rxgen/rx_data_int [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [38]),
        .Q(\rxgen/rx_data_int [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [39]),
        .Q(\rxgen/rx_data_int [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [3]),
        .Q(\rxgen/rx_data_int [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [40]),
        .Q(\rxgen/rx_data_int [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [41]),
        .Q(\rxgen/rx_data_int [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [42]),
        .Q(\rxgen/rx_data_int [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [43]),
        .Q(\rxgen/rx_data_int [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [44]),
        .Q(\rxgen/rx_data_int [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [45]),
        .Q(\rxgen/rx_data_int [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [46]),
        .Q(\rxgen/rx_data_int [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [47]),
        .Q(\rxgen/rx_data_int [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [48]),
        .Q(\rxgen/rx_data_int [48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [49]),
        .Q(\rxgen/rx_data_int [49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [4]),
        .Q(\rxgen/rx_data_int [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [50]),
        .Q(\rxgen/rx_data_int [50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [51]),
        .Q(\rxgen/rx_data_int [51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [52]),
        .Q(\rxgen/rx_data_int [52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [53]),
        .Q(\rxgen/rx_data_int [53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [54]),
        .Q(\rxgen/rx_data_int [54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [55]),
        .Q(\rxgen/rx_data_int [55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [56]),
        .Q(\rxgen/rx_data_int [56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [57]),
        .Q(\rxgen/rx_data_int [57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [58]),
        .Q(\rxgen/rx_data_int [58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [59]),
        .Q(\rxgen/rx_data_int [59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [5]),
        .Q(\rxgen/rx_data_int [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [60]),
        .Q(\rxgen/rx_data_int [60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [61]),
        .Q(\rxgen/rx_data_int [61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [62]),
        .Q(\rxgen/rx_data_int [62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data [63]),
        .Q(\rxgen/rx_data_int [63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [6]),
        .Q(\rxgen/rx_data_int [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [7]),
        .Q(\rxgen/rx_data_int [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [8]),
        .Q(\rxgen/rx_data_int [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_int_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/data__0 [9]),
        .Q(\rxgen/rx_data_int [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_valid_int_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[4][0] ),
        .Q(\rxgen/rx_data_valid_int [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_valid_int_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[4][1] ),
        .Q(\rxgen/rx_data_valid_int [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_valid_int_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[4][2] ),
        .Q(\rxgen/rx_data_valid_int [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_valid_int_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[4][3] ),
        .Q(\rxgen/rx_data_valid_int [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_valid_int_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[4][4] ),
        .Q(\rxgen/rx_data_valid_int [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_valid_int_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[4][5] ),
        .Q(\rxgen/rx_data_valid_int [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_valid_int_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[4][6] ),
        .Q(\rxgen/rx_data_valid_int [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_data_valid_int_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/ctrl_pipeline_reg[4][7] ),
        .Q(\rxgen/rx_data_valid_int [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_good_frame_int_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/good_frame_out ),
        .Q(\rxgen/rx_axi_in_user [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_lt_disable_held_reg 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\n_0_rxgen/config_sync_i/G_SYNC.rx_lt_disable_reg ),
        .Q(\rxgen/rx_lt_disable_held ),
        .R(\<const0> ));
FDRE \rxgen/rx_pause_control_i/good_frame_in1_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(rx_statistics_vector[0]),
        .Q(\rxgen/rx_pause_control_i/good_frame_in1 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/good_frame_in2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rx_pause_control_i/good_frame_in1 ),
        .Q(\rxgen/rx_pause_control_i/good_frame_in2 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/good_frame_in3_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rx_pause_control_i/good_frame_in2 ),
        .Q(\rxgen/rx_pause_control_i/good_frame_in3 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/good_frame_to_tx_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(n_0_good_frame_to_tx_i_1),
        .Q(good_frame_to_tx),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_req_to_tx_reg 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_req ),
        .Q(pause_req_local),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[0] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [0]),
        .Q(pause_value_local[0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[10] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [10]),
        .Q(pause_value_local[10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[11] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [11]),
        .Q(pause_value_local[11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[12] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [12]),
        .Q(pause_value_local[12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[13] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [13]),
        .Q(pause_value_local[13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[14] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [14]),
        .Q(pause_value_local[14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[15] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [15]),
        .Q(pause_value_local[15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[1] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [1]),
        .Q(pause_value_local[1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[2] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [2]),
        .Q(pause_value_local[2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[3] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [3]),
        .Q(pause_value_local[3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[4] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [4]),
        .Q(pause_value_local[4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[5] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [5]),
        .Q(pause_value_local[5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[6] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [6]),
        .Q(pause_value_local[6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[7] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [7]),
        .Q(pause_value_local[7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[8] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [8]),
        .Q(pause_value_local[8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_control_i/pause_value_to_tx_reg[9] 
       (.C(rx_clk0),
        .CE(rx_statistics_vector[0]),
        .D(\rxgen/pause_value [9]),
        .Q(pause_value_local[9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rx_pause_lt_disable_held_reg 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\n_0_rxgen/config_sync_i/G_SYNC.rx_pause_lt_disable_reg ),
        .Q(\rxgen/rx_pause_lt_disable_held ),
        .R(\<const0> ));
FDSE \rxgen/rxc_sync_reg1_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync [0]),
        .Q(\rxgen/rxc_sync_reg1 [0]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/rxc_sync_reg1_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync [1]),
        .Q(\rxgen/rxc_sync_reg1 [1]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/rxc_sync_reg1_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync [2]),
        .Q(\rxgen/rxc_sync_reg1 [2]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/rxc_sync_reg1_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync [3]),
        .Q(\rxgen/rxc_sync_reg1 [3]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/rxc_sync_reg1_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync [4]),
        .Q(\rxgen/rxc_sync_reg1 [4]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/rxc_sync_reg1_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync [5]),
        .Q(\rxgen/rxc_sync_reg1 [5]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/rxc_sync_reg1_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync [6]),
        .Q(\rxgen/rxc_sync_reg1 [6]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/rxc_sync_reg1_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_sync [7]),
        .Q(\rxgen/rxc_sync_reg1 [7]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [0]),
        .Q(\rxgen/rxd_sync_reg1 [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [10]),
        .Q(\rxgen/rxd_sync_reg1 [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [11]),
        .Q(\rxgen/rxd_sync_reg1 [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [12]),
        .Q(\rxgen/rxd_sync_reg1 [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [13]),
        .Q(\rxgen/rxd_sync_reg1 [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [14]),
        .Q(\rxgen/rxd_sync_reg1 [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [15]),
        .Q(\rxgen/rxd_sync_reg1 [15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [16]),
        .Q(\rxgen/rxd_sync_reg1 [16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [17]),
        .Q(\rxgen/rxd_sync_reg1 [17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [18]),
        .Q(\rxgen/rxd_sync_reg1 [18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [19]),
        .Q(\rxgen/rxd_sync_reg1 [19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [1]),
        .Q(\rxgen/rxd_sync_reg1 [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [20]),
        .Q(\rxgen/rxd_sync_reg1 [20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [21]),
        .Q(\rxgen/rxd_sync_reg1 [21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [22]),
        .Q(\rxgen/rxd_sync_reg1 [22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [23]),
        .Q(\rxgen/rxd_sync_reg1 [23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [24]),
        .Q(\rxgen/rxd_sync_reg1 [24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [25]),
        .Q(\rxgen/rxd_sync_reg1 [25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [26]),
        .Q(\rxgen/rxd_sync_reg1 [26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [27]),
        .Q(\rxgen/rxd_sync_reg1 [27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [28]),
        .Q(\rxgen/rxd_sync_reg1 [28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [29]),
        .Q(\rxgen/rxd_sync_reg1 [29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [2]),
        .Q(\rxgen/rxd_sync_reg1 [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [30]),
        .Q(\rxgen/rxd_sync_reg1 [30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [31]),
        .Q(\rxgen/rxd_sync_reg1 [31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [32]),
        .Q(\rxgen/rxd_sync_reg1 [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [33]),
        .Q(\rxgen/rxd_sync_reg1 [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [34]),
        .Q(\rxgen/rxd_sync_reg1 [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [35]),
        .Q(\rxgen/rxd_sync_reg1 [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [36]),
        .Q(\rxgen/rxd_sync_reg1 [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [37]),
        .Q(\rxgen/rxd_sync_reg1 [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [38]),
        .Q(\rxgen/rxd_sync_reg1 [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [39]),
        .Q(\rxgen/rxd_sync_reg1 [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [3]),
        .Q(\rxgen/rxd_sync_reg1 [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [40]),
        .Q(\rxgen/rxd_sync_reg1 [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [41]),
        .Q(\rxgen/rxd_sync_reg1 [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [42]),
        .Q(\rxgen/rxd_sync_reg1 [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [43]),
        .Q(\rxgen/rxd_sync_reg1 [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [44]),
        .Q(\rxgen/rxd_sync_reg1 [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [45]),
        .Q(\rxgen/rxd_sync_reg1 [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [46]),
        .Q(\rxgen/rxd_sync_reg1 [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [47]),
        .Q(\rxgen/rxd_sync_reg1 [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [48]),
        .Q(\rxgen/rxd_sync_reg1 [48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [49]),
        .Q(\rxgen/rxd_sync_reg1 [49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [4]),
        .Q(\rxgen/rxd_sync_reg1 [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [50]),
        .Q(\rxgen/rxd_sync_reg1 [50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [51]),
        .Q(\rxgen/rxd_sync_reg1 [51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [52]),
        .Q(\rxgen/rxd_sync_reg1 [52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [53]),
        .Q(\rxgen/rxd_sync_reg1 [53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [54]),
        .Q(\rxgen/rxd_sync_reg1 [54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [55]),
        .Q(\rxgen/rxd_sync_reg1 [55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [56]),
        .Q(\rxgen/rxd_sync_reg1__0 [56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [57]),
        .Q(\rxgen/rxd_sync_reg1__0 [57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [58]),
        .Q(\rxgen/rxd_sync_reg1__0 [58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [59]),
        .Q(\rxgen/rxd_sync_reg1__0 [59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [5]),
        .Q(\rxgen/rxd_sync_reg1 [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [60]),
        .Q(\rxgen/rxd_sync_reg1__0 [60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [61]),
        .Q(\rxgen/rxd_sync_reg1__0 [61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [62]),
        .Q(\rxgen/rxd_sync_reg1__0 [62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [63]),
        .Q(\rxgen/rxd_sync_reg1__0 [63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [6]),
        .Q(\rxgen/rxd_sync_reg1 [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [7]),
        .Q(\rxgen/rxd_sync_reg1 [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [8]),
        .Q(\rxgen/rxd_sync_reg1 [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg1_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync [9]),
        .Q(\rxgen/rxd_sync_reg1 [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [0]),
        .Q(\rxgen/rxd_sync_reg2 [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [10]),
        .Q(\rxgen/rxd_sync_reg2 [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [11]),
        .Q(\rxgen/rxd_sync_reg2 [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [12]),
        .Q(\rxgen/rxd_sync_reg2 [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [13]),
        .Q(\rxgen/rxd_sync_reg2 [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [14]),
        .Q(\rxgen/rxd_sync_reg2 [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [15]),
        .Q(\rxgen/rxd_sync_reg2 [15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [16]),
        .Q(\rxgen/rxd_sync_reg2 [16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [17]),
        .Q(\rxgen/rxd_sync_reg2 [17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [18]),
        .Q(\rxgen/rxd_sync_reg2 [18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [19]),
        .Q(\rxgen/rxd_sync_reg2 [19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [1]),
        .Q(\rxgen/rxd_sync_reg2 [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [20]),
        .Q(\rxgen/rxd_sync_reg2 [20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [21]),
        .Q(\rxgen/rxd_sync_reg2 [21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [22]),
        .Q(\rxgen/rxd_sync_reg2 [22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [23]),
        .Q(\rxgen/rxd_sync_reg2 [23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [24]),
        .Q(\rxgen/rxd_sync_reg2 [24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [25]),
        .Q(\rxgen/rxd_sync_reg2 [25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [26]),
        .Q(\rxgen/rxd_sync_reg2 [26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [27]),
        .Q(\rxgen/rxd_sync_reg2 [27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [28]),
        .Q(\rxgen/rxd_sync_reg2 [28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [29]),
        .Q(\rxgen/rxd_sync_reg2 [29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [2]),
        .Q(\rxgen/rxd_sync_reg2 [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [30]),
        .Q(\rxgen/rxd_sync_reg2 [30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [31]),
        .Q(\rxgen/rxd_sync_reg2 [31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [32]),
        .Q(\rxgen/rxd_sync_reg2 [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [33]),
        .Q(\rxgen/rxd_sync_reg2 [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [34]),
        .Q(\rxgen/rxd_sync_reg2 [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [35]),
        .Q(\rxgen/rxd_sync_reg2 [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [36]),
        .Q(\rxgen/rxd_sync_reg2 [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [37]),
        .Q(\rxgen/rxd_sync_reg2 [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [38]),
        .Q(\rxgen/rxd_sync_reg2 [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [39]),
        .Q(\rxgen/rxd_sync_reg2 [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [3]),
        .Q(\rxgen/rxd_sync_reg2 [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [40]),
        .Q(\rxgen/rxd_sync_reg2 [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [41]),
        .Q(\rxgen/rxd_sync_reg2 [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [42]),
        .Q(\rxgen/rxd_sync_reg2 [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [43]),
        .Q(\rxgen/rxd_sync_reg2 [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [44]),
        .Q(\rxgen/rxd_sync_reg2 [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [45]),
        .Q(\rxgen/rxd_sync_reg2 [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [46]),
        .Q(\rxgen/rxd_sync_reg2 [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [47]),
        .Q(\rxgen/rxd_sync_reg2 [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [48]),
        .Q(\rxgen/rxd_sync_reg2 [48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [49]),
        .Q(\rxgen/rxd_sync_reg2 [49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [4]),
        .Q(\rxgen/rxd_sync_reg2 [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [50]),
        .Q(\rxgen/rxd_sync_reg2 [50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [51]),
        .Q(\rxgen/rxd_sync_reg2 [51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [52]),
        .Q(\rxgen/rxd_sync_reg2 [52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [53]),
        .Q(\rxgen/rxd_sync_reg2 [53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [54]),
        .Q(\rxgen/rxd_sync_reg2 [54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [55]),
        .Q(\rxgen/rxd_sync_reg2 [55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1__0 [56]),
        .Q(\rxgen/rxd_sync_reg2 [56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1__0 [57]),
        .Q(\rxgen/rxd_sync_reg2 [57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1__0 [58]),
        .Q(\rxgen/rxd_sync_reg2 [58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1__0 [59]),
        .Q(\rxgen/rxd_sync_reg2 [59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [5]),
        .Q(\rxgen/rxd_sync_reg2 [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1__0 [60]),
        .Q(\rxgen/rxd_sync_reg2 [60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1__0 [61]),
        .Q(\rxgen/rxd_sync_reg2 [61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1__0 [62]),
        .Q(\rxgen/rxd_sync_reg2 [62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1__0 [63]),
        .Q(\rxgen/rxd_sync_reg2 [63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [6]),
        .Q(\rxgen/rxd_sync_reg2 [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [7]),
        .Q(\rxgen/rxd_sync_reg2 [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [8]),
        .Q(\rxgen/rxd_sync_reg2 [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg2_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg1 [9]),
        .Q(\rxgen/rxd_sync_reg2 [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [0]),
        .Q(\rxgen/rxd_sync_reg3 [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [10]),
        .Q(\rxgen/rxd_sync_reg3 [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [11]),
        .Q(\rxgen/rxd_sync_reg3 [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [12]),
        .Q(\rxgen/rxd_sync_reg3 [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [13]),
        .Q(\rxgen/rxd_sync_reg3 [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [14]),
        .Q(\rxgen/rxd_sync_reg3 [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [15]),
        .Q(\rxgen/rxd_sync_reg3 [15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [16]),
        .Q(\rxgen/rxd_sync_reg3 [16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [17]),
        .Q(\rxgen/rxd_sync_reg3 [17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [18]),
        .Q(\rxgen/rxd_sync_reg3 [18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [19]),
        .Q(\rxgen/rxd_sync_reg3 [19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [1]),
        .Q(\rxgen/rxd_sync_reg3 [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [20]),
        .Q(\rxgen/rxd_sync_reg3 [20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [21]),
        .Q(\rxgen/rxd_sync_reg3 [21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [22]),
        .Q(\rxgen/rxd_sync_reg3 [22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [23]),
        .Q(\rxgen/rxd_sync_reg3 [23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [24]),
        .Q(\rxgen/rxd_sync_reg3 [24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [25]),
        .Q(\rxgen/rxd_sync_reg3 [25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [26]),
        .Q(\rxgen/rxd_sync_reg3 [26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [27]),
        .Q(\rxgen/rxd_sync_reg3 [27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [28]),
        .Q(\rxgen/rxd_sync_reg3 [28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [29]),
        .Q(\rxgen/rxd_sync_reg3 [29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [2]),
        .Q(\rxgen/rxd_sync_reg3 [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [30]),
        .Q(\rxgen/rxd_sync_reg3 [30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [31]),
        .Q(\rxgen/rxd_sync_reg3 [31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [32]),
        .Q(\rxgen/rxd_sync_reg3 [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [33]),
        .Q(\rxgen/rxd_sync_reg3 [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [34]),
        .Q(\rxgen/rxd_sync_reg3 [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [35]),
        .Q(\rxgen/rxd_sync_reg3 [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [36]),
        .Q(\rxgen/rxd_sync_reg3 [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [37]),
        .Q(\rxgen/rxd_sync_reg3 [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [38]),
        .Q(\rxgen/rxd_sync_reg3 [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [39]),
        .Q(\rxgen/rxd_sync_reg3 [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [3]),
        .Q(\rxgen/rxd_sync_reg3 [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [40]),
        .Q(\rxgen/rxd_sync_reg3 [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [41]),
        .Q(\rxgen/rxd_sync_reg3 [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [42]),
        .Q(\rxgen/rxd_sync_reg3 [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [43]),
        .Q(\rxgen/rxd_sync_reg3 [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [44]),
        .Q(\rxgen/rxd_sync_reg3 [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [45]),
        .Q(\rxgen/rxd_sync_reg3 [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [46]),
        .Q(\rxgen/rxd_sync_reg3 [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [47]),
        .Q(\rxgen/rxd_sync_reg3 [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [48]),
        .Q(\rxgen/rxd_sync_reg3 [48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [49]),
        .Q(\rxgen/rxd_sync_reg3 [49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [4]),
        .Q(\rxgen/rxd_sync_reg3 [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [50]),
        .Q(\rxgen/rxd_sync_reg3 [50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [51]),
        .Q(\rxgen/rxd_sync_reg3 [51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [52]),
        .Q(\rxgen/rxd_sync_reg3 [52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [53]),
        .Q(\rxgen/rxd_sync_reg3 [53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [54]),
        .Q(\rxgen/rxd_sync_reg3 [54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [55]),
        .Q(\rxgen/rxd_sync_reg3 [55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [56]),
        .Q(\rxgen/rxd_sync_reg3 [56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [57]),
        .Q(\rxgen/rxd_sync_reg3 [57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [58]),
        .Q(\rxgen/rxd_sync_reg3 [58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [59]),
        .Q(\rxgen/rxd_sync_reg3 [59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [5]),
        .Q(\rxgen/rxd_sync_reg3 [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [60]),
        .Q(\rxgen/rxd_sync_reg3 [60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [61]),
        .Q(\rxgen/rxd_sync_reg3 [61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [62]),
        .Q(\rxgen/rxd_sync_reg3 [62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [63]),
        .Q(\rxgen/rxd_sync_reg3 [63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [6]),
        .Q(\rxgen/rxd_sync_reg3 [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [7]),
        .Q(\rxgen/rxd_sync_reg3 [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [8]),
        .Q(\rxgen/rxd_sync_reg3 [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/rxd_sync_reg3_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_sync_reg2 [9]),
        .Q(\rxgen/rxd_sync_reg3 [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/start_code_found_reg_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/start_code_found ),
        .Q(\n_0_rxgen/start_code_found_reg_reg ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/ifg_lower_ok_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/ifg_lower_ok0 ),
        .Q(\rxgen/synchronise/ifg_lower_ok ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/ifg_upper_ok_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/ifg_upper_ok0 ),
        .Q(\rxgen/synchronise/ifg_upper_ok ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/mux_control_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_synchronise/mux_control_i_1 ),
        .Q(\rxgen/mux_control ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxc_out[0]_i_1 
       (.I0(\rxgen/rxc_reg3 [4]),
        .I1(\rxgen/rxc_reg2 [0]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxc_out[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxc_out[1]_i_1 
       (.I0(\rxgen/rxc_reg3 [5]),
        .I1(\rxgen/rxc_reg2 [1]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxc_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxc_out[2]_i_1 
       (.I0(\rxgen/rxc_reg3 [6]),
        .I1(\rxgen/rxc_reg2 [2]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxc_out[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxc_out[3]_i_1 
       (.I0(\rxgen/rxc_reg3 [7]),
        .I1(\rxgen/rxc_reg2 [3]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxc_out[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxc_out[4]_i_1 
       (.I0(\rxgen/rxc_reg2 [0]),
        .I1(\rxgen/rxc_reg2 [4]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxc_out[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxc_out[5]_i_1 
       (.I0(\rxgen/rxc_reg2 [1]),
        .I1(\rxgen/rxc_reg2 [5]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxc_out[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxc_out[6]_i_1 
       (.I0(\rxgen/rxc_reg2 [2]),
        .I1(\rxgen/rxc_reg2 [6]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxc_out[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxc_out[7]_i_1 
       (.I0(\rxgen/rxc_reg2 [3]),
        .I1(\rxgen/rxc_reg2 [7]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxc_out[7]_i_1 ));
FDSE \rxgen/synchronise/rxc_out_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_out[0]_i_1 ),
        .Q(\rxgen/rxc_sync [0]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_out_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_out[1]_i_1 ),
        .Q(\rxgen/rxc_sync [1]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_out_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_out[2]_i_1 ),
        .Q(\rxgen/rxc_sync [2]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_out_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_out[3]_i_1 ),
        .Q(\rxgen/rxc_sync [3]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_out_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_out[4]_i_1 ),
        .Q(\rxgen/rxc_sync [4]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_out_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_out[5]_i_1 ),
        .Q(\rxgen/rxc_sync [5]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_out_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_out[6]_i_1 ),
        .Q(\rxgen/rxc_sync [6]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_out_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_out[7]_i_1 ),
        .Q(\rxgen/rxc_sync [7]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg1_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxc[0]),
        .Q(\n_0_rxgen/synchronise/rxc_reg1_reg[0] ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg1_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxc[1]),
        .Q(\n_0_rxgen/synchronise/rxc_reg1_reg[1] ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg1_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxc[2]),
        .Q(\n_0_rxgen/synchronise/rxc_reg1_reg[2] ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg1_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxc[3]),
        .Q(\n_0_rxgen/synchronise/rxc_reg1_reg[3] ),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg1_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxc[4]),
        .Q(\rxgen/synchronise/A [4]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg1_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxc[5]),
        .Q(\rxgen/synchronise/A [5]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg1_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxc[6]),
        .Q(\rxgen/synchronise/A [6]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg1_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxc[7]),
        .Q(\rxgen/synchronise/A [7]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg2_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_reg1_reg[0] ),
        .Q(\rxgen/rxc_reg2 [0]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg2_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_reg1_reg[1] ),
        .Q(\rxgen/rxc_reg2 [1]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg2_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_reg1_reg[2] ),
        .Q(\rxgen/rxc_reg2 [2]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg2_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxc_reg1_reg[3] ),
        .Q(\rxgen/rxc_reg2 [3]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg2_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/A [4]),
        .Q(\rxgen/rxc_reg2 [4]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg2_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/A [5]),
        .Q(\rxgen/rxc_reg2 [5]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg2_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/A [6]),
        .Q(\rxgen/rxc_reg2 [6]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg2_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/A [7]),
        .Q(\rxgen/rxc_reg2 [7]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg3_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_reg2 [4]),
        .Q(\rxgen/rxc_reg3 [4]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg3_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_reg2 [5]),
        .Q(\rxgen/rxc_reg3 [5]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg3_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_reg2 [6]),
        .Q(\rxgen/rxc_reg3 [6]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
FDSE \rxgen/synchronise/rxc_reg3_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxc_reg2 [7]),
        .Q(\rxgen/rxc_reg3 [7]),
        .S(\n_0_sync_rx_reset_i/reset_out_reg ));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[0]_i_1 
       (.I0(\rxgen/rxd_reg3 [32]),
        .I1(\rxgen/rxd_reg2 [0]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[10]_i_1 
       (.I0(\rxgen/rxd_reg3 [42]),
        .I1(\rxgen/rxd_reg2 [10]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[11]_i_1 
       (.I0(\rxgen/rxd_reg3 [43]),
        .I1(\rxgen/rxd_reg2 [11]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[12]_i_1 
       (.I0(\rxgen/rxd_reg3 [44]),
        .I1(\rxgen/rxd_reg2 [12]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[13]_i_1 
       (.I0(\rxgen/rxd_reg3 [45]),
        .I1(\rxgen/rxd_reg2 [13]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[14]_i_1 
       (.I0(\rxgen/rxd_reg3 [46]),
        .I1(\rxgen/rxd_reg2 [14]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[15]_i_1 
       (.I0(\rxgen/rxd_reg3 [47]),
        .I1(\rxgen/rxd_reg2 [15]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[16]_i_1 
       (.I0(\rxgen/rxd_reg3 [48]),
        .I1(\rxgen/rxd_reg2 [16]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[17]_i_1 
       (.I0(\rxgen/rxd_reg3 [49]),
        .I1(\rxgen/rxd_reg2 [17]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[17]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[18]_i_1 
       (.I0(\rxgen/rxd_reg3 [50]),
        .I1(\rxgen/rxd_reg2 [18]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[18]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[19]_i_1 
       (.I0(\rxgen/rxd_reg3 [51]),
        .I1(\rxgen/rxd_reg2 [19]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[19]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[1]_i_1 
       (.I0(\rxgen/rxd_reg3 [33]),
        .I1(\rxgen/rxd_reg2 [1]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[20]_i_1 
       (.I0(\rxgen/rxd_reg3 [52]),
        .I1(\rxgen/rxd_reg2 [20]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[20]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[21]_i_1 
       (.I0(\rxgen/rxd_reg3 [53]),
        .I1(\rxgen/rxd_reg2 [21]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[21]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[22]_i_1 
       (.I0(\rxgen/rxd_reg3 [54]),
        .I1(\rxgen/rxd_reg2 [22]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[22]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[23]_i_1 
       (.I0(\rxgen/rxd_reg3 [55]),
        .I1(\rxgen/rxd_reg2 [23]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[23]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[24]_i_1 
       (.I0(\rxgen/rxd_reg3 [56]),
        .I1(\rxgen/rxd_reg2 [24]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[24]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[25]_i_1 
       (.I0(\rxgen/rxd_reg3 [57]),
        .I1(\rxgen/rxd_reg2 [25]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[25]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[26]_i_1 
       (.I0(\rxgen/rxd_reg3 [58]),
        .I1(\rxgen/rxd_reg2 [26]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[26]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[27]_i_1 
       (.I0(\rxgen/rxd_reg3 [59]),
        .I1(\rxgen/rxd_reg2 [27]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[27]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[28]_i_1 
       (.I0(\rxgen/rxd_reg3 [60]),
        .I1(\rxgen/rxd_reg2 [28]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[28]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[29]_i_1 
       (.I0(\rxgen/rxd_reg3 [61]),
        .I1(\rxgen/rxd_reg2 [29]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[29]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[2]_i_1 
       (.I0(\rxgen/rxd_reg3 [34]),
        .I1(\rxgen/rxd_reg2 [2]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[30]_i_1 
       (.I0(\rxgen/rxd_reg3 [62]),
        .I1(\rxgen/rxd_reg2 [30]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[30]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[31]_i_1 
       (.I0(\rxgen/rxd_reg3 [63]),
        .I1(\rxgen/rxd_reg2 [31]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[32]_i_1 
       (.I0(\rxgen/rxd_reg2 [0]),
        .I1(\rxgen/rxd_reg2 [32]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[32]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[33]_i_1 
       (.I0(\rxgen/rxd_reg2 [1]),
        .I1(\rxgen/rxd_reg2 [33]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[33]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[34]_i_1 
       (.I0(\rxgen/rxd_reg2 [2]),
        .I1(\rxgen/rxd_reg2 [34]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[34]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[35]_i_1 
       (.I0(\rxgen/rxd_reg2 [3]),
        .I1(\rxgen/rxd_reg2 [35]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[35]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[36]_i_1 
       (.I0(\rxgen/rxd_reg2 [4]),
        .I1(\rxgen/rxd_reg2 [36]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[36]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[37]_i_1 
       (.I0(\rxgen/rxd_reg2 [5]),
        .I1(\rxgen/rxd_reg2 [37]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[37]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[38]_i_1 
       (.I0(\rxgen/rxd_reg2 [6]),
        .I1(\rxgen/rxd_reg2 [38]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[38]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[39]_i_1 
       (.I0(\rxgen/rxd_reg2 [7]),
        .I1(\rxgen/rxd_reg2 [39]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[39]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[3]_i_1 
       (.I0(\rxgen/rxd_reg3 [35]),
        .I1(\rxgen/rxd_reg2 [3]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[40]_i_1 
       (.I0(\rxgen/rxd_reg2 [8]),
        .I1(\rxgen/rxd_reg2 [40]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[40]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[41]_i_1 
       (.I0(\rxgen/rxd_reg2 [9]),
        .I1(\rxgen/rxd_reg2 [41]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[41]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[42]_i_1 
       (.I0(\rxgen/rxd_reg2 [10]),
        .I1(\rxgen/rxd_reg2 [42]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[42]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[43]_i_1 
       (.I0(\rxgen/rxd_reg2 [11]),
        .I1(\rxgen/rxd_reg2 [43]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[43]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[44]_i_1 
       (.I0(\rxgen/rxd_reg2 [12]),
        .I1(\rxgen/rxd_reg2 [44]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[44]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[45]_i_1 
       (.I0(\rxgen/rxd_reg2 [13]),
        .I1(\rxgen/rxd_reg2 [45]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[45]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[46]_i_1 
       (.I0(\rxgen/rxd_reg2 [14]),
        .I1(\rxgen/rxd_reg2 [46]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[46]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[47]_i_1 
       (.I0(\rxgen/rxd_reg2 [15]),
        .I1(\rxgen/rxd_reg2 [47]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[47]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[48]_i_1 
       (.I0(\rxgen/rxd_reg2 [16]),
        .I1(\rxgen/rxd_reg2 [48]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[48]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[49]_i_1 
       (.I0(\rxgen/rxd_reg2 [17]),
        .I1(\rxgen/rxd_reg2 [49]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[49]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[4]_i_1 
       (.I0(\rxgen/rxd_reg3 [36]),
        .I1(\rxgen/rxd_reg2 [4]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[50]_i_1 
       (.I0(\rxgen/rxd_reg2 [18]),
        .I1(\rxgen/rxd_reg2 [50]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[50]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[51]_i_1 
       (.I0(\rxgen/rxd_reg2 [19]),
        .I1(\rxgen/rxd_reg2 [51]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[51]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[52]_i_1 
       (.I0(\rxgen/rxd_reg2 [20]),
        .I1(\rxgen/rxd_reg2 [52]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[52]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[53]_i_1 
       (.I0(\rxgen/rxd_reg2 [21]),
        .I1(\rxgen/rxd_reg2 [53]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[53]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[54]_i_1 
       (.I0(\rxgen/rxd_reg2 [22]),
        .I1(\rxgen/rxd_reg2 [54]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[54]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[55]_i_1 
       (.I0(\rxgen/rxd_reg2 [23]),
        .I1(\rxgen/rxd_reg2 [55]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[55]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[56]_i_1 
       (.I0(\rxgen/rxd_reg2 [24]),
        .I1(\rxgen/rxd_reg2 [56]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[56]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[57]_i_1 
       (.I0(\rxgen/rxd_reg2 [25]),
        .I1(\rxgen/rxd_reg2 [57]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[57]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[58]_i_1 
       (.I0(\rxgen/rxd_reg2 [26]),
        .I1(\rxgen/rxd_reg2 [58]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[58]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[59]_i_1 
       (.I0(\rxgen/rxd_reg2 [27]),
        .I1(\rxgen/rxd_reg2 [59]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[59]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[5]_i_1 
       (.I0(\rxgen/rxd_reg3 [37]),
        .I1(\rxgen/rxd_reg2 [5]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[60]_i_1 
       (.I0(\rxgen/rxd_reg2 [28]),
        .I1(\rxgen/rxd_reg2 [60]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[60]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[61]_i_1 
       (.I0(\rxgen/rxd_reg2 [29]),
        .I1(\rxgen/rxd_reg2 [61]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[61]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[62]_i_1 
       (.I0(\rxgen/rxd_reg2 [30]),
        .I1(\rxgen/rxd_reg2 [62]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[62]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[63]_i_1 
       (.I0(\rxgen/rxd_reg2 [31]),
        .I1(\rxgen/rxd_reg2 [63]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[63]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[6]_i_1 
       (.I0(\rxgen/rxd_reg3 [38]),
        .I1(\rxgen/rxd_reg2 [6]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[7]_i_1 
       (.I0(\rxgen/rxd_reg3 [39]),
        .I1(\rxgen/rxd_reg2 [7]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[8]_i_1 
       (.I0(\rxgen/rxd_reg3 [40]),
        .I1(\rxgen/rxd_reg2 [8]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \rxgen/synchronise/rxd_out[9]_i_1 
       (.I0(\rxgen/rxd_reg3 [41]),
        .I1(\rxgen/rxd_reg2 [9]),
        .I2(\rxgen/mux_control ),
        .O(\n_0_rxgen/synchronise/rxd_out[9]_i_1 ));
FDRE \rxgen/synchronise/rxd_out_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[0]_i_1 ),
        .Q(\rxgen/rxd_sync [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[10]_i_1 ),
        .Q(\rxgen/rxd_sync [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[11]_i_1 ),
        .Q(\rxgen/rxd_sync [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[12]_i_1 ),
        .Q(\rxgen/rxd_sync [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[13]_i_1 ),
        .Q(\rxgen/rxd_sync [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[14]_i_1 ),
        .Q(\rxgen/rxd_sync [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[15]_i_1 ),
        .Q(\rxgen/rxd_sync [15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[16]_i_1 ),
        .Q(\rxgen/rxd_sync [16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[17]_i_1 ),
        .Q(\rxgen/rxd_sync [17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[18]_i_1 ),
        .Q(\rxgen/rxd_sync [18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[19]_i_1 ),
        .Q(\rxgen/rxd_sync [19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[1]_i_1 ),
        .Q(\rxgen/rxd_sync [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[20]_i_1 ),
        .Q(\rxgen/rxd_sync [20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[21]_i_1 ),
        .Q(\rxgen/rxd_sync [21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[22]_i_1 ),
        .Q(\rxgen/rxd_sync [22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[23]_i_1 ),
        .Q(\rxgen/rxd_sync [23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[24]_i_1 ),
        .Q(\rxgen/rxd_sync [24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[25]_i_1 ),
        .Q(\rxgen/rxd_sync [25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[26]_i_1 ),
        .Q(\rxgen/rxd_sync [26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[27]_i_1 ),
        .Q(\rxgen/rxd_sync [27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[28]_i_1 ),
        .Q(\rxgen/rxd_sync [28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[29]_i_1 ),
        .Q(\rxgen/rxd_sync [29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[2]_i_1 ),
        .Q(\rxgen/rxd_sync [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[30]_i_1 ),
        .Q(\rxgen/rxd_sync [30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[31]_i_1 ),
        .Q(\rxgen/rxd_sync [31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[32]_i_1 ),
        .Q(\rxgen/rxd_sync [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[33]_i_1 ),
        .Q(\rxgen/rxd_sync [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[34]_i_1 ),
        .Q(\rxgen/rxd_sync [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[35]_i_1 ),
        .Q(\rxgen/rxd_sync [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[36]_i_1 ),
        .Q(\rxgen/rxd_sync [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[37]_i_1 ),
        .Q(\rxgen/rxd_sync [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[38]_i_1 ),
        .Q(\rxgen/rxd_sync [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[39]_i_1 ),
        .Q(\rxgen/rxd_sync [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[3]_i_1 ),
        .Q(\rxgen/rxd_sync [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[40]_i_1 ),
        .Q(\rxgen/rxd_sync [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[41]_i_1 ),
        .Q(\rxgen/rxd_sync [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[42]_i_1 ),
        .Q(\rxgen/rxd_sync [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[43]_i_1 ),
        .Q(\rxgen/rxd_sync [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[44]_i_1 ),
        .Q(\rxgen/rxd_sync [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[45]_i_1 ),
        .Q(\rxgen/rxd_sync [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[46]_i_1 ),
        .Q(\rxgen/rxd_sync [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[47]_i_1 ),
        .Q(\rxgen/rxd_sync [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[48]_i_1 ),
        .Q(\rxgen/rxd_sync [48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[49]_i_1 ),
        .Q(\rxgen/rxd_sync [49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[4]_i_1 ),
        .Q(\rxgen/rxd_sync [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[50]_i_1 ),
        .Q(\rxgen/rxd_sync [50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[51]_i_1 ),
        .Q(\rxgen/rxd_sync [51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[52]_i_1 ),
        .Q(\rxgen/rxd_sync [52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[53]_i_1 ),
        .Q(\rxgen/rxd_sync [53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[54]_i_1 ),
        .Q(\rxgen/rxd_sync [54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[55]_i_1 ),
        .Q(\rxgen/rxd_sync [55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[56]_i_1 ),
        .Q(\rxgen/rxd_sync [56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[57]_i_1 ),
        .Q(\rxgen/rxd_sync [57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[58]_i_1 ),
        .Q(\rxgen/rxd_sync [58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[59]_i_1 ),
        .Q(\rxgen/rxd_sync [59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[5]_i_1 ),
        .Q(\rxgen/rxd_sync [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[60]_i_1 ),
        .Q(\rxgen/rxd_sync [60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[61]_i_1 ),
        .Q(\rxgen/rxd_sync [61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[62]_i_1 ),
        .Q(\rxgen/rxd_sync [62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[63]_i_1 ),
        .Q(\rxgen/rxd_sync [63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[6]_i_1 ),
        .Q(\rxgen/rxd_sync [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[7]_i_1 ),
        .Q(\rxgen/rxd_sync [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[8]_i_1 ),
        .Q(\rxgen/rxd_sync [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_out_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/synchronise/rxd_out[9]_i_1 ),
        .Q(\rxgen/rxd_sync [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[0]),
        .Q(\rxgen/synchronise/rxd_reg1 [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[10]),
        .Q(\rxgen/synchronise/rxd_reg1 [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[11]),
        .Q(\rxgen/synchronise/rxd_reg1 [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[12]),
        .Q(\rxgen/synchronise/rxd_reg1 [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[13]),
        .Q(\rxgen/synchronise/rxd_reg1 [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[14]),
        .Q(\rxgen/synchronise/rxd_reg1 [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[15]),
        .Q(\rxgen/synchronise/rxd_reg1 [15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[16]),
        .Q(\rxgen/synchronise/rxd_reg1 [16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[17]),
        .Q(\rxgen/synchronise/rxd_reg1 [17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[18]),
        .Q(\rxgen/synchronise/rxd_reg1 [18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[19]),
        .Q(\rxgen/synchronise/rxd_reg1 [19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[1]),
        .Q(\rxgen/synchronise/rxd_reg1 [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[20]),
        .Q(\rxgen/synchronise/rxd_reg1 [20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[21]),
        .Q(\rxgen/synchronise/rxd_reg1 [21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[22]),
        .Q(\rxgen/synchronise/rxd_reg1 [22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[23]),
        .Q(\rxgen/synchronise/rxd_reg1 [23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[24]),
        .Q(\rxgen/synchronise/rxd_reg1 [24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[25]),
        .Q(\rxgen/synchronise/rxd_reg1 [25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[26]),
        .Q(\rxgen/synchronise/rxd_reg1 [26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[27]),
        .Q(\rxgen/synchronise/rxd_reg1 [27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[28]),
        .Q(\rxgen/synchronise/rxd_reg1 [28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[29]),
        .Q(\rxgen/synchronise/rxd_reg1 [29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[2]),
        .Q(\rxgen/synchronise/rxd_reg1 [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[30]),
        .Q(\rxgen/synchronise/rxd_reg1 [30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[31]),
        .Q(\rxgen/synchronise/rxd_reg1 [31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[32]),
        .Q(\rxgen/synchronise/rxd_reg1 [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[33]),
        .Q(\rxgen/synchronise/rxd_reg1 [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[34]),
        .Q(\rxgen/synchronise/rxd_reg1 [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[35]),
        .Q(\rxgen/synchronise/rxd_reg1 [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[36]),
        .Q(\rxgen/synchronise/rxd_reg1 [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[37]),
        .Q(\rxgen/synchronise/rxd_reg1 [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[38]),
        .Q(\rxgen/synchronise/rxd_reg1 [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[39]),
        .Q(\rxgen/synchronise/rxd_reg1 [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[3]),
        .Q(\rxgen/synchronise/rxd_reg1 [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[40]),
        .Q(\rxgen/synchronise/rxd_reg1 [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[41]),
        .Q(\rxgen/synchronise/rxd_reg1 [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[42]),
        .Q(\rxgen/synchronise/rxd_reg1 [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[43]),
        .Q(\rxgen/synchronise/rxd_reg1 [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[44]),
        .Q(\rxgen/synchronise/rxd_reg1 [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[45]),
        .Q(\rxgen/synchronise/rxd_reg1 [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[46]),
        .Q(\rxgen/synchronise/rxd_reg1 [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[47]),
        .Q(\rxgen/synchronise/rxd_reg1 [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[48]),
        .Q(\rxgen/synchronise/rxd_reg1 [48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[49]),
        .Q(\rxgen/synchronise/rxd_reg1 [49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[4]),
        .Q(\rxgen/synchronise/rxd_reg1 [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[50]),
        .Q(\rxgen/synchronise/rxd_reg1 [50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[51]),
        .Q(\rxgen/synchronise/rxd_reg1 [51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[52]),
        .Q(\rxgen/synchronise/rxd_reg1 [52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[53]),
        .Q(\rxgen/synchronise/rxd_reg1 [53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[54]),
        .Q(\rxgen/synchronise/rxd_reg1 [54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[55]),
        .Q(\rxgen/synchronise/rxd_reg1 [55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[56]),
        .Q(\rxgen/synchronise/rxd_reg1 [56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[57]),
        .Q(\rxgen/synchronise/rxd_reg1 [57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[58]),
        .Q(\rxgen/synchronise/rxd_reg1 [58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[59]),
        .Q(\rxgen/synchronise/rxd_reg1 [59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[5]),
        .Q(\rxgen/synchronise/rxd_reg1 [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[60]),
        .Q(\rxgen/synchronise/rxd_reg1 [60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[61]),
        .Q(\rxgen/synchronise/rxd_reg1 [61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[62]),
        .Q(\rxgen/synchronise/rxd_reg1 [62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[63]),
        .Q(\rxgen/synchronise/rxd_reg1 [63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[6]),
        .Q(\rxgen/synchronise/rxd_reg1 [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[7]),
        .Q(\rxgen/synchronise/rxd_reg1 [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[8]),
        .Q(\rxgen/synchronise/rxd_reg1 [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg1_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(xgmii_rxd[9]),
        .Q(\rxgen/synchronise/rxd_reg1 [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[0] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [0]),
        .Q(\rxgen/rxd_reg2 [0]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[10] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [10]),
        .Q(\rxgen/rxd_reg2 [10]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[11] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [11]),
        .Q(\rxgen/rxd_reg2 [11]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[12] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [12]),
        .Q(\rxgen/rxd_reg2 [12]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[13] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [13]),
        .Q(\rxgen/rxd_reg2 [13]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[14] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [14]),
        .Q(\rxgen/rxd_reg2 [14]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[15] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [15]),
        .Q(\rxgen/rxd_reg2 [15]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[16] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [16]),
        .Q(\rxgen/rxd_reg2 [16]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[17] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [17]),
        .Q(\rxgen/rxd_reg2 [17]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[18] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [18]),
        .Q(\rxgen/rxd_reg2 [18]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[19] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [19]),
        .Q(\rxgen/rxd_reg2 [19]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[1] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [1]),
        .Q(\rxgen/rxd_reg2 [1]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[20] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [20]),
        .Q(\rxgen/rxd_reg2 [20]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[21] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [21]),
        .Q(\rxgen/rxd_reg2 [21]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[22] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [22]),
        .Q(\rxgen/rxd_reg2 [22]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[23] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [23]),
        .Q(\rxgen/rxd_reg2 [23]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[24] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [24]),
        .Q(\rxgen/rxd_reg2 [24]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[25] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [25]),
        .Q(\rxgen/rxd_reg2 [25]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[26] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [26]),
        .Q(\rxgen/rxd_reg2 [26]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[27] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [27]),
        .Q(\rxgen/rxd_reg2 [27]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[28] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [28]),
        .Q(\rxgen/rxd_reg2 [28]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[29] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [29]),
        .Q(\rxgen/rxd_reg2 [29]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[2] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [2]),
        .Q(\rxgen/rxd_reg2 [2]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[30] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [30]),
        .Q(\rxgen/rxd_reg2 [30]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[31] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [31]),
        .Q(\rxgen/rxd_reg2 [31]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [32]),
        .Q(\rxgen/rxd_reg2 [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [33]),
        .Q(\rxgen/rxd_reg2 [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [34]),
        .Q(\rxgen/rxd_reg2 [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [35]),
        .Q(\rxgen/rxd_reg2 [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [36]),
        .Q(\rxgen/rxd_reg2 [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [37]),
        .Q(\rxgen/rxd_reg2 [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [38]),
        .Q(\rxgen/rxd_reg2 [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [39]),
        .Q(\rxgen/rxd_reg2 [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[3] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [3]),
        .Q(\rxgen/rxd_reg2 [3]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [40]),
        .Q(\rxgen/rxd_reg2 [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [41]),
        .Q(\rxgen/rxd_reg2 [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [42]),
        .Q(\rxgen/rxd_reg2 [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [43]),
        .Q(\rxgen/rxd_reg2 [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [44]),
        .Q(\rxgen/rxd_reg2 [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [45]),
        .Q(\rxgen/rxd_reg2 [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [46]),
        .Q(\rxgen/rxd_reg2 [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [47]),
        .Q(\rxgen/rxd_reg2 [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [48]),
        .Q(\rxgen/rxd_reg2 [48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [49]),
        .Q(\rxgen/rxd_reg2 [49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[4] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [4]),
        .Q(\rxgen/rxd_reg2 [4]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [50]),
        .Q(\rxgen/rxd_reg2 [50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [51]),
        .Q(\rxgen/rxd_reg2 [51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [52]),
        .Q(\rxgen/rxd_reg2 [52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [53]),
        .Q(\rxgen/rxd_reg2 [53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [54]),
        .Q(\rxgen/rxd_reg2 [54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [55]),
        .Q(\rxgen/rxd_reg2 [55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [56]),
        .Q(\rxgen/rxd_reg2 [56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [57]),
        .Q(\rxgen/rxd_reg2 [57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [58]),
        .Q(\rxgen/rxd_reg2 [58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [59]),
        .Q(\rxgen/rxd_reg2 [59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [5]),
        .Q(\rxgen/rxd_reg2 [5]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [60]),
        .Q(\rxgen/rxd_reg2 [60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [61]),
        .Q(\rxgen/rxd_reg2 [61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [62]),
        .Q(\rxgen/rxd_reg2 [62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [63]),
        .Q(\rxgen/rxd_reg2 [63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [6]),
        .Q(\rxgen/rxd_reg2 [6]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[7] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [7]),
        .Q(\rxgen/rxd_reg2 [7]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[8] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [8]),
        .Q(\rxgen/rxd_reg2 [8]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg2_reg[9] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/rxd_reg1 [9]),
        .Q(\rxgen/rxd_reg2 [9]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[32] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [32]),
        .Q(\rxgen/rxd_reg3 [32]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[33] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [33]),
        .Q(\rxgen/rxd_reg3 [33]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[34] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [34]),
        .Q(\rxgen/rxd_reg3 [34]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[35] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [35]),
        .Q(\rxgen/rxd_reg3 [35]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[36] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [36]),
        .Q(\rxgen/rxd_reg3 [36]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[37] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [37]),
        .Q(\rxgen/rxd_reg3 [37]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[38] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [38]),
        .Q(\rxgen/rxd_reg3 [38]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[39] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [39]),
        .Q(\rxgen/rxd_reg3 [39]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[40] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [40]),
        .Q(\rxgen/rxd_reg3 [40]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[41] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [41]),
        .Q(\rxgen/rxd_reg3 [41]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[42] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [42]),
        .Q(\rxgen/rxd_reg3 [42]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[43] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [43]),
        .Q(\rxgen/rxd_reg3 [43]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[44] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [44]),
        .Q(\rxgen/rxd_reg3 [44]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[45] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [45]),
        .Q(\rxgen/rxd_reg3 [45]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[46] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [46]),
        .Q(\rxgen/rxd_reg3 [46]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[47] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [47]),
        .Q(\rxgen/rxd_reg3 [47]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[48] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [48]),
        .Q(\rxgen/rxd_reg3 [48]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[49] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [49]),
        .Q(\rxgen/rxd_reg3 [49]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[50] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [50]),
        .Q(\rxgen/rxd_reg3 [50]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[51] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [51]),
        .Q(\rxgen/rxd_reg3 [51]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[52] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [52]),
        .Q(\rxgen/rxd_reg3 [52]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[53] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [53]),
        .Q(\rxgen/rxd_reg3 [53]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[54] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [54]),
        .Q(\rxgen/rxd_reg3 [54]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[55] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [55]),
        .Q(\rxgen/rxd_reg3 [55]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[56] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [56]),
        .Q(\rxgen/rxd_reg3 [56]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[57] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [57]),
        .Q(\rxgen/rxd_reg3 [57]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[58] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [58]),
        .Q(\rxgen/rxd_reg3 [58]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[59] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [59]),
        .Q(\rxgen/rxd_reg3 [59]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[60] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [60]),
        .Q(\rxgen/rxd_reg3 [60]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[61] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [61]),
        .Q(\rxgen/rxd_reg3 [61]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[62] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [62]),
        .Q(\rxgen/rxd_reg3 [62]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/rxd_reg3_reg[63] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/rxd_reg2 [63]),
        .Q(\rxgen/rxd_reg3 [63]),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/start_code_found_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/start_found ),
        .Q(\rxgen/start_code_found ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/start_found_lane4_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/start_found_lane40 ),
        .Q(\rxgen/synchronise/start_found_lane4 ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
FDRE \rxgen/synchronise/start_found_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\rxgen/synchronise/start_found0 ),
        .Q(\rxgen/start_found ),
        .R(\n_0_sync_rx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/type_frame_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/type_frame_pipeline_reg[4]_srl5 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/type_frame_pipeline_reg[4]_srl5 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/type_frame ),
        .Q(\n_0_rxgen/type_frame_pipeline_reg[4]_srl5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/type_frame_pipeline_reg[5] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/type_frame_pipeline_reg[4]_srl5 ),
        .Q(\rxgen/type_frame_pipeline ),
        .R(\<const0> ));
FDRE \rxgen/vlan_enable_held_reg 
       (.C(rx_clk0),
        .CE(\rxgen/frame_start ),
        .D(\rxgen/rx_vlan ),
        .Q(\rxgen/vlan_enable ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/vlan_frame_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/vlan_frame_pipeline_reg[5]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \rxgen/vlan_frame_pipeline_reg[5]_srl6 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(rx_clk0),
        .D(\rxgen/vlan_frame ),
        .Q(\n_0_rxgen/vlan_frame_pipeline_reg[5]_srl6 ));
FDRE #(
    .INIT(1'b0)) 
     \rxgen/vlan_frame_pipeline_reg[6] 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_rxgen/vlan_frame_pipeline_reg[5]_srl6 ),
        .Q(rx_statistics_vector[22]),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \seq_cnt[2]_i_2 
       (.I0(\rsgen/in [0]),
        .I1(\rsgen/detect_link_fail/seq_cnt_reg [0]),
        .O(\n_0_seq_cnt[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \seq_cnt[2]_i_3 
       (.I0(\rsgen/detect_link_fail/seq_upper_mismatch ),
        .I1(\rsgen/detect_link_fail/sm_active ),
        .I2(\rsgen/detect_link_fail/seq_lower_mismatch ),
        .O(\n_0_seq_cnt[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF54FFFF)) 
     \seq_cnt[2]_i_4 
       (.I0(\rsgen/detect_link_fail/seq_cnt_reg [2]),
        .I1(\rsgen/detect_link_fail/seq_lower_reg2 ),
        .I2(\rsgen/detect_link_fail/seq_upper_reg2 ),
        .I3(\rsgen/detect_link_fail/seq_lower_mismatch ),
        .I4(\rsgen/detect_link_fail/sm_active ),
        .I5(\rsgen/detect_link_fail/seq_upper_mismatch ),
        .O(\n_0_seq_cnt[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT3 #(
    .INIT(8'h15)) 
     \seq_cnt_inc[0]_i_1 
       (.I0(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I1(\rsgen/detect_link_fail/seq_upper_reg__0 ),
        .I2(\rsgen/detect_link_fail/seq_lower_reg__0 ),
        .O(\n_0_seq_cnt_inc[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \seq_cnt_inc[1]_i_1 
       (.I0(\rsgen/detect_link_fail/seq_upper_reg__0 ),
        .I1(\rsgen/detect_link_fail/seq_lower_reg__0 ),
        .I2(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_seq_cnt_inc[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT4 #(
    .INIT(16'h007C)) 
     \seq_cnt_rst_val[0]_i_1 
       (.I0(\n_0_seq_cnt_rst_val[0]_i_2 ),
        .I1(\rsgen/detect_link_fail/seq_lower_reg__0 ),
        .I2(\rsgen/detect_link_fail/seq_upper_reg__0 ),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_seq_cnt_rst_val[0]_i_1 ));
LUT4 #(
    .INIT(16'h9009)) 
     \seq_cnt_rst_val[0]_i_2 
       (.I0(\rsgen/seq_type_upper_reg [1]),
        .I1(\rsgen/seq_type_lower_reg [1]),
        .I2(\rsgen/seq_type_upper_reg [0]),
        .I3(\rsgen/seq_type_lower_reg [0]),
        .O(\n_0_seq_cnt_rst_val[0]_i_2 ));
LUT6 #(
    .INIT(64'h0000900900000000)) 
     \seq_cnt_rst_val[1]_i_1 
       (.I0(\rsgen/seq_type_lower_reg [0]),
        .I1(\rsgen/seq_type_upper_reg [0]),
        .I2(\rsgen/seq_type_lower_reg [1]),
        .I3(\rsgen/seq_type_upper_reg [1]),
        .I4(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I5(n_0_seq_upper_mismatch_i_2),
        .O(\n_0_seq_cnt_rst_val[1]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     seq_lower_i_1
       (.I0(\n_0_rsgen/detect_link_fail/stage2_reg ),
        .I1(\n_0_rsgen/detect_link_fail/stage1_reg ),
        .O(\rsgen/detect_link_fail/seq_type_lower1 ));
LUT6 #(
    .INIT(64'h6FF6000000000000)) 
     seq_lower_mismatch_i_1
       (.I0(\rsgen/seq_type_lower_reg [1]),
        .I1(\n_0_rsgen/detect_link_fail/last_seq_type_reg[1] ),
        .I2(\rsgen/seq_type_lower_reg [0]),
        .I3(\n_0_rsgen/detect_link_fail/last_seq_type_reg[0] ),
        .I4(\rsgen/detect_link_fail/sm_active ),
        .I5(\rsgen/detect_link_fail/seq_lower_reg__0 ),
        .O(\rsgen/detect_link_fail/seq_lower_mismatch0 ));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \seq_type[0]_i_1 
       (.I0(\rsgen/detect_link_fail/seq_type_upper [0]),
        .I1(\rsgen/detect_link_fail/seq_upper ),
        .I2(\rsgen/detect_link_fail/seq_type_lower [0]),
        .O(\n_0_seq_type[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \seq_type[1]_i_1 
       (.I0(\rsgen/detect_link_fail/seq_type_upper [1]),
        .I1(\rsgen/detect_link_fail/seq_upper ),
        .I2(\rsgen/detect_link_fail/seq_type_lower [1]),
        .O(\n_0_seq_type[1]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     seq_upper_i_1
       (.I0(\rsgen/detect_link_fail/stage2 ),
        .I1(\rsgen/detect_link_fail/stage1 ),
        .O(\rsgen/detect_link_fail/seq_type_upper1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF6FF60000)) 
     seq_upper_mismatch_i_1
       (.I0(\rsgen/seq_type_upper_reg [1]),
        .I1(\rsgen/seq_type_lower_reg [1]),
        .I2(\rsgen/seq_type_upper_reg [0]),
        .I3(\rsgen/seq_type_lower_reg [0]),
        .I4(n_0_seq_upper_mismatch_i_2),
        .I5(n_0_seq_upper_mismatch_i_3),
        .O(\rsgen/detect_link_fail/seq_upper_mismatch0 ));
LUT2 #(
    .INIT(4'h8)) 
     seq_upper_mismatch_i_2
       (.I0(\rsgen/detect_link_fail/seq_lower_reg__0 ),
        .I1(\rsgen/detect_link_fail/seq_upper_reg__0 ),
        .O(n_0_seq_upper_mismatch_i_2));
LUT6 #(
    .INIT(64'h6FF6000000000000)) 
     seq_upper_mismatch_i_3
       (.I0(\n_0_rsgen/detect_link_fail/last_seq_type_reg[1] ),
        .I1(\rsgen/seq_type_upper_reg [1]),
        .I2(\n_0_rsgen/detect_link_fail/last_seq_type_reg[0] ),
        .I3(\rsgen/seq_type_upper_reg [0]),
        .I4(\rsgen/detect_link_fail/sm_active ),
        .I5(\rsgen/detect_link_fail/seq_upper_reg__0 ),
        .O(n_0_seq_upper_mismatch_i_3));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[0]_i_1 
       (.I0(\txgen/data_in [37]),
        .I1(\txgen/data_in [47]),
        .I2(\txgen/data_in [54]),
        .I3(\txgen/data_in [32]),
        .I4(\n_0_seta[0]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[0]_i_1__0 
       (.I0(\rxgen/data_in [47]),
        .I1(\rxgen/data_in [51]),
        .I2(\rxgen/data_in [34]),
        .I3(\rxgen/data_in [39]),
        .I4(\n_0_seta[0]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[0]_i_2 
       (.I0(\n_0_seta[0]_i_3 ),
        .I1(\txgen/data_in [53]),
        .I2(\txgen/data_in [33]),
        .I3(\n_0_seta[7]_i_3 ),
        .I4(\n_0_seta[0]_i_4 ),
        .I5(\txgen/data_in [51]),
        .O(\n_0_seta[0]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[0]_i_2__0 
       (.I0(\n_0_seta[10]_i_3__0 ),
        .I1(\rxgen/data_in [38]),
        .I2(\rxgen/data_in [57]),
        .I3(\n_0_seta[5]_i_2__0 ),
        .I4(\n_0_seta[10]_i_2__0 ),
        .I5(\rxgen/data_in [33]),
        .O(\n_0_seta[0]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[0]_i_3 
       (.I0(\txgen/data_in [57]),
        .I1(\txgen/data_in [63]),
        .O(\n_0_seta[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[0]_i_4 
       (.I0(\txgen/data_in [39]),
        .I1(\txgen/data_in [34]),
        .O(\n_0_seta[0]_i_4 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[10]_i_1 
       (.I0(\n_0_seta[10]_i_2 ),
        .I1(\n_0_seta[10]_i_3 ),
        .I2(\txgen/data_in [35]),
        .I3(\n_0_seta[10]_i_4 ),
        .I4(\n_0_seta[10]_i_5 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0331_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[10]_i_1__0 
       (.I0(\n_0_seta[10]_i_2__0 ),
        .I1(\n_0_seta[5]_i_3 ),
        .I2(\rxgen/data_in [49]),
        .I3(\n_0_seta[10]_i_3__0 ),
        .I4(\n_0_seta[10]_i_4__0 ),
        .O(\rxgen/calculate_crc/seta_reg0251_out ));
LUT2 #(
    .INIT(4'h6)) 
     \seta[10]_i_2 
       (.I0(\txgen/data_in [54]),
        .I1(\txgen/data_in [32]),
        .O(\n_0_seta[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[10]_i_2__0 
       (.I0(\rxgen/data_in [32]),
        .I1(\rxgen/data_in [54]),
        .O(\n_0_seta[10]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[10]_i_3 
       (.I0(\txgen/data_in [37]),
        .I1(\txgen/data_in [47]),
        .O(\n_0_seta[10]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[10]_i_3__0 
       (.I0(\rxgen/data_in [37]),
        .I1(\rxgen/data_in [63]),
        .O(\n_0_seta[10]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[10]_i_4 
       (.I0(\txgen/data_in [44]),
        .I1(\txgen/data_in [60]),
        .O(\n_0_seta[10]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[10]_i_4__0 
       (.I0(\rxgen/data_in [35]),
        .I1(\rxgen/data_in [58]),
        .I2(\rxgen/data_in [61]),
        .I3(\rxgen/data_in [50]),
        .I4(\rxgen/data_in [34]),
        .I5(\rxgen/data_in [47]),
        .O(\n_0_seta[10]_i_4__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[10]_i_5 
       (.I0(\txgen/data_in [50]),
        .I1(\txgen/data_in [34]),
        .I2(\txgen/data_in [63]),
        .I3(\txgen/data_in [61]),
        .I4(\txgen/data_in [49]),
        .I5(\txgen/data_in [58]),
        .O(\n_0_seta[10]_i_5 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[11]_i_1 
       (.I0(\n_0_seta[11]_i_2 ),
        .I1(\n_0_seta[11]_i_3 ),
        .I2(\txgen/data_in [62]),
        .I3(\n_0_seta[10]_i_3 ),
        .I4(\n_0_seta[11]_i_4 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0336_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[11]_i_1__0 
       (.I0(\n_0_seta[11]_i_2__0 ),
        .I1(\n_0_seta[11]_i_3__0 ),
        .I2(\n_0_seta[11]_i_4__0 ),
        .I3(\n_0_seta[11]_i_5 ),
        .I4(\n_0_seta[11]_i_6 ),
        .O(\rxgen/calculate_crc/seta_reg0256_out ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[11]_i_2 
       (.I0(\txgen/data_in [51]),
        .I1(\txgen/data_in [59]),
        .O(\n_0_seta[11]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \seta[11]_i_2__0 
       (.I0(\rxgen/data_in [43]),
        .I1(\rxgen/data_in [59]),
        .O(\n_0_seta[11]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[11]_i_3 
       (.I0(\txgen/data_in [48]),
        .I1(\txgen/data_in [46]),
        .I2(\txgen/data_in [36]),
        .I3(\txgen/data_in [54]),
        .I4(\txgen/data_in [32]),
        .O(\n_0_seta[11]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[11]_i_3__0 
       (.I0(\rxgen/data_in [48]),
        .I1(\rxgen/data_in [39]),
        .O(\n_0_seta[11]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[11]_i_4 
       (.I0(\n_0_seta[7]_i_3 ),
        .I1(\txgen/data_in [39]),
        .I2(\txgen/data_in [63]),
        .I3(\txgen/data_in [60]),
        .I4(\txgen/data_in [43]),
        .I5(\txgen/data_in [49]),
        .O(\n_0_seta[11]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[11]_i_4__0 
       (.I0(\rxgen/data_in [54]),
        .I1(\rxgen/data_in [32]),
        .I2(\rxgen/data_in [36]),
        .O(\n_0_seta[11]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[11]_i_5 
       (.I0(\rxgen/data_in [47]),
        .I1(\rxgen/data_in [51]),
        .O(\n_0_seta[11]_i_5 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[11]_i_6 
       (.I0(\n_0_seta[8]_i_3 ),
        .I1(\rxgen/data_in [49]),
        .I2(\rxgen/data_in [60]),
        .I3(\rxgen/data_in [38]),
        .I4(\rxgen/data_in [35]),
        .I5(\n_0_seta[10]_i_3__0 ),
        .O(\n_0_seta[11]_i_6 ));
LUT4 #(
    .INIT(16'h6996)) 
     \seta[12]_i_1 
       (.I0(\txgen/data_in [58]),
        .I1(\txgen/data_in [42]),
        .I2(\n_0_seta[11]_i_3 ),
        .I3(\n_0_seta[12]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0340_out ));
LUT4 #(
    .INIT(16'h6996)) 
     \seta[12]_i_1__0 
       (.I0(\rxgen/data_in [58]),
        .I1(\rxgen/data_in [42]),
        .I2(\n_0_seta[1]_i_2__0 ),
        .I3(\n_0_seta[12]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0260_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[12]_i_2 
       (.I0(\n_0_seta[1]_i_2 ),
        .I1(\txgen/data_in [45]),
        .I2(\txgen/data_in [61]),
        .I3(\n_0_seta[11]_i_2 ),
        .I4(\txgen/data_in [39]),
        .I5(\txgen/data_in [33]),
        .O(\n_0_seta[12]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[12]_i_2__0 
       (.I0(\n_0_seta[11]_i_3__0 ),
        .I1(\n_0_seta[11]_i_4__0 ),
        .I2(\rxgen/data_in [63]),
        .I3(\n_0_seta[8]_i_2__0 ),
        .I4(\n_0_seta[4]_i_2__0 ),
        .I5(\rxgen/data_in [33]),
        .O(\n_0_seta[12]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[13]_i_1 
       (.I0(\txgen/data_in [50]),
        .I1(\txgen/data_in [62]),
        .I2(\n_0_seta[4]_i_2 ),
        .I3(\n_0_seta[13]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0346_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[13]_i_1__0 
       (.I0(\n_0_seta[6]_i_2__0 ),
        .I1(\rxgen/data_in [49]),
        .I2(\rxgen/data_in [56]),
        .I3(\rxgen/data_in [35]),
        .I4(\rxgen/data_in [53]),
        .I5(\n_0_seta[13]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0266_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[13]_i_2 
       (.I0(\n_0_seta[7]_i_2 ),
        .I1(\txgen/data_in [58]),
        .I2(\txgen/data_in [57]),
        .I3(\n_0_seta[6]_i_3 ),
        .I4(\n_0_seta[7]_i_3 ),
        .I5(\txgen/data_in [47]),
        .O(\n_0_seta[13]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[13]_i_2__0 
       (.I0(\n_0_seta[4]_i_3__0 ),
        .I1(\rxgen/data_in [47]),
        .I2(\rxgen/data_in [62]),
        .I3(\n_0_seta[4]_i_2__0 ),
        .I4(\n_0_seta[17]_i_2__0 ),
        .I5(\rxgen/data_in [58]),
        .O(\n_0_seta[13]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[14]_i_1 
       (.I0(\txgen/data_in [57]),
        .I1(\n_0_seta[10]_i_4 ),
        .I2(\n_0_seta[14]_i_2 ),
        .I3(\n_0_seta[14]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0350_out ));
LUT4 #(
    .INIT(16'h6996)) 
     \seta[14]_i_1__0 
       (.I0(\rxgen/data_in [52]),
        .I1(\n_0_seta[11]_i_2__0 ),
        .I2(\n_0_seta[14]_i_2__0 ),
        .I3(\n_0_seta[14]_i_3__0 ),
        .O(\rxgen/calculate_crc/seta_reg0270_out ));
LUT2 #(
    .INIT(4'h6)) 
     \seta[14]_i_2 
       (.I0(\txgen/data_in [43]),
        .I1(\txgen/data_in [59]),
        .O(\n_0_seta[14]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \seta[14]_i_2__0 
       (.I0(\rxgen/data_in [57]),
        .I1(\rxgen/data_in [61]),
        .O(\n_0_seta[14]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[14]_i_3 
       (.I0(\n_0_seta[6]_i_3 ),
        .I1(\txgen/data_in [52]),
        .I2(\txgen/data_in [55]),
        .I3(\txgen/data_in [34]),
        .I4(\n_0_seta[18]_i_2 ),
        .I5(\n_0_seta[14]_i_4 ),
        .O(\n_0_seta[14]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[14]_i_3__0 
       (.I0(\n_0_seta[14]_i_4__0 ),
        .I1(\rxgen/data_in [34]),
        .I2(\rxgen/data_in [46]),
        .I3(\n_0_seta[3]_i_3__0 ),
        .I4(\n_0_seta[5]_i_3 ),
        .I5(\n_0_seta[7]_i_5__0 ),
        .O(\n_0_seta[14]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[14]_i_4 
       (.I0(\txgen/data_in [46]),
        .I1(\txgen/data_in [48]),
        .O(\n_0_seta[14]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[14]_i_4__0 
       (.I0(\rxgen/data_in [40]),
        .I1(\rxgen/data_in [37]),
        .O(\n_0_seta[14]_i_4__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[15]_i_1 
       (.I0(\n_0_seta[11]_i_2 ),
        .I1(\n_0_seta[15]_i_2 ),
        .I2(\txgen/data_in [43]),
        .I3(\n_0_seta[15]_i_3 ),
        .I4(\n_0_seta[15]_i_4 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0353_out ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[15]_i_1__0 
       (.I0(\rxgen/data_in [47]),
        .I1(\rxgen/data_in [51]),
        .I2(\n_0_seta[15]_i_2__0 ),
        .I3(\n_0_seta[15]_i_3__0 ),
        .O(\rxgen/calculate_crc/seta_reg0273_out ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[15]_i_2 
       (.I0(\txgen/data_in [42]),
        .I1(\txgen/data_in [58]),
        .I2(\txgen/data_in [33]),
        .I3(\txgen/data_in [55]),
        .O(\n_0_seta[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[15]_i_2__0 
       (.I0(\rxgen/data_in [42]),
        .I1(\rxgen/data_in [58]),
        .I2(\rxgen/data_in [33]),
        .I3(\rxgen/data_in [55]),
        .O(\n_0_seta[15]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[15]_i_3 
       (.I0(\txgen/data_in [56]),
        .I1(\txgen/data_in [36]),
        .O(\n_0_seta[15]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[15]_i_3__0 
       (.I0(\n_0_seta[11]_i_3__0 ),
        .I1(\rxgen/data_in [36]),
        .I2(\rxgen/data_in [45]),
        .I3(\n_0_seta[7]_i_3__0 ),
        .I4(\n_0_seta[11]_i_2__0 ),
        .I5(\rxgen/data_in [54]),
        .O(\n_0_seta[15]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[15]_i_4 
       (.I0(\txgen/data_in [54]),
        .I1(\txgen/data_in [45]),
        .I2(\txgen/data_in [60]),
        .I3(\txgen/data_in [48]),
        .I4(\txgen/data_in [39]),
        .I5(\txgen/data_in [47]),
        .O(\n_0_seta[15]_i_4 ));
LUT4 #(
    .INIT(16'h6996)) 
     \seta[16]_i_1 
       (.I0(\txgen/data_in [44]),
        .I1(\txgen/data_in [50]),
        .I2(\n_0_seta[15]_i_2 ),
        .I3(\n_0_seta[16]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0356_out ));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[16]_i_1__0 
       (.I0(\rxgen/data_in [34]),
        .I1(\rxgen/data_in [39]),
        .I2(\n_0_seta[15]_i_2__0 ),
        .I3(\n_0_seta[16]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0276_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[16]_i_2 
       (.I0(\n_0_seta[0]_i_4 ),
        .I1(\txgen/data_in [46]),
        .I2(\txgen/data_in [63]),
        .I3(\txgen/data_in [37]),
        .I4(\txgen/data_in [41]),
        .I5(\n_0_seta[11]_i_2 ),
        .O(\n_0_seta[16]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[16]_i_2__0 
       (.I0(\n_0_seta[8]_i_2__0 ),
        .I1(\rxgen/data_in [44]),
        .I2(\rxgen/data_in [46]),
        .I3(\n_0_seta[10]_i_3__0 ),
        .I4(\rxgen/data_in [41]),
        .I5(\rxgen/data_in [50]),
        .O(\n_0_seta[16]_i_2__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[17]_i_1 
       (.I0(\n_0_seta[17]_i_2 ),
        .I1(\n_0_seta[17]_i_3 ),
        .I2(\txgen/data_in [49]),
        .I3(\n_0_seta[17]_i_4 ),
        .I4(\n_0_seta[17]_i_5 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0360_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[17]_i_1__0 
       (.I0(\n_0_seta[11]_i_4__0 ),
        .I1(\n_0_seta[6]_i_2__0 ),
        .I2(\rxgen/data_in [43]),
        .I3(\n_0_seta[17]_i_2__0 ),
        .I4(\n_0_seta[17]_i_3__0 ),
        .O(\rxgen/calculate_crc/seta_reg0280_out ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[17]_i_2 
       (.I0(\txgen/data_in [32]),
        .I1(\txgen/data_in [54]),
        .I2(\txgen/data_in [36]),
        .O(\n_0_seta[17]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[17]_i_2__0 
       (.I0(\rxgen/data_in [50]),
        .I1(\rxgen/data_in [57]),
        .O(\n_0_seta[17]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[17]_i_3 
       (.I0(\txgen/data_in [41]),
        .I1(\txgen/data_in [57]),
        .O(\n_0_seta[17]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[17]_i_3__0 
       (.I0(\rxgen/data_in [40]),
        .I1(\rxgen/data_in [45]),
        .I2(\rxgen/data_in [62]),
        .I3(\rxgen/data_in [33]),
        .I4(\rxgen/data_in [58]),
        .I5(\rxgen/data_in [49]),
        .O(\n_0_seta[17]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[17]_i_4 
       (.I0(\txgen/data_in [50]),
        .I1(\txgen/data_in [62]),
        .O(\n_0_seta[17]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[17]_i_5 
       (.I0(\txgen/data_in [40]),
        .I1(\txgen/data_in [38]),
        .I2(\txgen/data_in [33]),
        .I3(\txgen/data_in [45]),
        .I4(\txgen/data_in [43]),
        .I5(\txgen/data_in [58]),
        .O(\n_0_seta[17]_i_5 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[18]_i_1 
       (.I0(\txgen/data_in [53]),
        .I1(\n_0_seta[6]_i_3 ),
        .I2(\txgen/data_in [39]),
        .I3(\n_0_seta[18]_i_2 ),
        .I4(\n_0_seta[18]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0364_out ));
LUT3 #(
    .INIT(8'h96)) 
     \seta[18]_i_1__0 
       (.I0(\n_0_seta[18]_i_2__0 ),
        .I1(\rxgen/data_in [37]),
        .I2(\rxgen/data_in [40]),
        .O(\rxgen/calculate_crc/seta_reg0284_out ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[18]_i_2 
       (.I0(\txgen/data_in [40]),
        .I1(\txgen/data_in [37]),
        .O(\n_0_seta[18]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[18]_i_2__0 
       (.I0(\n_0_seta[18]_i_3__0 ),
        .I1(\rxgen/data_in [44]),
        .I2(\n_0_seta[11]_i_3__0 ),
        .I3(\rxgen/data_in [42]),
        .I4(\rxgen/data_in [32]),
        .I5(\n_0_seta[14]_i_2__0 ),
        .O(\n_0_seta[18]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[18]_i_3 
       (.I0(\txgen/data_in [42]),
        .I1(\txgen/data_in [57]),
        .I2(\txgen/data_in [44]),
        .I3(\txgen/data_in [48]),
        .I4(\txgen/data_in [32]),
        .I5(\txgen/data_in [35]),
        .O(\n_0_seta[18]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[18]_i_3__0 
       (.I0(\rxgen/data_in [49]),
        .I1(\rxgen/data_in [56]),
        .I2(\rxgen/data_in [35]),
        .I3(\rxgen/data_in [53]),
        .O(\n_0_seta[18]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[19]_i_1 
       (.I0(\txgen/data_in [48]),
        .I1(\txgen/data_in [43]),
        .I2(\n_0_seta[15]_i_3 ),
        .I3(\n_0_seta[19]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0368_out ));
LUT3 #(
    .INIT(8'h96)) 
     \seta[19]_i_1__0 
       (.I0(\n_0_seta[19]_i_2__0 ),
        .I1(\rxgen/data_in [38]),
        .I2(\rxgen/data_in [41]),
        .O(\rxgen/calculate_crc/seta_reg0288_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[19]_i_2 
       (.I0(\txgen/data_in [41]),
        .I1(\txgen/data_in [38]),
        .I2(\txgen/data_in [60]),
        .I3(\txgen/data_in [55]),
        .I4(\txgen/data_in [47]),
        .I5(\n_0_seta[22]_i_2 ),
        .O(\n_0_seta[19]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[19]_i_2__0 
       (.I0(\n_0_seta[7]_i_3__0 ),
        .I1(\rxgen/data_in [47]),
        .I2(\n_0_seta[7]_i_5__0 ),
        .I3(\rxgen/data_in [36]),
        .I4(\rxgen/data_in [43]),
        .I5(\n_0_seta[4]_i_4 ),
        .O(\n_0_seta[19]_i_2__0 ));
LUT4 #(
    .INIT(16'h6996)) 
     \seta[1]_i_1 
       (.I0(\txgen/data_in [52]),
        .I1(\txgen/data_in [47]),
        .I2(\n_0_seta[1]_i_2 ),
        .I3(\n_0_seta[1]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0272_out ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[1]_i_1__0 
       (.I0(\rxgen/data_in [39]),
        .I1(\rxgen/data_in [52]),
        .I2(\n_0_seta[1]_i_2__0 ),
        .I3(\n_0_seta[1]_i_3__0 ),
        .O(\rxgen/calculate_crc/seta_reg0192_out ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[1]_i_2 
       (.I0(\txgen/data_in [62]),
        .I1(\txgen/data_in [50]),
        .I2(\txgen/data_in [63]),
        .I3(\txgen/data_in [57]),
        .O(\n_0_seta[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[1]_i_2__0 
       (.I0(\rxgen/data_in [46]),
        .I1(\rxgen/data_in [62]),
        .I2(\rxgen/data_in [57]),
        .I3(\rxgen/data_in [50]),
        .O(\n_0_seta[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[1]_i_3 
       (.I0(\txgen/data_in [54]),
        .I1(\txgen/data_in [39]),
        .I2(\txgen/data_in [51]),
        .I3(\txgen/data_in [35]),
        .I4(\txgen/data_in [46]),
        .I5(\n_0_seta[15]_i_3 ),
        .O(\n_0_seta[1]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[1]_i_3__0 
       (.I0(\rxgen/data_in [56]),
        .I1(\rxgen/data_in [54]),
        .I2(\rxgen/data_in [63]),
        .I3(\rxgen/data_in [36]),
        .I4(\rxgen/data_in [35]),
        .I5(\n_0_seta[11]_i_5 ),
        .O(\n_0_seta[1]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[20]_i_1 
       (.I0(\txgen/data_in [40]),
        .I1(\txgen/data_in [37]),
        .I2(\txgen/data_in [35]),
        .I3(\txgen/data_in [38]),
        .I4(\n_0_seta[20]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0372_out ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[20]_i_1__0 
       (.I0(\rxgen/data_in [42]),
        .I1(\rxgen/data_in [38]),
        .I2(\n_0_seta[11]_i_5 ),
        .I3(\n_0_seta[20]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0292_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[20]_i_2 
       (.I0(\n_0_seta[11]_i_2 ),
        .I1(\txgen/data_in [54]),
        .I2(\txgen/data_in [47]),
        .I3(\n_0_seta[2]_i_2 ),
        .I4(\txgen/data_in [42]),
        .I5(\txgen/data_in [46]),
        .O(\n_0_seta[20]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[20]_i_2__0 
       (.I0(\n_0_seta[2]_i_3__0 ),
        .I1(\rxgen/data_in [59]),
        .I2(\rxgen/data_in [46]),
        .I3(\rxgen/data_in [54]),
        .I4(\rxgen/data_in [35]),
        .I5(\n_0_seta[14]_i_4__0 ),
        .O(\n_0_seta[20]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[21]_i_1 
       (.I0(\txgen/data_in [50]),
        .I1(\txgen/data_in [53]),
        .I2(\txgen/data_in [41]),
        .I3(\n_0_seta[21]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0375_out ));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[21]_i_1__0 
       (.I0(\rxgen/data_in [50]),
        .I1(\rxgen/data_in [37]),
        .I2(\n_0_seta[11]_i_4__0 ),
        .I3(\n_0_seta[21]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0295_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[21]_i_2 
       (.I0(\n_0_seta[17]_i_2 ),
        .I1(\txgen/data_in [37]),
        .I2(\txgen/data_in [45]),
        .I3(\n_0_seta[0]_i_4 ),
        .I4(\txgen/data_in [58]),
        .I5(\txgen/data_in [46]),
        .O(\n_0_seta[21]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[21]_i_2__0 
       (.I0(\rxgen/data_in [53]),
        .I1(\rxgen/data_in [45]),
        .I2(\rxgen/data_in [46]),
        .I3(\rxgen/data_in [58]),
        .I4(\rxgen/data_in [41]),
        .I5(\n_0_seta[7]_i_4__0 ),
        .O(\n_0_seta[21]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[22]_i_1 
       (.I0(\txgen/data_in [44]),
        .I1(\txgen/data_in [49]),
        .I2(\n_0_seta[22]_i_2 ),
        .I3(\n_0_seta[22]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0378_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[22]_i_1__0 
       (.I0(\n_0_seta[7]_i_4__0 ),
        .I1(\rxgen/data_in [52]),
        .I2(\n_0_seta[22]_i_2__0 ),
        .I3(\rxgen/data_in [36]),
        .I4(\rxgen/data_in [32]),
        .I5(\rxgen/data_in [54]),
        .O(\rxgen/calculate_crc/seta_reg0298_out ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[22]_i_2 
       (.I0(\txgen/data_in [34]),
        .I1(\txgen/data_in [39]),
        .I2(\txgen/data_in [52]),
        .O(\n_0_seta[22]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[22]_i_2__0 
       (.I0(\n_0_seta[11]_i_5 ),
        .I1(\rxgen/data_in [49]),
        .I2(\rxgen/data_in [45]),
        .I3(\n_0_seta[10]_i_3__0 ),
        .I4(\rxgen/data_in [40]),
        .I5(\rxgen/data_in [44]),
        .O(\n_0_seta[22]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[22]_i_3 
       (.I0(\n_0_seta[17]_i_2 ),
        .I1(\txgen/data_in [45]),
        .I2(\txgen/data_in [63]),
        .I3(\txgen/data_in [51]),
        .I4(\txgen/data_in [47]),
        .I5(\n_0_seta[18]_i_2 ),
        .O(\n_0_seta[22]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[23]_i_1 
       (.I0(\txgen/data_in [44]),
        .I1(\txgen/data_in [34]),
        .I2(\txgen/data_in [43]),
        .I3(\n_0_seta[10]_i_3 ),
        .I4(\n_0_seta[1]_i_2 ),
        .I5(\n_0_seta[11]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0384_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[23]_i_1__0 
       (.I0(\rxgen/data_in [47]),
        .I1(\rxgen/data_in [46]),
        .I2(\rxgen/data_in [62]),
        .I3(\rxgen/data_in [57]),
        .I4(\rxgen/data_in [50]),
        .I5(\n_0_seta[23]_i_2 ),
        .O(\rxgen/calculate_crc/seta_reg0304_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[23]_i_2 
       (.I0(\n_0_seta[10]_i_3__0 ),
        .I1(\rxgen/data_in [43]),
        .I2(\rxgen/data_in [48]),
        .I3(\n_0_seta[11]_i_4__0 ),
        .I4(\rxgen/data_in [34]),
        .I5(\rxgen/data_in [44]),
        .O(\n_0_seta[23]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[24]_i_1 
       (.I0(\txgen/data_in [35]),
        .I1(\n_0_seta[6]_i_3 ),
        .I2(\txgen/data_in [46]),
        .I3(\txgen/data_in [42]),
        .I4(\txgen/data_in [36]),
        .I5(\n_0_seta[24]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0391_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[24]_i_1__0 
       (.I0(\rxgen/data_in [47]),
        .I1(\rxgen/data_in [49]),
        .I2(\rxgen/data_in [56]),
        .I3(\rxgen/data_in [35]),
        .I4(\rxgen/data_in [53]),
        .I5(\n_0_seta[24]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0311_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[24]_i_2 
       (.I0(\txgen/data_in [47]),
        .I1(\txgen/data_in [43]),
        .I2(\txgen/data_in [33]),
        .I3(\txgen/data_in [45]),
        .I4(\txgen/data_in [53]),
        .I5(\txgen/data_in [62]),
        .O(\n_0_seta[24]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[24]_i_2__0 
       (.I0(\n_0_seta[4]_i_2__0 ),
        .I1(\rxgen/data_in [36]),
        .I2(\rxgen/data_in [42]),
        .I3(\n_0_seta[8]_i_3 ),
        .I4(\rxgen/data_in [43]),
        .I5(\rxgen/data_in [33]),
        .O(\n_0_seta[24]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[25]_i_1 
       (.I0(\txgen/data_in [55]),
        .I1(\txgen/data_in [35]),
        .I2(\n_0_seta[4]_i_2 ),
        .I3(\n_0_seta[25]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0396_out ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[25]_i_1__0 
       (.I0(\rxgen/data_in [42]),
        .I1(\rxgen/data_in [35]),
        .I2(\n_0_seta[4]_i_3__0 ),
        .I3(\n_0_seta[25]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0316_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[25]_i_2 
       (.I0(\txgen/data_in [41]),
        .I1(\txgen/data_in [52]),
        .I2(\txgen/data_in [61]),
        .I3(\txgen/data_in [34]),
        .I4(\txgen/data_in [42]),
        .I5(\n_0_seta[14]_i_4 ),
        .O(\n_0_seta[25]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[25]_i_2__0 
       (.I0(\n_0_seta[4]_i_2__0 ),
        .I1(\rxgen/data_in [52]),
        .I2(\rxgen/data_in [46]),
        .I3(\rxgen/data_in [34]),
        .I4(\rxgen/data_in [41]),
        .I5(\n_0_seta[7]_i_5__0 ),
        .O(\n_0_seta[25]_i_2__0 ));
LUT3 #(
    .INIT(8'h96)) 
     \seta[26]_i_1 
       (.I0(\n_0_seta[26]_i_2 ),
        .I1(\txgen/data_in [37]),
        .I2(\txgen/data_in [40]),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0398_out ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[26]_i_1__0 
       (.I0(\rxgen/data_in [45]),
        .I1(\n_0_seta[5]_i_2__0 ),
        .I2(\n_0_seta[4]_i_3__0 ),
        .I3(\n_0_seta[26]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0318_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[26]_i_2 
       (.I0(\n_0_seta[4]_i_2 ),
        .I1(\n_0_seta[0]_i_3 ),
        .I2(\n_0_seta[14]_i_2 ),
        .I3(\txgen/data_in [39]),
        .I4(\n_0_seta[7]_i_3 ),
        .I5(\n_0_seta[7]_i_2 ),
        .O(\n_0_seta[26]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[26]_i_2__0 
       (.I0(\n_0_seta[6]_i_2__0 ),
        .I1(\rxgen/data_in [39]),
        .I2(\rxgen/data_in [57]),
        .I3(\rxgen/data_in [40]),
        .I4(\n_0_seta[10]_i_3__0 ),
        .I5(\n_0_seta[11]_i_2__0 ),
        .O(\n_0_seta[26]_i_2__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[27]_i_1 
       (.I0(\txgen/data_in [56]),
        .I1(\txgen/data_in [36]),
        .I2(\txgen/data_in [40]),
        .I3(\txgen/data_in [37]),
        .I4(\n_0_seta[27]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0400_out ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[27]_i_1__0 
       (.I0(\rxgen/data_in [36]),
        .I1(\rxgen/data_in [56]),
        .I2(\n_0_seta[4]_i_4 ),
        .I3(\n_0_seta[27]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0320_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[27]_i_2 
       (.I0(\n_0_seta[14]_i_2 ),
        .I1(\txgen/data_in [62]),
        .I2(\txgen/data_in [44]),
        .I3(\n_0_seta[22]_i_2 ),
        .I4(\n_0_seta[7]_i_6 ),
        .I5(\txgen/data_in [38]),
        .O(\n_0_seta[27]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[27]_i_2__0 
       (.I0(\n_0_seta[7]_i_2__0 ),
        .I1(\rxgen/data_in [38]),
        .I2(\rxgen/data_in [62]),
        .I3(\rxgen/data_in [44]),
        .I4(\n_0_seta[11]_i_2__0 ),
        .I5(\n_0_seta[14]_i_4__0 ),
        .O(\n_0_seta[27]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[28]_i_1 
       (.I0(\txgen/data_in [51]),
        .I1(\txgen/data_in [36]),
        .I2(\n_0_seta[15]_i_2 ),
        .I3(\n_0_seta[28]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0402_out ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[28]_i_1__0 
       (.I0(\rxgen/data_in [39]),
        .I1(\rxgen/data_in [37]),
        .I2(\n_0_seta[15]_i_2__0 ),
        .I3(\n_0_seta[28]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0322_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[28]_i_2 
       (.I0(\n_0_seta[7]_i_3 ),
        .I1(\txgen/data_in [39]),
        .I2(\txgen/data_in [61]),
        .I3(\txgen/data_in [43]),
        .I4(\txgen/data_in [37]),
        .I5(\n_0_seta[17]_i_3 ),
        .O(\n_0_seta[28]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[28]_i_2__0 
       (.I0(\n_0_seta[6]_i_2__0 ),
        .I1(\rxgen/data_in [36]),
        .I2(\rxgen/data_in [51]),
        .I3(\rxgen/data_in [43]),
        .I4(\rxgen/data_in [35]),
        .I5(\n_0_seta[14]_i_2__0 ),
        .O(\n_0_seta[28]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[29]_i_1 
       (.I0(\txgen/data_in [34]),
        .I1(\txgen/data_in [56]),
        .I2(\n_0_seta[17]_i_3 ),
        .I3(\n_0_seta[29]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0404_out ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[29]_i_1__0 
       (.I0(\rxgen/data_in [56]),
        .I1(\rxgen/data_in [60]),
        .I2(\rxgen/data_in [50]),
        .I3(\rxgen/data_in [57]),
        .I4(\n_0_seta[29]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0324_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[29]_i_2 
       (.I0(\n_0_seta[17]_i_2 ),
        .I1(\txgen/data_in [42]),
        .I2(\txgen/data_in [60]),
        .I3(\txgen/data_in [50]),
        .I4(\n_0_seta[7]_i_3 ),
        .I5(\n_0_seta[18]_i_2 ),
        .O(\n_0_seta[29]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[29]_i_2__0 
       (.I0(\n_0_seta[14]_i_4__0 ),
        .I1(\rxgen/data_in [35]),
        .I2(\rxgen/data_in [42]),
        .I3(\n_0_seta[6]_i_2__0 ),
        .I4(\n_0_seta[11]_i_4__0 ),
        .I5(\rxgen/data_in [34]),
        .O(\n_0_seta[29]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[2]_i_1 
       (.I0(\n_0_seta[2]_i_2 ),
        .I1(\txgen/data_in [62]),
        .I2(\txgen/data_in [50]),
        .I3(\txgen/data_in [63]),
        .I4(\txgen/data_in [57]),
        .I5(\n_0_seta[2]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0282_out ));
LUT4 #(
    .INIT(16'h6996)) 
     \seta[2]_i_1__0 
       (.I0(\rxgen/data_in [56]),
        .I1(\rxgen/data_in [49]),
        .I2(\n_0_seta[1]_i_2__0 ),
        .I3(\n_0_seta[2]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0202_out ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[2]_i_2 
       (.I0(\txgen/data_in [55]),
        .I1(\txgen/data_in [33]),
        .O(\n_0_seta[2]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[2]_i_2__0 
       (.I0(\n_0_seta[4]_i_2__0 ),
        .I1(\n_0_seta[10]_i_2__0 ),
        .I2(\rxgen/data_in [39]),
        .I3(\n_0_seta[10]_i_3__0 ),
        .I4(\n_0_seta[2]_i_3__0 ),
        .I5(\rxgen/data_in [47]),
        .O(\n_0_seta[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[2]_i_3 
       (.I0(\n_0_seta[10]_i_3 ),
        .I1(\txgen/data_in [46]),
        .I2(\txgen/data_in [45]),
        .I3(\n_0_seta[6]_i_3 ),
        .I4(\n_0_seta[10]_i_2 ),
        .I5(\txgen/data_in [39]),
        .O(\n_0_seta[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[2]_i_3__0 
       (.I0(\rxgen/data_in [55]),
        .I1(\rxgen/data_in [33]),
        .O(\n_0_seta[2]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[30]_i_1 
       (.I0(\txgen/data_in [56]),
        .I1(\txgen/data_in [36]),
        .I2(\txgen/data_in [55]),
        .I3(\txgen/data_in [33]),
        .I4(\n_0_seta[30]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0408_out ));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[30]_i_1__0 
       (.I0(\n_0_seta[30]_i_2__0 ),
        .I1(\rxgen/data_in [39]),
        .I2(\rxgen/data_in [34]),
        .O(\rxgen/calculate_crc/seta_reg0328_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[30]_i_2 
       (.I0(\n_0_seta[7]_i_2 ),
        .I1(\txgen/data_in [35]),
        .I2(\txgen/data_in [59]),
        .I3(\n_0_seta[18]_i_2 ),
        .I4(\n_0_seta[0]_i_4 ),
        .I5(\txgen/data_in [49]),
        .O(\n_0_seta[30]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[30]_i_2__0 
       (.I0(\n_0_seta[18]_i_3__0 ),
        .I1(\rxgen/data_in [41]),
        .I2(\n_0_seta[14]_i_4__0 ),
        .I3(\rxgen/data_in [59]),
        .I4(\rxgen/data_in [36]),
        .I5(\n_0_seta[2]_i_3__0 ),
        .O(\n_0_seta[30]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[31]_i_1 
       (.I0(\n_0_seta[31]_i_2 ),
        .I1(\txgen/data_in [38]),
        .I2(\txgen/data_in [35]),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0411_out ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[31]_i_1__0 
       (.I0(\rxgen/data_in [40]),
        .I1(\rxgen/data_in [39]),
        .I2(\rxgen/data_in [34]),
        .I3(\rxgen/data_in [52]),
        .I4(\n_0_seta[31]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0331_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[31]_i_2 
       (.I0(\n_0_seta[22]_i_2 ),
        .I1(\txgen/data_in [40]),
        .I2(\n_0_seta[17]_i_2 ),
        .I3(\txgen/data_in [48]),
        .I4(\txgen/data_in [58]),
        .I5(\n_0_seta[2]_i_2 ),
        .O(\n_0_seta[31]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[31]_i_2__0 
       (.I0(\n_0_seta[11]_i_4__0 ),
        .I1(\rxgen/data_in [38]),
        .I2(\rxgen/data_in [58]),
        .I3(\n_0_seta[2]_i_3__0 ),
        .I4(\rxgen/data_in [35]),
        .I5(\rxgen/data_in [48]),
        .O(\n_0_seta[31]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \seta[3]_i_1 
       (.I0(\n_0_seta[3]_i_2 ),
        .I1(\txgen/data_in [53]),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0290_out ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[3]_i_1__0 
       (.I0(\rxgen/data_in [55]),
        .I1(\rxgen/data_in [48]),
        .I2(\rxgen/data_in [62]),
        .I3(\rxgen/data_in [46]),
        .I4(\n_0_seta[3]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0210_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[3]_i_2 
       (.I0(\n_0_seta[11]_i_3 ),
        .I1(\txgen/data_in [62]),
        .I2(\n_0_seta[3]_i_3 ),
        .I3(\txgen/data_in [38]),
        .I4(\txgen/data_in [55]),
        .I5(\n_0_seta[6]_i_3 ),
        .O(\n_0_seta[3]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[3]_i_2__0 
       (.I0(\n_0_seta[5]_i_3 ),
        .I1(\n_0_seta[11]_i_4__0 ),
        .I2(\rxgen/data_in [38]),
        .I3(\n_0_seta[4]_i_2__0 ),
        .I4(\n_0_seta[3]_i_3__0 ),
        .I5(\rxgen/data_in [53]),
        .O(\n_0_seta[3]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[3]_i_3 
       (.I0(\txgen/data_in [60]),
        .I1(\txgen/data_in [44]),
        .I2(\txgen/data_in [45]),
        .O(\n_0_seta[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[3]_i_3__0 
       (.I0(\rxgen/data_in [56]),
        .I1(\rxgen/data_in [49]),
        .O(\n_0_seta[3]_i_3__0 ));
LUT4 #(
    .INIT(16'h6996)) 
     \seta[4]_i_1 
       (.I0(\txgen/data_in [48]),
        .I1(\n_0_seta[2]_i_2 ),
        .I2(\n_0_seta[4]_i_2 ),
        .I3(\n_0_seta[4]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0297_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[4]_i_1__0 
       (.I0(\n_0_seta[4]_i_2__0 ),
        .I1(\n_0_seta[4]_i_3__0 ),
        .I2(\rxgen/data_in [38]),
        .I3(\n_0_seta[4]_i_4 ),
        .I4(\n_0_seta[4]_i_5 ),
        .O(\rxgen/calculate_crc/seta_reg0217_out ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[4]_i_2 
       (.I0(\txgen/data_in [45]),
        .I1(\txgen/data_in [44]),
        .I2(\txgen/data_in [60]),
        .I3(\txgen/data_in [32]),
        .O(\n_0_seta[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[4]_i_2__0 
       (.I0(\rxgen/data_in [45]),
        .I1(\rxgen/data_in [61]),
        .O(\n_0_seta[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[4]_i_3 
       (.I0(\n_0_seta[11]_i_2 ),
        .I1(\txgen/data_in [38]),
        .I2(\txgen/data_in [61]),
        .I3(\txgen/data_in [43]),
        .I4(\n_0_seta[0]_i_3 ),
        .I5(\n_0_seta[22]_i_2 ),
        .O(\n_0_seta[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[4]_i_3__0 
       (.I0(\rxgen/data_in [60]),
        .I1(\rxgen/data_in [44]),
        .I2(\rxgen/data_in [32]),
        .O(\n_0_seta[4]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[4]_i_4 
       (.I0(\rxgen/data_in [39]),
        .I1(\rxgen/data_in [34]),
        .I2(\rxgen/data_in [52]),
        .O(\n_0_seta[4]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[4]_i_5 
       (.I0(\n_0_seta[11]_i_2__0 ),
        .I1(\rxgen/data_in [51]),
        .I2(\rxgen/data_in [63]),
        .I3(\rxgen/data_in [57]),
        .I4(\rxgen/data_in [48]),
        .I5(\n_0_seta[2]_i_3__0 ),
        .O(\n_0_seta[4]_i_5 ));
LUT4 #(
    .INIT(16'h6996)) 
     \seta[5]_i_1 
       (.I0(\txgen/data_in [58]),
        .I1(\txgen/data_in [42]),
        .I2(\n_0_seta[1]_i_2 ),
        .I3(\n_0_seta[5]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0303_out ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[5]_i_1__0 
       (.I0(\rxgen/data_in [63]),
        .I1(\n_0_seta[5]_i_2__0 ),
        .I2(\n_0_seta[5]_i_3 ),
        .I3(\n_0_seta[5]_i_4 ),
        .O(\rxgen/calculate_crc/seta_reg0223_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[5]_i_2 
       (.I0(\n_0_seta[14]_i_2 ),
        .I1(\txgen/data_in [53]),
        .I2(\txgen/data_in [35]),
        .I3(\n_0_seta[10]_i_4 ),
        .I4(\n_0_seta[0]_i_4 ),
        .I5(\txgen/data_in [56]),
        .O(\n_0_seta[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[5]_i_2__0 
       (.I0(\rxgen/data_in [53]),
        .I1(\rxgen/data_in [35]),
        .O(\n_0_seta[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[5]_i_3 
       (.I0(\rxgen/data_in [44]),
        .I1(\rxgen/data_in [60]),
        .O(\n_0_seta[5]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[5]_i_4 
       (.I0(\n_0_seta[11]_i_2__0 ),
        .I1(\rxgen/data_in [56]),
        .I2(\rxgen/data_in [62]),
        .I3(\n_0_seta[7]_i_4__0 ),
        .I4(\n_0_seta[17]_i_2__0 ),
        .I5(\n_0_seta[7]_i_2__0 ),
        .O(\n_0_seta[5]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[6]_i_1 
       (.I0(\txgen/data_in [42]),
        .I1(\txgen/data_in [58]),
        .I2(\txgen/data_in [33]),
        .I3(\txgen/data_in [55]),
        .I4(\n_0_seta[6]_i_2 ),
        .I5(\n_0_seta[6]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0308_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[6]_i_1__0 
       (.I0(\n_0_seta[6]_i_2__0 ),
        .I1(\rxgen/data_in [42]),
        .I2(\rxgen/data_in [58]),
        .I3(\rxgen/data_in [33]),
        .I4(\rxgen/data_in [55]),
        .I5(\n_0_seta[6]_i_3__0 ),
        .O(\rxgen/calculate_crc/seta_reg0228_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[6]_i_2 
       (.I0(\n_0_seta[17]_i_3 ),
        .I1(\txgen/data_in [34]),
        .I2(\txgen/data_in [38]),
        .I3(\n_0_seta[14]_i_2 ),
        .I4(\txgen/data_in [62]),
        .I5(\txgen/data_in [52]),
        .O(\n_0_seta[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[6]_i_2__0 
       (.I0(\rxgen/data_in [41]),
        .I1(\rxgen/data_in [38]),
        .O(\n_0_seta[6]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \seta[6]_i_3 
       (.I0(\txgen/data_in [61]),
        .I1(\txgen/data_in [56]),
        .I2(\txgen/data_in [49]),
        .O(\n_0_seta[6]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[6]_i_3__0 
       (.I0(\n_0_seta[14]_i_2__0 ),
        .I1(\rxgen/data_in [34]),
        .I2(\rxgen/data_in [62]),
        .I3(\n_0_seta[11]_i_2__0 ),
        .I4(\n_0_seta[3]_i_3__0 ),
        .I5(\rxgen/data_in [52]),
        .O(\n_0_seta[6]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[7]_i_1 
       (.I0(\txgen/data_in [40]),
        .I1(\n_0_seta[7]_i_2 ),
        .I2(\n_0_seta[7]_i_3 ),
        .I3(\n_0_seta[7]_i_4 ),
        .I4(\txgen/data_in [47]),
        .I5(\n_0_seta[7]_i_5 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0313_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[7]_i_1__0 
       (.I0(\n_0_seta[7]_i_2__0 ),
        .I1(\n_0_seta[7]_i_3__0 ),
        .I2(\n_0_seta[7]_i_4__0 ),
        .I3(\n_0_seta[7]_i_5__0 ),
        .I4(\n_0_seta[7]_i_6__0 ),
        .O(\rxgen/calculate_crc/seta_reg0233_out ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[7]_i_2 
       (.I0(\txgen/data_in [53]),
        .I1(\txgen/data_in [41]),
        .O(\n_0_seta[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[7]_i_2__0 
       (.I0(\rxgen/data_in [58]),
        .I1(\rxgen/data_in [42]),
        .O(\n_0_seta[7]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[7]_i_3 
       (.I0(\txgen/data_in [35]),
        .I1(\txgen/data_in [38]),
        .O(\n_0_seta[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[7]_i_3__0 
       (.I0(\rxgen/data_in [56]),
        .I1(\rxgen/data_in [60]),
        .O(\n_0_seta[7]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[7]_i_4 
       (.I0(\txgen/data_in [56]),
        .I1(\txgen/data_in [61]),
        .O(\n_0_seta[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[7]_i_4__0 
       (.I0(\rxgen/data_in [34]),
        .I1(\rxgen/data_in [39]),
        .O(\n_0_seta[7]_i_4__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[7]_i_5 
       (.I0(\n_0_seta[0]_i_4 ),
        .I1(\txgen/data_in [48]),
        .I2(\txgen/data_in [63]),
        .I3(\txgen/data_in [60]),
        .I4(\n_0_seta[7]_i_6 ),
        .I5(\txgen/data_in [55]),
        .O(\n_0_seta[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[7]_i_5__0 
       (.I0(\rxgen/data_in [55]),
        .I1(\rxgen/data_in [48]),
        .O(\n_0_seta[7]_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[7]_i_6 
       (.I0(\txgen/data_in [58]),
        .I1(\txgen/data_in [42]),
        .O(\n_0_seta[7]_i_6 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[7]_i_6__0 
       (.I0(\n_0_seta[6]_i_2__0 ),
        .I1(\rxgen/data_in [47]),
        .I2(\rxgen/data_in [63]),
        .I3(\rxgen/data_in [61]),
        .I4(\rxgen/data_in [40]),
        .I5(\n_0_seta[5]_i_2__0 ),
        .O(\n_0_seta[7]_i_6__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[8]_i_1 
       (.I0(\txgen/data_in [62]),
        .I1(\n_0_seta[7]_i_2 ),
        .I2(\txgen/data_in [46]),
        .I3(\txgen/data_in [40]),
        .I4(\txgen/data_in [52]),
        .I5(\n_0_seta[8]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0317_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \seta[8]_i_1__0 
       (.I0(\n_0_seta[5]_i_2__0 ),
        .I1(\n_0_seta[8]_i_2__0 ),
        .I2(\rxgen/data_in [52]),
        .I3(\n_0_seta[8]_i_3 ),
        .I4(\n_0_seta[8]_i_4 ),
        .O(\rxgen/calculate_crc/seta_reg0237_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[8]_i_2 
       (.I0(\txgen/data_in [35]),
        .I1(\txgen/data_in [55]),
        .I2(\txgen/data_in [63]),
        .I3(\txgen/data_in [60]),
        .I4(\n_0_seta[11]_i_2 ),
        .I5(\txgen/data_in [32]),
        .O(\n_0_seta[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[8]_i_2__0 
       (.I0(\rxgen/data_in [59]),
        .I1(\rxgen/data_in [51]),
        .O(\n_0_seta[8]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \seta[8]_i_3 
       (.I0(\rxgen/data_in [62]),
        .I1(\rxgen/data_in [46]),
        .O(\n_0_seta[8]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[8]_i_4 
       (.I0(\rxgen/data_in [40]),
        .I1(\rxgen/data_in [60]),
        .I2(\rxgen/data_in [63]),
        .I3(\rxgen/data_in [32]),
        .I4(\rxgen/data_in [55]),
        .I5(\rxgen/data_in [41]),
        .O(\n_0_seta[8]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \seta[9]_i_1 
       (.I0(\txgen/data_in [40]),
        .I1(\txgen/data_in [34]),
        .I2(\txgen/data_in [39]),
        .I3(\txgen/data_in [52]),
        .I4(\n_0_seta[9]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0324_out ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \seta[9]_i_1__0 
       (.I0(\rxgen/data_in [40]),
        .I1(\rxgen/data_in [59]),
        .I2(\rxgen/data_in [51]),
        .I3(\n_0_seta[9]_i_2__0 ),
        .O(\rxgen/calculate_crc/seta_reg0244_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[9]_i_2 
       (.I0(\n_0_seta[11]_i_2 ),
        .I1(\txgen/data_in [54]),
        .I2(\txgen/data_in [61]),
        .I3(\n_0_seta[17]_i_4 ),
        .I4(\txgen/data_in [58]),
        .I5(\txgen/data_in [45]),
        .O(\n_0_seta[9]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \seta[9]_i_2__0 
       (.I0(\n_0_seta[4]_i_4 ),
        .I1(\rxgen/data_in [58]),
        .I2(\rxgen/data_in [62]),
        .I3(\n_0_seta[4]_i_2__0 ),
        .I4(\rxgen/data_in [54]),
        .I5(\rxgen/data_in [50]),
        .O(\n_0_seta[9]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[0]_i_1 
       (.I0(\txgen/data_in [16]),
        .I1(\n_0_setb[0]_i_2 ),
        .I2(\n_0_setb[0]_i_3 ),
        .I3(\n_0_setb[0]_i_4 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0 ));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[0]_i_1__0 
       (.I0(\n_0_setb[0]_i_2__0 ),
        .I1(\rxgen/data_in [3]),
        .I2(\rxgen/data_in [13]),
        .O(\rxgen/calculate_crc/setb_reg0 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[0]_i_2 
       (.I0(\txgen/data_in [15]),
        .I1(\txgen/data_in [5]),
        .O(\n_0_setb[0]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[0]_i_2__0 
       (.I0(\n_0_setb[27]_i_3 ),
        .I1(\rxgen/data_in [9]),
        .I2(\n_0_setb[8]_i_2__0 ),
        .I3(\rxgen/data_in [16]),
        .I4(\rxgen/data_in [18]),
        .I5(\n_0_setb[22]_i_2__0 ),
        .O(\n_0_setb[0]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[0]_i_3 
       (.I0(\txgen/data_in [0]),
        .I1(\txgen/data_in [2]),
        .O(\n_0_setb[0]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[0]_i_4 
       (.I0(\n_0_setb[3]_i_2 ),
        .I1(\txgen/data_in [18]),
        .I2(\txgen/data_in [10]),
        .I3(\txgen/data_in [9]),
        .I4(\n_0_setb[0]_i_5 ),
        .I5(\n_0_setb[8]_i_4 ),
        .O(\n_0_setb[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[0]_i_5 
       (.I0(\txgen/data_in [19]),
        .I1(\txgen/data_in [8]),
        .O(\n_0_setb[0]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[10]_i_1 
       (.I0(\txgen/data_in [24]),
        .I1(\txgen/data_in [5]),
        .I2(\n_0_setb[10]_i_2 ),
        .I3(\n_0_setb[10]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0326_out ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[10]_i_1__0 
       (.I0(\rxgen/data_in [11]),
        .I1(\rxgen/data_in [1]),
        .I2(\n_0_setb[2]_i_2__0 ),
        .I3(\n_0_setb[10]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0246_out ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[10]_i_2 
       (.I0(\txgen/data_in [30]),
        .I1(\txgen/data_in [27]),
        .I2(\txgen/data_in [23]),
        .I3(\txgen/data_in [7]),
        .O(\n_0_setb[10]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[10]_i_2__0 
       (.I0(\n_0_setb[8]_i_4__0 ),
        .I1(\rxgen/data_in [4]),
        .I2(\rxgen/data_in [30]),
        .I3(\rxgen/data_in [0]),
        .I4(\n_0_setb[24]_i_2__0 ),
        .I5(\n_0_setb[23]_i_2__0 ),
        .O(\n_0_setb[10]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[10]_i_3 
       (.I0(\n_0_setb[13]_i_2 ),
        .I1(\txgen/data_in [0]),
        .I2(\txgen/data_in [28]),
        .I3(\n_0_setb[6]_i_3 ),
        .I4(\txgen/data_in [4]),
        .I5(\txgen/data_in [11]),
        .O(\n_0_setb[10]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[11]_i_1 
       (.I0(\txgen/data_in [19]),
        .I1(\txgen/data_in [8]),
        .I2(\n_0_setb[10]_i_2 ),
        .I3(\n_0_setb[11]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0333_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[11]_i_1__0 
       (.I0(\rxgen/data_in [18]),
        .I1(\rxgen/data_in [20]),
        .I2(\rxgen/data_in [5]),
        .I3(\rxgen/data_in [15]),
        .I4(\rxgen/data_in [27]),
        .I5(\n_0_setb[11]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0253_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[11]_i_2 
       (.I0(\n_0_setb[4]_i_3 ),
        .I1(\txgen/data_in [13]),
        .I2(\txgen/data_in [12]),
        .I3(\n_0_setb[7]_i_2 ),
        .I4(\n_0_setb[8]_i_2 ),
        .I5(\txgen/data_in [22]),
        .O(\n_0_setb[11]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[11]_i_2__0 
       (.I0(\n_0_setb[15]_i_3 ),
        .I1(\rxgen/data_in [13]),
        .I2(\rxgen/data_in [30]),
        .I3(\n_0_setb[4]_i_4__0 ),
        .I4(\n_0_setb[24]_i_2__0 ),
        .I5(\rxgen/data_in [12]),
        .O(\n_0_setb[11]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[12]_i_1 
       (.I0(\n_0_setb[12]_i_2 ),
        .I1(\txgen/data_in [16]),
        .I2(\txgen/data_in [6]),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0337_out ));
LUT4 #(
    .INIT(16'h6996)) 
     \setb[12]_i_1__0 
       (.I0(\rxgen/data_in [21]),
        .I1(\n_0_setb[12]_i_2__0 ),
        .I2(\n_0_setb[12]_i_3__0 ),
        .I3(\n_0_setb[12]_i_4 ),
        .O(\rxgen/calculate_crc/setb_reg0257_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[12]_i_2 
       (.I0(\n_0_setb[4]_i_2 ),
        .I1(\n_0_setb[7]_i_3 ),
        .I2(\n_0_setb[5]_i_3 ),
        .I3(\txgen/data_in [21]),
        .I4(\txgen/data_in [7]),
        .I5(\n_0_setb[12]_i_3 ),
        .O(\n_0_setb[12]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[12]_i_2__0 
       (.I0(\rxgen/data_in [11]),
        .I1(\rxgen/data_in [12]),
        .O(\n_0_setb[12]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[12]_i_3 
       (.I0(\txgen/data_in [2]),
        .I1(\txgen/data_in [22]),
        .O(\n_0_setb[12]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[12]_i_3__0 
       (.I0(\rxgen/data_in [7]),
        .I1(\rxgen/data_in [17]),
        .O(\n_0_setb[12]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[12]_i_4 
       (.I0(\n_0_setb[5]_i_2__0 ),
        .I1(\rxgen/data_in [13]),
        .I2(\rxgen/data_in [10]),
        .I3(\rxgen/data_in [14]),
        .I4(\n_0_setb[8]_i_3__0 ),
        .I5(\n_0_setb[4]_i_4__0 ),
        .O(\n_0_setb[12]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[13]_i_1 
       (.I0(\txgen/data_in [20]),
        .I1(\txgen/data_in [9]),
        .I2(\n_0_setb[6]_i_3 ),
        .I3(\n_0_setb[4]_i_3 ),
        .I4(\n_0_setb[9]_i_2 ),
        .I5(\n_0_setb[13]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0342_out ));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[13]_i_1__0 
       (.I0(\n_0_setb[13]_i_2__0 ),
        .I1(\rxgen/data_in [12]),
        .I2(\rxgen/data_in [11]),
        .O(\rxgen/calculate_crc/setb_reg0262_out ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[13]_i_2 
       (.I0(\txgen/data_in [3]),
        .I1(\txgen/data_in [13]),
        .I2(\txgen/data_in [31]),
        .O(\n_0_setb[13]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[13]_i_2__0 
       (.I0(\n_0_setb[23]_i_2__0 ),
        .I1(\rxgen/data_in [1]),
        .I2(\n_0_setb[18]_i_2__0 ),
        .I3(\rxgen/data_in [20]),
        .I4(\rxgen/data_in [9]),
        .I5(\n_0_setb[17]_i_2__0 ),
        .O(\n_0_setb[13]_i_2__0 ));
LUT4 #(
    .INIT(16'h6996)) 
     \setb[14]_i_1 
       (.I0(\txgen/data_in [31]),
        .I1(\n_0_setb[7]_i_3 ),
        .I2(\n_0_setb[0]_i_3 ),
        .I3(\n_0_setb[14]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0348_out ));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[14]_i_1__0 
       (.I0(\n_0_setb[14]_i_2__0 ),
        .I1(\rxgen/data_in [14]),
        .O(\rxgen/calculate_crc/setb_reg0268_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[14]_i_2 
       (.I0(\n_0_setb[0]_i_5 ),
        .I1(\txgen/data_in [20]),
        .I2(\txgen/data_in [30]),
        .I3(\txgen/data_in [7]),
        .I4(\n_0_setb[0]_i_2 ),
        .I5(\n_0_setb[5]_i_3 ),
        .O(\n_0_setb[14]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[14]_i_2__0 
       (.I0(\n_0_setb[27]_i_3 ),
        .I1(\rxgen/data_in [7]),
        .I2(\n_0_setb[15]_i_3 ),
        .I3(\rxgen/data_in [20]),
        .I4(\rxgen/data_in [30]),
        .I5(\n_0_setb[12]_i_2__0 ),
        .O(\n_0_setb[14]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[15]_i_1 
       (.I0(\txgen/data_in [1]),
        .I1(\txgen/data_in [29]),
        .I2(\txgen/data_in [13]),
        .I3(\txgen/data_in [3]),
        .I4(\txgen/data_in [7]),
        .I5(\n_0_setb[15]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0352_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[15]_i_1__0 
       (.I0(\n_0_setb[15]_i_2__0 ),
        .I1(\n_0_setb[15]_i_3 ),
        .I2(\rxgen/data_in [18]),
        .I3(\n_0_setb[15]_i_4 ),
        .I4(\n_0_setb[15]_i_5 ),
        .O(\rxgen/calculate_crc/setb_reg0272_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[15]_i_2 
       (.I0(\n_0_setb[5]_i_3 ),
        .I1(\txgen/data_in [18]),
        .I2(\txgen/data_in [30]),
        .I3(\n_0_setb[0]_i_5 ),
        .I4(\txgen/data_in [6]),
        .I5(\txgen/data_in [11]),
        .O(\n_0_setb[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[15]_i_2__0 
       (.I0(\rxgen/data_in [13]),
        .I1(\rxgen/data_in [3]),
        .O(\n_0_setb[15]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[15]_i_3 
       (.I0(\rxgen/data_in [19]),
        .I1(\rxgen/data_in [8]),
        .I2(\rxgen/data_in [9]),
        .I3(\rxgen/data_in [4]),
        .O(\n_0_setb[15]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[15]_i_4 
       (.I0(\rxgen/data_in [14]),
        .I1(\rxgen/data_in [1]),
        .O(\n_0_setb[15]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[15]_i_5 
       (.I0(\rxgen/data_in [7]),
        .I1(\rxgen/data_in [10]),
        .I2(\rxgen/data_in [30]),
        .I3(\rxgen/data_in [29]),
        .I4(\rxgen/data_in [11]),
        .I5(\rxgen/data_in [6]),
        .O(\n_0_setb[15]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[16]_i_1 
       (.I0(\txgen/data_in [15]),
        .I1(\txgen/data_in [26]),
        .I2(\txgen/data_in [31]),
        .I3(\n_0_setb[16]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0355_out ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[16]_i_1__0 
       (.I0(\n_0_setb[16]_i_2__0 ),
        .I1(\rxgen/data_in [15]),
        .O(\rxgen/calculate_crc/setb_reg0275_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[16]_i_2 
       (.I0(\n_0_setb[7]_i_6 ),
        .I1(\txgen/data_in [17]),
        .I2(\txgen/data_in [28]),
        .I3(\txgen/data_in [7]),
        .I4(\txgen/data_in [12]),
        .I5(\txgen/data_in [19]),
        .O(\n_0_setb[16]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[16]_i_2__0 
       (.I0(\n_0_setb[8]_i_4__0 ),
        .I1(\rxgen/data_in [26]),
        .I2(\n_0_setb[12]_i_3__0 ),
        .I3(\rxgen/data_in [12]),
        .I4(\rxgen/data_in [19]),
        .I5(\n_0_setb[17]_i_2__0 ),
        .O(\n_0_setb[16]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[17]_i_1 
       (.I0(\txgen/data_in [25]),
        .I1(\txgen/data_in [11]),
        .I2(\txgen/data_in [18]),
        .I3(\txgen/data_in [14]),
        .I4(\n_0_setb[17]_i_2 ),
        .I5(\n_0_setb[4]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0358_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[17]_i_1__0 
       (.I0(\rxgen/data_in [11]),
        .I1(\rxgen/data_in [18]),
        .I2(\rxgen/data_in [14]),
        .I3(\n_0_setb[17]_i_2__0 ),
        .I4(\n_0_setb[4]_i_2__0 ),
        .I5(\n_0_setb[17]_i_3 ),
        .O(\rxgen/calculate_crc/setb_reg0278_out ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[17]_i_2 
       (.I0(\txgen/data_in [27]),
        .I1(\txgen/data_in [30]),
        .O(\n_0_setb[17]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[17]_i_2__0 
       (.I0(\rxgen/data_in [6]),
        .I1(\rxgen/data_in [16]),
        .O(\n_0_setb[17]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[17]_i_3 
       (.I0(\rxgen/data_in [5]),
        .I1(\rxgen/data_in [15]),
        .I2(\rxgen/data_in [27]),
        .O(\n_0_setb[17]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[18]_i_1 
       (.I0(\txgen/data_in [13]),
        .I1(\txgen/data_in [26]),
        .I2(\txgen/data_in [31]),
        .I3(\n_0_setb[18]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0363_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[18]_i_1__0 
       (.I0(\rxgen/data_in [24]),
        .I1(\rxgen/data_in [4]),
        .I2(\rxgen/data_in [14]),
        .I3(\n_0_setb[8]_i_2__0 ),
        .I4(\n_0_setb[18]_i_2__0 ),
        .I5(\n_0_setb[4]_i_3__0 ),
        .O(\rxgen/calculate_crc/setb_reg0283_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[18]_i_2 
       (.I0(\n_0_setb[1]_i_6 ),
        .I1(\txgen/data_in [24]),
        .I2(\txgen/data_in [29]),
        .I3(\n_0_setb[0]_i_2 ),
        .I4(\txgen/data_in [4]),
        .I5(\txgen/data_in [17]),
        .O(\n_0_setb[18]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[18]_i_2__0 
       (.I0(\rxgen/data_in [31]),
        .I1(\rxgen/data_in [10]),
        .I2(\rxgen/data_in [5]),
        .I3(\rxgen/data_in [15]),
        .O(\n_0_setb[18]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[19]_i_1 
       (.I0(\txgen/data_in [30]),
        .I1(\txgen/data_in [12]),
        .I2(\txgen/data_in [23]),
        .I3(\n_0_setb[1]_i_4 ),
        .I4(\n_0_setb[19]_i_2 ),
        .I5(\n_0_setb[13]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0367_out ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \setb[19]_i_1__0 
       (.I0(\rxgen/data_in [28]),
        .I1(\rxgen/data_in [31]),
        .I2(\rxgen/data_in [13]),
        .I3(\rxgen/data_in [3]),
        .I4(\n_0_setb[19]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0287_out ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[19]_i_2 
       (.I0(\txgen/data_in [4]),
        .I1(\txgen/data_in [9]),
        .I2(\txgen/data_in [14]),
        .O(\n_0_setb[19]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[19]_i_2__0 
       (.I0(\n_0_setb[4]_i_2__0 ),
        .I1(\rxgen/data_in [23]),
        .I2(\rxgen/data_in [12]),
        .I3(\n_0_setb[8]_i_3__0 ),
        .I4(\rxgen/data_in [14]),
        .I5(\rxgen/data_in [16]),
        .O(\n_0_setb[19]_i_2__0 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[1]_i_1 
       (.I0(\n_0_setb[1]_i_2 ),
        .I1(\n_0_setb[1]_i_3 ),
        .I2(\txgen/data_in [4]),
        .I3(\n_0_setb[1]_i_4 ),
        .I4(\n_0_setb[1]_i_5 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0265_out ));
LUT3 #(
    .INIT(8'h96)) 
     \setb[1]_i_1__0 
       (.I0(\rxgen/data_in [19]),
        .I1(\n_0_setb[1]_i_2__0 ),
        .I2(\n_0_setb[1]_i_3__0 ),
        .O(\rxgen/calculate_crc/setb_reg0185_out ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[1]_i_2 
       (.I0(\txgen/data_in [1]),
        .I1(\txgen/data_in [19]),
        .O(\n_0_setb[1]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[1]_i_2__0 
       (.I0(\rxgen/data_in [4]),
        .I1(\rxgen/data_in [10]),
        .I2(\rxgen/data_in [5]),
        .I3(\rxgen/data_in [16]),
        .I4(\n_0_setb[8]_i_2__0 ),
        .I5(\rxgen/data_in [28]),
        .O(\n_0_setb[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[1]_i_3 
       (.I0(\txgen/data_in [29]),
        .I1(\txgen/data_in [13]),
        .I2(\txgen/data_in [3]),
        .I3(\txgen/data_in [7]),
        .O(\n_0_setb[1]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[1]_i_3__0 
       (.I0(\n_0_setb[15]_i_4 ),
        .I1(\rxgen/data_in [12]),
        .I2(\rxgen/data_in [0]),
        .I3(\n_0_setb[12]_i_3__0 ),
        .I4(\n_0_setb[4]_i_2__0 ),
        .I5(\n_0_setb[15]_i_2__0 ),
        .O(\n_0_setb[1]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[1]_i_4 
       (.I0(\txgen/data_in [25]),
        .I1(\txgen/data_in [28]),
        .I2(\txgen/data_in [16]),
        .O(\n_0_setb[1]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[1]_i_5 
       (.I0(\n_0_setb[8]_i_5 ),
        .I1(\txgen/data_in [12]),
        .I2(\txgen/data_in [5]),
        .I3(\txgen/data_in [30]),
        .I4(\txgen/data_in [26]),
        .I5(\n_0_setb[1]_i_6 ),
        .O(\n_0_setb[1]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[1]_i_6 
       (.I0(\txgen/data_in [14]),
        .I1(\txgen/data_in [10]),
        .O(\n_0_setb[1]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[20]_i_1 
       (.I0(\n_0_setb[20]_i_2 ),
        .I1(\txgen/data_in [12]),
        .I2(\txgen/data_in [11]),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0371_out ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \setb[20]_i_1__0 
       (.I0(\rxgen/data_in [15]),
        .I1(\rxgen/data_in [12]),
        .I2(\rxgen/data_in [11]),
        .I3(\rxgen/data_in [2]),
        .I4(\n_0_setb[20]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0291_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[20]_i_2 
       (.I0(\n_0_setb[8]_i_4 ),
        .I1(\txgen/data_in [15]),
        .I2(\n_0_setb[12]_i_3 ),
        .I3(\txgen/data_in [8]),
        .I4(\txgen/data_in [24]),
        .I5(\n_0_setb[17]_i_2 ),
        .O(\n_0_setb[20]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[20]_i_2__0 
       (.I0(\n_0_setb[20]_i_3 ),
        .I1(\rxgen/data_in [22]),
        .I2(\rxgen/data_in [30]),
        .I3(\n_0_setb[15]_i_2__0 ),
        .I4(\rxgen/data_in [8]),
        .I5(\rxgen/data_in [29]),
        .O(\n_0_setb[20]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[20]_i_3 
       (.I0(\rxgen/data_in [27]),
        .I1(\rxgen/data_in [24]),
        .O(\n_0_setb[20]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \setb[21]_i_1 
       (.I0(\txgen/data_in [1]),
        .I1(\txgen/data_in [21]),
        .I2(\txgen/data_in [11]),
        .I3(\txgen/data_in [12]),
        .I4(\n_0_setb[21]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0374_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[21]_i_1__0 
       (.I0(\rxgen/data_in [28]),
        .I1(\rxgen/data_in [10]),
        .I2(\rxgen/data_in [21]),
        .I3(\n_0_setb[8]_i_2__0 ),
        .I4(\n_0_setb[21]_i_2__0 ),
        .I5(\n_0_setb[21]_i_3 ),
        .O(\rxgen/calculate_crc/setb_reg0294_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[21]_i_2 
       (.I0(\n_0_setb[28]_i_2 ),
        .I1(\txgen/data_in [2]),
        .I2(\txgen/data_in [29]),
        .I3(\n_0_setb[1]_i_6 ),
        .I4(\txgen/data_in [26]),
        .I5(\txgen/data_in [28]),
        .O(\n_0_setb[21]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[21]_i_2__0 
       (.I0(\rxgen/data_in [12]),
        .I1(\rxgen/data_in [11]),
        .I2(\rxgen/data_in [2]),
        .O(\n_0_setb[21]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[21]_i_3 
       (.I0(\rxgen/data_in [23]),
        .I1(\rxgen/data_in [7]),
        .I2(\rxgen/data_in [1]),
        .I3(\rxgen/data_in [14]),
        .O(\n_0_setb[21]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[22]_i_1 
       (.I0(\txgen/data_in [27]),
        .I1(\n_0_setb[7]_i_2 ),
        .I2(\n_0_setb[9]_i_3 ),
        .I3(\n_0_setb[22]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0377_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[22]_i_1__0 
       (.I0(\n_0_setb[4]_i_4__0 ),
        .I1(\n_0_setb[17]_i_3 ),
        .I2(\n_0_setb[22]_i_2__0 ),
        .I3(\n_0_setb[22]_i_3 ),
        .I4(\n_0_setb[22]_i_4 ),
        .O(\rxgen/calculate_crc/setb_reg0297_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[22]_i_2 
       (.I0(\n_0_setb[4]_i_3 ),
        .I1(\txgen/data_in [26]),
        .I2(\txgen/data_in [29]),
        .I3(\txgen/data_in [1]),
        .I4(\n_0_setb[8]_i_3 ),
        .I5(\n_0_setb[3]_i_4 ),
        .O(\n_0_setb[22]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[22]_i_2__0 
       (.I0(\rxgen/data_in [8]),
        .I1(\rxgen/data_in [19]),
        .O(\n_0_setb[22]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[22]_i_3 
       (.I0(\rxgen/data_in [3]),
        .I1(\rxgen/data_in [11]),
        .O(\n_0_setb[22]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[22]_i_4 
       (.I0(\n_0_setb[27]_i_2__0 ),
        .I1(\rxgen/data_in [2]),
        .I2(\rxgen/data_in [25]),
        .I3(\rxgen/data_in [28]),
        .I4(\rxgen/data_in [1]),
        .I5(\n_0_setb[8]_i_2__0 ),
        .O(\n_0_setb[22]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[23]_i_1 
       (.I0(\n_0_setb[23]_i_2 ),
        .I1(\txgen/data_in [8]),
        .I2(\txgen/data_in [1]),
        .I3(\txgen/data_in [21]),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0381_out ));
LUT4 #(
    .INIT(16'h6996)) 
     \setb[23]_i_1__0 
       (.I0(\rxgen/data_in [28]),
        .I1(\n_0_setb[8]_i_3__0 ),
        .I2(\n_0_setb[23]_i_2__0 ),
        .I3(\n_0_setb[23]_i_3 ),
        .O(\rxgen/calculate_crc/setb_reg0301_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[23]_i_2 
       (.I0(\n_0_setb[1]_i_3 ),
        .I1(\txgen/data_in [24]),
        .I2(\n_0_setb[19]_i_2 ),
        .I3(\txgen/data_in [27]),
        .I4(\txgen/data_in [17]),
        .I5(\n_0_setb[1]_i_4 ),
        .O(\n_0_setb[23]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[23]_i_2__0 
       (.I0(\rxgen/data_in [21]),
        .I1(\rxgen/data_in [13]),
        .I2(\rxgen/data_in [3]),
        .I3(\rxgen/data_in [8]),
        .O(\n_0_setb[23]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[23]_i_3 
       (.I0(\n_0_setb[20]_i_3 ),
        .I1(\rxgen/data_in [29]),
        .I2(\rxgen/data_in [25]),
        .I3(\rxgen/data_in [16]),
        .I4(\n_0_setb[15]_i_4 ),
        .I5(\n_0_setb[12]_i_3__0 ),
        .O(\n_0_setb[23]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[24]_i_1 
       (.I0(\n_0_setb[24]_i_2 ),
        .I1(\n_0_setb[24]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0388_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[24]_i_1__0 
       (.I0(\n_0_setb[15]_i_2__0 ),
        .I1(\n_0_setb[8]_i_4__0 ),
        .I2(\n_0_setb[24]_i_2__0 ),
        .I3(\n_0_setb[5]_i_2__0 ),
        .I4(\rxgen/data_in [15]),
        .I5(\n_0_setb[24]_i_3__0 ),
        .O(\rxgen/calculate_crc/setb_reg0308_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[24]_i_2 
       (.I0(\txgen/data_in [8]),
        .I1(\n_0_setb[0]_i_3 ),
        .I2(\n_0_setb[6]_i_2 ),
        .I3(\n_0_setb[3]_i_2 ),
        .I4(\n_0_setb[7]_i_6 ),
        .I5(\txgen/data_in [12]),
        .O(\n_0_setb[24]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[24]_i_2__0 
       (.I0(\rxgen/data_in [7]),
        .I1(\rxgen/data_in [23]),
        .O(\n_0_setb[24]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[24]_i_3 
       (.I0(\txgen/data_in [15]),
        .I1(\txgen/data_in [20]),
        .I2(\txgen/data_in [28]),
        .I3(\txgen/data_in [24]),
        .I4(\txgen/data_in [27]),
        .I5(\n_0_setb[28]_i_2 ),
        .O(\n_0_setb[24]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[24]_i_3__0 
       (.I0(\n_0_setb[17]_i_2__0 ),
        .I1(\rxgen/data_in [8]),
        .I2(\rxgen/data_in [20]),
        .I3(\rxgen/data_in [12]),
        .I4(\n_0_setb[20]_i_3 ),
        .I5(\rxgen/data_in [26]),
        .O(\n_0_setb[24]_i_3__0 ));
LUT4 #(
    .INIT(16'h6996)) 
     \setb[25]_i_1 
       (.I0(\txgen/data_in [26]),
        .I1(\n_0_setb[7]_i_3 ),
        .I2(\n_0_setb[10]_i_2 ),
        .I3(\n_0_setb[25]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0393_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[25]_i_1__0 
       (.I0(\n_0_setb[4]_i_2__0 ),
        .I1(\rxgen/data_in [23]),
        .I2(\rxgen/data_in [7]),
        .I3(\rxgen/data_in [1]),
        .I4(\rxgen/data_in [14]),
        .I5(\n_0_setb[25]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0313_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[25]_i_2 
       (.I0(\n_0_setb[12]_i_3 ),
        .I1(\txgen/data_in [6]),
        .I2(\txgen/data_in [25]),
        .I3(\txgen/data_in [14]),
        .I4(\n_0_setb[0]_i_2 ),
        .I5(\n_0_setb[1]_i_2 ),
        .O(\n_0_setb[25]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[25]_i_2__0 
       (.I0(\n_0_setb[17]_i_3 ),
        .I1(\rxgen/data_in [26]),
        .I2(\rxgen/data_in [22]),
        .I3(\n_0_setb[21]_i_2__0 ),
        .I4(\rxgen/data_in [6]),
        .I5(\rxgen/data_in [19]),
        .O(\n_0_setb[25]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[26]_i_1 
       (.I0(\txgen/data_in [1]),
        .I1(\txgen/data_in [21]),
        .I2(\n_0_setb[9]_i_3 ),
        .I3(\n_0_setb[26]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0397_out ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[26]_i_1__0 
       (.I0(\rxgen/data_in [24]),
        .I1(\rxgen/data_in [15]),
        .I2(\n_0_setb[22]_i_3 ),
        .I3(\n_0_setb[26]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0317_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[26]_i_2 
       (.I0(\n_0_setb[19]_i_2 ),
        .I1(\txgen/data_in [15]),
        .I2(\txgen/data_in [25]),
        .I3(\n_0_setb[3]_i_4 ),
        .I4(\n_0_setb[7]_i_6 ),
        .I5(\txgen/data_in [24]),
        .O(\n_0_setb[26]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[26]_i_2__0 
       (.I0(\n_0_setb[4]_i_4__0 ),
        .I1(\rxgen/data_in [2]),
        .I2(\rxgen/data_in [25]),
        .I3(\rxgen/data_in [21]),
        .I4(\n_0_setb[15]_i_4 ),
        .I5(\n_0_setb[15]_i_3 ),
        .O(\n_0_setb[26]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[27]_i_1 
       (.I0(\txgen/data_in [18]),
        .I1(\txgen/data_in [20]),
        .I2(\txgen/data_in [3]),
        .I3(\txgen/data_in [13]),
        .I4(\txgen/data_in [31]),
        .I5(\n_0_setb[27]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0399_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[27]_i_1__0 
       (.I0(\rxgen/data_in [24]),
        .I1(\n_0_setb[27]_i_2__0 ),
        .I2(\n_0_setb[23]_i_2__0 ),
        .I3(\n_0_setb[21]_i_3 ),
        .I4(\n_0_setb[27]_i_3 ),
        .O(\rxgen/calculate_crc/setb_reg0319_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[27]_i_2 
       (.I0(\n_0_setb[0]_i_3 ),
        .I1(\n_0_setb[1]_i_6 ),
        .I2(\txgen/data_in [24]),
        .I3(\n_0_setb[6]_i_3 ),
        .I4(\n_0_setb[28]_i_2 ),
        .I5(\n_0_setb[0]_i_2 ),
        .O(\n_0_setb[27]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[27]_i_2__0 
       (.I0(\rxgen/data_in [18]),
        .I1(\rxgen/data_in [20]),
        .O(\n_0_setb[27]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[27]_i_3 
       (.I0(\rxgen/data_in [15]),
        .I1(\rxgen/data_in [5]),
        .I2(\rxgen/data_in [10]),
        .I3(\rxgen/data_in [31]),
        .I4(\rxgen/data_in [2]),
        .I5(\rxgen/data_in [0]),
        .O(\n_0_setb[27]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[28]_i_1 
       (.I0(\txgen/data_in [20]),
        .I1(\n_0_setb[28]_i_2 ),
        .I2(\n_0_setb[4]_i_2 ),
        .I3(\n_0_setb[28]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0401_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[28]_i_1__0 
       (.I0(\n_0_setb[5]_i_2__0 ),
        .I1(\n_0_setb[21]_i_3 ),
        .I2(\rxgen/data_in [19]),
        .I3(\n_0_setb[4]_i_3__0 ),
        .I4(\n_0_setb[28]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0321_out ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[28]_i_2 
       (.I0(\txgen/data_in [7]),
        .I1(\txgen/data_in [23]),
        .O(\n_0_setb[28]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[28]_i_2__0 
       (.I0(\n_0_setb[8]_i_3__0 ),
        .I1(\rxgen/data_in [22]),
        .I2(\rxgen/data_in [20]),
        .I3(\rxgen/data_in [30]),
        .I4(\rxgen/data_in [12]),
        .I5(\rxgen/data_in [6]),
        .O(\n_0_setb[28]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[28]_i_3 
       (.I0(\n_0_setb[1]_i_2 ),
        .I1(\txgen/data_in [12]),
        .I2(\txgen/data_in [30]),
        .I3(\txgen/data_in [6]),
        .I4(\n_0_setb[12]_i_3 ),
        .I5(\n_0_setb[19]_i_2 ),
        .O(\n_0_setb[28]_i_3 ));
LUT4 #(
    .INIT(16'h6996)) 
     \setb[29]_i_1 
       (.I0(\txgen/data_in [22]),
        .I1(\n_0_setb[7]_i_3 ),
        .I2(\n_0_setb[8]_i_4 ),
        .I3(\n_0_setb[29]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0403_out ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[29]_i_1__0 
       (.I0(\rxgen/data_in [29]),
        .I1(\rxgen/data_in [1]),
        .I2(\n_0_setb[4]_i_4__0 ),
        .I3(\n_0_setb[29]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0323_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[29]_i_2 
       (.I0(\n_0_setb[0]_i_5 ),
        .I1(\txgen/data_in [0]),
        .I2(\txgen/data_in [5]),
        .I3(\txgen/data_in [18]),
        .I4(\n_0_setb[7]_i_6 ),
        .I5(\n_0_setb[29]_i_3 ),
        .O(\n_0_setb[29]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[29]_i_2__0 
       (.I0(\n_0_setb[22]_i_2__0 ),
        .I1(\rxgen/data_in [18]),
        .I2(\rxgen/data_in [5]),
        .I3(\rxgen/data_in [0]),
        .I4(\n_0_setb[12]_i_2__0 ),
        .I5(\n_0_setb[7]_i_2__0 ),
        .O(\n_0_setb[29]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[29]_i_3 
       (.I0(\txgen/data_in [1]),
        .I1(\txgen/data_in [21]),
        .O(\n_0_setb[29]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[2]_i_1 
       (.I0(\txgen/data_in [26]),
        .I1(\txgen/data_in [31]),
        .I2(\txgen/data_in [12]),
        .I3(\txgen/data_in [11]),
        .I4(\txgen/data_in [10]),
        .I5(\n_0_setb[2]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0277_out ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[2]_i_1__0 
       (.I0(\rxgen/data_in [28]),
        .I1(\rxgen/data_in [6]),
        .I2(\n_0_setb[2]_i_2__0 ),
        .I3(\n_0_setb[2]_i_3 ),
        .O(\rxgen/calculate_crc/setb_reg0197_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[2]_i_2 
       (.I0(\n_0_setb[7]_i_4 ),
        .I1(\txgen/data_in [6]),
        .I2(\txgen/data_in [27]),
        .I3(\n_0_setb[8]_i_3 ),
        .I4(\n_0_setb[0]_i_5 ),
        .I5(\txgen/data_in [4]),
        .O(\n_0_setb[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[2]_i_2__0 
       (.I0(\rxgen/data_in [24]),
        .I1(\rxgen/data_in [27]),
        .I2(\rxgen/data_in [5]),
        .O(\n_0_setb[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[2]_i_3 
       (.I0(\n_0_setb[22]_i_2__0 ),
        .I1(\rxgen/data_in [26]),
        .I2(\rxgen/data_in [25]),
        .I3(\rxgen/data_in [4]),
        .I4(\n_0_setb[12]_i_2__0 ),
        .I5(\n_0_setb[2]_i_4 ),
        .O(\n_0_setb[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[2]_i_4 
       (.I0(\rxgen/data_in [10]),
        .I1(\rxgen/data_in [31]),
        .O(\n_0_setb[2]_i_4 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[30]_i_1 
       (.I0(\n_0_setb[8]_i_5 ),
        .I1(\n_0_setb[9]_i_2 ),
        .I2(\txgen/data_in [4]),
        .I3(\n_0_setb[7]_i_2 ),
        .I4(\n_0_setb[30]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0407_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[30]_i_1__0 
       (.I0(\rxgen/data_in [28]),
        .I1(\rxgen/data_in [21]),
        .I2(\rxgen/data_in [4]),
        .I3(\n_0_setb[12]_i_3__0 ),
        .I4(\n_0_setb[7]_i_3__0 ),
        .I5(\n_0_setb[27]_i_3 ),
        .O(\rxgen/calculate_crc/setb_reg0327_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[30]_i_2 
       (.I0(\n_0_setb[0]_i_2 ),
        .I1(\txgen/data_in [2]),
        .I2(\txgen/data_in [31]),
        .I3(\txgen/data_in [28]),
        .I4(\txgen/data_in [21]),
        .I5(\txgen/data_in [7]),
        .O(\n_0_setb[30]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[31]_i_1 
       (.I0(\n_0_setb[31]_i_2 ),
        .I1(\txgen/data_in [30]),
        .I2(\txgen/data_in [27]),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0410_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[31]_i_1__0 
       (.I0(\n_0_setb[17]_i_2__0 ),
        .I1(\n_0_setb[22]_i_3 ),
        .I2(\rxgen/data_in [17]),
        .I3(\n_0_setb[15]_i_4 ),
        .I4(\n_0_setb[31]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0330_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[31]_i_2 
       (.I0(\n_0_setb[3]_i_4 ),
        .I1(\n_0_setb[7]_i_6 ),
        .I2(\n_0_setb[1]_i_2 ),
        .I3(\txgen/data_in [20]),
        .I4(\txgen/data_in [17]),
        .I5(\n_0_setb[5]_i_3 ),
        .O(\n_0_setb[31]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[31]_i_2__0 
       (.I0(\n_0_setb[8]_i_3__0 ),
        .I1(\rxgen/data_in [30]),
        .I2(\rxgen/data_in [20]),
        .I3(\rxgen/data_in [27]),
        .I4(\rxgen/data_in [10]),
        .I5(\rxgen/data_in [19]),
        .O(\n_0_setb[31]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[3]_i_1 
       (.I0(\n_0_setb[3]_i_2 ),
        .I1(\txgen/data_in [30]),
        .I2(\txgen/data_in [27]),
        .I3(\txgen/data_in [23]),
        .I4(\txgen/data_in [7]),
        .I5(\n_0_setb[3]_i_3 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0286_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[3]_i_1__0 
       (.I0(\rxgen/data_in [10]),
        .I1(\rxgen/data_in [31]),
        .I2(\rxgen/data_in [24]),
        .I3(\rxgen/data_in [27]),
        .I4(\rxgen/data_in [5]),
        .I5(\n_0_setb[3]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0206_out ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[3]_i_2 
       (.I0(\txgen/data_in [26]),
        .I1(\txgen/data_in [31]),
        .O(\n_0_setb[3]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[3]_i_2__0 
       (.I0(\n_0_setb[22]_i_3 ),
        .I1(\n_0_setb[8]_i_3__0 ),
        .I2(\rxgen/data_in [18]),
        .I3(\n_0_setb[4]_i_2__0 ),
        .I4(\n_0_setb[24]_i_2__0 ),
        .I5(\rxgen/data_in [26]),
        .O(\n_0_setb[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[3]_i_3 
       (.I0(\n_0_setb[3]_i_4 ),
        .I1(\txgen/data_in [18]),
        .I2(\txgen/data_in [25]),
        .I3(\n_0_setb[7]_i_4 ),
        .I4(\n_0_setb[8]_i_2 ),
        .I5(\txgen/data_in [10]),
        .O(\n_0_setb[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[3]_i_4 
       (.I0(\txgen/data_in [3]),
        .I1(\txgen/data_in [11]),
        .O(\n_0_setb[3]_i_4 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[4]_i_1 
       (.I0(\txgen/data_in [4]),
        .I1(\n_0_setb[4]_i_2 ),
        .I2(\txgen/data_in [22]),
        .I3(\n_0_setb[4]_i_3 ),
        .I4(\n_0_setb[4]_i_4 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0293_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[4]_i_1__0 
       (.I0(\n_0_setb[4]_i_2__0 ),
        .I1(\n_0_setb[4]_i_3__0 ),
        .I2(\rxgen/data_in [4]),
        .I3(\n_0_setb[4]_i_4__0 ),
        .I4(\n_0_setb[4]_i_5 ),
        .O(\rxgen/calculate_crc/setb_reg0213_out ));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[4]_i_2 
       (.I0(\txgen/data_in [17]),
        .I1(\txgen/data_in [0]),
        .I2(\txgen/data_in [13]),
        .O(\n_0_setb[4]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[4]_i_2__0 
       (.I0(\rxgen/data_in [30]),
        .I1(\rxgen/data_in [25]),
        .O(\n_0_setb[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[4]_i_3 
       (.I0(\txgen/data_in [5]),
        .I1(\txgen/data_in [15]),
        .I2(\txgen/data_in [16]),
        .I3(\txgen/data_in [6]),
        .O(\n_0_setb[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[4]_i_3__0 
       (.I0(\rxgen/data_in [13]),
        .I1(\rxgen/data_in [17]),
        .O(\n_0_setb[4]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[4]_i_4 
       (.I0(\txgen/data_in [23]),
        .I1(\txgen/data_in [19]),
        .I2(\txgen/data_in [25]),
        .I3(\txgen/data_in [30]),
        .I4(\txgen/data_in [24]),
        .I5(\txgen/data_in [18]),
        .O(\n_0_setb[4]_i_4 ));
LUT3 #(
    .INIT(8'h96)) 
     \setb[4]_i_4__0 
       (.I0(\rxgen/data_in [16]),
        .I1(\rxgen/data_in [6]),
        .I2(\rxgen/data_in [22]),
        .O(\n_0_setb[4]_i_4__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[4]_i_5 
       (.I0(\n_0_setb[4]_i_6 ),
        .I1(\rxgen/data_in [18]),
        .I2(\rxgen/data_in [24]),
        .I3(\rxgen/data_in [19]),
        .I4(\rxgen/data_in [23]),
        .I5(\rxgen/data_in [0]),
        .O(\n_0_setb[4]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[4]_i_6 
       (.I0(\rxgen/data_in [15]),
        .I1(\rxgen/data_in [5]),
        .O(\n_0_setb[4]_i_6 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[5]_i_1 
       (.I0(\txgen/data_in [23]),
        .I1(\txgen/data_in [22]),
        .I2(\txgen/data_in [2]),
        .I3(\txgen/data_in [8]),
        .I4(\txgen/data_in [19]),
        .I5(\n_0_setb[5]_i_2 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0299_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[5]_i_1__0 
       (.I0(\rxgen/data_in [26]),
        .I1(\n_0_setb[4]_i_3__0 ),
        .I2(\rxgen/data_in [14]),
        .I3(\n_0_setb[5]_i_2__0 ),
        .I4(\rxgen/data_in [23]),
        .I5(\n_0_setb[5]_i_3__0 ),
        .O(\rxgen/calculate_crc/setb_reg0219_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[5]_i_2 
       (.I0(\n_0_setb[4]_i_2 ),
        .I1(\txgen/data_in [26]),
        .I2(\txgen/data_in [12]),
        .I3(\n_0_setb[5]_i_3 ),
        .I4(\txgen/data_in [21]),
        .I5(\txgen/data_in [24]),
        .O(\n_0_setb[5]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[5]_i_2__0 
       (.I0(\rxgen/data_in [0]),
        .I1(\rxgen/data_in [2]),
        .O(\n_0_setb[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[5]_i_3 
       (.I0(\txgen/data_in [10]),
        .I1(\txgen/data_in [14]),
        .I2(\txgen/data_in [4]),
        .I3(\txgen/data_in [9]),
        .O(\n_0_setb[5]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[5]_i_3__0 
       (.I0(\rxgen/data_in [21]),
        .I1(\rxgen/data_in [22]),
        .I2(\rxgen/data_in [24]),
        .I3(\rxgen/data_in [10]),
        .I4(\n_0_setb[15]_i_3 ),
        .I5(\rxgen/data_in [12]),
        .O(\n_0_setb[5]_i_3__0 ));
LUT4 #(
    .INIT(16'h6996)) 
     \setb[6]_i_1 
       (.I0(\txgen/data_in [22]),
        .I1(\n_0_setb[6]_i_2 ),
        .I2(\n_0_setb[6]_i_3 ),
        .I3(\n_0_setb[6]_i_4 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0305_out ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[6]_i_1__0 
       (.I0(\rxgen/data_in [1]),
        .I1(\rxgen/data_in [20]),
        .I2(\rxgen/data_in [18]),
        .I3(\rxgen/data_in [12]),
        .I4(\rxgen/data_in [11]),
        .I5(\n_0_setb[6]_i_2__0 ),
        .O(\rxgen/calculate_crc/setb_reg0225_out ));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[6]_i_2 
       (.I0(\txgen/data_in [13]),
        .I1(\txgen/data_in [3]),
        .O(\n_0_setb[6]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[6]_i_2__0 
       (.I0(\n_0_setb[23]_i_2__0 ),
        .I1(\rxgen/data_in [16]),
        .I2(\rxgen/data_in [25]),
        .I3(\n_0_setb[24]_i_2__0 ),
        .I4(\rxgen/data_in [9]),
        .I5(\rxgen/data_in [22]),
        .O(\n_0_setb[6]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[6]_i_3 
       (.I0(\txgen/data_in [21]),
        .I1(\txgen/data_in [1]),
        .I2(\txgen/data_in [8]),
        .O(\n_0_setb[6]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[6]_i_4 
       (.I0(\n_0_setb[28]_i_2 ),
        .I1(\txgen/data_in [16]),
        .I2(\txgen/data_in [25]),
        .I3(\txgen/data_in [9]),
        .I4(\n_0_setb[7]_i_3 ),
        .I5(\n_0_setb[7]_i_2 ),
        .O(\n_0_setb[6]_i_4 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[7]_i_1 
       (.I0(\n_0_setb[7]_i_2 ),
        .I1(\n_0_setb[1]_i_3 ),
        .I2(\n_0_setb[7]_i_3 ),
        .I3(\n_0_setb[7]_i_4 ),
        .I4(\n_0_setb[7]_i_5 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0310_out ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[7]_i_1__0 
       (.I0(\rxgen/data_in [5]),
        .I1(\n_0_setb[7]_i_2__0 ),
        .I2(\n_0_setb[7]_i_3__0 ),
        .I3(\n_0_setb[7]_i_4__0 ),
        .O(\rxgen/calculate_crc/setb_reg0230_out ));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[7]_i_2 
       (.I0(\txgen/data_in [18]),
        .I1(\txgen/data_in [20]),
        .O(\n_0_setb[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[7]_i_2__0 
       (.I0(\rxgen/data_in [3]),
        .I1(\rxgen/data_in [13]),
        .I2(\rxgen/data_in [21]),
        .O(\n_0_setb[7]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[7]_i_3 
       (.I0(\txgen/data_in [11]),
        .I1(\txgen/data_in [12]),
        .O(\n_0_setb[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[7]_i_3__0 
       (.I0(\rxgen/data_in [20]),
        .I1(\rxgen/data_in [18]),
        .I2(\rxgen/data_in [12]),
        .I3(\rxgen/data_in [11]),
        .O(\n_0_setb[7]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[7]_i_4 
       (.I0(\txgen/data_in [24]),
        .I1(\txgen/data_in [5]),
        .O(\n_0_setb[7]_i_4 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[7]_i_4__0 
       (.I0(\n_0_setb[4]_i_4__0 ),
        .I1(\rxgen/data_in [31]),
        .I2(\rxgen/data_in [24]),
        .I3(\rxgen/data_in [9]),
        .I4(\n_0_setb[8]_i_2__0 ),
        .I5(\n_0_setb[12]_i_3__0 ),
        .O(\n_0_setb[7]_i_4__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[7]_i_5 
       (.I0(\n_0_setb[3]_i_2 ),
        .I1(\txgen/data_in [21]),
        .I2(\txgen/data_in [17]),
        .I3(\txgen/data_in [22]),
        .I4(\txgen/data_in [9]),
        .I5(\n_0_setb[7]_i_6 ),
        .O(\n_0_setb[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[7]_i_6 
       (.I0(\txgen/data_in [6]),
        .I1(\txgen/data_in [16]),
        .O(\n_0_setb[7]_i_6 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[8]_i_1 
       (.I0(\n_0_setb[8]_i_2 ),
        .I1(\n_0_setb[8]_i_3 ),
        .I2(\n_0_setb[8]_i_4 ),
        .I3(\n_0_setb[8]_i_5 ),
        .I4(\n_0_setb[7]_i_3 ),
        .I5(\n_0_setb[8]_i_6 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0315_out ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[8]_i_1__0 
       (.I0(\n_0_setb[8]_i_2__0 ),
        .I1(\n_0_setb[7]_i_3__0 ),
        .I2(\n_0_setb[8]_i_3__0 ),
        .I3(\n_0_setb[8]_i_4__0 ),
        .I4(\n_0_setb[8]_i_5__0 ),
        .O(\rxgen/calculate_crc/setb_reg0235_out ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[8]_i_2 
       (.I0(\txgen/data_in [9]),
        .I1(\txgen/data_in [4]),
        .O(\n_0_setb[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[8]_i_2__0 
       (.I0(\rxgen/data_in [26]),
        .I1(\rxgen/data_in [29]),
        .O(\n_0_setb[8]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[8]_i_3 
       (.I0(\txgen/data_in [28]),
        .I1(\txgen/data_in [25]),
        .O(\n_0_setb[8]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[8]_i_3__0 
       (.I0(\rxgen/data_in [4]),
        .I1(\rxgen/data_in [9]),
        .O(\n_0_setb[8]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[8]_i_4 
       (.I0(\txgen/data_in [3]),
        .I1(\txgen/data_in [13]),
        .I2(\txgen/data_in [29]),
        .O(\n_0_setb[8]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[8]_i_4__0 
       (.I0(\rxgen/data_in [28]),
        .I1(\rxgen/data_in [31]),
        .O(\n_0_setb[8]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \setb[8]_i_5 
       (.I0(\txgen/data_in [0]),
        .I1(\txgen/data_in [17]),
        .O(\n_0_setb[8]_i_5 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[8]_i_5__0 
       (.I0(\n_0_setb[7]_i_2__0 ),
        .I1(\rxgen/data_in [0]),
        .I2(\rxgen/data_in [17]),
        .I3(\rxgen/data_in [23]),
        .I4(\rxgen/data_in [6]),
        .I5(\n_0_setb[4]_i_2__0 ),
        .O(\n_0_setb[8]_i_5__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[8]_i_6 
       (.I0(\n_0_setb[3]_i_2 ),
        .I1(\txgen/data_in [23]),
        .I2(\txgen/data_in [30]),
        .I3(\txgen/data_in [21]),
        .I4(\n_0_setb[7]_i_2 ),
        .I5(\txgen/data_in [6]),
        .O(\n_0_setb[8]_i_6 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \setb[9]_i_1 
       (.I0(\n_0_setb[9]_i_2 ),
        .I1(\n_0_setb[9]_i_3 ),
        .I2(\txgen/data_in [3]),
        .I3(\n_0_setb[1]_i_4 ),
        .I4(\n_0_setb[9]_i_4 ),
        .O(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0321_out ));
LUT2 #(
    .INIT(4'h6)) 
     \setb[9]_i_1__0 
       (.I0(\n_0_setb[9]_i_2__0 ),
        .I1(\n_0_setb[9]_i_3__0 ),
        .O(\rxgen/calculate_crc/setb_reg0241_out ));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \setb[9]_i_2 
       (.I0(\txgen/data_in [12]),
        .I1(\txgen/data_in [11]),
        .I2(\txgen/data_in [10]),
        .O(\n_0_setb[9]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[9]_i_2__0 
       (.I0(\rxgen/data_in [22]),
        .I1(\n_0_setb[2]_i_2__0 ),
        .I2(\n_0_setb[22]_i_2__0 ),
        .I3(\n_0_setb[21]_i_2__0 ),
        .I4(\n_0_setb[2]_i_4 ),
        .I5(\rxgen/data_in [17]),
        .O(\n_0_setb[9]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \setb[9]_i_3 
       (.I0(\txgen/data_in [22]),
        .I1(\txgen/data_in [2]),
        .I2(\txgen/data_in [8]),
        .I3(\txgen/data_in [19]),
        .O(\n_0_setb[9]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[9]_i_3__0 
       (.I0(\rxgen/data_in [3]),
        .I1(\rxgen/data_in [29]),
        .I2(\rxgen/data_in [20]),
        .I3(\rxgen/data_in [16]),
        .I4(\rxgen/data_in [28]),
        .I5(\n_0_setb[4]_i_2__0 ),
        .O(\n_0_setb[9]_i_3__0 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \setb[9]_i_4 
       (.I0(\n_0_setb[7]_i_4 ),
        .I1(\txgen/data_in [20]),
        .I2(\txgen/data_in [31]),
        .I3(\txgen/data_in [29]),
        .I4(\txgen/data_in [17]),
        .I5(\n_0_setb[17]_i_2 ),
        .O(\n_0_setb[9]_i_4 ));
LUT6 #(
    .INIT(64'h0800080000000800)) 
     sm_active_i_2
       (.I0(n_0_sm_active_i_3),
        .I1(\n_0_rsgen/detect_link_fail/col_cnt_reg[5] ),
        .I2(\rsgen/detect_link_fail/seq_lower ),
        .I3(\n_0_rsgen/detect_link_fail/col_cnt_reg[6] ),
        .I4(\rsgen/detect_link_fail/seq_upper ),
        .I5(\n_0_rsgen/detect_link_fail/col_cnt_reg[0] ),
        .O(n_0_sm_active_i_2));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     sm_active_i_3
       (.I0(\n_0_rsgen/detect_link_fail/col_cnt_reg[4] ),
        .I1(\n_0_rsgen/detect_link_fail/col_cnt_reg[3] ),
        .I2(\n_0_rsgen/detect_link_fail/col_cnt_reg[1] ),
        .I3(\n_0_rsgen/detect_link_fail/col_cnt_reg[2] ),
        .O(n_0_sm_active_i_3));
LUT6 #(
    .INIT(64'h0110000000000000)) 
     stage1__0_i_1
       (.I0(xgmii_rxd[48]),
        .I1(xgmii_rxd[49]),
        .I2(xgmii_rxd[56]),
        .I3(xgmii_rxd[57]),
        .I4(n_0_stage1__0_i_2),
        .I5(n_0_stage1__0_i_3),
        .O(\rsgen/detect_link_fail/stage1019_out ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     stage1__0_i_2
       (.I0(xgmii_rxd[59]),
        .I1(xgmii_rxd[58]),
        .I2(xgmii_rxd[62]),
        .I3(xgmii_rxd[63]),
        .I4(xgmii_rxd[60]),
        .I5(xgmii_rxd[61]),
        .O(n_0_stage1__0_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     stage1__0_i_3
       (.I0(xgmii_rxd[51]),
        .I1(xgmii_rxd[50]),
        .I2(xgmii_rxd[54]),
        .I3(xgmii_rxd[55]),
        .I4(xgmii_rxd[52]),
        .I5(xgmii_rxd[53]),
        .O(n_0_stage1__0_i_3));
LUT5 #(
    .INIT(32'h00000002)) 
     stage1_i_1
       (.I0(n_0_stage1_i_2),
        .I1(n_0_stage1_i_3),
        .I2(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I3(\rxgen/length_type [7]),
        .I4(\rxgen/length_type [6]),
        .O(\rxgen/decode/stage1 ));
LUT6 #(
    .INIT(64'h0110000000000000)) 
     stage1_i_1__0
       (.I0(xgmii_rxd[16]),
        .I1(xgmii_rxd[17]),
        .I2(xgmii_rxd[24]),
        .I3(xgmii_rxd[25]),
        .I4(n_0_stage1_i_2__0),
        .I5(n_0_stage1_i_3__0),
        .O(\rsgen/detect_link_fail/stage10 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     stage1_i_2
       (.I0(\rxgen/length_type [10]),
        .I1(\rxgen/length_type [12]),
        .I2(\rxgen/length_type [13]),
        .I3(\rxgen/length_type [11]),
        .O(n_0_stage1_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     stage1_i_2__0
       (.I0(xgmii_rxd[27]),
        .I1(xgmii_rxd[26]),
        .I2(xgmii_rxd[30]),
        .I3(xgmii_rxd[31]),
        .I4(xgmii_rxd[28]),
        .I5(xgmii_rxd[29]),
        .O(n_0_stage1_i_2__0));
LUT4 #(
    .INIT(16'hFFFE)) 
     stage1_i_3
       (.I0(\rxgen/length_type [15]),
        .I1(\rxgen/length_type [14]),
        .I2(\rxgen/length_type [8]),
        .I3(\rxgen/length_type [9]),
        .O(n_0_stage1_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     stage1_i_3__0
       (.I0(xgmii_rxd[19]),
        .I1(xgmii_rxd[18]),
        .I2(xgmii_rxd[22]),
        .I3(xgmii_rxd[23]),
        .I4(xgmii_rxd[20]),
        .I5(xgmii_rxd[21]),
        .O(n_0_stage1_i_3__0));
LUT5 #(
    .INIT(32'h08000000)) 
     stage2__0_i_1
       (.I0(n_0_stage2__0_i_2),
        .I1(xgmii_rxc[4]),
        .I2(xgmii_rxc[5]),
        .I3(n_0_stage2__0_i_3),
        .I4(n_0_stage2__0_i_4),
        .O(\rsgen/detect_link_fail/stage2015_out ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     stage2__0_i_2
       (.I0(xgmii_rxc[7]),
        .I1(xgmii_rxc[6]),
        .I2(xgmii_rxd[34]),
        .I3(xgmii_rxd[35]),
        .I4(xgmii_rxd[32]),
        .I5(xgmii_rxd[33]),
        .O(n_0_stage2__0_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     stage2__0_i_3
       (.I0(xgmii_rxd[43]),
        .I1(xgmii_rxd[42]),
        .I2(xgmii_rxd[46]),
        .I3(xgmii_rxd[47]),
        .I4(xgmii_rxd[44]),
        .I5(xgmii_rxd[45]),
        .O(n_0_stage2__0_i_3));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     stage2__0_i_4
       (.I0(xgmii_rxd[37]),
        .I1(xgmii_rxd[36]),
        .I2(xgmii_rxd[40]),
        .I3(xgmii_rxd[41]),
        .I4(xgmii_rxd[39]),
        .I5(xgmii_rxd[38]),
        .O(n_0_stage2__0_i_4));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'h1555FFFF)) 
     stage2_i_1
       (.I0(\rxgen/length_type [4]),
        .I1(\rxgen/length_type [1]),
        .I2(\rxgen/length_type [2]),
        .I3(\rxgen/length_type [3]),
        .I4(\rxgen/length_type [5]),
        .O(n_0_stage2_i_1));
LUT5 #(
    .INIT(32'h08000000)) 
     stage2_i_1__0
       (.I0(n_0_stage2_i_2),
        .I1(xgmii_rxc[0]),
        .I2(xgmii_rxc[1]),
        .I3(n_0_stage2_i_3),
        .I4(n_0_stage2_i_4),
        .O(\rsgen/detect_link_fail/stage20 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     stage2_i_2
       (.I0(xgmii_rxc[3]),
        .I1(xgmii_rxc[2]),
        .I2(xgmii_rxd[2]),
        .I3(xgmii_rxd[3]),
        .I4(xgmii_rxd[0]),
        .I5(xgmii_rxd[1]),
        .O(n_0_stage2_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     stage2_i_3
       (.I0(xgmii_rxd[11]),
        .I1(xgmii_rxd[10]),
        .I2(xgmii_rxd[14]),
        .I3(xgmii_rxd[15]),
        .I4(xgmii_rxd[12]),
        .I5(xgmii_rxd[13]),
        .O(n_0_stage2_i_3));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     stage2_i_4
       (.I0(xgmii_rxd[5]),
        .I1(xgmii_rxd[4]),
        .I2(xgmii_rxd[8]),
        .I3(xgmii_rxd[9]),
        .I4(xgmii_rxd[7]),
        .I5(xgmii_rxd[6]),
        .O(n_0_stage2_i_4));
LUT6 #(
    .INIT(64'h2F222F2F20222020)) 
     start_alignment_i_1
       (.I0(n_0_start_alignment_i_2),
        .I1(n_0_start_alignment_i_3),
        .I2(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I3(n_0_start_alignment_i_4),
        .I4(n_0_start_alignment_i_5),
        .I5(\txgen/tx_controller_inst/start_align_current ),
        .O(n_0_start_alignment_i_1));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     start_alignment_i_2
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_start_alignment_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     start_alignment_i_3
       (.I0(\n_0_is_pause_d1[7]_i_5 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I5(n_0_start_alignment_i_5),
        .O(n_0_start_alignment_i_3));
LUT6 #(
    .INIT(64'hFFFFFFF9FFFFFFFF)) 
     start_alignment_i_4
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .I2(\n_0_is_pause_d1[7]_i_5 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(n_0_start_alignment_i_6),
        .I5(n_0_start_alignment_i_7),
        .O(n_0_start_alignment_i_4));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     start_alignment_i_5
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .O(n_0_start_alignment_i_5));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT2 #(
    .INIT(4'hE)) 
     start_alignment_i_6
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .O(n_0_start_alignment_i_6));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT3 #(
    .INIT(8'h01)) 
     start_alignment_i_7
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .O(n_0_start_alignment_i_7));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     start_error_i_1
       (.I0(\rxgen/error_detection/start_errors [6]),
        .I1(\rxgen/error_detection/start_errors [5]),
        .I2(\rxgen/error_detection/start_errors [2]),
        .I3(\rxgen/error_detection/start_errors [1]),
        .I4(\rxgen/error_detection/start_errors [4]),
        .I5(\rxgen/error_detection/start_errors [3]),
        .O(n_0_start_error_i_1));
LUT6 #(
    .INIT(64'h8A888AAA8AAA8AAA)) 
     \start_errors[1]_i_1 
       (.I0(\rxgen/frame_start ),
        .I1(\rxgen/rxc_sync_reg1 [1]),
        .I2(\n_0_start_errors[1]_i_2 ),
        .I3(\rxgen/error_detection/preserve_preamble_reg ),
        .I4(\n_0_start_errors[1]_i_3 ),
        .I5(\n_0_start_errors[1]_i_4 ),
        .O(\n_0_start_errors[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \start_errors[1]_i_2 
       (.I0(\rxgen/rxc_sync_reg1 [5]),
        .I1(\rxgen/rxc_sync_reg1 [4]),
        .I2(\rxgen/rxc_sync_reg1 [2]),
        .I3(\rxgen/rxc_sync_reg1 [3]),
        .I4(\rxgen/rxc_sync_reg1 [6]),
        .I5(\rxgen/rxc_sync_reg1 [7]),
        .O(\n_0_start_errors[1]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \start_errors[1]_i_3 
       (.I0(\rxgen/rxd_sync_reg1 [14]),
        .I1(\rxgen/rxd_sync_reg1 [10]),
        .O(\n_0_start_errors[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \start_errors[1]_i_4 
       (.I0(\rxgen/rxd_sync_reg1 [15]),
        .I1(\rxgen/rxd_sync_reg1 [8]),
        .I2(\rxgen/rxd_sync_reg1 [12]),
        .I3(\rxgen/rxd_sync_reg1 [13]),
        .I4(\rxgen/rxd_sync_reg1 [9]),
        .I5(\rxgen/rxd_sync_reg1 [11]),
        .O(\n_0_start_errors[1]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAA8A8A8A80)) 
     \start_errors[2]_i_1 
       (.I0(\rxgen/frame_start ),
        .I1(\n_0_start_errors[2]_i_2 ),
        .I2(\rxgen/error_detection/preserve_preamble_reg ),
        .I3(\n_0_start_errors[2]_i_3 ),
        .I4(\n_0_start_errors[2]_i_4 ),
        .I5(\rxgen/rxc_sync_reg1 [2]),
        .O(\n_0_start_errors[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \start_errors[2]_i_2 
       (.I0(\rxgen/rxc_sync_reg1 [4]),
        .I1(\rxgen/rxc_sync_reg1 [3]),
        .I2(\rxgen/rxc_sync_reg1 [1]),
        .I3(\rxgen/rxc_sync_reg1 [5]),
        .I4(\rxgen/rxc_sync_reg1 [6]),
        .I5(\rxgen/rxc_sync_reg1 [7]),
        .O(\n_0_start_errors[2]_i_2 ));
LUT2 #(
    .INIT(4'h7)) 
     \start_errors[2]_i_3 
       (.I0(\rxgen/rxd_sync_reg1 [22]),
        .I1(\rxgen/rxd_sync_reg1 [18]),
        .O(\n_0_start_errors[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \start_errors[2]_i_4 
       (.I0(\rxgen/rxd_sync_reg1 [20]),
        .I1(\rxgen/rxd_sync_reg1 [16]),
        .I2(\rxgen/rxd_sync_reg1 [19]),
        .I3(\rxgen/rxd_sync_reg1 [23]),
        .I4(\rxgen/rxd_sync_reg1 [21]),
        .I5(\rxgen/rxd_sync_reg1 [17]),
        .O(\n_0_start_errors[2]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAA8A8A8A80)) 
     \start_errors[3]_i_1 
       (.I0(\rxgen/frame_start ),
        .I1(\n_0_start_errors[3]_i_2 ),
        .I2(\rxgen/error_detection/preserve_preamble_reg ),
        .I3(\n_0_start_errors[3]_i_3 ),
        .I4(\n_0_start_errors[3]_i_4 ),
        .I5(\rxgen/rxc_sync_reg1 [3]),
        .O(\n_0_start_errors[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \start_errors[3]_i_2 
       (.I0(\rxgen/rxc_sync_reg1 [7]),
        .I1(\rxgen/rxc_sync_reg1 [6]),
        .I2(\rxgen/rxc_sync_reg1 [4]),
        .I3(\rxgen/rxc_sync_reg1 [5]),
        .I4(\rxgen/rxc_sync_reg1 [1]),
        .I5(\rxgen/rxc_sync_reg1 [2]),
        .O(\n_0_start_errors[3]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \start_errors[3]_i_3 
       (.I0(\rxgen/rxd_sync_reg1 [27]),
        .I1(\rxgen/rxd_sync_reg1 [31]),
        .O(\n_0_start_errors[3]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
     \start_errors[3]_i_4 
       (.I0(\rxgen/rxd_sync_reg1 [25]),
        .I1(\rxgen/rxd_sync_reg1 [29]),
        .I2(\rxgen/rxd_sync_reg1 [24]),
        .I3(\rxgen/rxd_sync_reg1 [28]),
        .I4(\rxgen/rxd_sync_reg1 [30]),
        .I5(\rxgen/rxd_sync_reg1 [26]),
        .O(\n_0_start_errors[3]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAA8A8A8A80)) 
     \start_errors[4]_i_1 
       (.I0(\rxgen/frame_start ),
        .I1(\n_0_start_errors[4]_i_2 ),
        .I2(\rxgen/error_detection/preserve_preamble_reg ),
        .I3(\n_0_start_errors[4]_i_3 ),
        .I4(\n_0_start_errors[4]_i_4 ),
        .I5(\rxgen/rxc_sync_reg1 [4]),
        .O(\n_0_start_errors[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \start_errors[4]_i_2 
       (.I0(\rxgen/rxc_sync_reg1 [2]),
        .I1(\rxgen/rxc_sync_reg1 [3]),
        .I2(\rxgen/rxc_sync_reg1 [6]),
        .I3(\rxgen/rxc_sync_reg1 [7]),
        .I4(\rxgen/rxc_sync_reg1 [5]),
        .I5(\rxgen/rxc_sync_reg1 [1]),
        .O(\n_0_start_errors[4]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \start_errors[4]_i_3 
       (.I0(\rxgen/rxd_sync_reg1 [37]),
        .I1(\rxgen/rxd_sync_reg1 [33]),
        .O(\n_0_start_errors[4]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
     \start_errors[4]_i_4 
       (.I0(\rxgen/rxd_sync_reg1 [39]),
        .I1(\rxgen/rxd_sync_reg1 [35]),
        .I2(\rxgen/rxd_sync_reg1 [32]),
        .I3(\rxgen/rxd_sync_reg1 [36]),
        .I4(\rxgen/rxd_sync_reg1 [38]),
        .I5(\rxgen/rxd_sync_reg1 [34]),
        .O(\n_0_start_errors[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \start_errors[5]_i_1 
       (.I0(\rxgen/frame_start ),
        .I1(\n_0_start_errors[5]_i_2 ),
        .I2(\rxgen/rxc_sync_reg1 [5]),
        .O(\n_0_start_errors[5]_i_1 ));
LUT6 #(
    .INIT(64'hEFEFEFEFE0EFEFEF)) 
     \start_errors[5]_i_2 
       (.I0(\n_0_start_errors[5]_i_3 ),
        .I1(\n_0_start_errors[5]_i_4 ),
        .I2(\rxgen/error_detection/preserve_preamble_reg ),
        .I3(\rxgen/rxd_sync_reg1 [42]),
        .I4(\rxgen/rxd_sync_reg1 [46]),
        .I5(\n_0_start_errors[5]_i_5 ),
        .O(\n_0_start_errors[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \start_errors[5]_i_3 
       (.I0(\rxgen/rxc_sync_reg1 [6]),
        .I1(\rxgen/rxc_sync_reg1 [7]),
        .O(\n_0_start_errors[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \start_errors[5]_i_4 
       (.I0(\rxgen/rxc_sync_reg1 [2]),
        .I1(\rxgen/rxc_sync_reg1 [1]),
        .I2(\rxgen/rxc_sync_reg1 [4]),
        .I3(\rxgen/rxc_sync_reg1 [3]),
        .O(\n_0_start_errors[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \start_errors[5]_i_5 
       (.I0(\rxgen/rxd_sync_reg1 [44]),
        .I1(\rxgen/rxd_sync_reg1 [40]),
        .I2(\rxgen/rxd_sync_reg1 [43]),
        .I3(\rxgen/rxd_sync_reg1 [47]),
        .I4(\rxgen/rxd_sync_reg1 [45]),
        .I5(\rxgen/rxd_sync_reg1 [41]),
        .O(\n_0_start_errors[5]_i_5 ));
LUT6 #(
    .INIT(64'hAAAAAAAA8A8A8A80)) 
     \start_errors[6]_i_1 
       (.I0(\rxgen/frame_start ),
        .I1(\n_0_start_errors[6]_i_2 ),
        .I2(\rxgen/error_detection/preserve_preamble_reg ),
        .I3(\n_0_start_errors[6]_i_3 ),
        .I4(\n_0_start_errors[6]_i_4 ),
        .I5(\rxgen/rxc_sync_reg1 [6]),
        .O(\n_0_start_errors[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \start_errors[6]_i_2 
       (.I0(\rxgen/rxc_sync_reg1 [3]),
        .I1(\rxgen/rxc_sync_reg1 [4]),
        .I2(\rxgen/rxc_sync_reg1 [1]),
        .I3(\rxgen/rxc_sync_reg1 [2]),
        .I4(\rxgen/rxc_sync_reg1 [7]),
        .I5(\rxgen/rxc_sync_reg1 [5]),
        .O(\n_0_start_errors[6]_i_2 ));
LUT2 #(
    .INIT(4'h7)) 
     \start_errors[6]_i_3 
       (.I0(\rxgen/rxd_sync_reg1 [54]),
        .I1(\rxgen/rxd_sync_reg1 [50]),
        .O(\n_0_start_errors[6]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \start_errors[6]_i_4 
       (.I0(\rxgen/rxd_sync_reg1 [52]),
        .I1(\rxgen/rxd_sync_reg1 [48]),
        .I2(\rxgen/rxd_sync_reg1 [53]),
        .I3(\rxgen/rxd_sync_reg1 [49]),
        .I4(\rxgen/rxd_sync_reg1 [51]),
        .I5(\rxgen/rxd_sync_reg1 [55]),
        .O(\n_0_start_errors[6]_i_4 ));
LUT5 #(
    .INIT(32'hF2000000)) 
     start_flag_i_1
       (.I0(n_0_start_flag_i_2),
        .I1(n_0_start_flag_i_3),
        .I2(\n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg ),
        .I3(\n_0_rxgen/config_sync_i/G_SYNC.rx_en_reg ),
        .I4(\rxgen/start_code_found ),
        .O(\rxgen/decode/start_flag0 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     start_flag_i_2
       (.I0(\rxgen/rxd_sync [63]),
        .I1(\rxgen/rxd_sync [56]),
        .I2(\rxgen/rxd_sync [62]),
        .I3(\rxgen/rxd_sync [57]),
        .O(n_0_start_flag_i_2));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF7)) 
     start_flag_i_3
       (.I0(\rxgen/rxd_sync [60]),
        .I1(\rxgen/rxd_sync [58]),
        .I2(\rxgen/rxd_sync [59]),
        .I3(\rxgen/rxd_sync [61]),
        .I4(\rxgen/rxc_sync [7]),
        .O(n_0_start_flag_i_3));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
     start_found_i_1
       (.I0(\rxgen/synchronise/start_found_lane4 ),
        .I1(\n_0_rxgen/synchronise/rxc_reg1_reg[0] ),
        .I2(\rxgen/synchronise/rxd_reg1 [0]),
        .I3(\rxgen/synchronise/rxd_reg1 [1]),
        .I4(n_0_start_found_i_2),
        .I5(\rxgen/synchronise/ifg_upper_ok ),
        .O(\rxgen/synchronise/start_found0 ));
LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
     start_found_i_2
       (.I0(\rxgen/synchronise/rxd_reg1 [3]),
        .I1(\rxgen/synchronise/rxd_reg1 [2]),
        .I2(\rxgen/synchronise/rxd_reg1 [6]),
        .I3(\rxgen/synchronise/rxd_reg1 [7]),
        .I4(\rxgen/synchronise/rxd_reg1 [4]),
        .I5(\rxgen/synchronise/rxd_reg1 [5]),
        .O(n_0_start_found_i_2));
LUT2 #(
    .INIT(4'h8)) 
     start_found_lane4_i_1
       (.I0(\rxgen/synchronise/ifg_lower_ok ),
        .I1(\rxgen/synchronise/p_0_in1_in ),
        .O(\rxgen/synchronise/start_found_lane40 ));
LUT4 #(
    .INIT(16'h4000)) 
     start_found_lane4_i_2
       (.I0(\rxgen/synchronise/rxd_reg1 [34]),
        .I1(\rxgen/synchronise/rxd_reg1 [36]),
        .I2(\rxgen/synchronise/rxd_reg1 [39]),
        .I3(n_0_start_found_lane4_i_3),
        .O(\rxgen/synchronise/p_0_in1_in ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     start_found_lane4_i_3
       (.I0(\rxgen/synchronise/rxd_reg1 [38]),
        .I1(\rxgen/synchronise/rxd_reg1 [33]),
        .I2(\rxgen/synchronise/rxd_reg1 [32]),
        .I3(\rxgen/synchronise/rxd_reg1 [37]),
        .I4(\rxgen/synchronise/A [4]),
        .I5(\rxgen/synchronise/rxd_reg1 [35]),
        .O(n_0_start_found_lane4_i_3));
LUT6 #(
    .INIT(64'h0D000D00DDD00D00)) 
     start_given_d1_i_1
       (.I0(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[6]_i_6 ),
        .I2(n_0_start_given_d1_i_2),
        .I3(\n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg ),
        .I4(\txgen/tx_start ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_start_given_d1_i_1));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     start_given_d1_i_2
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1 ),
        .I2(n_0_start_given_d1_i_4),
        .I3(n_0_start_given_d1_i_5),
        .I4(n_0_start_given_d1_i_6),
        .O(n_0_start_given_d1_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
     start_given_d1_i_3
       (.I0(n_0_start_given_d1_i_6),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I2(tx_axis_tvalid),
        .I3(\n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg ),
        .I4(n_0_start_given_d1_i_7),
        .I5(n_0_start_given_d1_i_4),
        .O(\txgen/tx_start ));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     start_given_d1_i_4
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I2(tx_axis_tvalid),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I4(\n_0_tx_axis_in_pref[63]_i_3 ),
        .O(n_0_start_given_d1_i_4));
LUT6 #(
    .INIT(64'h0000004000000000)) 
     start_given_d1_i_5
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I1(tx_axis_tvalid),
        .I2(\n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .O(n_0_start_given_d1_i_5));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     start_given_d1_i_6
       (.I0(\n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg ),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I3(tx_axis_tvalid),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .O(n_0_start_given_d1_i_6));
LUT6 #(
    .INIT(64'h000000000000FFFE)) 
     start_given_d1_i_7
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .O(n_0_start_given_d1_i_7));
LUT6 #(
    .INIT(64'h0000FFBF0000AAAA)) 
     start_reg_i_1
       (.I0(\txgen/tx_start ),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(n_0_is_start_d1_i_3),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/start_reg_reg ),
        .O(n_0_start_reg_i_1));
LUT6 #(
    .INIT(64'h0000A80000000000)) 
     \stat_byte_int[0]_i_2 
       (.I0(n_0_crc_insert_d1_i_2),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_is_data_d1[6]_i_2 ),
        .I3(\n_0_crc_pos_d[1]_i_2 ),
        .I4(\n_0_crc_pos_d1[2]_i_3 ),
        .I5(\n_0_stat_byte_int[0]_i_3 ),
        .O(\n_0_stat_byte_int[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF1F1F1FFF)) 
     \stat_byte_int[0]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_4 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_crc_pos_d[0]_i_2 ),
        .O(\n_0_stat_byte_int[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \stat_byte_int[1]_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/p_11_in ),
        .I1(\txgen/is_pause ),
        .I2(\txgen/is_data [1]),
        .I3(\txgen/is_pad [1]),
        .I4(\txgen/is_data [7]),
        .I5(\n_0_stat_byte_int[1]_i_2 ),
        .O(\n_0_stat_byte_int[1]_i_1 ));
LUT6 #(
    .INIT(64'h0001000100010000)) 
     \stat_byte_int[1]_i_2 
       (.I0(\n_0_is_pad_d1[0]_i_3 ),
        .I1(\n_0_is_data_d1[7]_i_3 ),
        .I2(n_0_crc_insert_d_i_2),
        .I3(\n_0_stat_byte_int[1]_i_3 ),
        .I4(\n_0_is_data_d1[7]_i_2 ),
        .I5(\n_0_is_data_d1[6]_i_2 ),
        .O(\n_0_stat_byte_int[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF2A2A2AFF)) 
     \stat_byte_int[1]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I5(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .O(\n_0_stat_byte_int[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \stat_byte_int[2]_i_1 
       (.I0(\n_0_stat_byte_int[2]_i_2 ),
        .I1(\txgen/is_pad [2]),
        .I2(\txgen/is_data [7]),
        .I3(\txgen/is_data [2]),
        .I4(\txgen/tx_controller_inst/state_inst/p_13_in ),
        .I5(\txgen/is_pause ),
        .O(\n_0_stat_byte_int[2]_i_1 ));
LUT6 #(
    .INIT(64'h8808880888088888)) 
     \stat_byte_int[2]_i_2 
       (.I0(n_0_crc_insert_d1_i_2),
        .I1(\n_0_crc_pos_d1[2]_i_2 ),
        .I2(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I3(\n_0_stat_byte_int[2]_i_3 ),
        .I4(\n_0_is_data_d1[6]_i_2 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\n_0_stat_byte_int[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF1F1F1FFF)) 
     \stat_byte_int[2]_i_3 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_is_pause_d1[7]_i_4 ),
        .I4(\n_0_is_pause_d1[7]_i_3 ),
        .I5(\n_0_crc_pos_d[0]_i_2 ),
        .O(\n_0_stat_byte_int[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \stat_byte_int[3]_i_1 
       (.I0(\n_0_stat_byte_int[3]_i_2 ),
        .I1(\txgen/is_pad [3]),
        .I2(\txgen/is_data [7]),
        .I3(\txgen/is_data [3]),
        .I4(\txgen/is_pause ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[3] ),
        .O(\n_0_stat_byte_int[3]_i_1 ));
LUT6 #(
    .INIT(64'h00A200A200A20000)) 
     \stat_byte_int[3]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I2(\txgen/tx_controller_inst/data_avail_muxed ),
        .I3(\n_0_stat_byte_int[3]_i_3 ),
        .I4(\n_0_reg_next_terminate[4]_i_3 ),
        .I5(\n_0_reg_next_terminate[4]_i_2 ),
        .O(\n_0_stat_byte_int[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'hAAABAAA8)) 
     \stat_byte_int[3]_i_3 
       (.I0(\n_0_is_pad_d1[0]_i_3 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I3(\n_0_is_data_d1[7]_i_2 ),
        .I4(\n_0_is_data_d1[7]_i_3 ),
        .O(\n_0_stat_byte_int[3]_i_3 ));
LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFFFE)) 
     \stat_byte_int[4]_i_1 
       (.I0(\n_0_stat_byte_int[4]_i_2 ),
        .I1(\n_0_stat_byte_int[4]_i_3 ),
        .I2(\txgen/is_data [7]),
        .I3(\n_0_stat_byte_int[6]_i_2 ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I5(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .O(\n_0_stat_byte_int[4]_i_1 ));
LUT4 #(
    .INIT(16'hA888)) 
     \stat_byte_int[4]_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/crc_insert_int139_in ),
        .I1(\n_0_reg_next_terminate[4]_i_3 ),
        .I2(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .I3(\n_0_reg_next_terminate[4]_i_2 ),
        .O(\n_0_stat_byte_int[4]_i_2 ));
LUT6 #(
    .INIT(64'hEEEEEEEFEEEEEEEA)) 
     \stat_byte_int[4]_i_3 
       (.I0(\txgen/is_pad [4]),
        .I1(\n_0_stat_byte_int[4]_i_4 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I5(\n_0_pause_data_count[1]_i_3 ),
        .O(\n_0_stat_byte_int[4]_i_3 ));
LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
     \stat_byte_int[4]_i_4 
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_stat_byte_int[4]_i_4 ));
LUT6 #(
    .INIT(64'h00001110EEE01110)) 
     \stat_byte_int[5]_i_2 
       (.I0(\n_0_is_data_d1[6]_i_2 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_is_pause_d1[7]_i_3 ),
        .I3(\n_0_is_pause_d1[7]_i_4 ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .I5(\n_0_stat_byte_int[5]_i_4 ),
        .O(\n_0_stat_byte_int[5]_i_2 ));
LUT6 #(
    .INIT(64'h0001000100010000)) 
     \stat_byte_int[5]_i_3 
       (.I0(\n_0_is_pad_d1[0]_i_3 ),
        .I1(\n_0_is_data_d1[7]_i_3 ),
        .I2(n_0_crc_insert_d_i_2),
        .I3(\n_0_reg_next_terminate[4]_i_7 ),
        .I4(\n_0_is_data_d1[6]_i_2 ),
        .I5(\n_0_is_data_d1[7]_i_2 ),
        .O(\n_0_stat_byte_int[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \stat_byte_int[5]_i_4 
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I1(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .O(\n_0_stat_byte_int[5]_i_4 ));
LUT6 #(
    .INIT(64'hF4F4FCFCFFF4FCFC)) 
     \stat_byte_int[6]_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I1(\n_0_stat_byte_int[6]_i_2 ),
        .I2(\n_0_stat_byte_int[6]_i_3 ),
        .I3(\n_0_reg_next_terminate[4]_i_3 ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .I5(\n_0_stat_byte_int[6]_i_4 ),
        .O(\n_0_stat_byte_int[6]_i_1 ));
LUT6 #(
    .INIT(64'h0000000055545557)) 
     \stat_byte_int[6]_i_2 
       (.I0(\n_0_is_pad_d1[0]_i_3 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_is_data_d1[7]_i_2 ),
        .I4(\n_0_is_data_d1[7]_i_3 ),
        .I5(\n_0_crc_dv_reg[2]_i_2 ),
        .O(\n_0_stat_byte_int[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEFE)) 
     \stat_byte_int[6]_i_3 
       (.I0(\txgen/is_pad [6]),
        .I1(\txgen/is_data [7]),
        .I2(\n_0_pause_data_count[1]_i_3 ),
        .I3(\n_0_is_data_d1[6]_i_2 ),
        .I4(\n_0_is_data_d1[7]_i_2 ),
        .I5(\n_0_stat_byte_int[6]_i_5 ),
        .O(\n_0_stat_byte_int[6]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAE)) 
     \stat_byte_int[6]_i_4 
       (.I0(n_0_crc_insert_d_i_2),
        .I1(\n_0_is_data_d1[7]_i_3 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I5(\n_0_is_pad_d1[0]_i_3 ),
        .O(\n_0_stat_byte_int[6]_i_4 ));
LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
     \stat_byte_int[6]_i_5 
       (.I0(\n_0_is_pause_d1[7]_i_3 ),
        .I1(\n_0_is_pause_d1[7]_i_4 ),
        .I2(\n_0_is_pause_d1[7]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I5(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .O(\n_0_stat_byte_int[6]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
     \stat_byte_int[7]_i_1 
       (.I0(n_0_crc_insert_d_i_2),
        .I1(\n_0_crc_pos_d1[2]_i_2 ),
        .I2(\n_0_stat_byte_int[7]_i_2 ),
        .I3(\txgen/is_pause ),
        .I4(\txgen/is_data [7]),
        .I5(\txgen/is_pad [7]),
        .O(\n_0_stat_byte_int[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'h0001FFFD)) 
     \stat_byte_int[7]_i_2 
       (.I0(\n_0_is_data_d1[7]_i_3 ),
        .I1(\n_0_is_data_d1[7]_i_2 ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I4(\n_0_is_pad_d1[0]_i_3 ),
        .O(\n_0_stat_byte_int[7]_i_2 ));
LUT6 #(
    .INIT(64'hAAABAAABFFFFAAFF)) 
     \state[0]_i_1 
       (.I0(\n_0_state[0]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I2(\n_0_state[0]_i_3 ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I4(\n_0_state[0]_i_4 ),
        .I5(\n_0_state[0]_i_5 ),
        .O(\txgen/tx_controller_inst/ifg_control_inst/next_state [0]));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \state[0]_i_10 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .O(\n_0_state[0]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     \state[0]_i_11 
       (.I0(\n_4_count_reg[0]_i_2 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_14 ),
        .I2(\txgen/tx_controller_inst/start_align_current ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .O(\n_0_state[0]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \state[0]_i_12 
       (.I0(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I1(n_0_is_underrun_i_2),
        .O(\n_0_state[0]_i_12 ));
LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
     \state[0]_i_2 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I1(\n_0_state[0]_i_6 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I5(\n_0_state[0]_i_7 ),
        .O(\n_0_state[0]_i_2 ));
LUT6 #(
    .INIT(64'h000000000000005D)) 
     \state[0]_i_3 
       (.I0(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/ack_d1 ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/ack_d2 ),
        .I5(\txgen/tx_controller_inst/data_avail_muxed ),
        .O(\n_0_state[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000510055555555)) 
     \state[0]_i_4 
       (.I0(\n_0_state[2]_i_4 ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I4(\n_0_state[2]_i_5 ),
        .I5(\n_0_state[0]_i_8 ),
        .O(\n_0_state[0]_i_4 ));
LUT6 #(
    .INIT(64'hFF0054FFFF0055FF)) 
     \state[0]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I1(\n_0_G_LAN_ONLY.ifg_base_value[3]_i_4 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I5(\n_0_state[0]_i_9 ),
        .O(\n_0_state[0]_i_5 ));
LUT5 #(
    .INIT(32'h00000008)) 
     \state[0]_i_6 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/flip_save ),
        .I1(\txgen/tx_controller_inst/start_align_current ),
        .I2(n_0_deferring_q_i_4),
        .I3(\n_0_count[7]_i_10 ),
        .I4(\n_0_state[0]_i_10 ),
        .O(\n_0_state[0]_i_6 ));
LUT6 #(
    .INIT(64'h55FF55FF55FF55FC)) 
     \state[0]_i_7 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I1(n_0_deferring_q_i_4),
        .I2(\n_0_count[7]_i_10 ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7] ),
        .I5(\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in ),
        .O(\n_0_state[0]_i_7 ));
LUT6 #(
    .INIT(64'h2A2A2AAA2A2A2A2A)) 
     \state[0]_i_8 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .I1(\n_0_state[0]_i_11 ),
        .I2(\n_4_count_reg[7]_i_4 ),
        .I3(n_0_is_underrun_i_3),
        .I4(\n_0_state[1]_i_5 ),
        .I5(\n_0_state[0]_i_12 ),
        .O(\n_0_state[0]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \state[0]_i_9 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
        .O(\n_0_state[0]_i_9 ));
LUT6 #(
    .INIT(64'hFDFFFDFDFDFDFDFD)) 
     \state[1]_i_1 
       (.I0(n_0_rx_axis_tvalid_i_3),
        .I1(\rxgen/rx_axi_in_user [1]),
        .I2(\rxgen/rx_axi_in_user [0]),
        .I3(\rxgen/axi_rx_xgmac_i/state [1]),
        .I4(\rxgen/axi_rx_xgmac_i/state [0]),
        .I5(n_0_rx_axis_tvalid_i_2),
        .O(\rxgen/axi_rx_xgmac_i/next_state ));
LUT6 #(
    .INIT(64'hFFFFFFFF40005555)) 
     \state[1]_i_1__0 
       (.I0(\n_0_state[1]_i_2 ),
        .I1(\txgen/tx_controller_inst/start_align_current ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I3(\n_4_count_reg[0]_i_2 ),
        .I4(\n_4_count_reg[7]_i_4 ),
        .I5(\n_0_state[1]_i_3 ),
        .O(\txgen/tx_controller_inst/ifg_control_inst/next_state [1]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8F)) 
     \state[1]_i_2 
       (.I0(\n_0_FSM_onehot_state[15]_i_21 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I2(\n_0_FSM_onehot_state[15]_i_20 ),
        .I3(\n_0_state[2]_i_4 ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I5(\n_0_state[1]_i_4 ),
        .O(\n_0_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000333344470000)) 
     \state[1]_i_3 
       (.I0(n_0_deferring_q_i_2),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I3(\n_0_state[2]_i_7 ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .O(\n_0_state[1]_i_3 ));
LUT6 #(
    .INIT(64'h0007070707070707)) 
     \state[1]_i_4 
       (.I0(n_0_is_underrun_i_2),
        .I1(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I2(\n_0_state[1]_i_5 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[2]_i_4 ),
        .I4(n_0_is_underrun_i_4),
        .I5(\n_0_state[1]_i_6 ),
        .O(\n_0_state[1]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
     \state[1]_i_5 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof ),
        .I4(\txgen/tx_controller_inst/start_align_current ),
        .I5(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .O(\n_0_state[1]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \state[1]_i_6 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .O(\n_0_state[1]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \state[2]_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I1(\n_0_state[2]_i_2 ),
        .I2(\n_0_state[2]_i_3 ),
        .O(\txgen/tx_controller_inst/ifg_control_inst/next_state [2]));
LUT5 #(
    .INIT(32'h40445555)) 
     \state[2]_i_2 
       (.I0(\n_0_state[2]_i_4 ),
        .I1(\n_0_state[2]_i_5 ),
        .I2(\n_0_state[2]_i_6 ),
        .I3(\n_4_count_reg[7]_i_4 ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/load ),
        .O(\n_0_state[2]_i_2 ));
LUT6 #(
    .INIT(64'hF00FF00FAF0FA30F)) 
     \state[2]_i_3 
       (.I0(n_0_deferring_q_i_2),
        .I1(\n_0_state[2]_i_7 ),
        .I2(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I4(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I5(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .O(\n_0_state[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \state[2]_i_4 
       (.I0(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I2(\txgen/tx_controller_inst/start_align_current ),
        .I3(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .O(\n_0_state[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT4 #(
    .INIT(16'h000D)) 
     \state[2]_i_5 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I1(\n_0_FSM_onehot_axi_tx_state[7]_i_14 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .I3(\n_0_state[1]_i_4 ),
        .O(\n_0_state[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \state[2]_i_6 
       (.I0(\n_4_count_reg[0]_i_2 ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/flip ),
        .I2(\txgen/tx_controller_inst/start_align_current ),
        .O(\n_0_state[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     \state[2]_i_7 
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .O(\n_0_state[2]_i_7 ));
LUT6 #(
    .INIT(64'h00000000EEEFFFFF)) 
     state_in_frame_i_1
       (.I0(\n_0_state[0]_i_2 ),
        .I1(n_0_state_in_frame_i_2),
        .I2(n_0_state_in_frame_i_3),
        .I3(\n_0_state[0]_i_5 ),
        .I4(n_0_state_in_frame_i_4),
        .I5(n_0_state_in_frame_i_5),
        .O(n_0_state_in_frame_i_1));
LUT6 #(
    .INIT(64'h1110111110101010)) 
     state_in_frame_i_2
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .I1(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I2(n_0_state_in_frame_i_6),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .O(n_0_state_in_frame_i_2));
LUT6 #(
    .INIT(64'hAAAAAAAA80888080)) 
     state_in_frame_i_3
       (.I0(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .I1(\n_0_state[0]_i_8 ),
        .I2(n_0_state_in_frame_i_7),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I5(\n_0_state[2]_i_4 ),
        .O(n_0_state_in_frame_i_3));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT4 #(
    .INIT(16'h4544)) 
     state_in_frame_i_4
       (.I0(\txgen/tx_controller_inst/ifg_control_inst/next_state [1]),
        .I1(\n_0_state[2]_i_3 ),
        .I2(\n_0_state[2]_i_2 ),
        .I3(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .O(n_0_state_in_frame_i_4));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'hBAAABABA)) 
     state_in_frame_i_5
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\n_0_state[2]_i_3 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/next_state [1]),
        .I3(\n_0_state[2]_i_2 ),
        .I4(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .O(n_0_state_in_frame_i_5));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     state_in_frame_i_6
       (.I0(\txgen/tx_controller_inst/data_avail_muxed ),
        .I1(\txgen/tx_controller_inst/ifg_control_inst/ack_d2 ),
        .I2(\txgen/tx_controller_inst/ifg_control_inst/ack_d1 ),
        .O(n_0_state_in_frame_i_6));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEA)) 
     state_in_frame_i_7
       (.I0(\n_0_state[2]_i_5 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I3(\txgen/pause_status ),
        .I4(\txgen/pause_status_req ),
        .O(n_0_state_in_frame_i_7));
LUT6 #(
    .INIT(64'h4440FFFF44404440)) 
     \state_inst/crc_dv_reg[0]_i_1 
       (.I0(\n_0_crc_dv_reg[2]_i_2 ),
        .I1(\n_0_crc_dv_reg[2]_i_3 ),
        .I2(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .I3(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\n_0_crc_dv_reg[2]_i_4 ),
        .O(\n_0_state_inst/crc_dv_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
     \state_inst/crc_dv_reg[2]_i_1 
       (.I0(\n_0_crc_dv_reg[2]_i_2 ),
        .I1(\n_0_crc_dv_reg[2]_i_3 ),
        .I2(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I3(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\n_0_crc_dv_reg[2]_i_4 ),
        .O(\n_0_state_inst/crc_dv_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000E222)) 
     \state_inst/frame_byte_reg[0]_i_1 
       (.I0(tx_statistics_vector[5]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\n_0_frame_byte_reg[0]_i_2 ),
        .I3(\n_0_frame_byte_reg[0]_i_3 ),
        .I4(\txgen/tx_controller_inst/pause_stats_update ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[0]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[10]_i_1 
       (.I0(tx_statistics_vector[15]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [10]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[10]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[11]_i_1 
       (.I0(tx_statistics_vector[16]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [11]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[11]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[12]_i_1 
       (.I0(tx_statistics_vector[17]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [12]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[12]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[13]_i_1 
       (.I0(tx_statistics_vector[18]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [13]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[13]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[14]_i_1 
       (.I0(tx_statistics_vector[19]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [14]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[14]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[1]_i_1 
       (.I0(tx_statistics_vector[6]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [1]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[1]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[2]_i_1 
       (.I0(tx_statistics_vector[7]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [2]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[2]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[3]_i_1 
       (.I0(tx_statistics_vector[8]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [3]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[3]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[4]_i_1 
       (.I0(tx_statistics_vector[9]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [4]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[4]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[5]_i_1 
       (.I0(tx_statistics_vector[10]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [5]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[5]_i_1 ));
LUT6 #(
    .INIT(64'h0151FFFFFEAE0000)) 
     \state_inst/frame_byte_reg[5]_i_6 
       (.I0(\n_0_frame_byte_reg[1]_i_6 ),
        .I1(\txgen/tx_controller_inst/frame_byte_count [3]),
        .I2(\n_0_frame_byte_reg[1]_i_4 ),
        .I3(\n_0_txgen/mtu_size_frame_reg[3] ),
        .I4(\n_0_frame_byte_reg[1]_i_3 ),
        .I5(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .O(\n_0_state_inst/frame_byte_reg[5]_i_6 ));
LUT5 #(
    .INIT(32'h0000FECE)) 
     \state_inst/frame_byte_reg[6]_i_1 
       (.I0(tx_statistics_vector[11]),
        .I1(\txgen/tx_controller_inst/pause_stats_update ),
        .I2(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I3(\txgen/tx_controller_inst/frame_byte_count_fin [6]),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[6]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[7]_i_1 
       (.I0(tx_statistics_vector[12]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [7]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[7]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[8]_i_1 
       (.I0(tx_statistics_vector[13]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [8]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[8]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \state_inst/frame_byte_reg[9]_i_1 
       (.I0(tx_statistics_vector[14]),
        .I1(\txgen/tx_controller_inst/state_inst/frame_byte_valid ),
        .I2(\txgen/tx_controller_inst/frame_byte_count_fin [9]),
        .I3(\txgen/tx_controller_inst/pause_stats_update ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/frame_byte_reg[9]_i_1 ));
CARRY4 \state_inst/frame_byte_reg_reg[13]_i_2 
       (.CI(\n_0_state_inst/frame_byte_reg_reg[9]_i_2 ),
        .CO({\n_0_state_inst/frame_byte_reg_reg[13]_i_2 ,\n_1_state_inst/frame_byte_reg_reg[13]_i_2 ,\n_2_state_inst/frame_byte_reg_reg[13]_i_2 ,\n_3_state_inst/frame_byte_reg_reg[13]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txgen/tx_controller_inst/frame_byte_count_fin [13:10]),
        .S({\n_0_frame_byte_reg[13]_i_3 ,\n_0_frame_byte_reg[13]_i_4 ,\n_0_frame_byte_reg[13]_i_5 ,\n_0_frame_byte_reg[13]_i_6 }));
CARRY4 \state_inst/frame_byte_reg_reg[13]_i_7 
       (.CI(\n_0_state_inst/frame_byte_reg_reg[9]_i_7 ),
        .CO({\n_0_state_inst/frame_byte_reg_reg[13]_i_7 ,\n_1_state_inst/frame_byte_reg_reg[13]_i_7 ,\n_2_state_inst/frame_byte_reg_reg[13]_i_7 ,\n_3_state_inst/frame_byte_reg_reg[13]_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txgen/tx_controller_inst/frame_byte_count [12:9]),
        .S({\n_0_frame_byte_reg[13]_i_8 ,\n_0_frame_byte_reg[13]_i_9 ,\n_0_frame_byte_reg[13]_i_10 ,\n_0_frame_byte_reg[13]_i_11 }));
CARRY4 \state_inst/frame_byte_reg_reg[14]_i_3 
       (.CI(\n_0_state_inst/frame_byte_reg_reg[13]_i_2 ),
        .CO(\NLW_state_inst/frame_byte_reg_reg[14]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_state_inst/frame_byte_reg_reg[14]_i_3_O_UNCONNECTED [3:1],\txgen/tx_controller_inst/frame_byte_count_fin [14]}),
        .S({\<const0> ,\<const0> ,\<const0> ,\n_0_frame_byte_reg[14]_i_4 }));
CARRY4 \state_inst/frame_byte_reg_reg[14]_i_5 
       (.CI(\n_0_state_inst/frame_byte_reg_reg[13]_i_7 ),
        .CO({\NLW_state_inst/frame_byte_reg_reg[14]_i_5_CO_UNCONNECTED [3:1],\n_3_state_inst/frame_byte_reg_reg[14]_i_5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_state_inst/frame_byte_reg_reg[14]_i_5_O_UNCONNECTED [3:2],\txgen/tx_controller_inst/frame_byte_count [14:13]}),
        .S({\<const0> ,\<const0> ,\n_0_frame_byte_reg[14]_i_6 ,\n_0_frame_byte_reg[14]_i_7 }));
CARRY4 \state_inst/frame_byte_reg_reg[1]_i_5 
       (.CI(\<const0> ),
        .CO({\n_0_state_inst/frame_byte_reg_reg[1]_i_5 ,\n_1_state_inst/frame_byte_reg_reg[1]_i_5 ,\n_2_state_inst/frame_byte_reg_reg[1]_i_5 ,\n_3_state_inst/frame_byte_reg_reg[1]_i_5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\txgen/tx_controller_inst/L [12],\<const0> }),
        .O(\txgen/tx_controller_inst/frame_byte_count [4:1]),
        .S({\n_0_frame_byte_reg[1]_i_7 ,\n_0_frame_byte_reg[1]_i_8 ,\n_0_frame_byte_reg[1]_i_9 ,\n_0_frame_byte_reg[1]_i_10 }));
CARRY4 \state_inst/frame_byte_reg_reg[5]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_state_inst/frame_byte_reg_reg[5]_i_2 ,\n_1_state_inst/frame_byte_reg_reg[5]_i_2 ,\n_2_state_inst/frame_byte_reg_reg[5]_i_2 ,\n_3_state_inst/frame_byte_reg_reg[5]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\n_0_frame_byte_reg[5]_i_3 ,\<const0> }),
        .O(\txgen/tx_controller_inst/frame_byte_count_fin [5:2]),
        .S({\n_0_frame_byte_reg[5]_i_4 ,\n_0_frame_byte_reg[5]_i_5 ,\n_0_state_inst/frame_byte_reg[5]_i_6 ,\n_0_frame_byte_reg[5]_i_7 }));
CARRY4 \state_inst/frame_byte_reg_reg[9]_i_2 
       (.CI(\n_0_state_inst/frame_byte_reg_reg[5]_i_2 ),
        .CO({\n_0_state_inst/frame_byte_reg_reg[9]_i_2 ,\n_1_state_inst/frame_byte_reg_reg[9]_i_2 ,\n_2_state_inst/frame_byte_reg_reg[9]_i_2 ,\n_3_state_inst/frame_byte_reg_reg[9]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txgen/tx_controller_inst/frame_byte_count_fin [9:6]),
        .S({\n_0_frame_byte_reg[9]_i_3 ,\n_0_frame_byte_reg[9]_i_4 ,\n_0_frame_byte_reg[9]_i_5 ,\n_0_frame_byte_reg[9]_i_6 }));
CARRY4 \state_inst/frame_byte_reg_reg[9]_i_7 
       (.CI(\n_0_state_inst/frame_byte_reg_reg[1]_i_5 ),
        .CO({\n_0_state_inst/frame_byte_reg_reg[9]_i_7 ,\n_1_state_inst/frame_byte_reg_reg[9]_i_7 ,\n_2_state_inst/frame_byte_reg_reg[9]_i_7 ,\n_3_state_inst/frame_byte_reg_reg[9]_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\txgen/tx_controller_inst/frame_byte_count [8:5]),
        .S({\n_0_frame_byte_reg[9]_i_9 ,\n_0_frame_byte_reg[9]_i_10 ,\n_0_frame_byte_reg[9]_i_11 ,\n_0_frame_byte_reg[9]_i_12 }));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \state_inst/min_pkt_len_past_i_1 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .I1(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I2(\txgen/tx_controller_inst/state_inst/min_pkt_len_past ),
        .O(\n_0_state_inst/min_pkt_len_past_i_1 ));
LUT6 #(
    .INIT(64'h00000000BAAAAAAA)) 
     \state_inst/min_pkt_len_reached_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .I1(\txgen/tx_controller_inst/state_inst/count_reg [3]),
        .I2(\txgen/tx_controller_inst/state_inst/count_reg [2]),
        .I3(\txgen/tx_controller_inst/state_inst/count_reg [1]),
        .I4(\txgen/tx_controller_inst/state_inst/count_reg [0]),
        .I5(\txgen/tx_controller_inst/state_inst/min_pkt_len_past ),
        .O(\n_0_state_inst/min_pkt_len_reached_i_1 ));
LUT6 #(
    .INIT(64'h00000000EEE0EEEE)) 
     \state_inst/mtusize_limit_exceeded_d1_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1 ),
        .I1(\txgen/mtusize_limit_exceeded ),
        .I2(\n_0_is_pause_d1[7]_i_4 ),
        .I3(\n_0_is_pause_d1[7]_i_3 ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/mtusize_limit_exceeded_d1_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h00000BEE)) 
     \state_inst/pause_data_count[0]_i_1 
       (.I0(\n_0_pause_data_count[2]_i_2 ),
        .I1(\txgen/tx_controller_inst/state_inst/pause_data_count0 ),
        .I2(\txgen/pause_tx_count [1]),
        .I3(\txgen/pause_tx_count [0]),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\n_0_state_inst/pause_data_count[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h00000320)) 
     \state_inst/pause_data_count[1]_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/pause_data_count0 ),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\txgen/pause_tx_count [0]),
        .I3(\txgen/pause_tx_count [1]),
        .I4(\n_0_pause_data_count[2]_i_2 ),
        .O(\n_0_state_inst/pause_data_count[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h00000222)) 
     \state_inst/pause_data_count[2]_i_1 
       (.I0(\txgen/pause_tx_count [2]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\txgen/pause_tx_count [0]),
        .I3(\txgen/pause_tx_count [1]),
        .I4(\n_0_pause_data_count[2]_i_2 ),
        .O(\n_0_state_inst/pause_data_count[2]_i_1 ));
LUT5 #(
    .INIT(32'h00004440)) 
     \state_inst/reg_next_terminate[4]_i_1 
       (.I0(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I1(\n_0_reg_next_terminate[4]_i_2 ),
        .I2(\n_0_is_terminate_d1[6]_i_3 ),
        .I3(\n_0_reg_next_terminate[4]_i_3 ),
        .I4(\n_0_reg_next_terminate[4]_i_4 ),
        .O(\n_0_state_inst/reg_next_terminate[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \state_inst/stat_byte_int[0]_i_1 
       (.I0(\n_0_stat_byte_int[0]_i_2 ),
        .I1(\txgen/is_data [0]),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[0] ),
        .I3(\n_0_reg_next_terminate[0]_i_4 ),
        .I4(\txgen/is_pause ),
        .I5(\txgen/is_data [7]),
        .O(\n_0_state_inst/stat_byte_int[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
     \state_inst/stat_byte_int[5]_i_1 
       (.I0(\n_0_stat_byte_int[5]_i_2 ),
        .I1(\txgen/is_pad [5]),
        .I2(\n_0_stat_byte_int[5]_i_3 ),
        .I3(\n_0_stat_byte_int[6]_i_2 ),
        .I4(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I5(\txgen/is_data [7]),
        .O(\n_0_state_inst/stat_byte_int[5]_i_1 ));
LUT5 #(
    .INIT(32'h04045504)) 
     status_valid_i_1
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/tx_controller_inst/state_inst/term_reg ),
        .I2(tx_statistics_vector[25]),
        .I3(\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ),
        .I4(\txgen/tx_controller_inst/data_avail_muxed ),
        .O(n_0_status_valid_i_1));
(* ASYNC_REG *) 
   FDPE \sync_rx_reset_i/r1_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(reset_in),
        .Q(\n_0_sync_rx_reset_i/r1_reg ));
(* ASYNC_REG *) 
   FDPE \sync_rx_reset_i/r2_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_sync_rx_reset_i/r1_reg ),
        .PRE(reset_in),
        .Q(\n_0_sync_rx_reset_i/r2_reg ));
(* ASYNC_REG *) 
   FDPE \sync_rx_reset_i/r3_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_sync_rx_reset_i/r2_reg ),
        .PRE(reset_in),
        .Q(\n_0_sync_rx_reset_i/r3_reg ));
FDPE \sync_rx_reset_i/reset_out_reg 
       (.C(rx_clk0),
        .CE(\<const1> ),
        .D(\n_0_sync_rx_reset_i/r3_reg ),
        .PRE(reset_in),
        .Q(\n_0_sync_rx_reset_i/reset_out_reg ));
(* ASYNC_REG *) 
   FDPE \sync_tx_reset_i/r1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(reset_in0_out),
        .Q(r1));
(* ASYNC_REG *) 
   FDPE \sync_tx_reset_i/r2_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(r1),
        .PRE(reset_in0_out),
        .Q(r2));
(* ASYNC_REG *) 
   FDPE \sync_tx_reset_i/r3_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(r2),
        .PRE(reset_in0_out),
        .Q(r3));
FDPE \sync_tx_reset_i/reset_out_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(r3),
        .PRE(reset_in0_out),
        .Q(\n_0_sync_tx_reset_i/reset_out_reg ));
LUT4 #(
    .INIT(16'h00E0)) 
     \synchronise/mux_control_i_1 
       (.I0(\rxgen/mux_control ),
        .I1(\rxgen/synchronise/p_0_in1_in ),
        .I2(n_0_mux_control_i_2),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_synchronise/mux_control_i_1 ));
LUT6 #(
    .INIT(64'h3232222232322022)) 
     term_next_reg_i_1
       (.I0(n_0_term_next_reg_i_2),
        .I1(n_0_term_next_reg_i_3),
        .I2(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\n_0_reg_next_terminate[0]_i_4 ),
        .O(n_0_term_next_reg_i_1));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT4 #(
    .INIT(16'h0155)) 
     term_next_reg_i_2
       (.I0(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I1(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .I2(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .I3(\n_0_crc_pos_d1[2]_i_2 ),
        .O(n_0_term_next_reg_i_2));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hFFFFEEFE)) 
     term_next_reg_i_3
       (.I0(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I1(\n_0_is_terminate_d1[7]_i_8 ),
        .I2(\txgen/is_underrun ),
        .I3(\txgen/tx_controller_inst/state_inst/term_reg ),
        .I4(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_term_next_reg_i_3));
LUT6 #(
    .INIT(64'h00000000000000FE)) 
     term_reg_i_1
       (.I0(n_0_term_reg_i_2),
        .I1(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .I2(\n_0_is_terminate_d1[7]_i_2 ),
        .I3(\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ),
        .I4(tx_statistics_vector[25]),
        .I5(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(\txgen/tx_controller_inst/state_inst/term_reg20_out ));
LUT6 #(
    .INIT(64'h0000000015151504)) 
     term_reg_i_2
       (.I0(\n_0_is_terminate_d1[7]_i_8 ),
        .I1(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I2(n_0_term_reg_i_3),
        .I3(\n_0_reg_next_terminate[0]_i_4 ),
        .I4(\n_0_reg_next_terminate[2]_i_3 ),
        .I5(n_0_term_next_reg_i_2),
        .O(n_0_term_reg_i_2));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     term_reg_i_3
       (.I0(n_0_term_reg_i_4),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .I4(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .O(n_0_term_reg_i_3));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     term_reg_i_4
       (.I0(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .I1(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .I2(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .I3(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .O(n_0_term_reg_i_4));
LUT6 #(
    .INIT(64'h00000000AAAA00A2)) 
     \terminate_control[0]_i_1 
       (.I0(\n_0_terminate_control[0]_i_2 ),
        .I1(\rxgen/rxc_sync_reg1 [2]),
        .I2(\rxgen/decode/error_code_reg [2]),
        .I3(\rxgen/frame_terminate [2]),
        .I4(\n_0_terminate_control[0]_i_3 ),
        .I5(\n_0_terminate_control[0]_i_4 ),
        .O(\n_0_terminate_control[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFF00FFFFFFBA)) 
     \terminate_control[0]_i_2 
       (.I0(\n_0_terminate_control[0]_i_5 ),
        .I1(\n_0_terminate_control[1]_i_3 ),
        .I2(\n_0_terminate_control[1]_i_4 ),
        .I3(\n_0_terminate_control[1]_i_7 ),
        .I4(\n_0_terminate_control[0]_i_6 ),
        .I5(\n_0_terminate_control[0]_i_7 ),
        .O(\n_0_terminate_control[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT4 #(
    .INIT(16'hFFF2)) 
     \terminate_control[0]_i_3 
       (.I0(\rxgen/rxc_sync_reg1 [1]),
        .I1(\rxgen/decode/error_code_reg [1]),
        .I2(\rxgen/frame_terminate [1]),
        .I3(\n_0_terminate_control[0]_i_6 ),
        .O(\n_0_terminate_control[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'hFFF4)) 
     \terminate_control[0]_i_4 
       (.I0(\rxgen/decode/error_code_reg [0]),
        .I1(\rxgen/rxc_sync_reg1 [0]),
        .I2(\rxgen/frame_terminate [0]),
        .I3(\n_0_sync_rx_reset_i/reset_out_reg ),
        .O(\n_0_terminate_control[0]_i_4 ));
LUT3 #(
    .INIT(8'hBA)) 
     \terminate_control[0]_i_5 
       (.I0(\rxgen/frame_terminate [5]),
        .I1(\rxgen/decode/error_code_reg [5]),
        .I2(\rxgen/rxc_sync_reg1 [5]),
        .O(\n_0_terminate_control[0]_i_5 ));
LUT6 #(
    .INIT(64'h0D0D0D0D00000D00)) 
     \terminate_control[0]_i_6 
       (.I0(\rxgen/rxc_sync_reg1 [2]),
        .I1(\rxgen/decode/error_code_reg [2]),
        .I2(\rxgen/frame_terminate [2]),
        .I3(\rxgen/rxc_sync_reg1 [3]),
        .I4(\rxgen/decode/error_code_reg [3]),
        .I5(\rxgen/frame_terminate [3]),
        .O(\n_0_terminate_control[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \terminate_control[0]_i_7 
       (.I0(\rxgen/frame_terminate [4]),
        .I1(\rxgen/decode/error_code_reg [4]),
        .I2(\rxgen/rxc_sync_reg1 [4]),
        .O(\n_0_terminate_control[0]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT5 #(
    .INIT(32'h0000AAFE)) 
     \terminate_control[1]_i_1 
       (.I0(\n_0_terminate_control[1]_i_2 ),
        .I1(\n_0_terminate_control[1]_i_3 ),
        .I2(\n_0_terminate_control[1]_i_4 ),
        .I3(\n_0_terminate_control[1]_i_5 ),
        .I4(\n_0_terminate_control[1]_i_6 ),
        .O(\n_0_terminate_control[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
     \terminate_control[1]_i_2 
       (.I0(\rxgen/rxc_sync_reg1 [2]),
        .I1(\rxgen/decode/error_code_reg [2]),
        .I2(\rxgen/frame_terminate [2]),
        .I3(\rxgen/rxc_sync_reg1 [3]),
        .I4(\rxgen/decode/error_code_reg [3]),
        .I5(\rxgen/frame_terminate [3]),
        .O(\n_0_terminate_control[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \terminate_control[1]_i_3 
       (.I0(\rxgen/frame_terminate [6]),
        .I1(\rxgen/decode/error_code_reg [6]),
        .I2(\rxgen/rxc_sync_reg1 [6]),
        .O(\n_0_terminate_control[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \terminate_control[1]_i_4 
       (.I0(\rxgen/frame_terminate [7]),
        .I1(\rxgen/decode/error_code_reg [7]),
        .I2(\rxgen/rxc_sync_reg1 [7]),
        .O(\n_0_terminate_control[1]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
     \terminate_control[1]_i_5 
       (.I0(\rxgen/rxc_sync_reg1 [4]),
        .I1(\rxgen/decode/error_code_reg [4]),
        .I2(\rxgen/frame_terminate [4]),
        .I3(\rxgen/rxc_sync_reg1 [5]),
        .I4(\rxgen/decode/error_code_reg [5]),
        .I5(\rxgen/frame_terminate [5]),
        .O(\n_0_terminate_control[1]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT5 #(
    .INIT(32'hFFFFEEFE)) 
     \terminate_control[1]_i_6 
       (.I0(\n_0_sync_rx_reset_i/reset_out_reg ),
        .I1(\rxgen/frame_terminate [0]),
        .I2(\rxgen/rxc_sync_reg1 [0]),
        .I3(\rxgen/decode/error_code_reg [0]),
        .I4(\n_0_terminate_control[1]_i_7 ),
        .O(\n_0_terminate_control[1]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \terminate_control[1]_i_7 
       (.I0(\rxgen/frame_terminate [1]),
        .I1(\rxgen/decode/error_code_reg [1]),
        .I2(\rxgen/rxc_sync_reg1 [1]),
        .O(\n_0_terminate_control[1]_i_7 ));
LUT5 #(
    .INIT(32'h0000FE00)) 
     terminate_flag_i_1
       (.I0(n_0_terminate_flag_i_2),
        .I1(n_0_terminate_flag_i_3),
        .I2(n_0_terminate_flag_i_4),
        .I3(\rxgen/decode/frame ),
        .I4(\rxgen/end_of_frame ),
        .O(\rxgen/decode/terminate_flag0 ));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     terminate_flag_i_2
       (.I0(\rxgen/decode/error_code_reg [5]),
        .I1(\rxgen/rxc_sync_reg1 [5]),
        .I2(\rxgen/rxc_sync_reg1 [3]),
        .I3(\rxgen/decode/error_code_reg [3]),
        .I4(\rxgen/rxc_sync_reg1 [4]),
        .I5(\rxgen/decode/error_code_reg [4]),
        .O(n_0_terminate_flag_i_2));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     terminate_flag_i_3
       (.I0(\rxgen/decode/error_code_reg [2]),
        .I1(\rxgen/rxc_sync_reg1 [2]),
        .I2(\rxgen/rxc_sync_reg1 [0]),
        .I3(\rxgen/decode/error_code_reg [0]),
        .I4(\rxgen/rxc_sync_reg1 [1]),
        .I5(\rxgen/decode/error_code_reg [1]),
        .O(n_0_terminate_flag_i_3));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT4 #(
    .INIT(16'h6FF6)) 
     terminate_flag_i_4
       (.I0(\rxgen/decode/error_code_reg [7]),
        .I1(\rxgen/rxc_sync_reg1 [7]),
        .I2(\rxgen/decode/error_code_reg [6]),
        .I3(\rxgen/rxc_sync_reg1 [6]),
        .O(n_0_terminate_flag_i_4));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \terminate_flags[0]_i_1 
       (.I0(\rxgen/rxc_sync [0]),
        .I1(\rxgen/decode/frame ),
        .I2(\n_0_terminate_flags[0]_i_2 ),
        .O(\n_0_terminate_flags[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \terminate_flags[0]_i_2 
       (.I0(\rxgen/rxd_sync [2]),
        .I1(\rxgen/rxd_sync [3]),
        .I2(\rxgen/rxd_sync [4]),
        .I3(\rxgen/rxd_sync [5]),
        .I4(\n_0_terminate_flags[0]_i_3 ),
        .O(\n_0_terminate_flags[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \terminate_flags[0]_i_3 
       (.I0(\rxgen/rxd_sync [1]),
        .I1(\rxgen/rxd_sync [6]),
        .I2(\rxgen/rxd_sync [7]),
        .I3(\rxgen/rxd_sync [0]),
        .O(\n_0_terminate_flags[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \terminate_flags[1]_i_1 
       (.I0(\rxgen/rxc_sync [1]),
        .I1(\rxgen/decode/frame ),
        .I2(\n_0_terminate_flags[1]_i_2 ),
        .O(\n_0_terminate_flags[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \terminate_flags[1]_i_2 
       (.I0(\rxgen/rxd_sync [10]),
        .I1(\rxgen/rxd_sync [11]),
        .I2(\rxgen/rxd_sync [12]),
        .I3(\rxgen/rxd_sync [13]),
        .I4(\n_0_terminate_flags[1]_i_3 ),
        .O(\n_0_terminate_flags[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \terminate_flags[1]_i_3 
       (.I0(\rxgen/rxd_sync [8]),
        .I1(\rxgen/rxd_sync [15]),
        .I2(\rxgen/rxd_sync [14]),
        .I3(\rxgen/rxd_sync [9]),
        .O(\n_0_terminate_flags[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \terminate_flags[2]_i_1 
       (.I0(\rxgen/rxc_sync [2]),
        .I1(\rxgen/decode/frame ),
        .I2(\n_0_terminate_flags[2]_i_2 ),
        .O(\n_0_terminate_flags[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \terminate_flags[2]_i_2 
       (.I0(\rxgen/rxd_sync [18]),
        .I1(\rxgen/rxd_sync [19]),
        .I2(\rxgen/rxd_sync [20]),
        .I3(\rxgen/rxd_sync [21]),
        .I4(\n_0_terminate_flags[2]_i_3 ),
        .O(\n_0_terminate_flags[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \terminate_flags[2]_i_3 
       (.I0(\rxgen/rxd_sync [16]),
        .I1(\rxgen/rxd_sync [23]),
        .I2(\rxgen/rxd_sync [22]),
        .I3(\rxgen/rxd_sync [17]),
        .O(\n_0_terminate_flags[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \terminate_flags[3]_i_1 
       (.I0(\rxgen/rxc_sync [3]),
        .I1(\rxgen/decode/frame ),
        .I2(\n_0_terminate_flags[3]_i_2 ),
        .O(\n_0_terminate_flags[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \terminate_flags[3]_i_2 
       (.I0(\rxgen/rxd_sync [26]),
        .I1(\rxgen/rxd_sync [27]),
        .I2(\rxgen/rxd_sync [28]),
        .I3(\rxgen/rxd_sync [29]),
        .I4(\n_0_terminate_flags[3]_i_3 ),
        .O(\n_0_terminate_flags[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \terminate_flags[3]_i_3 
       (.I0(\rxgen/rxd_sync [24]),
        .I1(\rxgen/rxd_sync [31]),
        .I2(\rxgen/rxd_sync [30]),
        .I3(\rxgen/rxd_sync [25]),
        .O(\n_0_terminate_flags[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \terminate_flags[4]_i_1 
       (.I0(\rxgen/rxc_sync [4]),
        .I1(\rxgen/decode/frame ),
        .I2(\n_0_terminate_flags[4]_i_2 ),
        .O(\n_0_terminate_flags[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \terminate_flags[4]_i_2 
       (.I0(\rxgen/rxd_sync [34]),
        .I1(\rxgen/rxd_sync [35]),
        .I2(\rxgen/rxd_sync [36]),
        .I3(\rxgen/rxd_sync [37]),
        .I4(\n_0_terminate_flags[4]_i_3 ),
        .O(\n_0_terminate_flags[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \terminate_flags[4]_i_3 
       (.I0(\rxgen/rxd_sync [32]),
        .I1(\rxgen/rxd_sync [39]),
        .I2(\rxgen/rxd_sync [38]),
        .I3(\rxgen/rxd_sync [33]),
        .O(\n_0_terminate_flags[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \terminate_flags[5]_i_1 
       (.I0(\rxgen/rxc_sync [5]),
        .I1(\rxgen/decode/frame ),
        .I2(\n_0_terminate_flags[5]_i_2 ),
        .O(\n_0_terminate_flags[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \terminate_flags[5]_i_2 
       (.I0(\rxgen/rxd_sync [42]),
        .I1(\rxgen/rxd_sync [43]),
        .I2(\rxgen/rxd_sync [44]),
        .I3(\rxgen/rxd_sync [45]),
        .I4(\n_0_terminate_flags[5]_i_3 ),
        .O(\n_0_terminate_flags[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \terminate_flags[5]_i_3 
       (.I0(\rxgen/rxd_sync [40]),
        .I1(\rxgen/rxd_sync [47]),
        .I2(\rxgen/rxd_sync [46]),
        .I3(\rxgen/rxd_sync [41]),
        .O(\n_0_terminate_flags[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \terminate_flags[6]_i_1 
       (.I0(\rxgen/rxc_sync [6]),
        .I1(\rxgen/decode/frame ),
        .I2(\n_0_terminate_flags[6]_i_2 ),
        .O(\n_0_terminate_flags[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \terminate_flags[6]_i_2 
       (.I0(\rxgen/rxd_sync [52]),
        .I1(\rxgen/rxd_sync [53]),
        .I2(\rxgen/rxd_sync [50]),
        .I3(\rxgen/rxd_sync [51]),
        .I4(\n_0_terminate_flags[6]_i_3 ),
        .O(\n_0_terminate_flags[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \terminate_flags[6]_i_3 
       (.I0(\rxgen/rxd_sync [49]),
        .I1(\rxgen/rxd_sync [54]),
        .I2(\rxgen/rxd_sync [48]),
        .I3(\rxgen/rxd_sync [55]),
        .O(\n_0_terminate_flags[6]_i_3 ));
LUT3 #(
    .INIT(8'h80)) 
     \terminate_flags[7]_i_1 
       (.I0(\n_0_terminate_flags[7]_i_2 ),
        .I1(\rxgen/decode/frame ),
        .I2(\rxgen/rxc_sync [7]),
        .O(\n_0_terminate_flags[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT5 #(
    .INIT(32'h00004000)) 
     \terminate_flags[7]_i_2 
       (.I0(\rxgen/rxd_sync [57]),
        .I1(\rxgen/rxd_sync [62]),
        .I2(\rxgen/rxd_sync [56]),
        .I3(\rxgen/rxd_sync [63]),
        .I4(\n_0_error_code_reg[7]_i_2 ),
        .O(\n_0_terminate_flags[7]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     terminate_ok_i_2
       (.I0(\rxgen/frame_terminate [0]),
        .I1(\rxgen/error_detection/p_2_in ),
        .I2(\rxgen/length_type [2]),
        .I3(\n_0_rxgen/error_detection/terminate_reg1_reg[4] ),
        .I4(\rxgen/length_type [1]),
        .I5(\rxgen/frame_terminate [2]),
        .O(n_0_terminate_ok_i_2));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     terminate_ok_i_3
       (.I0(\rxgen/frame_terminate [1]),
        .I1(\rxgen/error_detection/p_1_in ),
        .I2(\rxgen/length_type [2]),
        .I3(\n_0_rxgen/error_detection/terminate_reg1_reg[5] ),
        .I4(\rxgen/length_type [1]),
        .I5(\rxgen/frame_terminate [3]),
        .O(n_0_terminate_ok_i_3));
MUXF7 terminate_ok_reg_i_1
       (.I0(n_0_terminate_ok_i_2),
        .I1(n_0_terminate_ok_i_3),
        .O(n_0_terminate_ok_reg_i_1),
        .S(\rxgen/length_type [0]));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \terminate_reg1[0]_i_1 
       (.I0(\n_0_terminate_reg1[7]_i_3 ),
        .I1(\n_0_terminate_reg1[7]_i_5 ),
        .I2(\n_0_terminate_reg1[7]_i_4 ),
        .I3(\n_0_terminate_reg1[7]_i_2 ),
        .O(\n_0_terminate_reg1[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \terminate_reg1[1]_i_1 
       (.I0(\n_0_terminate_reg1[7]_i_3 ),
        .I1(\n_0_terminate_reg1[7]_i_4 ),
        .I2(\n_0_terminate_reg1[7]_i_5 ),
        .I3(\n_0_terminate_reg1[7]_i_2 ),
        .O(\n_0_terminate_reg1[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT4 #(
    .INIT(16'h0040)) 
     \terminate_reg1[2]_i_1 
       (.I0(\n_0_terminate_reg1[7]_i_3 ),
        .I1(\n_0_terminate_reg1[7]_i_4 ),
        .I2(\n_0_terminate_reg1[7]_i_5 ),
        .I3(\n_0_terminate_reg1[7]_i_2 ),
        .O(\n_0_terminate_reg1[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \terminate_reg1[3]_i_1 
       (.I0(\n_0_terminate_reg1[7]_i_4 ),
        .I1(\n_0_terminate_reg1[7]_i_5 ),
        .I2(\n_0_terminate_reg1[7]_i_3 ),
        .I3(\n_0_terminate_reg1[7]_i_2 ),
        .O(\n_0_terminate_reg1[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \terminate_reg1[4]_i_1 
       (.I0(\n_0_terminate_reg1[7]_i_5 ),
        .I1(\n_0_terminate_reg1[7]_i_4 ),
        .I2(\n_0_terminate_reg1[7]_i_3 ),
        .I3(\n_0_terminate_reg1[7]_i_2 ),
        .O(\n_0_terminate_reg1[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \terminate_reg1[5]_i_1 
       (.I0(\n_0_terminate_reg1[7]_i_4 ),
        .I1(\n_0_terminate_reg1[7]_i_5 ),
        .I2(\n_0_terminate_reg1[7]_i_3 ),
        .I3(\n_0_terminate_reg1[7]_i_2 ),
        .O(\n_0_terminate_reg1[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \terminate_reg1[6]_i_1 
       (.I0(\n_0_terminate_reg1[7]_i_4 ),
        .I1(\n_0_terminate_reg1[7]_i_5 ),
        .I2(\n_0_terminate_reg1[7]_i_3 ),
        .I3(\n_0_terminate_reg1[7]_i_2 ),
        .O(\n_0_terminate_reg1[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \terminate_reg1[7]_i_1 
       (.I0(\n_0_terminate_reg1[7]_i_2 ),
        .I1(\n_0_terminate_reg1[7]_i_3 ),
        .I2(\n_0_terminate_reg1[7]_i_4 ),
        .I3(\n_0_terminate_reg1[7]_i_5 ),
        .O(\n_0_terminate_reg1[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     \terminate_reg1[7]_i_2 
       (.I0(\rxgen/frame_terminate [0]),
        .I1(\rxgen/frame_terminate [1]),
        .I2(\rxgen/frame_terminate [2]),
        .I3(\rxgen/frame_terminate [7]),
        .I4(\n_0_terminate_reg1[7]_i_6 ),
        .O(\n_0_terminate_reg1[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \terminate_reg1[7]_i_3 
       (.I0(\n_0_terminate_reg1[7]_i_6 ),
        .I1(\rxgen/frame_terminate [2]),
        .I2(\rxgen/frame_terminate [1]),
        .I3(\rxgen/frame_terminate [0]),
        .O(\n_0_terminate_reg1[7]_i_3 ));
LUT6 #(
    .INIT(64'h5555555555550054)) 
     \terminate_reg1[7]_i_4 
       (.I0(\rxgen/frame_terminate [0]),
        .I1(\rxgen/frame_terminate [5]),
        .I2(\rxgen/frame_terminate [6]),
        .I3(\n_0_terminate_reg1[7]_i_7 ),
        .I4(\rxgen/frame_terminate [2]),
        .I5(\rxgen/frame_terminate [1]),
        .O(\n_0_terminate_reg1[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT4 #(
    .INIT(16'hFFAE)) 
     \terminate_reg1[7]_i_5 
       (.I0(\n_0_terminate_reg1[7]_i_8 ),
        .I1(\rxgen/frame_terminate [2]),
        .I2(\rxgen/frame_terminate [1]),
        .I3(\rxgen/frame_terminate [0]),
        .O(\n_0_terminate_reg1[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \terminate_reg1[7]_i_6 
       (.I0(\rxgen/frame_terminate [5]),
        .I1(\rxgen/frame_terminate [6]),
        .I2(\rxgen/frame_terminate [3]),
        .I3(\rxgen/frame_terminate [4]),
        .O(\n_0_terminate_reg1[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \terminate_reg1[7]_i_7 
       (.I0(\rxgen/frame_terminate [4]),
        .I1(\rxgen/frame_terminate [3]),
        .O(\n_0_terminate_reg1[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'h000000F2)) 
     \terminate_reg1[7]_i_8 
       (.I0(\rxgen/frame_terminate [6]),
        .I1(\rxgen/frame_terminate [5]),
        .I2(\rxgen/frame_terminate [4]),
        .I3(\rxgen/frame_terminate [3]),
        .I4(\rxgen/frame_terminate [1]),
        .O(\n_0_terminate_reg1[7]_i_8 ));
LUT6 #(
    .INIT(64'h0000000001010100)) 
     termination_error_i_1
       (.I0(n_0_termination_error_i_2),
        .I1(\rxgen/frame_terminate [6]),
        .I2(\rxgen/frame_terminate [5]),
        .I3(rx_statistics_valid),
        .I4(\rxgen/error_detection/termination_error ),
        .I5(\rxgen/frame_terminate [7]),
        .O(\rxgen/error_detection/termination_error0 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     termination_error_i_2
       (.I0(\rxgen/frame_terminate [4]),
        .I1(\rxgen/frame_terminate [1]),
        .I2(\rxgen/frame_terminate [0]),
        .I3(\rxgen/frame_terminate [3]),
        .I4(\rxgen/frame_terminate [2]),
        .O(n_0_termination_error_i_2));
LUT5 #(
    .INIT(32'hFFBBFFBA)) 
     \transmit_link_fail/txc_out[0]_i_1 
       (.I0(txc_in[0]),
        .I1(\rsgen/rs_disable_reg ),
        .I2(status_vector[1]),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txc_out[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFBBFFBA)) 
     \transmit_link_fail/txc_out[4]_i_1 
       (.I0(txc_in[4]),
        .I1(\rsgen/rs_disable_reg ),
        .I2(status_vector[1]),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txc_out[4]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[11]_i_1 
       (.I0(txd_in[11]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[11]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[12]_i_1 
       (.I0(txd_in[12]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[12]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[13]_i_1 
       (.I0(txd_in[13]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[13]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[14]_i_1 
       (.I0(txd_in[14]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[14]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[15]_i_1 
       (.I0(txd_in[15]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[15]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[19]_i_1 
       (.I0(txd_in[19]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[19]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[20]_i_1 
       (.I0(txd_in[20]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[20]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[21]_i_1 
       (.I0(txd_in[21]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[21]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[22]_i_1 
       (.I0(txd_in[22]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[22]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[23]_i_1 
       (.I0(txd_in[23]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[23]_i_1 ));
LUT5 #(
    .INIT(32'hEFEFEFEE)) 
     \transmit_link_fail/txd_out[25]_i_1 
       (.I0(txd_in[25]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[25]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[27]_i_1 
       (.I0(txd_in[27]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[27]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[28]_i_1 
       (.I0(txd_in[28]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[28]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[29]_i_1 
       (.I0(txd_in[29]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[29]_i_1 ));
LUT5 #(
    .INIT(32'hEFEFEFEE)) 
     \transmit_link_fail/txd_out[2]_i_1 
       (.I0(txd_in[2]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[2]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[30]_i_1 
       (.I0(txd_in[30]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[30]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[31]_i_1 
       (.I0(txd_in[31]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[31]_i_1 ));
LUT5 #(
    .INIT(32'hEFEFEFEE)) 
     \transmit_link_fail/txd_out[34]_i_1 
       (.I0(txd_in[34]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[34]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[37]_i_1 
       (.I0(txd_in[37]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[37]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[38]_i_1 
       (.I0(txd_in[38]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[38]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[43]_i_1 
       (.I0(txd_in[43]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[43]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[44]_i_1 
       (.I0(txd_in[44]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[44]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[45]_i_1 
       (.I0(txd_in[45]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[45]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[46]_i_1 
       (.I0(txd_in[46]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[46]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[47]_i_1 
       (.I0(txd_in[47]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[47]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[51]_i_1 
       (.I0(txd_in[51]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[51]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[52]_i_1 
       (.I0(txd_in[52]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[52]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[53]_i_1 
       (.I0(txd_in[53]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[53]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[54]_i_1 
       (.I0(txd_in[54]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[54]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[55]_i_1 
       (.I0(txd_in[55]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[55]_i_1 ));
LUT5 #(
    .INIT(32'hEFEFEFEE)) 
     \transmit_link_fail/txd_out[57]_i_1 
       (.I0(txd_in[57]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[57]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[59]_i_1 
       (.I0(txd_in[59]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[59]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[5]_i_1 
       (.I0(txd_in[5]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[5]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[60]_i_1 
       (.I0(txd_in[60]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[60]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[61]_i_1 
       (.I0(txd_in[61]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[61]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[62]_i_1 
       (.I0(txd_in[62]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[62]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[63]_i_1 
       (.I0(txd_in[63]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[63]_i_1 ));
LUT5 #(
    .INIT(32'h20202022)) 
     \transmit_link_fail/txd_out[6]_i_1 
       (.I0(txd_in[6]),
        .I1(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[1]),
        .I4(status_vector[0]),
        .O(\n_0_transmit_link_fail/txd_out[6]_i_1 ));
LUT6 #(
    .INIT(64'h0111011100000111)) 
     tx_axis_in_ack_d1_i_1
       (.I0(\txgen/pause_status_req ),
        .I1(\txgen/pause_status ),
        .I2(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .I4(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I5(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .O(\txgen/ack_out ));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[0]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[0]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [0]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[10]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[10]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [10]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[11]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[11]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [11]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[12]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[12]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [12]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[13]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[13]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [13]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[14]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[14]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [14]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[15]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[15]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [15]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[16]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[16]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [16]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[17]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[17]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [17]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[18]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[18]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [18]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[19]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[19]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [19]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[1]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[1]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [1]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[20]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[20]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [20]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[21]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[21]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [21]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[22]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[22]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [22]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[23]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[23]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [23]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[24]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[24]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [24]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[25]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[25]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [25]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[26]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[26]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [26]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[27]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[27]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [27]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[28]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[28]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [28]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[29]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[29]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [29]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[2]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[2]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [2]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[30]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[30]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [30]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[31]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[31]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [31]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[32]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[32]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [32]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[33]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[33]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [33]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[34]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[34]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [34]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[35]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[35]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [35]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[36]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[36]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [36]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[37]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[37]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [37]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[38]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[38]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [38]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[39]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[39]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [39]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[3]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[3]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [3]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[40]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[40]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [40]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[41]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[41]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [41]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[42]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[42]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [42]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[43]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[43]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [43]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[44]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[44]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [44]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[45]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[45]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [45]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[46]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[46]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [46]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[47]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[47]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [47]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[48]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[48]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [48]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[49]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[49]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [49]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[4]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[4]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [4]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[50]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[50]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [50]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[51]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[51]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [51]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[52]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[52]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [52]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[53]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[53]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [53]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[54]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[54]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [54]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[55]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[55]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [55]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[56]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[56]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [56]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[57]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[57]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [57]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[58]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[58]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [58]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[59]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[59]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [59]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[5]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[5]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [5]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[60]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[60]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [60]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[61]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[61]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [61]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[62]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[62]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [62]));
LUT6 #(
    .INIT(64'hFFFFFFFF00A80000)) 
     \tx_axis_in_pref[63]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(\txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1 ),
        .O(\n_0_tx_axis_in_pref[63]_i_1 ));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[63]_i_2 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[63]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [63]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \tx_axis_in_pref[63]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I4(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I5(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .O(\n_0_tx_axis_in_pref[63]_i_3 ));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[6]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[6]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [6]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[7]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[7]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [7]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[8]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[8]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [8]));
LUT6 #(
    .INIT(64'h00A8000000000000)) 
     \tx_axis_in_pref[9]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_tx_axis_in_pref[63]_i_3 ),
        .I4(tx_axis_tvalid),
        .I5(tx_axis_tdata[9]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [9]));
LUT6 #(
    .INIT(64'h1110000000030000)) 
     \tx_axis_out_ifg_delay[7]_i_1 
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I4(tx_axis_tvalid),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .O(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \tx_axis_out_ifg_delay[7]_i_2 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .O(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \tx_axis_out_ifg_delay[7]_i_3 
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .O(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]));
LUT4 #(
    .INIT(16'h00E2)) 
     tx_axis_out_tready_i_1
       (.I0(tx_axis_tready),
        .I1(n_0_tx_axis_out_tready_i_2),
        .I2(n_0_tx_axis_out_tready_i_3),
        .I3(\n_0_sync_tx_reset_i/reset_out_reg ),
        .O(n_0_tx_axis_out_tready_i_1));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     tx_axis_out_tready_i_10
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .O(n_0_tx_axis_out_tready_i_10));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT2 #(
    .INIT(4'hB)) 
     tx_axis_out_tready_i_11
       (.I0(tx_axis_tuser[0]),
        .I1(tx_axis_tvalid),
        .O(\txgen/axi_tx_xgmac_i/if_byte_counter1 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT5 #(
    .INIT(32'hFFFF4044)) 
     tx_axis_out_tready_i_2
       (.I0(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I1(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I4(n_0_tx_axis_out_tready_i_4),
        .O(n_0_tx_axis_out_tready_i_2));
LUT6 #(
    .INIT(64'hFFCFDDCDDDCDDDCD)) 
     tx_axis_out_tready_i_3
       (.I0(n_0_tx_axis_out_tready_i_5),
        .I1(n_0_tx_axis_out_tready_i_6),
        .I2(\n_0_FSM_onehot_axi_tx_state[7]_i_2 ),
        .I3(\n_0_FSM_onehot_axi_tx_state[7]_i_3 ),
        .I4(n_0_tx_axis_out_tready_i_7),
        .I5(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .O(n_0_tx_axis_out_tready_i_3));
LUT6 #(
    .INIT(64'hFFF0FFF4FFF0FFFF)) 
     tx_axis_out_tready_i_4
       (.I0(\txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1 ),
        .I1(tx_axis_tvalid),
        .I2(\n_0_if_byte_counter[14]_i_3 ),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I4(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .O(n_0_tx_axis_out_tready_i_4));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     tx_axis_out_tready_i_5
       (.I0(\n_0_FSM_onehot_axi_tx_state[6]_i_7 ),
        .I1(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I2(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .O(n_0_tx_axis_out_tready_i_5));
LUT6 #(
    .INIT(64'hAAAEAAAEFFFEAAAE)) 
     tx_axis_out_tready_i_6
       (.I0(n_0_tx_axis_out_tready_i_8),
        .I1(n_0_tx_axis_out_tready_i_9),
        .I2(\n_0_FSM_onehot_axi_tx_state[9]_i_12 ),
        .I3(n_0_tx_axis_out_tready_i_10),
        .I4(\txgen/axi_tx_xgmac_i/if_byte_counter1 ),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .O(n_0_tx_axis_out_tready_i_6));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     tx_axis_out_tready_i_7
       (.I0(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .I1(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .I2(\n_0_tx_axis_in_pref[63]_i_3 ),
        .O(n_0_tx_axis_out_tready_i_7));
LUT6 #(
    .INIT(64'h0000000000002F00)) 
     tx_axis_out_tready_i_8
       (.I0(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I1(tx_axis_tvalid),
        .I2(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [0]),
        .I3(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [3]),
        .I4(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [1]),
        .I5(\txgen/axi_tx_xgmac_i/axi_tx_state_reg [2]),
        .O(n_0_tx_axis_out_tready_i_8));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'h00005510)) 
     tx_axis_out_tready_i_9
       (.I0(tx_axis_tvalid),
        .I1(\txgen/axi_tx_xgmac_i/prefixed_en_d1 ),
        .I2(\txgen/axi_tx_xgmac_i/prefixed_en ),
        .I3(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .I4(\n_0_tx_axis_in_pref[63]_i_3 ),
        .O(n_0_tx_axis_out_tready_i_9));
LUT5 #(
    .INIT(32'h22000002)) 
     \tx_statistics_vector[21]_INST_0 
       (.I0(\n_0_tx_statistics_vector[24]_INST_0_i_1 ),
        .I1(\n_0_tx_statistics_vector[21]_INST_0_i_1 ),
        .I2(\txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
        .I3(\txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
        .I4(\txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
        .O(tx_statistics_vector[21]));
LUT6 #(
    .INIT(64'hDFFFEFFFFFFFFFEF)) 
     \tx_statistics_vector[21]_INST_0_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
        .I1(\txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
        .I2(\txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
        .I3(\txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
        .I4(\txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
        .I5(\txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
        .O(\n_0_tx_statistics_vector[21]_INST_0_i_1 ));
LUT5 #(
    .INIT(32'h00200000)) 
     \tx_statistics_vector[22]_INST_0 
       (.I0(\n_0_tx_statistics_vector[24]_INST_0_i_1 ),
        .I1(\n_0_tx_statistics_vector[22]_INST_0_i_1 ),
        .I2(\txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
        .I3(\txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
        .I4(\txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
        .O(tx_statistics_vector[22]));
LUT5 #(
    .INIT(32'h7F7FFFFA)) 
     \tx_statistics_vector[22]_INST_0_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
        .I1(\txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
        .I2(\txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
        .I3(\txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
        .I4(\txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
        .O(\n_0_tx_statistics_vector[22]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'h0200000002000202)) 
     \tx_statistics_vector[23]_INST_0 
       (.I0(\n_0_tx_statistics_vector[24]_INST_0_i_1 ),
        .I1(\txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
        .I2(\n_0_tx_statistics_vector[24]_INST_0_i_2 ),
        .I3(\txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
        .I4(\txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
        .I5(\txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
        .O(tx_statistics_vector[23]));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     \tx_statistics_vector[24]_INST_0 
       (.I0(\n_0_tx_statistics_vector[24]_INST_0_i_1 ),
        .I1(\txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
        .I2(\txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
        .I3(\txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
        .I4(\txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
        .I5(\n_0_tx_statistics_vector[24]_INST_0_i_2 ),
        .O(tx_statistics_vector[24]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
     \tx_statistics_vector[24]_INST_0_i_1 
       (.I0(\txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1 ),
        .I1(\txgen/tx_controller_inst/state_inst/max_pkt_reg ),
        .I2(\txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in ),
        .I3(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I4(\n_0_tx_statistics_vector[24]_INST_0_i_5 ),
        .I5(\n_0_txgen/jumbo_en_frame_reg ),
        .O(\n_0_tx_statistics_vector[24]_INST_0_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \tx_statistics_vector[24]_INST_0_i_2 
       (.I0(\txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
        .I1(\txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
        .I2(\txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
        .I3(\txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
        .O(\n_0_tx_statistics_vector[24]_INST_0_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \tx_statistics_vector[24]_INST_0_i_3 
       (.I0(\n_0_tx_statistics_vector[24]_INST_0_i_6 ),
        .I1(\n_0_tx_statistics_vector[24]_INST_0_i_7 ),
        .O(\txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \tx_statistics_vector[24]_INST_0_i_4 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .O(\n_0_tx_statistics_vector[24]_INST_0_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h0001FFFE)) 
     \tx_statistics_vector[24]_INST_0_i_5 
       (.I0(\n_0_is_pause_d1[7]_i_4 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .I4(\n_0_is_pause_d1[7]_i_2 ),
        .O(\n_0_tx_statistics_vector[24]_INST_0_i_5 ));
LUT6 #(
    .INIT(64'h88888AAA88888000)) 
     \tx_statistics_vector[24]_INST_0_i_6 
       (.I0(\n_0_tx_statistics_vector[24]_INST_0_i_8 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[6] ),
        .I2(\txgen/vlan_en_frame ),
        .I3(tx_statistics_vector[20]),
        .I4(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I5(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2] ),
        .O(\n_0_tx_statistics_vector[24]_INST_0_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'hFF8F0080)) 
     \tx_statistics_vector[24]_INST_0_i_7 
       (.I0(\txgen/tx_controller_inst/state_inst/max_pkt_len_reached ),
        .I1(\txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg ),
        .I2(\txgen/mtu_en_frame ),
        .I3(\n_0_txgen/jumbo_en_frame_reg ),
        .I4(\n_0_tx_statistics_vector[24]_INST_0_i_9 ),
        .O(\n_0_tx_statistics_vector[24]_INST_0_i_7 ));
LUT6 #(
    .INIT(64'h7F007F0000007F00)) 
     \tx_statistics_vector[24]_INST_0_i_8 
       (.I0(\txgen/vlan_en_frame ),
        .I1(tx_statistics_vector[20]),
        .I2(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I3(\txgen/tx_controller_inst/state_inst/max_pkt_len_reached ),
        .I4(\txgen/mtu_en_frame ),
        .I5(\n_0_txgen/jumbo_en_frame_reg ),
        .O(\n_0_tx_statistics_vector[24]_INST_0_i_8 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \tx_statistics_vector[24]_INST_0_i_9 
       (.I0(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2] ),
        .I1(tx_statistics_vector[20]),
        .I2(\txgen/vlan_en_frame ),
        .I3(\n_0_txgen/inband_fcs_en_frame_reg ),
        .I4(\txgen/tx_controller_inst/state_inst/max_pkt_reached_reg ),
        .O(\n_0_tx_statistics_vector[24]_INST_0_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT4 #(
    .INIT(16'h0455)) 
     tx_success_i_1
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ),
        .I2(\txgen/tx_controller_inst/data_avail_muxed ),
        .I3(n_0_tx_success_i_2),
        .O(n_0_tx_success_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
     tx_success_i_2
       (.I0(n_0_tx_success_i_3),
        .I1(\n_0_frame_byte_reg[1]_i_6 ),
        .I2(\n_0_FSM_onehot_axi_tx_state[2]_i_2 ),
        .I3(n_0_is_underrun_i_2),
        .I4(n_0_tx_success_i_4),
        .I5(n_0_tx_success_i_5),
        .O(n_0_tx_success_i_2));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT4 #(
    .INIT(16'hFF01)) 
     tx_success_i_3
       (.I0(\n_0_is_data_d1[7]_i_2 ),
        .I1(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .I2(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .I3(\n_0_is_data_d1[7]_i_3 ),
        .O(n_0_tx_success_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
     tx_success_i_4
       (.I0(n_0_is_underrun_i_3),
        .I1(\txgen/tx_controller_inst/state_inst/term_reg ),
        .I2(tx_statistics_vector[25]),
        .I3(\txgen/mtusize_limit_exceeded ),
        .I4(tx_statistics_vector[3]),
        .I5(\txgen/tx_controller_inst/state_inst/error_reg ),
        .O(n_0_tx_success_i_4));
LUT6 #(
    .INIT(64'h000000000000AB00)) 
     tx_success_i_5
       (.I0(\n_0_is_data_d1[7]_i_3 ),
        .I1(\n_0_is_data_d1[6]_i_2 ),
        .I2(\n_0_is_data_d1[7]_i_2 ),
        .I3(\txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in ),
        .I4(\n_0_txgen/jumbo_en_frame_reg ),
        .I5(\txgen/mtu_en_frame ),
        .O(n_0_tx_success_i_5));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txc_out[1]_i_1 
       (.I0(status_vector[1]),
        .I1(txc_in[1]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txc_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txc_out[2]_i_1 
       (.I0(status_vector[1]),
        .I1(txc_in[2]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txc_out[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txc_out[3]_i_1 
       (.I0(status_vector[1]),
        .I1(txc_in[3]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txc_out[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txc_out[5]_i_1 
       (.I0(status_vector[1]),
        .I1(txc_in[5]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txc_out[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txc_out[6]_i_1 
       (.I0(status_vector[1]),
        .I1(txc_in[6]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txc_out[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txc_out[7]_i_1 
       (.I0(status_vector[1]),
        .I1(txc_in[7]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txc_out[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[0]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[0]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[10]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[10]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[16]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[16]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[17]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[17]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[17]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[18]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[18]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[18]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[1]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[1]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[24]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[24]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[24]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[26]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[26]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[26]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[32]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[32]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[32]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[33]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[33]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[33]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[40]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[40]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[40]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[41]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[41]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[41]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[42]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[42]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[42]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[48]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[48]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[48]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[49]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[49]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[49]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[50]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[50]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[50]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[56]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[56]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[56]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[58]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[58]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[58]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[8]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[8]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT4 #(
    .INIT(16'hC0CE)) 
     \txd_out[9]_i_1 
       (.I0(status_vector[1]),
        .I1(txd_in[9]),
        .I2(\rsgen/rs_disable_reg ),
        .I3(status_vector[0]),
        .O(\n_0_txd_out[9]_i_1 ));
FDSE #(
    .INIT(1'b1)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[0]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0] ),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[1]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[2]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[3]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[4]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[5]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[6]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[7]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[8]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_axi_tx_state[9]_i_1 ),
        .D(\n_0_FSM_onehot_axi_tx_state[9]_i_2 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/block_other_underruns_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/axi_tx_xgmac_i/block_other_underruns ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/block_other_underruns_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_custom_preamble_en_qualify_i_1),
        .Q(\n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg ),
        .R(\<const0> ));
FDRE \txgen/axi_tx_xgmac_i/feed_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_feed_d1_i_1),
        .Q(\txgen/axi_tx_xgmac_i/feed_d1 ),
        .R(\<const0> ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[0]_i_1 ),
        .Q(\txgen/axi_tx_xgmac_i/minusOp [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[10]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[11]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[12]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[13]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[14]_i_2 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[1]_i_1 ),
        .Q(\txgen/axi_tx_xgmac_i/minusOp [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[2]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[3]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[4]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[5]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[6]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[7]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[8]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_if_byte_counter[14]_i_1 ),
        .D(\n_0_if_byte_counter[9]_i_1 ),
        .Q(\n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_mtusize_limit_exceeded_int_i_1),
        .Q(\txgen/mtusize_limit_exceeded ),
        .R(\<const0> ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [0]),
        .Q(\txgen/preamble_reg [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[10] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [10]),
        .Q(\txgen/preamble_reg [10]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[11] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [11]),
        .Q(\txgen/preamble_reg [11]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[12] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [12]),
        .Q(\txgen/preamble_reg [12]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[13] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [13]),
        .Q(\txgen/preamble_reg [13]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[14] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [14]),
        .Q(\txgen/preamble_reg [14]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[15] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [15]),
        .Q(\txgen/preamble_reg [15]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[16] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [16]),
        .Q(\txgen/preamble_reg [16]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[17] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [17]),
        .Q(\txgen/preamble_reg [17]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[18] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [18]),
        .Q(\txgen/preamble_reg [18]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[19] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [19]),
        .Q(\txgen/preamble_reg [19]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [1]),
        .Q(\txgen/preamble_reg [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[20] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [20]),
        .Q(\txgen/preamble_reg [20]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[21] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [21]),
        .Q(\txgen/preamble_reg [21]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[22] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [22]),
        .Q(\txgen/preamble_reg [22]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[23] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [23]),
        .Q(\txgen/preamble_reg [23]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[24] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [24]),
        .Q(\txgen/preamble_reg [24]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[25] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [25]),
        .Q(\txgen/preamble_reg [25]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[26] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [26]),
        .Q(\txgen/preamble_reg [26]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[27] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [27]),
        .Q(\txgen/preamble_reg [27]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[28] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [28]),
        .Q(\txgen/preamble_reg [28]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[29] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [29]),
        .Q(\txgen/preamble_reg [29]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [2]),
        .Q(\txgen/preamble_reg [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[30] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [30]),
        .Q(\txgen/preamble_reg [30]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[31] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [31]),
        .Q(\txgen/preamble_reg [31]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[32] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [32]),
        .Q(\txgen/preamble_reg [32]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[33] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [33]),
        .Q(\txgen/preamble_reg [33]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[34] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [34]),
        .Q(\txgen/preamble_reg [34]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[35] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [35]),
        .Q(\txgen/preamble_reg [35]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[36] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [36]),
        .Q(\txgen/preamble_reg [36]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[37] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [37]),
        .Q(\txgen/preamble_reg [37]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[38] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [38]),
        .Q(\txgen/preamble_reg [38]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[39] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [39]),
        .Q(\txgen/preamble_reg [39]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [3]),
        .Q(\txgen/preamble_reg [3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[40] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [40]),
        .Q(\txgen/preamble_reg [40]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[41] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [41]),
        .Q(\txgen/preamble_reg [41]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[42] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [42]),
        .Q(\txgen/preamble_reg [42]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[43] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [43]),
        .Q(\txgen/preamble_reg [43]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[44] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [44]),
        .Q(\txgen/preamble_reg [44]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[45] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [45]),
        .Q(\txgen/preamble_reg [45]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[46] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [46]),
        .Q(\txgen/preamble_reg [46]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[47] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [47]),
        .Q(\txgen/preamble_reg [47]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[48] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [48]),
        .Q(\txgen/preamble_reg [48]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[49] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [49]),
        .Q(\txgen/preamble_reg [49]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [4]),
        .Q(\txgen/preamble_reg [4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[50] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [50]),
        .Q(\txgen/preamble_reg [50]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[51] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [51]),
        .Q(\txgen/preamble_reg [51]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[52] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [52]),
        .Q(\txgen/preamble_reg [52]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[53] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [53]),
        .Q(\txgen/preamble_reg [53]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[54] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [54]),
        .Q(\txgen/preamble_reg [54]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[55] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [55]),
        .Q(\txgen/preamble_reg [55]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [5]),
        .Q(\txgen/preamble_reg [5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [6]),
        .Q(\txgen/preamble_reg [6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [7]),
        .Q(\txgen/preamble_reg [7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [8]),
        .Q(\txgen/preamble_reg [8]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/preamble_reg_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_preamble_reg[55]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/p_1_in [9]),
        .Q(\txgen/preamble_reg [9]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/prefixed_en_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/axi_tx_xgmac_i/prefixed_en ),
        .Q(\txgen/axi_tx_xgmac_i/prefixed_en_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_prefixed_en_qualify_i_1),
        .Q(\n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg ),
        .R(\<const0> ));
FDRE \txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_remember_prev_block_underrun_i_1),
        .Q(\n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg ),
        .R(\<const0> ));
FDRE \txgen/axi_tx_xgmac_i/start_given_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_start_given_d1_i_1),
        .Q(\n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg ),
        .R(\<const0> ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/ack_out ),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [0]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[10] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [10]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[10] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[11] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [11]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[11] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[12] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [12]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[12] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[13] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [13]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[13] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[14] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [14]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[14] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[15] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [15]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[15] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[16] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [16]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[16] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[17] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [17]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[17] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[18] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [18]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[18] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[19] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [19]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[19] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [1]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[20] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [20]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[20] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[21] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [21]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[21] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[22] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [22]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[22] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[23] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [23]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[23] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[24] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [24]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[24] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[25] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [25]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[25] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[26] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [26]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[26] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[27] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [27]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[27] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[28] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [28]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[28] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[29] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [29]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[29] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [2]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[30] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [30]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[30] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[31] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [31]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[31] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[32] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [32]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[32] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[33] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [33]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[33] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[34] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [34]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[34] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[35] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [35]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[35] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[36] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [36]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[36] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[37] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [37]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[37] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[38] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [38]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[38] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[39] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [39]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[39] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [3]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[40] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [40]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[40] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[41] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [41]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[41] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[42] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [42]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[42] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[43] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [43]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[43] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[44] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [44]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[44] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[45] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [45]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[45] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[46] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [46]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[46] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[47] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [47]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[47] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[48] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [48]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[48] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[49] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [49]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[49] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [4]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[50] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [50]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[50] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[51] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [51]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[51] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[52] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [52]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[52] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[53] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [53]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[53] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[54] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [54]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[54] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[55] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [55]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[55] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[56] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [56]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[56] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[57] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [57]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[57] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[58] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [58]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[58] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[59] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [59]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[59] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [5]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[60] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [60]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[60] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[61] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [61]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[61] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[62] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [62]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[62] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[63] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [63]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[63] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [6]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [7]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [8]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_tx_axis_in_pref[63]_i_1 ),
        .D(\txgen/axi_tx_xgmac_i/tx_axis_in_pref [9]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[0]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[10]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [10]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[11]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [11]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[12]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [12]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[13]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [13]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[14]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [14]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[15]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [15]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[16]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [16]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[17]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [17]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[18]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [18]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[19]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [19]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[1]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[20]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [20]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[21]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [21]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[22]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [22]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[23]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [23]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[24]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [24]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[25]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [25]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[26]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [26]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[27]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [27]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[28]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [28]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[29]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [29]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[2]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[30]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [30]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[31]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [31]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[32]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [32]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[33]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [33]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[34]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [34]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[35]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [35]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[36]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [36]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[37]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [37]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[38]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [38]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[39]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [39]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[3]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[40]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [40]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[41]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [41]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[42]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [42]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[43]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [43]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[44]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [44]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[45]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [45]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[46]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [46]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[47]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [47]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[48]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [48]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[49]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [49]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[4]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[50]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [50]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[51]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [51]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[52]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [52]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[53]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [53]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[54]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [54]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[55]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [55]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[56] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[56]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [56]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[57] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[57]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [57]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[58] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[58]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [58]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[59] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[59]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [59]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[5]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[60] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[60]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [60]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[61] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[61]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [61]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[62] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[62]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [62]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[63] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[63]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [63]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[6]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[7]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[8]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [8]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tdata[9]),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [9]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tkeep[0]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tkeep[1]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tkeep[2]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tkeep[3]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tkeep[4]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tkeep[5]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tkeep[6]),
        .Q(\n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tkeep[7]),
        .Q(\txgen/axi_tx_xgmac_i/p_0_in8_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tlast),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_axis_tvalid),
        .Q(\txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[0] 
       (.C(tx_clk0),
        .CE(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ),
        .D(tx_ifg_delay[0]),
        .Q(\txgen/ifg_delay [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[1] 
       (.C(tx_clk0),
        .CE(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ),
        .D(tx_ifg_delay[1]),
        .Q(\txgen/ifg_delay [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[2] 
       (.C(tx_clk0),
        .CE(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ),
        .D(tx_ifg_delay[2]),
        .Q(\txgen/ifg_delay [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[3] 
       (.C(tx_clk0),
        .CE(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ),
        .D(tx_ifg_delay[3]),
        .Q(\txgen/ifg_delay [3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[4] 
       (.C(tx_clk0),
        .CE(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ),
        .D(tx_ifg_delay[4]),
        .Q(\txgen/ifg_delay [4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[5] 
       (.C(tx_clk0),
        .CE(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ),
        .D(tx_ifg_delay[5]),
        .Q(\txgen/ifg_delay [5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[6] 
       (.C(tx_clk0),
        .CE(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ),
        .D(tx_ifg_delay[6]),
        .Q(\txgen/ifg_delay [6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[7] 
       (.C(tx_clk0),
        .CE(\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0 ),
        .D(tx_ifg_delay[7]),
        .Q(\txgen/ifg_delay [7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/axi_tx_xgmac_i/tx_axis_out_tready_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_tx_axis_out_tready_i_1),
        .Q(tx_axis_tready),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.fc_en_tx_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[5]),
        .Q(\n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_cust_preamble_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[7]),
        .Q(\txgen/axi_tx_xgmac_i/prefixed_en ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_dic_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_G_ASYNC.tx_dic_i_1 ),
        .Q(\txgen/tx_dic ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_en_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[1]),
        .Q(\n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[8]),
        .Q(\n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_ifs_mode_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[9]),
        .Q(\txgen/tx_ifs_mode ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[3]),
        .Q(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_jumbo_en_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[4]),
        .Q(\n_0_txgen/config_sync_i/G_ASYNC.tx_jumbo_en_reg ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_mtu_enable_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[14]),
        .Q(\n_0_txgen/config_sync_i/G_ASYNC.tx_mtu_enable_reg ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/G_ASYNC.tx_vlan_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[2]),
        .Q(\txgen/tx_vlan ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[16]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[0] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[26]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[10] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[27]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[11] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[28]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[12] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[29]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[13] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[30]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[14] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[17]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[1] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[18]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[2] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[19]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[3] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[20]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[4] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[21]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[5] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[22]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[6] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[23]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[7] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[24]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[8] ),
        .R(\<const0> ));
FDRE \txgen/config_sync_i/tx_mtu_size_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(tx_configuration_vector[25]),
        .Q(\n_0_txgen/config_sync_i/tx_mtu_size_reg[9] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data6 [58]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[10] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data6 [59]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[11] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data6 [60]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[12] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data6 [61]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[13] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data6 [62]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[14] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data6 [63]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[15] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data5 [56]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data5 [57]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data5 [58]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data5 [59]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data5 [60]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data5 [61]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data5 [62]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data5 [63]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data4 [56]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data4 [57]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data4 [58]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data4 [59]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data4 [60]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data4 [61]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data4 [62]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data4 [63]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data6 [56]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/data6 [57]),
        .Q(\n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .Q(\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .Q(\txgen/crc_pipeline_inst/pos_d1 [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .Q(\txgen/crc_pipeline_inst/pos_d1 [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .Q(\txgen/crc_pipeline_inst/pos_d1 [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/txframer/c_out_reg046_out ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/txframer/c_out_reg042_out ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/txframer/c_out_reg036_out ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/txframer/c_out_reg030_out ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/txframer/c_out_reg024_out ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/txframer/c_out_reg017_out ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/txframer/c_out_reg011_out ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/txframer/c_out_reg0 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7] ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [0]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [10]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [11]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [12]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [13]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [14]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [15]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [16]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [17]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [18]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [19]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [1]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [20]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [21]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [22]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [23]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [24]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [25]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [26]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [27]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [28]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [29]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [2]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [30]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [31]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [32]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [33]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [34]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [35]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [36]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [37]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [38]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [39]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [3]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [40]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [41]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [42]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [43]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [44]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [45]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [46]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [47]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [48]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [49]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [4]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [50]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [51]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [52]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [53]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [54]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [55]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [56]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [57]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [58]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [59]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [5]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [60]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [61]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [62]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [63]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [6]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [7]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [8]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/data_in [9]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [39]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [40]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [41]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [42]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [43]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [44]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [45]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [46]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [47]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [48]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [49]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [50]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [51]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [52]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [53]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [54]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [55]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][56] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data3 [56]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][57] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data3 [57]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][58] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data3 [58]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][59] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data3 [59]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][60] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data3 [60]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][61] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data3 [61]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][62] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data3 [62]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][63] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data3 [63]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9 ),
        .Q(\txgen/crc_pipeline_inst/data7 [9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10 ),
        .Q(\txgen/flip ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\n_0_txgen/tx_controller_inst/state_inst/flip_reg ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/insert ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9] ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/pos [0]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/pos [1]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9 ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8] " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9 
       (.A0(\<const0> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const1> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\txgen/pos [2]),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9 ),
        .Q(\n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/calculating_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_calculating_i_1),
        .Q(\txgen/crc_pipeline_inst/calculating ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [0]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [10]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [11]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [12]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [13]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [14]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [15]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [16]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [17]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [18]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [19]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [1]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [20]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [21]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [22]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [23]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [24]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [25]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [26]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [27]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [28]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [29]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [2]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [30]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [31]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [3]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [4]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [5]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [6]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [7]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [8]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22] ),
        .Q(\txgen/crc_pipeline_inst/crc_d1 [9]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_byte_en_reg[6]_i_1 ),
        .D(\n_0_byte_en_reg[0]_i_1 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [0]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_byte_en_reg[6]_i_1 ),
        .D(\n_0_byte_en_reg[1]_i_1 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [1]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_byte_en_reg[6]_i_1 ),
        .D(\n_0_byte_en_reg[2]_i_1 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [2]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_byte_en_reg[6]_i_1 ),
        .D(\n_0_byte_en_reg[3]_i_1 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [3]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_byte_en_reg[6]_i_1 ),
        .D(\n_0_byte_en_reg[4]_i_1 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [4]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_byte_en_reg[6]_i_1 ),
        .D(\n_0_byte_en_reg[5]_i_1 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [5]),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_byte_en_reg[6]_i_1 ),
        .D(\n_0_byte_en_reg[6]_i_2 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift80 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/EQUAL ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg__0 ),
        .R(\<const0> ));
(* srl_bus_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg " *) 
   (* srl_name = "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7 
       (.A0(\<const0> ),
        .A1(\<const1> ),
        .A2(\<const1> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(tx_clk0),
        .D(\n_0_last_data_delay_reg[6]_srl7_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[0]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[0] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[10]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[10] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[11]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[11] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[12]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[12] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[13]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[13] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[14]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[14] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[15]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[15] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[16]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[16] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[17]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[17] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[18]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[18] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[19]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[19] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[1]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[1] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[20]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[20] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[21]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[21] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[22]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[22] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[23]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[23] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[24]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[24] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[25]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[25] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[26]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[26] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[27]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[27] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[28]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[28] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[29]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[29] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[2]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[2] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[30]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[30] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[31]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[31] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[32]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[32] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[33]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[33] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[34]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[34] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[35]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[35] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[36]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[36] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[37]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[37] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[38]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[38] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[39]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[39] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[3]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[3] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[40]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[40] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[41]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[41] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[42]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[42] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[43]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[43] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[44]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[44] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[45]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[45] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[46]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[46] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[47]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[47] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_in [48]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[48] ),
        .R(\n_0_last_data[55]_i_1 ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_in [49]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[49] ),
        .R(\n_0_last_data[55]_i_1 ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[4]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[4] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_in [50]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[50] ),
        .R(\n_0_last_data[55]_i_1 ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_in [51]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[51] ),
        .R(\n_0_last_data[55]_i_1 ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_in [52]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[52] ),
        .R(\n_0_last_data[55]_i_1 ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_in [53]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[53] ),
        .R(\n_0_last_data[55]_i_1 ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_in [54]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[54] ),
        .R(\n_0_last_data[55]_i_1 ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_in [55]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[55] ),
        .R(\n_0_last_data[55]_i_1 ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[5]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[5] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[6]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[6] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[7]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[7] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[8]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[8] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_data[9]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[9] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[0] ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[1] ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[2] ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[3] ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[4] ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[5] ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[6] ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[7] ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[0]_i_1 ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[10]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[11]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[12]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[13]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[14]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[15]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[16]_i_1__0 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[17]_i_1__0 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[18]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[19]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[1]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[20]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[21]_i_1__0 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[22]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[23]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[24]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[25]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[26]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[27]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[28]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[29]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[2]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[30]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[31]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[3]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[4]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[5]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[6]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[7]_i_1__0 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[8]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg1[9]_i_1 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9] ),
        .R(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [0]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [10]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [11]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [12]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [13]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [14]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [15]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [16]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [17]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [18]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [19]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [1]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [20]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [21]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [22]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [23]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [24]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [25]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [26]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [27]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [28]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [29]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [2]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [30]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [31]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [3]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [4]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [5]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [6]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [7]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [8]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_reg2[31]_i_1 ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in [9]),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9] ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_start ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg ),
        .R(\<const0> ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[0] ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0331_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0336_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in127_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0340_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in131_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0346_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in135_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0350_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in139_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0353_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in143_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0356_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in147_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0360_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in150_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0364_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in154_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0368_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in159_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0272_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in81_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0372_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in165_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0375_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in169_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0378_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in173_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0384_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in176_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0391_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in182_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0396_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in186_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0398_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in194_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0400_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in198_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0402_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in204_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0404_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_8_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0282_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0408_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in219_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0411_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in227_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0290_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in92_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0297_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in99_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0303_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in102_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0308_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in107_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0313_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in111_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0317_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in113_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0324_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in116_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0 ),
        .Q(\n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[0] ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0326_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in122_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0333_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in128_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0337_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in132_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0342_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in136_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0348_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in140_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0352_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in144_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0355_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in148_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0358_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in151_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0363_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in155_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0367_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in160_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0265_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in82_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0371_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in166_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0374_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in170_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0377_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_17_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0381_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in177_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0388_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in183_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0393_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in187_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0397_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in195_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0399_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in199_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0401_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in205_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0403_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in211_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0277_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in88_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0407_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_5_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0410_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in228_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0286_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in93_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0293_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0299_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in103_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0305_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in108_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0310_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0315_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_20_in114_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0321_out ),
        .Q(\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in117_in ),
        .R(\txgen/is_start ));
FDRE \txgen/crc_pipeline_inst/txcrc_inst/crc_select_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_crc_select_i_1),
        .Q(\txgen/crc_pipeline_inst/crc_select ),
        .R(\<const0> ));
FDRE \txgen/decode_frame/broadcast_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_broadcast_i_1),
        .Q(tx_statistics_vector[1]),
        .R(\<const0> ));
FDRE \txgen/decode_frame/dst_addr_reg[0] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [0]),
        .Q(\txgen/decode_frame/dst_addr [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[10] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [10]),
        .Q(\txgen/decode_frame/dst_addr [10]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[11] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [11]),
        .Q(\txgen/decode_frame/dst_addr [11]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[12] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [12]),
        .Q(\txgen/decode_frame/dst_addr [12]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[13] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [13]),
        .Q(\txgen/decode_frame/dst_addr [13]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[14] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [14]),
        .Q(\txgen/decode_frame/dst_addr [14]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[15] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [15]),
        .Q(\txgen/decode_frame/dst_addr [15]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[16] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [16]),
        .Q(\txgen/decode_frame/dst_addr [16]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[17] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [17]),
        .Q(\txgen/decode_frame/dst_addr [17]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[18] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [18]),
        .Q(\txgen/decode_frame/dst_addr [18]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[19] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [19]),
        .Q(\txgen/decode_frame/dst_addr [19]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[1] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [1]),
        .Q(\txgen/decode_frame/dst_addr [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[20] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [20]),
        .Q(\txgen/decode_frame/dst_addr [20]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[21] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [21]),
        .Q(\txgen/decode_frame/dst_addr [21]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[22] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [22]),
        .Q(\txgen/decode_frame/dst_addr [22]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[23] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [23]),
        .Q(\txgen/decode_frame/dst_addr [23]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[24] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [24]),
        .Q(\txgen/decode_frame/dst_addr [24]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[25] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [25]),
        .Q(\txgen/decode_frame/dst_addr [25]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[26] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [26]),
        .Q(\txgen/decode_frame/dst_addr [26]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[27] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [27]),
        .Q(\txgen/decode_frame/dst_addr [27]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[28] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [28]),
        .Q(\txgen/decode_frame/dst_addr [28]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[29] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [29]),
        .Q(\txgen/decode_frame/dst_addr [29]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[2] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [2]),
        .Q(\txgen/decode_frame/dst_addr [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[30] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [30]),
        .Q(\txgen/decode_frame/dst_addr [30]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[31] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [31]),
        .Q(\txgen/decode_frame/dst_addr [31]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[32] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [32]),
        .Q(\txgen/decode_frame/dst_addr [32]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[33] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [33]),
        .Q(\txgen/decode_frame/dst_addr [33]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[34] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [34]),
        .Q(\txgen/decode_frame/dst_addr [34]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[35] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [35]),
        .Q(\txgen/decode_frame/dst_addr [35]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[36] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [36]),
        .Q(\txgen/decode_frame/dst_addr [36]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[37] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [37]),
        .Q(\txgen/decode_frame/dst_addr [37]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[38] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [38]),
        .Q(\txgen/decode_frame/dst_addr [38]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[39] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [39]),
        .Q(\txgen/decode_frame/dst_addr [39]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[3] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [3]),
        .Q(\txgen/decode_frame/dst_addr [3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[40] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [40]),
        .Q(\txgen/decode_frame/dst_addr [40]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[41] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [41]),
        .Q(\txgen/decode_frame/dst_addr [41]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[42] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [42]),
        .Q(\txgen/decode_frame/dst_addr [42]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[43] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [43]),
        .Q(\txgen/decode_frame/dst_addr [43]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[44] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [44]),
        .Q(\txgen/decode_frame/dst_addr [44]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[45] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [45]),
        .Q(\txgen/decode_frame/dst_addr [45]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[46] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [46]),
        .Q(\txgen/decode_frame/dst_addr [46]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[47] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [47]),
        .Q(\txgen/decode_frame/dst_addr [47]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[4] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [4]),
        .Q(\txgen/decode_frame/dst_addr [4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[5] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [5]),
        .Q(\txgen/decode_frame/dst_addr [5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[6] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [6]),
        .Q(\txgen/decode_frame/dst_addr [6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[7] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [7]),
        .Q(\txgen/decode_frame/dst_addr [7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[8] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [8]),
        .Q(\txgen/decode_frame/dst_addr [8]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/dst_addr_reg[9] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d1 ),
        .D(\txgen/data_in [9]),
        .Q(\txgen/decode_frame/dst_addr [9]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/frame_is_ctrl_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_frame_is_ctrl_i_1),
        .Q(tx_statistics_vector[4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/frame_is_vlan_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_frame_is_vlan_i_1),
        .Q(tx_statistics_vector[20]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[0] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [32]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[10] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [42]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[10] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[11] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [43]),
        .Q(\txgen/decode_frame/p_8_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[12] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [44]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[12] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[13] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [45]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[13] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[14] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [46]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[14] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[15] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [47]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[15] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[1] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [33]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[2] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [34]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[3] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [35]),
        .Q(\txgen/decode_frame/p_2_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[4] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [36]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[5] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [37]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[6] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [38]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[7] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [39]),
        .Q(\txgen/decode_frame/p_4_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[8] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [40]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/len_type_reg[9] 
       (.C(tx_clk0),
        .CE(\txgen/decode_frame/start_d2 ),
        .D(\txgen/data_in [41]),
        .Q(\n_0_txgen/decode_frame/len_type_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/multicast_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_multicast_i_1),
        .Q(tx_statistics_vector[2]),
        .R(\<const0> ));
FDRE \txgen/decode_frame/start_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_start ),
        .Q(\txgen/decode_frame/start_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/start_d2_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/decode_frame/start_d1 ),
        .Q(\txgen/decode_frame/start_d2 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/decode_frame/start_d3_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/decode_frame/start_d2 ),
        .Q(\txgen/decode_frame/start_d3 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/ifg_dic_frame_reg 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\txgen/tx_dic ),
        .Q(\txgen/ifg_dic_frame ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/ifs_mode_frame_reg 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\txgen/tx_ifs_mode ),
        .Q(\txgen/ifs_mode_frame ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/inband_fcs_en_frame_reg 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg ),
        .Q(\n_0_txgen/inband_fcs_en_frame_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/jumbo_en_frame_reg 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/G_ASYNC.tx_jumbo_en_reg ),
        .Q(\n_0_txgen/jumbo_en_frame_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_en_frame_reg 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/G_ASYNC.tx_mtu_enable_reg ),
        .Q(\txgen/mtu_en_frame ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[0] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[0] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[10] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[10] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[10] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[11] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[11] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[11] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[12] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[12] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[12] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[13] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[13] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[13] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[14] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[14] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[14] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[1] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[1] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[2] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[2] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[3] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[3] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[4] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[4] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[5] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[5] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[6] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[6] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[7] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[7] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[8] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[8] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/mtu_size_frame_reg[9] 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\n_0_txgen/config_sync_i/tx_mtu_size_reg[9] ),
        .Q(\n_0_txgen/mtu_size_frame_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4] ),
        .Q(\txgen/startalignment/c_d1 [4]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5] ),
        .Q(\txgen/startalignment/c_d1 [5]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6] ),
        .Q(\txgen/startalignment/c_d1 [6]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7] ),
        .Q(\txgen/startalignment/c_d1 [7]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_out_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_c_out[0]_i_1 ),
        .Q(txc_in[0]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_out_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_c_out[1]_i_1 ),
        .Q(txc_in[1]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_out_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_c_out[2]_i_1 ),
        .Q(txc_in[2]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_out_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_c_out[3]_i_1 ),
        .Q(txc_in[3]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_out_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_c_out[4]_i_1 ),
        .Q(txc_in[4]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_out_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_c_out[5]_i_1 ),
        .Q(txc_in[5]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_out_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_c_out[6]_i_1 ),
        .Q(txc_in[6]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/c_out_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_c_out[7]_i_1 ),
        .Q(txc_in[7]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[32]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [32]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[33]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [33]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[34]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [34]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[35]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [35]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[36]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [36]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[37]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [37]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[38]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [38]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[39]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [39]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[40]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [40]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[41]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [41]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[42]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [42]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[43]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [43]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[44]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [44]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[45]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [45]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[46]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [46]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[47]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [47]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[48]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [48]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[49]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [49]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[50]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [50]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[51]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [51]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[52]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [52]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[53]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [53]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[54]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [54]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[55]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [55]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[56] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[56]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [56]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[57] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[57]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [57]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_d1_reg[58] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[58]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [58]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[59] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[59]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [59]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[60] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[60]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [60]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[61] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[61]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [61]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[62] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[62]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [62]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_d1_reg[63] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_d1[63]_i_1 ),
        .Q(\txgen/startalignment/d_d1 [63]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[0]_i_1 ),
        .Q(txd_in[0]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[10]_i_1 ),
        .Q(txd_in[10]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[11]_i_1 ),
        .Q(txd_in[11]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[12]_i_1 ),
        .Q(txd_in[12]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[13]_i_1 ),
        .Q(txd_in[13]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[14]_i_1 ),
        .Q(txd_in[14]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[15]_i_1 ),
        .Q(txd_in[15]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[16]_i_1 ),
        .Q(txd_in[16]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[17]_i_1 ),
        .Q(txd_in[17]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[18]_i_1 ),
        .Q(txd_in[18]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[19]_i_1 ),
        .Q(txd_in[19]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[1]_i_1 ),
        .Q(txd_in[1]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[20]_i_1 ),
        .Q(txd_in[20]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[21]_i_1 ),
        .Q(txd_in[21]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[22]_i_1 ),
        .Q(txd_in[22]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[23]_i_1 ),
        .Q(txd_in[23]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[24]_i_1 ),
        .Q(txd_in[24]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[25]_i_1 ),
        .Q(txd_in[25]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[26]_i_1 ),
        .Q(txd_in[26]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[27]_i_1 ),
        .Q(txd_in[27]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[28]_i_1 ),
        .Q(txd_in[28]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[29]_i_1 ),
        .Q(txd_in[29]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[2]_i_1 ),
        .Q(txd_in[2]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[30]_i_1 ),
        .Q(txd_in[30]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[31]_i_1 ),
        .Q(txd_in[31]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[32]_i_1 ),
        .Q(txd_in[32]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[33]_i_1 ),
        .Q(txd_in[33]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[34]_i_1 ),
        .Q(txd_in[34]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[35]_i_1 ),
        .Q(txd_in[35]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[36]_i_1 ),
        .Q(txd_in[36]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[37]_i_1 ),
        .Q(txd_in[37]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[38]_i_1 ),
        .Q(txd_in[38]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[39]_i_1 ),
        .Q(txd_in[39]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[3]_i_1 ),
        .Q(txd_in[3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[40]_i_1 ),
        .Q(txd_in[40]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[41]_i_1 ),
        .Q(txd_in[41]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[42]_i_1 ),
        .Q(txd_in[42]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[43]_i_1 ),
        .Q(txd_in[43]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[44]_i_1 ),
        .Q(txd_in[44]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[45]_i_1 ),
        .Q(txd_in[45]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[46]_i_1 ),
        .Q(txd_in[46]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[47]_i_1 ),
        .Q(txd_in[47]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[48]_i_1 ),
        .Q(txd_in[48]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[49]_i_1 ),
        .Q(txd_in[49]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[4]_i_1 ),
        .Q(txd_in[4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[50]_i_1 ),
        .Q(txd_in[50]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[51]_i_1 ),
        .Q(txd_in[51]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[52]_i_1 ),
        .Q(txd_in[52]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[53]_i_1 ),
        .Q(txd_in[53]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[54]_i_1 ),
        .Q(txd_in[54]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[55]_i_1 ),
        .Q(txd_in[55]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[56] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[56]_i_1 ),
        .Q(txd_in[56]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[57] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[57]_i_1 ),
        .Q(txd_in[57]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[58] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[58]_i_1 ),
        .Q(txd_in[58]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[59] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[59]_i_1 ),
        .Q(txd_in[59]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[5]_i_1 ),
        .Q(txd_in[5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[60] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[60]_i_1 ),
        .Q(txd_in[60]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[61] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[61]_i_1 ),
        .Q(txd_in[61]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[62] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[62]_i_1 ),
        .Q(txd_in[62]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[63] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[63]_i_1 ),
        .Q(txd_in[63]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[6]_i_1 ),
        .Q(txd_in[6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/startalignment/d_out_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[7]_i_1 ),
        .Q(txd_in[7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[8]_i_1 ),
        .Q(txd_in[8]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/startalignment/d_out_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out[9]_i_1 ),
        .Q(txd_in[9]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/axi_eof_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/axi_eof ),
        .Q(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/data_avail_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_avail [0]),
        .Q(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/data_avail_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_avail [1]),
        .Q(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/data_avail_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_avail [2]),
        .Q(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/data_avail_reg_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_avail [3]),
        .Q(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/data_avail_reg_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_avail [4]),
        .Q(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/data_avail_reg_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_avail [5]),
        .Q(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/data_avail_reg_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_avail [6]),
        .Q(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/data_avail_reg_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/data_avail [7]),
        .Q(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ack_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/ack_out ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/ack_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ack_d2_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/ifg_control_inst/ack_d1 ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/ack_d2 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/deferring_q_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_deferring_q_i_1),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/deferring_q ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/eof_during_pad_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame0 ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/eof_underrun_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun0 ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/eof_underrun ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/flip_save_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_flip_save_i_1),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/flip_save ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_frame_da_muxed_i_1),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/frame_offset_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/frame_offset[0]_i_1 ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/frame_offset_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/frame_offset[1]_i_1 ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/frame_offset_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/frame_offset[2]_i_1 ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[0]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0] ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[10] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_base_load_value [8]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[10] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[1]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1] ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_base_load_value [0]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_base_load_value [1]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_base_load_value [2]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\n_0_G_LAN_ONLY.ifg_base_value[5]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_base_load_value [4]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_base_load_value [5]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_base_load_value [6]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_base_load_value [7]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/ifg_calc/current_dic_value[0]_i_1 ),
        .Q(\txgen/tx_controller_inst/current_dic_value [0]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/ifg_calc/current_dic_value[1]_i_1 ),
        .Q(\txgen/tx_controller_inst/current_dic_value [1]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/ifg_dic_frame ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_count[7]_i_1 ),
        .D(\n_0_count[0]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_count[7]_i_1 ),
        .D(\n_0_count[1]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_count[7]_i_1 ),
        .D(\n_0_count[2]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_count[7]_i_1 ),
        .D(\n_0_count[3]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_count[7]_i_1 ),
        .D(\n_0_count[4]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_count[7]_i_1 ),
        .D(\n_0_count[5]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_count[7]_i_1 ),
        .D(\n_0_count[6]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_count[7]_i_1 ),
        .D(\n_0_count[7]_i_2 ),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_ifg_control_inst/ifg_counter/count[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_pause_crc_reg_i_1),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_reg 
       (.C(tx_clk0),
        .CE(\n_0_G_LAN_ONLY.ifg_base_value[10]_i_1 ),
        .D(\txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof0 ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/state_in_frame_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_state_in_frame_i_1),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/state_in_frame ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/state_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/ifg_control_inst/next_state [0]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/state_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/ifg_control_inst/next_state [1]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/ifg_control_inst/state_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/ifg_control_inst/next_state [2]),
        .Q(\n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE #(
    .INIT(1'b1)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[0]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0] ),
        .S(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[10]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[11]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[12]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[13]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[14]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[15]_i_3 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[1]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[2]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[3]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[4]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[5]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[6]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[7]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[8]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_FSM_onehot_state[15]_i_2 ),
        .D(\n_0_FSM_onehot_state[9]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9] ),
        .R(\n_0_FSM_onehot_state[15]_i_1 ));
FDRE \txgen/tx_controller_inst/state_inst/axi_eof_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/tx_controller_inst/axi_eof_reg_reg ),
        .Q(\txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[0] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_7_byte_count_reg[0]_i_3 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [0]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[10] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_5_byte_count_reg[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [10]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[11] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_4_byte_count_reg[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [11]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[12] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_7_byte_count_reg[12]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg__0 ),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[1] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_6_byte_count_reg[0]_i_3 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [1]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[2] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_5_byte_count_reg[0]_i_3 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [2]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[3] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_4_byte_count_reg[0]_i_3 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [3]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[4] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_7_byte_count_reg[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [4]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[5] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_6_byte_count_reg[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [5]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[6] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_5_byte_count_reg[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [6]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[7] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_4_byte_count_reg[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [7]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[8] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_7_byte_count_reg[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [8]),
        .R(\n_0_byte_count[0]_i_1 ));
(* counter = "9" *) 
   FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg[9] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/state_inst/byte_count ),
        .D(\n_6_byte_count_reg[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/byte_count_reg [9]),
        .R(\n_0_byte_count[0]_i_1 ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [0]),
        .Q(\txgen/tx_controller_inst/L [11]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [10]),
        .Q(\txgen/tx_controller_inst/L [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [11]),
        .Q(\txgen/tx_controller_inst/L [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [1]),
        .Q(\txgen/tx_controller_inst/L [10]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [2]),
        .Q(\txgen/tx_controller_inst/L [9]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [3]),
        .Q(\txgen/tx_controller_inst/L [8]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [4]),
        .Q(\txgen/tx_controller_inst/L [7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [5]),
        .Q(\txgen/tx_controller_inst/L [6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [6]),
        .Q(\txgen/tx_controller_inst/L [5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [7]),
        .Q(\txgen/tx_controller_inst/L [4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [8]),
        .Q(\txgen/tx_controller_inst/L [3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/byte_count_reg_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/byte_count_reg [9]),
        .Q(\txgen/tx_controller_inst/L [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "7" *) 
   FDSE \txgen/tx_controller_inst/state_inst/count_reg[0] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/sel ),
        .D(\txgen/tx_controller_inst/plusOp [0]),
        .Q(\txgen/tx_controller_inst/state_inst/count_reg [0]),
        .S(\n_0_count[3]_i_1__0 ));
(* counter = "7" *) 
   FDRE \txgen/tx_controller_inst/state_inst/count_reg[1] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/sel ),
        .D(\txgen/tx_controller_inst/plusOp [1]),
        .Q(\txgen/tx_controller_inst/state_inst/count_reg [1]),
        .R(\n_0_count[3]_i_1__0 ));
(* counter = "7" *) 
   FDRE \txgen/tx_controller_inst/state_inst/count_reg[2] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/sel ),
        .D(\txgen/tx_controller_inst/plusOp [2]),
        .Q(\txgen/tx_controller_inst/state_inst/count_reg [2]),
        .R(\n_0_count[3]_i_1__0 ));
(* counter = "7" *) 
   FDRE \txgen/tx_controller_inst/state_inst/count_reg[3] 
       (.C(tx_clk0),
        .CE(\txgen/tx_controller_inst/sel ),
        .D(\txgen/tx_controller_inst/plusOp [3]),
        .Q(\txgen/tx_controller_inst/state_inst/count_reg [3]),
        .R(\n_0_count[3]_i_1__0 ));
FDRE \txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/crc_dv_reg[0]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_dv_reg[1]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/p_11_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/crc_dv_reg[2]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/p_13_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_dv_reg[3]_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[3] ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/crc_insert_d_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/crc_insert_int139_in ),
        .Q(\txgen/tx_controller_inst/state_inst/crc_insert_d ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/crc_pos_d_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/crc_pos_int [0]),
        .Q(\txgen/tx_controller_inst/state_inst/crc_pos_d [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/crc_pos_d_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/crc_pos_int [1]),
        .Q(\txgen/tx_controller_inst/state_inst/crc_pos_d [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/crc_pos_d_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/crc_pos_int [2]),
        .Q(\txgen/tx_controller_inst/state_inst/crc_pos_d [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[2] ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/data_avail_direct_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[6] ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_txgen/tx_controller_inst/data_avail_reg_reg[7] ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/error_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_error_reg_i_1__0),
        .Q(\txgen/tx_controller_inst/state_inst/error_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/flip_int_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_flip_int_i_1),
        .Q(\txgen/tx_controller_inst/flip_int ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/flip_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/flip_int ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/flip_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[0]_i_1 ),
        .Q(tx_statistics_vector[5]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[10]_i_1 ),
        .Q(tx_statistics_vector[15]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[11]_i_1 ),
        .Q(tx_statistics_vector[16]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[12]_i_1 ),
        .Q(tx_statistics_vector[17]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[13]_i_1 ),
        .Q(tx_statistics_vector[18]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[14]_i_1 ),
        .Q(tx_statistics_vector[19]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[1]_i_1 ),
        .Q(tx_statistics_vector[6]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[2]_i_1 ),
        .Q(tx_statistics_vector[7]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[3]_i_1 ),
        .Q(tx_statistics_vector[8]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[4]_i_1 ),
        .Q(tx_statistics_vector[9]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[5]_i_1 ),
        .Q(tx_statistics_vector[10]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[6]_i_1 ),
        .Q(tx_statistics_vector[11]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[7]_i_1 ),
        .Q(tx_statistics_vector[12]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[8]_i_1 ),
        .Q(tx_statistics_vector[13]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/frame_byte_reg[9]_i_1 ),
        .Q(tx_statistics_vector[14]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/in_frame_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_in_frame_reg_i_1),
        .Q(\txgen/tx_controller_inst/state_inst/in_frame_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/is_pad_reg_3_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [3]),
        .Q(\txgen/tx_controller_inst/state_inst/is_pad_reg_3 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/is_underrun_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/underrun ),
        .Q(\txgen/is_underrun ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/last_bytes_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/last_bytes [0]),
        .Q(\txgen/tx_controller_inst/frame_byte_count [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/last_bytes_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/last_bytes [1]),
        .Q(\txgen/tx_controller_inst/L [13]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/last_bytes_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_last_bytes_reg[2]_i_1 ),
        .Q(\txgen/tx_controller_inst/L [12]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/tx_controller_inst/state_inst/load_max_count_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_load_max_count_i_1),
        .Q(\txgen/tx_controller_inst/state_inst/load_max_count ),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/max_count_enable_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_max_count_enable_i_1),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg ),
        .R(\<const0> ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_7_max_count_reg[0]_i_2 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[10] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_5_max_count_reg[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [10]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[11] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_4_max_count_reg[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [11]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_6_max_count_reg[0]_i_2 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_5_max_count_reg[0]_i_2 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_4_max_count_reg[0]_i_2 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_7_max_count_reg[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_6_max_count_reg[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_5_max_count_reg[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_4_max_count_reg[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_7_max_count_reg[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [8]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "8" *) 
   FDRE \txgen/tx_controller_inst/state_inst/max_count_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_max_count[0]_i_1 ),
        .D(\n_6_max_count_reg[8]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/max_count_reg [9]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/max_pkt_len_reached_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_max_pkt_len_reached_i_1),
        .Q(\txgen/tx_controller_inst/state_inst/max_pkt_len_reached ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/max_pkt_reached_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/max_pkt_len_reached ),
        .Q(\txgen/tx_controller_inst/state_inst/max_pkt_reached_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/max_pkt_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_max_pkt_reg_i_1),
        .Q(\txgen/tx_controller_inst/state_inst/max_pkt_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/min_pkt_len_past_i_1 ),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/min_pkt_len_reached_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/min_pkt_len_reached_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/min_pkt_len_reached ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/mtusize_limit_exceeded_d1_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1 ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/mtusize_limit_exceeded ),
        .Q(\txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/pause_data_count_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/pause_data_count[0]_i_1 ),
        .Q(\txgen/pause_tx_count [0]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/pause_data_count_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/pause_data_count[1]_i_1 ),
        .Q(\txgen/pause_tx_count [1]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/pause_data_count_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/pause_data_count[2]_i_1 ),
        .Q(\txgen/pause_tx_count [2]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/pause_req_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_pause_req_reg_i_1),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/pause_stats_update_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_pause_stats_update_i_1),
        .Q(\txgen/tx_controller_inst/pause_stats_update ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/data_avail_muxed ),
        .Q(\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_pause_tx_scheduled_i_1),
        .Q(\txgen/tx_controller_inst/data_avail_muxed ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/pause_vector_c_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/pause_vector_c0 ),
        .Q(tx_statistics_vector[25]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg_next_terminate[0]_i_1 ),
        .Q(\txgen/tx_controller_inst/reg_next_terminate [0]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg_next_terminate[1]_i_1 ),
        .Q(\txgen/tx_controller_inst/reg_next_terminate [1]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg_next_terminate[2]_i_1 ),
        .Q(\txgen/tx_controller_inst/reg_next_terminate [2]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_reg_next_terminate[3]_i_1 ),
        .Q(\txgen/tx_controller_inst/reg_next_terminate [3]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/reg_next_terminate[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/reg_next_terminate [4]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/start_alignment_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_start_alignment_i_1),
        .Q(\txgen/tx_controller_inst/start_align_current ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/start_int_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_is_start_d1_i_1),
        .Q(\txgen/tx_controller_inst/state_inst/start_int_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/start_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_start_reg_i_1),
        .Q(\n_0_txgen/tx_controller_inst/state_inst/start_reg_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/stat_byte_int_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/stat_byte_int[0]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/stat_byte_int_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_stat_byte_int[1]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/stat_byte_int_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_stat_byte_int[2]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/stat_byte_int_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_stat_byte_int[3]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/stat_byte_int_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_stat_byte_int[4]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/stat_byte_int_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_state_inst/stat_byte_int[5]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/stat_byte_int_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_stat_byte_int[6]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/stat_byte_int_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_stat_byte_int[7]_i_1 ),
        .Q(\txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_controller_inst/state_inst/status_valid_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_status_valid_i_1),
        .Q(tx_statistics_valid),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/term_next_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_term_next_reg_i_1),
        .Q(\txgen/tx_controller_inst/state_inst/term_next_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/term_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_controller_inst/state_inst/term_reg20_out ),
        .Q(\txgen/tx_controller_inst/state_inst/term_reg ),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/tx_success_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_tx_success_i_1),
        .Q(tx_statistics_vector[0]),
        .R(\<const0> ));
FDRE \txgen/tx_controller_inst/state_inst/underrun_store_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_underrun_store_i_1),
        .Q(tx_statistics_vector[3]),
        .R(\<const0> ));
FDRE \txgen/tx_pause_control_i/count_set_int_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_count_set_int_i_1),
        .Q(\txgen/pause_status_req ),
        .R(\<const0> ));
FDRE \txgen/tx_pause_control_i/count_set_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_count_set_i_1),
        .Q(\txgen/tx_pause_control_i/count_set ),
        .R(\<const0> ));
FDRE \txgen/tx_pause_control_i/good_frame_in_tx_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_pause_control_i/q ),
        .Q(\txgen/tx_pause_control_i/good_frame_in_tx_d1 ),
        .R(\<const0> ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[0] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_7_pause_count_reg[0]_i_2 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[10] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_5_pause_count_reg[8]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [10]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[11] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_4_pause_count_reg[8]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [11]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[12] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_7_pause_count_reg[12]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [12]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[13] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_6_pause_count_reg[12]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [13]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[14] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_5_pause_count_reg[12]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [14]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[15] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_4_pause_count_reg[12]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [15]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[1] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_6_pause_count_reg[0]_i_2 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[2] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_5_pause_count_reg[0]_i_2 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[3] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_4_pause_count_reg[0]_i_2 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [3]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[4] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_7_pause_count_reg[4]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [4]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[5] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_6_pause_count_reg[4]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [5]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[6] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_5_pause_count_reg[4]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [6]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[7] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_4_pause_count_reg[4]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [7]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[8] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_7_pause_count_reg[8]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [8]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
(* counter = "6" *) 
   FDRE \txgen/tx_pause_control_i/pause_count_reg[9] 
       (.C(tx_clk0),
        .CE(\n_0_pause_count[0]_i_1 ),
        .D(\n_6_pause_count_reg[8]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_count_reg [9]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/tx_pause_control_i/pause_quanta_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_pause_quanta[0]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_quanta [0]),
        .R(\<const0> ));
FDRE \txgen/tx_pause_control_i/pause_quanta_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_pause_quanta[1]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_quanta [1]),
        .R(\<const0> ));
FDRE \txgen/tx_pause_control_i/pause_quanta_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_pause_quanta[2]_i_1 ),
        .Q(\txgen/tx_pause_control_i/pause_quanta [2]),
        .R(\<const0> ));
FDRE \txgen/tx_pause_control_i/pause_status_int_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_pause_status_int_i_1),
        .Q(\txgen/pause_status ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_pause_control_i/sync_i/d_1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(good_frame_to_tx),
        .Q(\txgen/tx_pause_control_i/d_1 ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_pause_control_i/sync_i/d_2_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_pause_control_i/d_1 ),
        .Q(\txgen/tx_pause_control_i/d_2 ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_pause_control_i/sync_i/d_3_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_pause_control_i/d_2 ),
        .Q(\txgen/tx_pause_control_i/d_3 ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_pause_control_i/sync_i/d_4_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_pause_control_i/d_3 ),
        .Q(\txgen/tx_pause_control_i/d_4 ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/tx_pause_control_i/sync_i/q_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/tx_pause_control_i/d_4 ),
        .Q(\txgen/tx_pause_control_i/q ),
        .R(\<const0> ));
FDRE \txgen/txframer/crc_data_reg_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_data_reg[0]_i_1 ),
        .Q(\n_0_txgen/txframer/crc_data_reg_reg[0] ),
        .R(\<const0> ));
FDRE \txgen/txframer/crc_data_reg_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_data_reg[1]_i_1 ),
        .Q(\n_0_txgen/txframer/crc_data_reg_reg[1] ),
        .R(\<const0> ));
FDRE \txgen/txframer/crc_data_reg_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_data_reg[2]_i_1 ),
        .Q(\txgen/txframer/p_0_in1_in ),
        .R(\<const0> ));
FDRE \txgen/txframer/crc_insert_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_insert ),
        .Q(\txgen/txframer/crc_insert_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/crc_insert_out_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_crc_insert_out_i_1),
        .Q(\txgen/insert ),
        .R(\<const0> ));
FDRE \txgen/txframer/crc_pos_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pos [0]),
        .Q(\txgen/txframer/crc_pos_d1 [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/crc_pos_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pos [1]),
        .Q(\txgen/txframer/crc_pos_d1 [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/crc_pos_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/crc_pos [2]),
        .Q(\txgen/txframer/crc_pos_d1 [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/crc_pos_out_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_pos_out[0]_i_1 ),
        .Q(\txgen/pos [0]),
        .R(\<const0> ));
FDRE \txgen/txframer/crc_pos_out_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_pos_out[1]_i_1 ),
        .Q(\txgen/pos [1]),
        .R(\<const0> ));
FDRE \txgen/txframer/crc_pos_out_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_crc_pos_out[2]_i_1 ),
        .Q(\txgen/pos [2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [0]),
        .Q(\txgen/txframer/d_in_d1 [0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [10]),
        .Q(\txgen/txframer/d_in_d1 [10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [11]),
        .Q(\txgen/txframer/d_in_d1 [11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [12]),
        .Q(\txgen/txframer/d_in_d1 [12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [13]),
        .Q(\txgen/txframer/d_in_d1 [13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [14]),
        .Q(\txgen/txframer/d_in_d1 [14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [15]),
        .Q(\txgen/txframer/d_in_d1 [15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [16]),
        .Q(\txgen/txframer/d_in_d1 [16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [17]),
        .Q(\txgen/txframer/d_in_d1 [17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [18]),
        .Q(\txgen/txframer/d_in_d1 [18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [19]),
        .Q(\txgen/txframer/d_in_d1 [19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [1]),
        .Q(\txgen/txframer/d_in_d1 [1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [20]),
        .Q(\txgen/txframer/d_in_d1 [20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [21]),
        .Q(\txgen/txframer/d_in_d1 [21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [22]),
        .Q(\txgen/txframer/d_in_d1 [22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [23]),
        .Q(\txgen/txframer/d_in_d1 [23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [24]),
        .Q(\txgen/txframer/d_in_d1 [24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [25]),
        .Q(\txgen/txframer/d_in_d1 [25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [26]),
        .Q(\txgen/txframer/d_in_d1 [26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [27]),
        .Q(\txgen/txframer/d_in_d1 [27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [28]),
        .Q(\txgen/txframer/d_in_d1 [28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [29]),
        .Q(\txgen/txframer/d_in_d1 [29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [2]),
        .Q(\txgen/txframer/d_in_d1 [2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [30]),
        .Q(\txgen/txframer/d_in_d1 [30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [31]),
        .Q(\txgen/txframer/d_in_d1 [31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [32]),
        .Q(\txgen/txframer/d_in_d1 [32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [33]),
        .Q(\txgen/txframer/d_in_d1 [33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [34]),
        .Q(\txgen/txframer/d_in_d1 [34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [35]),
        .Q(\txgen/txframer/d_in_d1 [35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [36]),
        .Q(\txgen/txframer/d_in_d1 [36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [37]),
        .Q(\txgen/txframer/d_in_d1 [37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [38]),
        .Q(\txgen/txframer/d_in_d1 [38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [39]),
        .Q(\txgen/txframer/d_in_d1 [39]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [3]),
        .Q(\txgen/txframer/d_in_d1 [3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [40]),
        .Q(\txgen/txframer/d_in_d1 [40]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [41]),
        .Q(\txgen/txframer/d_in_d1 [41]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [42]),
        .Q(\txgen/txframer/d_in_d1 [42]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [43]),
        .Q(\txgen/txframer/d_in_d1 [43]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [44]),
        .Q(\txgen/txframer/d_in_d1 [44]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [45]),
        .Q(\txgen/txframer/d_in_d1 [45]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [46]),
        .Q(\txgen/txframer/d_in_d1 [46]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [47]),
        .Q(\txgen/txframer/d_in_d1 [47]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [48]),
        .Q(\txgen/txframer/d_in_d1 [48]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [49]),
        .Q(\txgen/txframer/d_in_d1 [49]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [4]),
        .Q(\txgen/txframer/d_in_d1 [4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [50]),
        .Q(\txgen/txframer/d_in_d1 [50]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [51]),
        .Q(\txgen/txframer/d_in_d1 [51]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [52]),
        .Q(\txgen/txframer/d_in_d1 [52]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [53]),
        .Q(\txgen/txframer/d_in_d1 [53]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [54]),
        .Q(\txgen/txframer/d_in_d1 [54]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [55]),
        .Q(\txgen/txframer/d_in_d1 [55]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[56] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [56]),
        .Q(\txgen/txframer/d_in_d1 [56]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[57] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [57]),
        .Q(\txgen/txframer/d_in_d1 [57]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[58] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [58]),
        .Q(\txgen/txframer/d_in_d1 [58]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[59] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [59]),
        .Q(\txgen/txframer/d_in_d1 [59]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [5]),
        .Q(\txgen/txframer/d_in_d1 [5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[60] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [60]),
        .Q(\txgen/txframer/d_in_d1 [60]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[61] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [61]),
        .Q(\txgen/txframer/d_in_d1 [61]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[62] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [62]),
        .Q(\txgen/txframer/d_in_d1 [62]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[63] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [63]),
        .Q(\txgen/txframer/d_in_d1 [63]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [6]),
        .Q(\txgen/txframer/d_in_d1 [6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [7]),
        .Q(\txgen/txframer/d_in_d1 [7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [8]),
        .Q(\txgen/txframer/d_in_d1 [8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d1_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/d_in [9]),
        .Q(\txgen/txframer/d_in_d1 [9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [0]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [10]),
        .Q(\txgen/txframer/p_1_in [2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [11]),
        .Q(\txgen/txframer/p_1_in [3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [12]),
        .Q(\txgen/txframer/p_1_in [4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [13]),
        .Q(\txgen/txframer/p_1_in [5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [14]),
        .Q(\txgen/txframer/p_1_in [6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [15]),
        .Q(\txgen/txframer/p_1_in [7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [16]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[16] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [17]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[17] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [18]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[18] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [19]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[19] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [1]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [20]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[20] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [21]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[21] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [22]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[22] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [23]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[23] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [24]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[24] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [25]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[25] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [26]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[26] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [27]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[27] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [28]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[28] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [29]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[29] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [2]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[2] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [30]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[30] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [31]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[31] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [32]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[32] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [33]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[33] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [34]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[34] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [35]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[35] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [36]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[36] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [37]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[37] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [38]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[38] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [39]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[39] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [3]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[3] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [40]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[40] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [41]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[41] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [42]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[42] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [43]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[43] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [44]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[44] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [45]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[45] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [46]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[46] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [47]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[47] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [48]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[48] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [49]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[49] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [4]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[4] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [50]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[50] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [51]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[51] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [52]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[52] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [53]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[53] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [54]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[54] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [55]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[55] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[56] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [56]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[56] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[57] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [57]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[57] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[58] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [58]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[58] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[59] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [59]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[59] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [5]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[5] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[60] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [60]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[60] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[61] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [61]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[61] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[62] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [62]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[62] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[63] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [63]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[63] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [6]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[6] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [7]),
        .Q(\n_0_txgen/txframer/d_in_d2_reg[7] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [8]),
        .Q(\txgen/txframer/p_1_in [0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txgen/txframer/d_in_d2_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/d_in_d1 [9]),
        .Q(\txgen/txframer/p_1_in [1]),
        .R(\<const0> ));
FDRE \txgen/txframer/d_out_int_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[0]_i_1 ),
        .Q(\txgen/data_in [0]),
        .R(\<const0> ));
FDSE \txgen/txframer/d_out_int_reg[10] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[10]_i_1 ),
        .Q(\txgen/data_in [10]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[11] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[11]_i_1 ),
        .Q(\txgen/data_in [11]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[12] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[12]_i_1 ),
        .Q(\txgen/data_in [12]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[13] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[13]_i_1 ),
        .Q(\txgen/data_in [13]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[14] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[14]_i_1 ),
        .Q(\txgen/data_in [14]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[15] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[15]_i_1 ),
        .Q(\txgen/data_in [15]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[16] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[16]_i_1 ),
        .Q(\txgen/data_in [16]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[17] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[17]_i_1 ),
        .Q(\txgen/data_in [17]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[18] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[18]_i_1 ),
        .Q(\txgen/data_in [18]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[19] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[19]_i_1 ),
        .Q(\txgen/data_in [19]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[1]_i_1 ),
        .Q(\txgen/data_in [1]),
        .R(\<const0> ));
FDRE \txgen/txframer/d_out_int_reg[20] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[20]_i_1 ),
        .Q(\txgen/data_in [20]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[21] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[21]_i_1 ),
        .Q(\txgen/data_in [21]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[22] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[22]_i_1 ),
        .Q(\txgen/data_in [22]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[23] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[23]_i_1 ),
        .Q(\txgen/data_in [23]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[24] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[24]_i_1 ),
        .Q(\txgen/data_in [24]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[25] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[25]_i_1 ),
        .Q(\txgen/data_in [25]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[26] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[26]_i_1 ),
        .Q(\txgen/data_in [26]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[27] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[27]_i_1 ),
        .Q(\txgen/data_in [27]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[28] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[28]_i_1 ),
        .Q(\txgen/data_in [28]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[29] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[29]_i_1 ),
        .Q(\txgen/data_in [29]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[2]_i_1 ),
        .Q(\txgen/data_in [2]),
        .R(\<const0> ));
FDRE \txgen/txframer/d_out_int_reg[30] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[30]_i_1 ),
        .Q(\txgen/data_in [30]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[31] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[31]_i_1 ),
        .Q(\txgen/data_in [31]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[32] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[32]_i_1 ),
        .Q(\txgen/data_in [32]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[33] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[33]_i_1 ),
        .Q(\txgen/data_in [33]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[34] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[34]_i_1 ),
        .Q(\txgen/data_in [34]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[35] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[35]_i_1 ),
        .Q(\txgen/data_in [35]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[36] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[36]_i_1 ),
        .Q(\txgen/data_in [36]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[37] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[37]_i_1 ),
        .Q(\txgen/data_in [37]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[38] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[38]_i_1 ),
        .Q(\txgen/data_in [38]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[39] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[39]_i_1 ),
        .Q(\txgen/data_in [39]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[3]_i_1 ),
        .Q(\txgen/data_in [3]),
        .R(\<const0> ));
FDSE \txgen/txframer/d_out_int_reg[40] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[40]_i_1 ),
        .Q(\txgen/data_in [40]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[41] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[41]_i_1 ),
        .Q(\txgen/data_in [41]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[42] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[42]_i_1 ),
        .Q(\txgen/data_in [42]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[43] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[43]_i_1 ),
        .Q(\txgen/data_in [43]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[44] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[44]_i_1 ),
        .Q(\txgen/data_in [44]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[45] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[45]_i_1 ),
        .Q(\txgen/data_in [45]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[46] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[46]_i_1 ),
        .Q(\txgen/data_in [46]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[47] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[47]_i_1 ),
        .Q(\txgen/data_in [47]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[48] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[48]_i_1 ),
        .Q(\txgen/data_in [48]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[49] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[49]_i_1 ),
        .Q(\txgen/data_in [49]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[4]_i_1 ),
        .Q(\txgen/data_in [4]),
        .R(\<const0> ));
FDSE \txgen/txframer/d_out_int_reg[50] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[50]_i_1 ),
        .Q(\txgen/data_in [50]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[51] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[51]_i_1 ),
        .Q(\txgen/data_in [51]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[52] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[52]_i_1 ),
        .Q(\txgen/data_in [52]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[53] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[53]_i_1 ),
        .Q(\txgen/data_in [53]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[54] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[54]_i_1 ),
        .Q(\txgen/data_in [54]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[55] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[55]_i_1 ),
        .Q(\txgen/data_in [55]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[56] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[56]_i_1 ),
        .Q(\txgen/data_in [56]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[57] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[57]_i_1 ),
        .Q(\txgen/data_in [57]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[58] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[58]_i_1 ),
        .Q(\txgen/data_in [58]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[59] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[59]_i_1 ),
        .Q(\txgen/data_in [59]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[5]_i_1 ),
        .Q(\txgen/data_in [5]),
        .R(\<const0> ));
FDRE \txgen/txframer/d_out_int_reg[60] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[60]_i_1 ),
        .Q(\txgen/data_in [60]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[61] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[61]_i_1 ),
        .Q(\txgen/data_in [61]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[62] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[62]_i_1 ),
        .Q(\txgen/data_in [62]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[63] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[63]_i_1 ),
        .Q(\txgen/data_in [63]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/d_out_int_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[6]_i_1 ),
        .Q(\txgen/data_in [6]),
        .R(\<const0> ));
FDRE \txgen/txframer/d_out_int_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[7]_i_1 ),
        .Q(\txgen/data_in [7]),
        .R(\<const0> ));
FDSE \txgen/txframer/d_out_int_reg[8] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[8]_i_1 ),
        .Q(\txgen/data_in [8]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDSE \txgen/txframer/d_out_int_reg[9] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\n_0_d_out_int[9]_i_1 ),
        .Q(\txgen/data_in [9]),
        .S(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/error_reg_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_error_reg_i_1),
        .Q(\txgen/txframer/error_reg ),
        .R(\<const0> ));
FDRE \txgen/txframer/is_data_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_data [0]),
        .Q(\n_0_txgen/txframer/is_data_d1_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_data_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_data [1]),
        .Q(\txgen/txframer/p_1_in37_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_data_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_data [2]),
        .Q(\txgen/txframer/p_1_in31_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_data_d1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_data [3]),
        .Q(\txgen/txframer/p_1_in25_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_data_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_data [4]),
        .Q(\txgen/txframer/p_1_in18_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_data_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_data [5]),
        .Q(\txgen/txframer/p_1_in12_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_data_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_data [6]),
        .Q(\txgen/txframer/p_1_in6_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_data_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_data [7]),
        .Q(\txgen/txframer/p_1_in4_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_error_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_error ),
        .Q(\txgen/txframer/is_error_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pad_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [0]),
        .Q(\n_0_txgen/txframer/is_pad_d1_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pad_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [1]),
        .Q(\txgen/txframer/p_3_in38_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pad_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [2]),
        .Q(\txgen/txframer/p_3_in32_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pad_d1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [3]),
        .Q(\txgen/txframer/p_3_in26_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pad_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [4]),
        .Q(\txgen/txframer/p_3_in19_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pad_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [5]),
        .Q(\txgen/txframer/p_3_in13_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pad_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [6]),
        .Q(\txgen/txframer/p_3_in7_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pad_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pad [7]),
        .Q(\txgen/txframer/p_3_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pause_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pause ),
        .Q(\n_0_txgen/txframer/is_pause_d1_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pause_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pause ),
        .Q(\txgen/txframer/p_2_in39_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pause_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pause ),
        .Q(\txgen/txframer/p_2_in33_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pause_d1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pause ),
        .Q(\txgen/txframer/p_2_in27_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pause_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pause ),
        .Q(\txgen/txframer/p_2_in21_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pause_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pause ),
        .Q(\txgen/txframer/p_2_in14_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pause_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pause ),
        .Q(\txgen/txframer/p_2_in8_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_pause_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_pause ),
        .Q(\txgen/txframer/p_2_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_start_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(n_0_is_start_d1_i_1),
        .Q(\txgen/txframer/is_start_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_terminate_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_terminate [0]),
        .Q(\n_0_txgen/txframer/is_terminate_d1_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_terminate_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_terminate [1]),
        .Q(\txgen/txframer/p_0_in83_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_terminate_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_terminate [2]),
        .Q(\txgen/txframer/p_0_in80_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_terminate_d1_reg[3] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_terminate [3]),
        .Q(\txgen/txframer/p_0_in77_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_terminate_d1_reg[4] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_terminate [4]),
        .Q(\txgen/txframer/p_0_in74_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_terminate_d1_reg[5] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_terminate [5]),
        .Q(\txgen/txframer/p_0_in71_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_terminate_d1_reg[6] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_terminate [6]),
        .Q(\txgen/txframer/p_0_in69_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_terminate_d1_reg[7] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_terminate [7]),
        .Q(\txgen/txframer/p_0_in64_in ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/is_underrun_d1_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/is_underrun ),
        .Q(\txgen/txframer/is_underrun_d1 ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[0] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[32]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[10] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[42]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[10] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[11] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[43]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[11] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[12] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[44]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[12] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[13] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[45]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[13] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[14] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[46]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[14] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[15] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[47]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[15] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[16] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[48]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[16] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[17] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[49]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[17] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[18] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[50]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[18] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[19] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[51]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[19] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[1] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[33]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[20] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[52]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[20] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[21] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[53]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[21] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[22] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[54]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[22] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[23] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[55]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[23] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[24] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[56]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[24] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[25] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[57]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[25] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[26] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[58]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[26] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[27] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[59]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[27] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[28] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[60]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[28] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[29] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[61]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[29] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[2] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[34]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[30] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[62]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[30] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[31] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[63]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[31] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[32] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[64]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[32] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[33] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[65]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[33] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[34] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[66]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[34] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[35] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[67]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[35] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[36] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[68]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[36] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[37] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[69]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[37] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[38] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[70]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[38] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[39] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[71]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[39] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[3] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[35]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[40] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[72]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[40] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[41] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[73]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[41] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[42] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[74]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[42] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[43] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[75]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[43] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[44] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[76]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[44] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[45] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[77]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[45] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[46] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[78]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[46] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[47] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[79]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[47] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[4] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[36]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[5] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[37]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[6] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[38]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[7] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[39]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[8] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[40]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_source_held_reg[9] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(tx_configuration_vector[41]),
        .Q(\n_0_txgen/txframer/pause_source_held_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_tx_count_d1_reg[0] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/pause_tx_count [0]),
        .Q(\txgen/txframer/pause_tx_count_d1 [0]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_tx_count_d1_reg[1] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/pause_tx_count [1]),
        .Q(\txgen/txframer/pause_tx_count_d1 [1]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_tx_count_d1_reg[2] 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/pause_tx_count [2]),
        .Q(\txgen/txframer/pause_tx_count_d1 [2]),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[0] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[0]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[0] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[10] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[10]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[10] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[11] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[11]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[11] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[12] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[12]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[12] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[13] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[13]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[13] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[14] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[14]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[14] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[15] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[15]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[15] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[1] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[1]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[1] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[2] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[2]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[2] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[3] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[3]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[3] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[4] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[4]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[4] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[5] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[5]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[5] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[6] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[6]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[6] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[7] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[7]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[7] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[8] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[8]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[8] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/pause_value_held_reg[9] 
       (.C(tx_clk0),
        .CE(pause_req),
        .D(pause_val[9]),
        .Q(\n_0_txgen/txframer/pause_value_held_reg[9] ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/txframer/start_out_reg 
       (.C(tx_clk0),
        .CE(\<const1> ),
        .D(\txgen/txframer/is_start_d1 ),
        .Q(\txgen/is_start ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
FDRE \txgen/vlan_en_frame_reg 
       (.C(tx_clk0),
        .CE(\txgen/ack_out ),
        .D(\txgen/tx_vlan ),
        .Q(\txgen/vlan_en_frame ),
        .R(\n_0_sync_tx_reset_i/reset_out_reg ));
LUT5 #(
    .INIT(32'hFFFFFFEA)) 
     type_not_length_i_1
       (.I0(n_0_type_not_length_i_2),
        .I1(\rxgen/length_type [10]),
        .I2(\rxgen/length_type [9]),
        .I3(\rxgen/length_type [14]),
        .I4(\rxgen/length_type [15]),
        .O(n_0_type_not_length_i_1));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     type_not_length_i_2
       (.I0(\rxgen/length_type [11]),
        .I1(\rxgen/length_type [13]),
        .I2(\rxgen/length_type [12]),
        .O(n_0_type_not_length_i_2));
LUT6 #(
    .INIT(64'h4444774744444444)) 
     underrun_store_i_1
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(\txgen/underrun ),
        .I2(\n_0_tx_statistics_vector[24]_INST_0_i_5 ),
        .I3(\n_0_tx_statistics_vector[24]_INST_0_i_4 ),
        .I4(\txgen/tx_controller_inst/state_inst/min_pkt_len_past ),
        .I5(tx_statistics_vector[3]),
        .O(n_0_underrun_store_i_1));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT2 #(
    .INIT(4'hE)) 
     underrun_store_i_2
       (.I0(\n_0_sync_tx_reset_i/reset_out_reg ),
        .I1(n_0_is_start_d1_i_1),
        .O(\txgen/tx_controller_inst/state_inst/min_pkt_len_past ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
