{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@124:134@HdlIdDef", "\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_xgmii_rx_32.v@126:136", "reg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@127:137", "\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign m_axis_tdata = m_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@125:135", "reg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@189:199", "reg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\nreg rx_bad_block_reg = 1'b0;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@87:97", "reg busy_reg = 1'b0;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@129:139", "\nreg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@129:139", "reg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign m_axis_tdata = m_axis_tdata_reg;\nassign m_axis_tvalid = m_axis_tvalid_reg;\nassign m_axis_tlast = m_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@125:135", "reg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg m_axis_tuser_reg = 1'b0, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@122:132", "reg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg [USER_WIDTH-1:0] m_axis_tuser_reg = {USER_WIDTH{1'b0}}, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\n"], ["verilog-ethernet/rtl/axis_baser_rx_64.v@187:197", "reg [1:0] start_packet_reg = 2'b00;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\nreg rx_bad_block_reg = 1'b0;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\n"], ["verilog-ethernet/rtl/axis_gmii_rx.v@127:137", "\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign m_axis_tdata = m_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@122:132", "reg m_axis_tlast_reg = 1'b0, m_axis_tlast_next;\nreg [USER_WIDTH-1:0] m_axis_tuser_reg = {USER_WIDTH{1'b0}}, m_axis_tuser_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_32.v@124:134", "\nreg start_packet_reg = 1'b0, start_packet_next;\nreg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], ["verilog-ethernet/rtl/axis_xgmii_rx_64.v@131:141", "reg error_bad_frame_reg = 1'b0, error_bad_frame_next;\nreg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n\nreg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\n"]], "Diff Content": {"Delete": [[129, "reg [PTP_TS_WIDTH-1:0] ptp_ts_reg = 0, ptp_ts_next;\n"]], "Add": []}}