+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-11_20-30-25/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_typ_1p20V_25C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-11_20-30-25/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003267    0.025256    0.165472    0.317474 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025256    0.000192    0.317666 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009485    0.057752    0.377818    0.695484 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057752    0.000400    0.695883 ^ fanout73/A (sg13g2_buf_8)
     7    0.044374    0.035479    0.091310    0.787193 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035743    0.001673    0.788866 ^ _128_/A (sg13g2_inv_2)
     5    0.022356    0.042508    0.048310    0.837176 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042584    0.001493    0.838669 v _293_/D (sg13g2_dfrbpq_1)
                                              0.838669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402002   clock uncertainty
                                  0.000000    0.402002   clock reconvergence pessimism
                                 -0.040708    0.361293   library hold time
                                              0.361293   data required time
---------------------------------------------------------------------------------------------
                                              0.361293   data required time
                                             -0.838669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477376   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003267    0.025256    0.165472    0.317474 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025256    0.000192    0.317666 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009485    0.057752    0.377818    0.695484 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057752    0.000400    0.695883 ^ fanout73/A (sg13g2_buf_8)
     7    0.044374    0.035479    0.091310    0.787193 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035629    0.000661    0.787854 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001799    0.027428    0.058163    0.846017 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027428    0.000068    0.846085 v _294_/D (sg13g2_dfrbpq_1)
                                              0.846085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401898   clock uncertainty
                                  0.000000    0.401898   clock reconvergence pessimism
                                 -0.035905    0.365993   library hold time
                                              0.365993   data required time
---------------------------------------------------------------------------------------------
                                              0.365993   data required time
                                             -0.846085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.480091   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001995    0.020724    0.161792    0.313326 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020724    0.000077    0.313403 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012564    0.069759    0.386086    0.699489 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.069761    0.000478    0.699967 ^ fanout52/A (sg13g2_buf_8)
     8    0.044044    0.035776    0.096872    0.796839 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.036153    0.002206    0.799045 ^ _195_/B (sg13g2_xor2_1)
     2    0.009490    0.044923    0.082466    0.881511 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044932    0.000624    0.882134 v _196_/B (sg13g2_xor2_1)
     1    0.002021    0.025260    0.053470    0.935605 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025260    0.000133    0.935737 v _295_/D (sg13g2_dfrbpq_2)
                                              0.935737   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399965   clock uncertainty
                                  0.000000    0.399965   clock reconvergence pessimism
                                 -0.035611    0.364354   library hold time
                                              0.364354   data required time
---------------------------------------------------------------------------------------------
                                              0.364354   data required time
                                             -0.935737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571383   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001995    0.020724    0.161792    0.313326 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020724    0.000077    0.313403 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012564    0.069759    0.386086    0.699489 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.069761    0.000478    0.699967 ^ fanout52/A (sg13g2_buf_8)
     8    0.044044    0.035776    0.096872    0.796839 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.036154    0.002213    0.799052 ^ _199_/B (sg13g2_xnor2_1)
     2    0.009285    0.065674    0.083335    0.882387 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065706    0.000586    0.882973 v _200_/B (sg13g2_xor2_1)
     1    0.001642    0.023906    0.059716    0.942689 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023907    0.000064    0.942752 v _296_/D (sg13g2_dfrbpq_1)
                                              0.942752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399964   clock uncertainty
                                  0.000000    0.399964   clock reconvergence pessimism
                                 -0.035149    0.364815   library hold time
                                              0.364815   data required time
---------------------------------------------------------------------------------------------
                                              0.364815   data required time
                                             -0.942752   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577937   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006842    0.038131    0.174929    0.324893 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038135    0.000374    0.325267 ^ hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008851    0.055349    0.382343    0.707611 ^ hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.055349    0.000358    0.707969 ^ fanout66/A (sg13g2_buf_8)
     8    0.046305    0.036351    0.090219    0.798188 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.036722    0.002723    0.800911 ^ _198_/A (sg13g2_nand2_1)
     1    0.003477    0.034634    0.046267    0.847178 v _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.034634    0.000139    0.847317 v _203_/B1 (sg13g2_o21ai_1)
     2    0.009865    0.059639    0.063165    0.910482 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.059647    0.000570    0.911052 ^ _204_/B (sg13g2_xor2_1)
     1    0.002579    0.026475    0.061643    0.972695 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026475    0.000173    0.972868 v _297_/D (sg13g2_dfrbpq_2)
                                              0.972868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.400103   clock uncertainty
                                  0.000000    0.400103   clock reconvergence pessimism
                                 -0.036002    0.364101   library hold time
                                              0.364101   data required time
---------------------------------------------------------------------------------------------
                                              0.364101   data required time
                                             -0.972868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608767   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.174472    0.324884 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035292    0.000350    0.325235 v fanout57/A (sg13g2_buf_8)
     8    0.038161    0.029222    0.082783    0.408018 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029850    0.003095    0.411113 v fanout56/A (sg13g2_buf_2)
     6    0.029599    0.057364    0.103580    0.514693 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057377    0.000867    0.515560 v _210_/B (sg13g2_xnor2_1)
     1    0.006330    0.050295    0.078375    0.593935 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.050296    0.000262    0.594197 v _211_/B (sg13g2_xnor2_1)
     1    0.002278    0.029359    0.057873    0.652070 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029361    0.000087    0.652157 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002195    0.034733    0.369036    1.021193 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.034733    0.000083    1.021277 v _299_/D (sg13g2_dfrbpq_1)
                                              1.021277   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400412   clock uncertainty
                                  0.000000    0.400412   clock reconvergence pessimism
                                 -0.038580    0.361832   library hold time
                                              0.361832   data required time
---------------------------------------------------------------------------------------------
                                              0.361832   data required time
                                             -1.021277   data arrival time
---------------------------------------------------------------------------------------------
                                              0.659445   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.017251    0.159394    0.310928 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017251    0.000079    0.311006 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012220    0.064746    0.397006    0.708013 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.064747    0.000393    0.708405 v fanout53/A (sg13g2_buf_1)
     5    0.026024    0.086930    0.133419    0.841825 v fanout53/X (sg13g2_buf_1)
                                                         net53 (net)
                      0.086942    0.001044    0.842869 v _206_/B (sg13g2_xnor2_1)
     2    0.010859    0.075123    0.109974    0.952842 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.075128    0.000701    0.953543 v _208_/A (sg13g2_xor2_1)
     1    0.004668    0.032223    0.081701    1.035244 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.032223    0.000358    1.035603 v _298_/D (sg13g2_dfrbpq_2)
                                              1.035603   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401401   clock uncertainty
                                  0.000000    0.401401   clock reconvergence pessimism
                                 -0.037494    0.363907   library hold time
                                              0.363907   data required time
---------------------------------------------------------------------------------------------
                                              0.363907   data required time
                                             -1.035603   data arrival time
---------------------------------------------------------------------------------------------
                                              0.671696   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036180    0.003351    0.423446 ^ _140_/B (sg13g2_nor2_2)
     5    0.019613    0.040343    0.050308    0.473753 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.040389    0.000981    0.474734 v _144_/A (sg13g2_nand2_1)
     2    0.008196    0.045386    0.050894    0.525628 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045394    0.000467    0.526095 ^ _212_/B (sg13g2_nor2_1)
     2    0.010106    0.042068    0.053528    0.579623 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.042086    0.000344    0.579967 v _213_/C (sg13g2_nand3_1)
     2    0.012656    0.063916    0.075798    0.655765 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.063933    0.000844    0.656609 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002020    0.028875    0.061316    0.717924 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028875    0.000136    0.718061 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002165    0.034649    0.368664    1.086725 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034649    0.000081    1.086807 v _300_/D (sg13g2_dfrbpq_2)
                                              1.086807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401951   clock uncertainty
                                  0.000000    0.401951   clock reconvergence pessimism
                                 -0.038273    0.363678   library hold time
                                              0.363678   data required time
---------------------------------------------------------------------------------------------
                                              0.363678   data required time
                                             -1.086807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723128   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.174472    0.324884 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035292    0.000350    0.325235 v fanout57/A (sg13g2_buf_8)
     8    0.038161    0.029222    0.082783    0.408018 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029850    0.003095    0.411113 v fanout56/A (sg13g2_buf_2)
     6    0.029599    0.057364    0.103580    0.514693 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057397    0.001294    0.515987 v _182_/B (sg13g2_nand2_1)
     1    0.005721    0.041028    0.054405    0.570392 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.041034    0.000452    0.570844 ^ _217_/A (sg13g2_nor3_1)
     1    0.006242    0.035511    0.049560    0.620404 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.035515    0.000639    0.621043 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003165    0.046370    0.080209    0.701253 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046370    0.000216    0.701469 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003014    0.034619    0.366489    1.067957 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.034619    0.000120    1.068078 ^ _219_/A (sg13g2_inv_1)
     1    0.002121    0.016323    0.026802    1.094880 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016324    0.000135    1.095016 v _301_/D (sg13g2_dfrbpq_1)
                                              1.095016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401534   clock uncertainty
                                  0.000000    0.401534   clock reconvergence pessimism
                                 -0.032387    0.369147   library hold time
                                              0.369147   data required time
---------------------------------------------------------------------------------------------
                                              0.369147   data required time
                                             -1.095016   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725869   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047620    0.000834    5.084230 v _290_/A (sg13g2_inv_1)
     1    0.005618    0.035212    0.042673    5.126904 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.035213    0.000229    5.127132 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.127132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400412   clock uncertainty
                                  0.000000    0.400412   clock reconvergence pessimism
                                 -0.104765    0.295647   library removal time
                                              0.295647   data required time
---------------------------------------------------------------------------------------------
                                              0.295647   data required time
                                             -5.127132   data arrival time
---------------------------------------------------------------------------------------------
                                              4.831486   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029824    0.000274    5.174109 v _288_/A (sg13g2_inv_1)
     1    0.005393    0.031016    0.036407    5.210516 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031025    0.000424    5.210941 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.210941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.400103   clock uncertainty
                                  0.000000    0.400103   clock reconvergence pessimism
                                 -0.103450    0.296653   library removal time
                                              0.296653   data required time
---------------------------------------------------------------------------------------------
                                              0.296653   data required time
                                             -5.210941   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914288   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029825    0.000315    5.174150 v _287_/A (sg13g2_inv_1)
     1    0.005468    0.031287    0.036732    5.210883 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031300    0.000220    5.211103 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.211103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399964   clock uncertainty
                                  0.000000    0.399964   clock reconvergence pessimism
                                 -0.103594    0.296370   library removal time
                                              0.296370   data required time
---------------------------------------------------------------------------------------------
                                              0.296370   data required time
                                             -5.211103   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914733   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030063    0.002235    5.176070 v _289_/A (sg13g2_inv_1)
     1    0.005502    0.031458    0.036903    5.212974 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031471    0.000224    5.213198 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.213198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401401   clock uncertainty
                                  0.000000    0.401401   clock reconvergence pessimism
                                 -0.103364    0.298036   library removal time
                                              0.298036   data required time
---------------------------------------------------------------------------------------------
                                              0.298036   data required time
                                             -5.213198   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915162   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029825    0.000319    5.174155 v _286_/A (sg13g2_inv_1)
     1    0.005614    0.031838    0.037167    5.211321 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031851    0.000229    5.211550 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.211550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399965   clock uncertainty
                                  0.000000    0.399965   clock reconvergence pessimism
                                 -0.103693    0.296272   library removal time
                                              0.296272   data required time
---------------------------------------------------------------------------------------------
                                              0.296272   data required time
                                             -5.211550   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915278   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030174    0.002769    5.176604 v _291_/A (sg13g2_inv_1)
     1    0.005620    0.031927    0.037294    5.213898 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031941    0.000230    5.214128 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.214128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.401951   clock uncertainty
                                  0.000000    0.401951   clock reconvergence pessimism
                                 -0.103502    0.298450   library removal time
                                              0.298450   data required time
---------------------------------------------------------------------------------------------
                                              0.298450   data required time
                                             -5.214128   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915678   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030057    0.002204    5.176039 v _292_/A (sg13g2_inv_1)
     1    0.006298    0.034505    0.039181    5.215220 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.034516    0.000491    5.215711 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.215711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401534   clock uncertainty
                                  0.000000    0.401534   clock reconvergence pessimism
                                 -0.104340    0.297194   library removal time
                                              0.297194   data required time
---------------------------------------------------------------------------------------------
                                              0.297194   data required time
                                             -5.215711   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918517   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030169    0.002748    5.176584 v _129_/A (sg13g2_inv_1)
     1    0.006430    0.035026    0.039628    5.216212 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.035037    0.000476    5.216688 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.216688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402002   clock uncertainty
                                  0.000000    0.402002   clock reconvergence pessimism
                                 -0.104495    0.297507   library removal time
                                              0.297507   data required time
---------------------------------------------------------------------------------------------
                                              0.297507   data required time
                                             -5.216688   data arrival time
---------------------------------------------------------------------------------------------
                                              4.919181   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030215    0.002943    5.176778 v _285_/A (sg13g2_inv_1)
     1    0.006559    0.035533    0.040020    5.216798 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.035544    0.000494    5.217292 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401898   clock uncertainty
                                  0.000000    0.401898   clock reconvergence pessimism
                                 -0.104647    0.297252   library removal time
                                              0.297252   data required time
---------------------------------------------------------------------------------------------
                                              0.297252   data required time
                                             -5.217292   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920041   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013366    0.033662    0.185784    0.337736 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.033731    0.001131    0.338866 v output2/A (sg13g2_buf_1)
     1    0.007898    0.033764    0.076030    0.414896 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.033765    0.000223    0.415120 v sign (out)
                                              0.415120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.415120   data arrival time
---------------------------------------------------------------------------------------------
                                              5.165120   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013491    0.040780    0.189221    0.341172 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.040812    0.000684    0.341857 ^ _127_/A (sg13g2_inv_1)
     1    0.004185    0.022902    0.033903    0.375759 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.022907    0.000289    0.376048 v output3/A (sg13g2_buf_1)
     1    0.010082    0.039912    0.076573    0.452621 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.039924    0.000653    0.453274 v signB (out)
                                              0.453274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.453274   data arrival time
---------------------------------------------------------------------------------------------
                                              5.203274   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.174472    0.324884 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035292    0.000350    0.325235 v fanout57/A (sg13g2_buf_8)
     8    0.038161    0.029222    0.082783    0.408018 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.030168    0.004028    0.412046 v _175_/A (sg13g2_nand2_1)
     1    0.003869    0.027312    0.034388    0.446434 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027312    0.000250    0.446684 ^ output22/A (sg13g2_buf_1)
     1    0.007387    0.039052    0.072055    0.518739 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.039052    0.000192    0.518930 ^ sine_out[26] (out)
                                              0.518930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.518930   data arrival time
---------------------------------------------------------------------------------------------
                                              5.268930   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032560    0.002803    0.416782 ^ _167_/A (sg13g2_nor2_1)
     1    0.005261    0.028797    0.040245    0.457027 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028798    0.000329    0.457355 v output19/A (sg13g2_buf_1)
     1    0.006576    0.029789    0.070639    0.527994 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.029791    0.000273    0.528268 v sine_out[23] (out)
                                              0.528268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.528268   data arrival time
---------------------------------------------------------------------------------------------
                                              5.278268   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032627    0.003048    0.417027 ^ _160_/A (sg13g2_nor2_1)
     1    0.006211    0.030210    0.042530    0.459557 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.030234    0.000457    0.460014 v output14/A (sg13g2_buf_1)
     1    0.006883    0.030707    0.072000    0.532014 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.030710    0.000290    0.532304 v sine_out[19] (out)
                                              0.532304   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.532304   data arrival time
---------------------------------------------------------------------------------------------
                                              5.282304   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030687    0.003627    0.419568 ^ _275_/A (sg13g2_nor2_1)
     1    0.004615    0.025977    0.037852    0.457420 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.026030    0.000614    0.458034 v output30/A (sg13g2_buf_1)
     1    0.010707    0.042085    0.079003    0.537037 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.042171    0.001362    0.538399 v sine_out[3] (out)
                                              0.538399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.538399   data arrival time
---------------------------------------------------------------------------------------------
                                              5.288399   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032874    0.003852    0.417830 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005861    0.049330    0.059624    0.477455 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.049331    0.000354    0.477809 v output15/A (sg13g2_buf_1)
     1    0.006755    0.030862    0.079807    0.557616 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.030864    0.000283    0.557899 v sine_out[1] (out)
                                              0.557899   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.557899   data arrival time
---------------------------------------------------------------------------------------------
                                              5.307899   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030427    0.002671    0.418612 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.006419    0.035990    0.067145    0.485757 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.036015    0.000465    0.486223 v output11/A (sg13g2_buf_1)
     1    0.010317    0.040967    0.082886    0.569109 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040971    0.000431    0.569539 v sine_out[16] (out)
                                              0.569539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.569539   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319540   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036130    0.003176    0.423271 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004266    0.045561    0.066465    0.489735 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.045561    0.000165    0.489900 v output28/A (sg13g2_buf_1)
     1    0.008384    0.035447    0.082138    0.572038 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.035455    0.000515    0.572553 v sine_out[31] (out)
                                              0.572553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.572553   data arrival time
---------------------------------------------------------------------------------------------
                                              5.322553   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030277    0.001967    0.417908 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.006460    0.044809    0.078868    0.496776 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.044833    0.000600    0.497377 v output12/A (sg13g2_buf_1)
     1    0.010376    0.041293    0.086590    0.583966 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.041312    0.000821    0.584788 v sine_out[17] (out)
                                              0.584788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.584788   data arrival time
---------------------------------------------------------------------------------------------
                                              5.334788   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032748    0.003459    0.417437 ^ _255_/A (sg13g2_nor4_1)
     1    0.003924    0.033850    0.043129    0.460567 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033850    0.000287    0.460854 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005377    0.068763    0.070927    0.531781 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.068764    0.000336    0.532118 ^ output4/A (sg13g2_buf_1)
     1    0.007311    0.039981    0.089558    0.621675 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.039983    0.000312    0.621987 ^ sine_out[0] (out)
                                              0.621987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.621987   data arrival time
---------------------------------------------------------------------------------------------
                                              5.371987   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030389    0.002507    0.418449 ^ _168_/A (sg13g2_nor2_1)
     2    0.008226    0.036633    0.046462    0.464911 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.036652    0.000652    0.465563 v _171_/B (sg13g2_nand2_1)
     1    0.003700    0.031307    0.040540    0.506103 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.031307    0.000273    0.506376 ^ _172_/B (sg13g2_nand2_1)
     1    0.004875    0.039311    0.055413    0.561789 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.039312    0.000305    0.562094 v output21/A (sg13g2_buf_1)
     1    0.009189    0.037656    0.081360    0.643455 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.037671    0.000715    0.644170 v sine_out[25] (out)
                                              0.644170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.644170   data arrival time
---------------------------------------------------------------------------------------------
                                              5.394170   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030389    0.002507    0.418449 ^ _168_/A (sg13g2_nor2_1)
     2    0.008226    0.036633    0.046462    0.464911 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.036642    0.000456    0.465367 v _169_/B (sg13g2_nand2_1)
     1    0.005345    0.034697    0.045493    0.510861 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.034702    0.000338    0.511198 ^ _170_/B (sg13g2_nand2_1)
     1    0.005669    0.043820    0.059760    0.570959 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.043860    0.000745    0.571703 v output20/A (sg13g2_buf_1)
     1    0.007720    0.033475    0.079855    0.651559 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.033478    0.000323    0.651882 v sine_out[24] (out)
                                              0.651882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.651882   data arrival time
---------------------------------------------------------------------------------------------
                                              5.401882   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003204    0.418493 v _181_/A (sg13g2_and2_1)
     4    0.016606    0.059988    0.098690    0.517184 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.060040    0.001584    0.518768 v _189_/B1 (sg13g2_o21ai_1)
     1    0.005334    0.043620    0.055698    0.574466 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.043629    0.000533    0.574999 ^ output29/A (sg13g2_buf_1)
     1    0.008398    0.043376    0.081879    0.656878 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.043381    0.000514    0.657392 ^ sine_out[32] (out)
                                              0.657392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.657392   data arrival time
---------------------------------------------------------------------------------------------
                                              5.407393   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036180    0.003351    0.423446 ^ _140_/B (sg13g2_nor2_2)
     5    0.019613    0.040343    0.050308    0.473753 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.040389    0.000981    0.474734 v _144_/A (sg13g2_nand2_1)
     2    0.008196    0.045386    0.050894    0.525628 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045394    0.000467    0.526095 ^ _212_/B (sg13g2_nor2_1)
     2    0.010106    0.042068    0.053528    0.579623 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.042089    0.000449    0.580072 v output26/A (sg13g2_buf_1)
     1    0.007593    0.033062    0.078784    0.658857 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.033065    0.000329    0.659185 v sine_out[2] (out)
                                              0.659185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659185   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409185   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003207    0.418496 v _150_/A (sg13g2_and2_1)
     3    0.012986    0.049020    0.089954    0.508449 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.049052    0.001142    0.509591 v _162_/A1 (sg13g2_a21oi_1)
     1    0.002924    0.039439    0.068442    0.578033 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.039440    0.000216    0.578249 ^ output16/A (sg13g2_buf_1)
     1    0.008777    0.044722    0.081180    0.659429 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.044728    0.000533    0.659962 ^ sine_out[20] (out)
                                              0.659962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659962   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409962   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071317    0.002330    0.526210 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.008426    0.042115    0.058487    0.584697 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.042144    0.000903    0.585600 v output13/A (sg13g2_buf_1)
     1    0.006722    0.030571    0.076673    0.662273 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.030573    0.000276    0.662550 v sine_out[18] (out)
                                              0.662550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.662550   data arrival time
---------------------------------------------------------------------------------------------
                                              5.412549   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003204    0.418493 v _181_/A (sg13g2_and2_1)
     4    0.016606    0.059988    0.098690    0.517184 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.060009    0.001066    0.518249 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004665    0.049136    0.058177    0.576427 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.049136    0.000181    0.576608 ^ output25/A (sg13g2_buf_1)
     1    0.009114    0.046287    0.086311    0.662919 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.046294    0.000571    0.663490 ^ sine_out[29] (out)
                                              0.663490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.663490   data arrival time
---------------------------------------------------------------------------------------------
                                              5.413491   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.174472    0.324884 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035292    0.000350    0.325235 v fanout57/A (sg13g2_buf_8)
     8    0.038161    0.029222    0.082783    0.408018 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029850    0.003095    0.411113 v fanout56/A (sg13g2_buf_2)
     6    0.029599    0.057364    0.103580    0.514693 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057502    0.002126    0.516819 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006031    0.046109    0.057648    0.574468 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.046109    0.000202    0.574670 ^ output23/A (sg13g2_buf_1)
     1    0.010992    0.053496    0.090451    0.665121 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.053505    0.000698    0.665820 ^ sine_out[27] (out)
                                              0.665820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.665820   data arrival time
---------------------------------------------------------------------------------------------
                                              5.415820   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018824    0.050595    0.196798    0.346901 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050602    0.000617    0.347518 ^ fanout65/A (sg13g2_buf_8)
     6    0.034706    0.030894    0.083832    0.431351 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031234    0.002882    0.434232 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.006051    0.027532    0.065915    0.500147 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.027552    0.000394    0.500541 v _179_/B (sg13g2_nand2_1)
     2    0.008305    0.046603    0.050597    0.551138 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046621    0.000709    0.551848 ^ _281_/B (sg13g2_nor2_1)
     1    0.004885    0.027050    0.040009    0.591857 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.027053    0.000292    0.592149 v output35/A (sg13g2_buf_1)
     1    0.008369    0.034943    0.074200    0.666349 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034951    0.000520    0.666870 v sine_out[8] (out)
                                              0.666870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.666870   data arrival time
---------------------------------------------------------------------------------------------
                                              5.416870   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003204    0.418493 v _181_/A (sg13g2_and2_1)
     4    0.016606    0.059988    0.098690    0.517184 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.060027    0.001403    0.518586 v _186_/B1 (sg13g2_a21oi_1)
     1    0.005007    0.050937    0.059780    0.578366 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.050938    0.000305    0.578671 ^ output27/A (sg13g2_buf_1)
     1    0.009309    0.047091    0.087672    0.666343 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.047097    0.000546    0.666889 ^ sine_out[30] (out)
                                              0.666889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.666889   data arrival time
---------------------------------------------------------------------------------------------
                                              5.416889   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003207    0.418496 v _150_/A (sg13g2_and2_1)
     3    0.012986    0.049020    0.089954    0.508449 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.049036    0.000847    0.509296 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004538    0.047961    0.078073    0.587370 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.047961    0.000313    0.587683 ^ output17/A (sg13g2_buf_1)
     1    0.008545    0.044061    0.084146    0.671829 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.044067    0.000551    0.672380 ^ sine_out[21] (out)
                                              0.672380   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.672380   data arrival time
---------------------------------------------------------------------------------------------
                                              5.422380   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098899    0.002060    0.546236 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003694    0.033837    0.052676    0.598912 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033838    0.000240    0.599152 v output8/A (sg13g2_buf_1)
     1    0.006989    0.031108    0.073795    0.672947 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.031110    0.000292    0.673238 v sine_out[13] (out)
                                              0.673238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.673238   data arrival time
---------------------------------------------------------------------------------------------
                                              5.423238   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036180    0.003351    0.423446 ^ _140_/B (sg13g2_nor2_2)
     5    0.019613    0.040343    0.050308    0.473753 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.040389    0.000981    0.474734 v _144_/A (sg13g2_nand2_1)
     2    0.008196    0.045386    0.050894    0.525628 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045394    0.000490    0.526119 ^ _145_/B (sg13g2_nand2_1)
     1    0.005612    0.044647    0.063439    0.589558 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.044649    0.000342    0.589899 v output9/A (sg13g2_buf_1)
     1    0.009470    0.038615    0.084302    0.674202 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.038631    0.000757    0.674959 v sine_out[14] (out)
                                              0.674959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.674959   data arrival time
---------------------------------------------------------------------------------------------
                                              5.424959   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098870    0.001518    0.545695 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003628    0.033669    0.052444    0.598138 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033669    0.000235    0.598373 v output36/A (sg13g2_buf_1)
     1    0.008934    0.036759    0.078452    0.676825 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.036764    0.000429    0.677253 v sine_out[9] (out)
                                              0.677253   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.677253   data arrival time
---------------------------------------------------------------------------------------------
                                              5.427253   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031157    0.000475    0.335462 v fanout58/A (sg13g2_buf_8)
     8    0.034438    0.027926    0.079827    0.415289 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028409    0.003207    0.418496 v _150_/A (sg13g2_and2_1)
     3    0.012986    0.049020    0.089954    0.508449 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.049050    0.001116    0.509565 v _165_/A1 (sg13g2_a21oi_1)
     1    0.005236    0.051674    0.082275    0.591840 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.051677    0.000315    0.592155 ^ output18/A (sg13g2_buf_1)
     1    0.008746    0.044949    0.086402    0.678556 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.044952    0.000402    0.678958 ^ sine_out[22] (out)
                                              0.678958   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.678958   data arrival time
---------------------------------------------------------------------------------------------
                                              5.428958   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098897    0.002019    0.546195 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003693    0.033836    0.052668    0.598863 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033837    0.000247    0.599110 v output6/A (sg13g2_buf_1)
     1    0.010077    0.040237    0.081279    0.680389 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.040243    0.000503    0.680892 v sine_out[11] (out)
                                              0.680892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.680892   data arrival time
---------------------------------------------------------------------------------------------
                                              5.430892   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018824    0.050595    0.196798    0.346901 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050602    0.000617    0.347518 ^ fanout65/A (sg13g2_buf_8)
     6    0.034706    0.030894    0.083832    0.431351 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031234    0.002882    0.434232 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.006051    0.027532    0.065915    0.500147 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.027552    0.000394    0.500541 v _179_/B (sg13g2_nand2_1)
     2    0.008305    0.046603    0.050597    0.551138 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046614    0.000560    0.551699 ^ _180_/B (sg13g2_nand2_1)
     1    0.003499    0.034052    0.054714    0.606413 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034053    0.000232    0.606645 v output24/A (sg13g2_buf_1)
     1    0.007992    0.034017    0.076263    0.682908 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.034025    0.000497    0.683406 v sine_out[28] (out)
                                              0.683406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.683406   data arrival time
---------------------------------------------------------------------------------------------
                                              5.433405   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098908    0.002202    0.546379 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004865    0.036766    0.056662    0.603040 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036767    0.000429    0.603469 v output5/A (sg13g2_buf_1)
     1    0.009481    0.038453    0.081001    0.684470 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.038469    0.000729    0.685199 v sine_out[10] (out)
                                              0.685199   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.685199   data arrival time
---------------------------------------------------------------------------------------------
                                              5.435200   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000143    0.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012725    0.039425    0.187410    0.337375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.039452    0.000495    0.337870 ^ fanout68/A (sg13g2_buf_8)
     8    0.046100    0.035632    0.082225    0.420095 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.036180    0.003351    0.423446 ^ _140_/B (sg13g2_nor2_2)
     5    0.019613    0.040343    0.050308    0.473753 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.040393    0.001044    0.474797 v _152_/B (sg13g2_nor2_2)
     4    0.020734    0.100298    0.098887    0.573685 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.100385    0.002399    0.576084 ^ _277_/B (sg13g2_nor2_1)
     1    0.003406    0.026671    0.052065    0.628149 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026672    0.000130    0.628279 v output32/A (sg13g2_buf_1)
     1    0.007468    0.032300    0.071916    0.700195 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.032303    0.000313    0.700508 v sine_out[5] (out)
                                              0.700508   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.700508   data arrival time
---------------------------------------------------------------------------------------------
                                              5.450508   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011820    0.037824    0.186830    0.338230 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037825    0.000487    0.338717 ^ fanout58/A (sg13g2_buf_8)
     8    0.034266    0.030061    0.077224    0.415941 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.030641    0.003473    0.419415 ^ _131_/A (sg13g2_or2_1)
     6    0.022665    0.098802    0.124762    0.544176 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098857    0.001182    0.545358 ^ _149_/A (sg13g2_nand2_1)
     1    0.006251    0.047950    0.079684    0.625042 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.047979    0.000543    0.625585 v output10/A (sg13g2_buf_1)
     1    0.010474    0.041732    0.088317    0.713902 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.041738    0.000512    0.714413 v sine_out[15] (out)
                                              0.714413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.714413   data arrival time
---------------------------------------------------------------------------------------------
                                              5.464414   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071320    0.002359    0.526240 ^ _130_/B (sg13g2_nor2_1)
     2    0.013339    0.057539    0.073184    0.599424 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.057580    0.001025    0.600449 v _284_/A (sg13g2_and2_1)
     1    0.005373    0.027580    0.084102    0.684551 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027584    0.000317    0.684868 v output7/A (sg13g2_buf_1)
     1    0.007190    0.031519    0.071626    0.756493 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.031521    0.000298    0.756791 v sine_out[12] (out)
                                              0.756791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.756791   data arrival time
---------------------------------------------------------------------------------------------
                                              5.506792   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071320    0.002359    0.526240 ^ _130_/B (sg13g2_nor2_1)
     2    0.013339    0.057539    0.073184    0.599424 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.057597    0.001323    0.600747 v _136_/B (sg13g2_nand2b_2)
     4    0.015876    0.047050    0.054324    0.655071 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047121    0.001442    0.656513 ^ _278_/A (sg13g2_nor2_1)
     1    0.003564    0.027095    0.041472    0.697985 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.027096    0.000138    0.698123 v output33/A (sg13g2_buf_1)
     1    0.007589    0.032663    0.072396    0.770519 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.032666    0.000319    0.770837 v sine_out[6] (out)
                                              0.770837   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.770837   data arrival time
---------------------------------------------------------------------------------------------
                                              5.520837   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071320    0.002359    0.526240 ^ _130_/B (sg13g2_nor2_1)
     2    0.013339    0.057539    0.073184    0.599424 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.057597    0.001323    0.600747 v _136_/B (sg13g2_nand2b_2)
     4    0.015876    0.047050    0.054324    0.655071 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047073    0.000815    0.655886 ^ _279_/A (sg13g2_nor2_1)
     1    0.003905    0.027985    0.042344    0.698230 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027985    0.000156    0.698386 v output34/A (sg13g2_buf_1)
     1    0.009157    0.037298    0.076402    0.774788 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037315    0.000745    0.775532 v sine_out[7] (out)
                                              0.775532   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.775532   data arrival time
---------------------------------------------------------------------------------------------
                                              5.525532   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590    0.150412 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045812    0.180891    0.331303 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.045814    0.000362    0.331665 ^ fanout57/A (sg13g2_buf_8)
     8    0.038180    0.032061    0.082314    0.413979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032643    0.003105    0.417083 ^ fanout56/A (sg13g2_buf_2)
     6    0.030404    0.071203    0.106797    0.523881 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071320    0.002359    0.526240 ^ _130_/B (sg13g2_nor2_1)
     2    0.013339    0.057539    0.073184    0.599424 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.057597    0.001323    0.600747 v _136_/B (sg13g2_nand2b_2)
     4    0.015876    0.047050    0.054324    0.655071 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047109    0.001309    0.656380 ^ _276_/A (sg13g2_nor2_1)
     1    0.004003    0.028249    0.042617    0.698997 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.028249    0.000155    0.699151 v output31/A (sg13g2_buf_1)
     1    0.010055    0.039975    0.078635    0.777786 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.039997    0.000863    0.778649 v sine_out[4] (out)
                                              0.778649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.778649   data arrival time
---------------------------------------------------------------------------------------------
                                              5.528649   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029972    0.000795    0.914652 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022308    0.246348    0.219745    1.134397 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246356    0.001165    1.135562 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.011548    0.108704    0.164086    1.299647 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.108706    0.000649    1.300296 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003555    0.077494    0.116704    1.417000 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.077494    0.000141    1.417141 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004868    0.056652    0.079446    1.496587 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056652    0.000329    1.496916 v _273_/A (sg13g2_nor2_1)
     1    0.006440    0.073677    0.085920    1.582836 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.073686    0.000644    1.583480 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005861    0.065021    0.079391    1.662870 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.065021    0.000354    1.663224 v output15/A (sg13g2_buf_1)
     1    0.006755    0.031291    0.086479    1.749703 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.031293    0.000283    1.749986 v sine_out[1] (out)
                                              1.749986   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.749986   data arrival time
---------------------------------------------------------------------------------------------
                                             18.000015   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029972    0.000795    0.914652 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022308    0.246348    0.219745    1.134397 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246356    0.001165    1.135562 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.011548    0.108704    0.164086    1.299647 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.108708    0.000763    1.300410 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003208    0.080234    0.107491    1.407901 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.080234    0.000125    1.408026 ^ _239_/B (sg13g2_and3_1)
     1    0.005117    0.039639    0.137189    1.545215 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.039650    0.000391    1.545606 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005318    0.075446    0.075121    1.620727 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.075446    0.000331    1.621058 v output4/A (sg13g2_buf_1)
     1    0.007311    0.033136    0.092291    1.713349 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.033139    0.000312    1.713662 v sine_out[0] (out)
                                              1.713662   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.713662   data arrival time
---------------------------------------------------------------------------------------------
                                             18.036337   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100093    0.001534    1.098184 v _143_/B (sg13g2_nor2_1)
     2    0.009070    0.101023    0.111106    1.209291 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101027    0.000559    1.209850 ^ _144_/B (sg13g2_nand2_1)
     2    0.007812    0.067057    0.092610    1.302459 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067085    0.000444    1.302903 v _212_/B (sg13g2_nor2_1)
     2    0.010407    0.106528    0.108308    1.411211 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106531    0.000460    1.411672 ^ output26/A (sg13g2_buf_1)
     1    0.007593    0.042216    0.105026    1.516698 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.042218    0.000329    1.517027 ^ sine_out[2] (out)
                                              1.517027   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.517027   data arrival time
---------------------------------------------------------------------------------------------
                                             18.232973   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029972    0.000795    0.914652 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022308    0.246348    0.219745    1.134397 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246361    0.001496    1.135893 ^ _185_/B (sg13g2_nor2_2)
     5    0.027815    0.096868    0.137916    1.273809 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.097032    0.003198    1.277007 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005334    0.096055    0.119628    1.396635 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.096056    0.000534    1.397168 ^ output29/A (sg13g2_buf_1)
     1    0.008398    0.044873    0.104394    1.501563 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.044878    0.000514    1.502077 ^ sine_out[32] (out)
                                              1.502077   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.502077   data arrival time
---------------------------------------------------------------------------------------------
                                             18.247923   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029972    0.000795    0.914652 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022308    0.246348    0.219745    1.134397 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246361    0.001496    1.135893 ^ _185_/B (sg13g2_nor2_2)
     5    0.027815    0.096868    0.137916    1.273809 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.097028    0.003163    1.276972 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005007    0.072481    0.107570    1.384543 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.072481    0.000305    1.384848 ^ output27/A (sg13g2_buf_1)
     1    0.009309    0.047669    0.096931    1.481778 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.047675    0.000546    1.482324 ^ sine_out[30] (out)
                                              1.482324   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.482324   data arrival time
---------------------------------------------------------------------------------------------
                                             18.267673   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100093    0.001534    1.098184 v _143_/B (sg13g2_nor2_1)
     2    0.009070    0.101023    0.111106    1.209291 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101027    0.000526    1.209817 ^ _147_/A (sg13g2_nand2_1)
     2    0.007430    0.078601    0.086158    1.295975 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.078602    0.000432    1.296407 v _275_/B (sg13g2_nor2_1)
     1    0.004674    0.065760    0.076120    1.372527 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.065761    0.000625    1.373152 ^ output30/A (sg13g2_buf_1)
     1    0.010707    0.052851    0.097687    1.470839 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.052931    0.001363    1.472202 ^ sine_out[3] (out)
                                              1.472202   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.472202   data arrival time
---------------------------------------------------------------------------------------------
                                             18.277798   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100093    0.001534    1.098184 v _143_/B (sg13g2_nor2_1)
     2    0.009070    0.101023    0.111106    1.209291 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101027    0.000526    1.209817 ^ _147_/A (sg13g2_nand2_1)
     2    0.007430    0.078601    0.086158    1.295975 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.078602    0.000429    1.296404 v _149_/B (sg13g2_nand2_1)
     1    0.006310    0.048550    0.064440    1.360844 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.048552    0.000551    1.361395 ^ output10/A (sg13g2_buf_1)
     1    0.010474    0.051546    0.090060    1.451455 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.051550    0.000512    1.451967 ^ sine_out[15] (out)
                                              1.451967   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.451967   data arrival time
---------------------------------------------------------------------------------------------
                                             18.298033   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100093    0.001534    1.098184 v _143_/B (sg13g2_nor2_1)
     2    0.009070    0.101023    0.111106    1.209291 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101027    0.000559    1.209850 ^ _144_/B (sg13g2_nand2_1)
     2    0.007812    0.067057    0.092610    1.302459 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067086    0.000464    1.302923 v _145_/B (sg13g2_nand2_1)
     1    0.005671    0.044695    0.057959    1.360882 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.044695    0.000347    1.361229 ^ output9/A (sg13g2_buf_1)
     1    0.009470    0.047540    0.085349    1.446577 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.047553    0.000757    1.447335 ^ sine_out[14] (out)
                                              1.447335   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.447335   data arrival time
---------------------------------------------------------------------------------------------
                                             18.302666   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029972    0.000795    0.914652 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022308    0.246348    0.219745    1.134397 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246361    0.001496    1.135893 ^ _185_/B (sg13g2_nor2_2)
     5    0.027815    0.096868    0.137916    1.273809 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.097031    0.003183    1.276992 v _278_/B (sg13g2_nor2_1)
     1    0.003623    0.062032    0.075324    1.352316 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.062032    0.000141    1.352456 ^ output33/A (sg13g2_buf_1)
     1    0.007589    0.040829    0.087488    1.439945 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.040830    0.000319    1.440263 ^ sine_out[6] (out)
                                              1.440263   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.440263   data arrival time
---------------------------------------------------------------------------------------------
                                             18.309736   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100104    0.001785    1.098434 v _168_/B (sg13g2_nor2_1)
     2    0.008697    0.098269    0.108676    1.207110 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.098272    0.000486    1.207596 ^ _169_/B (sg13g2_nand2_1)
     1    0.005109    0.053626    0.079294    1.286890 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.053627    0.000317    1.287207 v _170_/B (sg13g2_nand2_1)
     1    0.005728    0.043529    0.052919    1.340126 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.043582    0.000755    1.340881 ^ output20/A (sg13g2_buf_1)
     1    0.007720    0.040776    0.079950    1.420831 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.040778    0.000323    1.421155 ^ sine_out[24] (out)
                                              1.421155   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.421155   data arrival time
---------------------------------------------------------------------------------------------
                                             18.328844   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100104    0.001785    1.098434 v _168_/B (sg13g2_nor2_1)
     2    0.008697    0.098269    0.108676    1.207110 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.098276    0.000693    1.207803 ^ _171_/B (sg13g2_nand2_1)
     1    0.003464    0.068062    0.071555    1.279358 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.068063    0.000254    1.279612 v _172_/B (sg13g2_nand2_1)
     1    0.004933    0.041875    0.055875    1.335487 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.041875    0.000310    1.335798 ^ output21/A (sg13g2_buf_1)
     1    0.009189    0.046375    0.083344    1.419142 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.046386    0.000716    1.419857 ^ sine_out[25] (out)
                                              1.419857   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.419857   data arrival time
---------------------------------------------------------------------------------------------
                                             18.330143   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035562    0.002449    0.822024 ^ fanout70/A (sg13g2_buf_8)
     8    0.041080    0.033122    0.078946    0.900971 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.033143    0.000482    0.901452 ^ _132_/A (sg13g2_nand2_2)
     4    0.019614    0.069724    0.073649    0.975102 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.069737    0.000807    0.975909 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018454    0.211542    0.203177    1.179087 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211549    0.000974    1.180061 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.004865    0.069663    0.118940    1.299000 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.069664    0.000429    1.299430 v output5/A (sg13g2_buf_1)
     1    0.009481    0.039228    0.095065    1.394495 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.039243    0.000729    1.395224 v sine_out[10] (out)
                                              1.395224   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.395224   data arrival time
---------------------------------------------------------------------------------------------
                                             18.354776   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035562    0.002449    0.822024 ^ fanout70/A (sg13g2_buf_8)
     8    0.041080    0.033122    0.078946    0.900971 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.033143    0.000482    0.901452 ^ _132_/A (sg13g2_nand2_2)
     4    0.019614    0.069724    0.073649    0.975102 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.069737    0.000807    0.975909 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018454    0.211542    0.203177    1.179087 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211557    0.001439    1.180526 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004607    0.077895    0.114570    1.295096 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.077895    0.000178    1.295274 v output25/A (sg13g2_buf_1)
     1    0.009114    0.038353    0.097729    1.393003 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.038362    0.000571    1.393574 v sine_out[29] (out)
                                              1.393574   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.393574   data arrival time
---------------------------------------------------------------------------------------------
                                             18.356424   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035562    0.002449    0.822024 ^ fanout70/A (sg13g2_buf_8)
     8    0.041080    0.033122    0.078946    0.900971 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.033143    0.000482    0.901452 ^ _132_/A (sg13g2_nand2_2)
     4    0.019614    0.069724    0.073649    0.975102 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.069737    0.000807    0.975909 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018454    0.211542    0.203177    1.179087 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211561    0.001632    1.180719 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004479    0.067837    0.116847    1.297566 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.067837    0.000308    1.297874 v output17/A (sg13g2_buf_1)
     1    0.008545    0.036467    0.092022    1.389896 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.036475    0.000550    1.390447 v sine_out[21] (out)
                                              1.390447   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.390447   data arrival time
---------------------------------------------------------------------------------------------
                                             18.359552   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030107    0.001705    0.915561 v _140_/A (sg13g2_nor2_2)
     5    0.020402    0.100215    0.101053    1.016614 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100232    0.001091    1.017705 ^ _152_/B (sg13g2_nor2_2)
     4    0.020418    0.058366    0.079861    1.097566 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.058511    0.002515    1.100082 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006519    0.146988    0.158769    1.258850 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.146988    0.000609    1.259459 ^ output12/A (sg13g2_buf_1)
     1    0.010376    0.053767    0.124065    1.383524 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.053780    0.000822    1.384346 ^ sine_out[17] (out)
                                              1.384346   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.384346   data arrival time
---------------------------------------------------------------------------------------------
                                             18.365652   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006821    0.030092    0.170118    0.320081 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030092    0.000375    0.320456 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008565    0.052692    0.391482    0.711938 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.052692    0.000347    0.712284 v fanout66/A (sg13g2_buf_8)
     8    0.045442    0.032439    0.093777    0.806061 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.033059    0.003444    0.809505 v _125_/A (sg13g2_inv_2)
     3    0.016380    0.041701    0.044079    0.853584 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.041753    0.001186    0.854770 ^ fanout51/A (sg13g2_buf_8)
     8    0.038501    0.032137    0.080955    0.935725 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.032401    0.001721    0.937446 ^ _161_/A (sg13g2_nand2_1)
     3    0.013089    0.085203    0.086140    1.023587 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.085211    0.000687    1.024274 v _177_/B (sg13g2_nand2_1)
     3    0.014494    0.079903    0.095327    1.119601 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.079913    0.000750    1.120350 ^ _179_/A (sg13g2_nand2_1)
     2    0.007922    0.064450    0.081311    1.201661 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064461    0.000676    1.202337 v _281_/B (sg13g2_nor2_1)
     1    0.004944    0.065082    0.073402    1.275740 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.065085    0.000298    1.276037 ^ output35/A (sg13g2_buf_1)
     1    0.008369    0.043874    0.090999    1.367037 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.043880    0.000521    1.367557 ^ sine_out[8] (out)
                                              1.367557   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.367557   data arrival time
---------------------------------------------------------------------------------------------
                                             18.382442   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035534    0.002294    0.821869 ^ _137_/B (sg13g2_nand3_1)
     5    0.026994    0.237512    0.216599    1.038468 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.237524    0.001427    1.039895 v _138_/B (sg13g2_nor2_1)
     2    0.008990    0.121805    0.142534    1.182429 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.121848    0.000446    1.182875 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003694    0.052426    0.091570    1.274445 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052426    0.000240    1.274685 v output8/A (sg13g2_buf_1)
     1    0.006989    0.031608    0.081702    1.356387 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.031611    0.000292    1.356679 v sine_out[13] (out)
                                              1.356679   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.356679   data arrival time
---------------------------------------------------------------------------------------------
                                             18.393322   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035562    0.002449    0.822024 ^ fanout70/A (sg13g2_buf_8)
     8    0.041080    0.033122    0.078946    0.900971 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.033143    0.000482    0.901452 ^ _132_/A (sg13g2_nand2_2)
     4    0.019614    0.069724    0.073649    0.975102 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.069737    0.000807    0.975909 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018454    0.211542    0.203177    1.179087 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211552    0.001186    1.180273 ^ _276_/B (sg13g2_nor2_1)
     1    0.004003    0.051707    0.072521    1.252794 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.051707    0.000155    1.252949 v output31/A (sg13g2_buf_1)
     1    0.010055    0.040513    0.088677    1.341625 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.040535    0.000863    1.342488 v sine_out[4] (out)
                                              1.342488   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.342488   data arrival time
---------------------------------------------------------------------------------------------
                                             18.407511   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035534    0.002294    0.821869 ^ _137_/B (sg13g2_nand3_1)
     5    0.026994    0.237512    0.216599    1.038468 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.237523    0.001311    1.039780 v _156_/B (sg13g2_nand2b_1)
     2    0.007539    0.081359    0.107774    1.147553 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.081359    0.000232    1.147786 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.008426    0.074159    0.100118    1.247904 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.074206    0.000904    1.248808 v output13/A (sg13g2_buf_1)
     1    0.006722    0.031451    0.090305    1.339113 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.031453    0.000276    1.339390 v sine_out[18] (out)
                                              1.339390   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.339390   data arrival time
---------------------------------------------------------------------------------------------
                                             18.410610   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006821    0.030092    0.170118    0.320081 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030092    0.000375    0.320456 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008565    0.052692    0.391482    0.711938 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.052692    0.000347    0.712284 v fanout66/A (sg13g2_buf_8)
     8    0.045442    0.032439    0.093777    0.806061 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.033059    0.003444    0.809505 v _125_/A (sg13g2_inv_2)
     3    0.016380    0.041701    0.044079    0.853584 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.041753    0.001186    0.854770 ^ fanout51/A (sg13g2_buf_8)
     8    0.038501    0.032137    0.080955    0.935725 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.032401    0.001721    0.937446 ^ _161_/A (sg13g2_nand2_1)
     3    0.013089    0.085203    0.086140    1.023587 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.085211    0.000687    1.024274 v _177_/B (sg13g2_nand2_1)
     3    0.014494    0.079903    0.095327    1.119601 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.079913    0.000750    1.120350 ^ _179_/A (sg13g2_nand2_1)
     2    0.007922    0.064450    0.081311    1.201661 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064457    0.000531    1.202193 v _180_/B (sg13g2_nand2_1)
     1    0.003558    0.036429    0.050026    1.252219 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.036430    0.000237    1.252456 ^ output24/A (sg13g2_buf_1)
     1    0.007992    0.041600    0.077595    1.330052 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.041606    0.000497    1.330549 ^ sine_out[28] (out)
                                              1.330549   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.330549   data arrival time
---------------------------------------------------------------------------------------------
                                             18.419451   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035534    0.002294    0.821869 ^ _137_/B (sg13g2_nand3_1)
     5    0.026994    0.237512    0.216599    1.038468 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.237523    0.001311    1.039780 v _156_/B (sg13g2_nand2b_1)
     2    0.007539    0.081359    0.107774    1.147553 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.081359    0.000232    1.147785 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005973    0.058191    0.081012    1.228797 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.058192    0.000199    1.228997 v output23/A (sg13g2_buf_1)
     1    0.010992    0.043399    0.093912    1.322908 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.043411    0.000698    1.323606 v sine_out[27] (out)
                                              1.323606   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.323606   data arrival time
---------------------------------------------------------------------------------------------
                                             18.426394   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035534    0.002294    0.821869 ^ _137_/B (sg13g2_nand3_1)
     5    0.026994    0.237512    0.216599    1.038468 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.237524    0.001427    1.039895 v _138_/B (sg13g2_nor2_1)
     2    0.008990    0.121805    0.142534    1.182429 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.121847    0.000391    1.182820 ^ _279_/B (sg13g2_nor2_1)
     1    0.003905    0.037958    0.057761    1.240581 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.037958    0.000156    1.240737 v output34/A (sg13g2_buf_1)
     1    0.009157    0.037537    0.080663    1.321401 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037554    0.000745    1.322145 v sine_out[7] (out)
                                              1.322145   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.322145   data arrival time
---------------------------------------------------------------------------------------------
                                             18.427855   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100104    0.001797    1.098447 v _148_/A2 (sg13g2_a21oi_1)
     1    0.006478    0.083116    0.117238    1.215685 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.083132    0.000471    1.216156 ^ output11/A (sg13g2_buf_1)
     1    0.010317    0.051877    0.104537    1.320693 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.051880    0.000431    1.321124 ^ sine_out[16] (out)
                                              1.321124   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.321124   data arrival time
---------------------------------------------------------------------------------------------
                                             18.428875   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100094    0.001566    1.098216 v _187_/A2 (sg13g2_o21ai_1)
     1    0.004325    0.088110    0.113239    1.211455 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.088110    0.000168    1.211623 ^ output28/A (sg13g2_buf_1)
     1    0.008384    0.044591    0.100937    1.312559 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.044597    0.000515    1.313074 ^ sine_out[31] (out)
                                              1.313074   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.313074   data arrival time
---------------------------------------------------------------------------------------------
                                             18.436926   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030107    0.001705    0.915561 v _140_/A (sg13g2_nor2_2)
     5    0.020402    0.100215    0.101053    1.016614 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100232    0.001091    1.017705 ^ _152_/B (sg13g2_nor2_2)
     4    0.020418    0.058366    0.079861    1.097566 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.058404    0.001353    1.098919 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005236    0.073606    0.094590    1.193510 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.073607    0.000315    1.193824 ^ output18/A (sg13g2_buf_1)
     1    0.008746    0.045559    0.095822    1.289646 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.045562    0.000402    1.290047 ^ sine_out[22] (out)
                                              1.290047   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.290047   data arrival time
---------------------------------------------------------------------------------------------
                                             18.459951   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030107    0.001705    0.915561 v _140_/A (sg13g2_nor2_2)
     5    0.020402    0.100215    0.101053    1.016614 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100232    0.001091    1.017705 ^ _152_/B (sg13g2_nor2_2)
     4    0.020418    0.058366    0.079861    1.097566 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.058454    0.001990    1.099556 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003752    0.067297    0.085748    1.185304 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.067297    0.000252    1.185556 ^ output6/A (sg13g2_buf_1)
     1    0.010077    0.050481    0.096955    1.282511 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.050486    0.000504    1.283014 ^ sine_out[11] (out)
                                              1.283014   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.283014   data arrival time
---------------------------------------------------------------------------------------------
                                             18.466986   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031612    0.002484    0.831687 v _141_/A (sg13g2_or2_1)
     3    0.011517    0.051768    0.127637    0.959324 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.051777    0.000671    0.959994 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007876    0.112652    0.120069    1.080063 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.112652    0.000463    1.080526 ^ _174_/B (sg13g2_nand2_1)
     1    0.003798    0.043319    0.076164    1.156690 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.043319    0.000287    1.156976 v _175_/B (sg13g2_nand2_1)
     1    0.003869    0.033255    0.043462    1.200438 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033256    0.000250    1.200688 ^ output22/A (sg13g2_buf_1)
     1    0.007387    0.039231    0.074605    1.275293 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.039231    0.000192    1.275484 ^ sine_out[26] (out)
                                              1.275484   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.275484   data arrival time
---------------------------------------------------------------------------------------------
                                             18.474514   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031155    0.000279    0.335266 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.013793    0.070344    0.409841    0.745108 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.070351    0.000724    0.745831 v fanout59/A (sg13g2_buf_2)
     6    0.033627    0.065476    0.126458    0.872289 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.066048    0.004861    0.877150 v _130_/A (sg13g2_nor2_1)
     2    0.013528    0.129801    0.131384    1.008535 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.129822    0.001351    1.009885 ^ _136_/B (sg13g2_nand2b_2)
     4    0.016104    0.075414    0.096488    1.106373 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.075434    0.001004    1.107378 v _277_/A (sg13g2_nor2_1)
     1    0.003464    0.053471    0.074157    1.181535 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.053471    0.000133    1.181668 ^ output32/A (sg13g2_buf_1)
     1    0.007468    0.040109    0.083458    1.265126 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.040111    0.000313    1.265439 ^ sine_out[5] (out)
                                              1.265439   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.265439   data arrival time
---------------------------------------------------------------------------------------------
                                             18.484560   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002083    0.021039    0.162052    0.313950 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021039    0.000079    0.314029 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016782    0.086733    0.400473    0.714503 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086746    0.001091    0.715594 ^ fanout71/A (sg13g2_buf_8)
     8    0.041164    0.035245    0.103982    0.819576 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.035534    0.002294    0.821869 ^ _137_/B (sg13g2_nand3_1)
     5    0.026994    0.237512    0.216599    1.038468 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.237523    0.001363    1.039832 v _166_/A (sg13g2_nor2_1)
     1    0.003247    0.069894    0.101498    1.141330 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.069894    0.000129    1.141459 ^ _167_/B (sg13g2_nor2_1)
     1    0.005261    0.032348    0.048764    1.190222 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032352    0.000329    1.190551 v output19/A (sg13g2_buf_1)
     1    0.006576    0.029887    0.072150    1.262700 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.029889    0.000273    1.262974 v sine_out[23] (out)
                                              1.262974   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.262974   data arrival time
---------------------------------------------------------------------------------------------
                                             18.487026   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003304    0.020507    0.162478    0.314480 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020507    0.000195    0.314675 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009199    0.054696    0.388367    0.703042 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054696    0.000387    0.703429 v fanout73/A (sg13g2_buf_8)
     7    0.043011    0.031482    0.094542    0.797972 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031764    0.001924    0.799896 v fanout72/A (sg13g2_buf_8)
     8    0.036131    0.028512    0.080966    0.880862 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028676    0.001669    0.882531 v _153_/B (sg13g2_nor2_1)
     3    0.013646    0.127258    0.113697    0.996228 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.127261    0.000520    0.996748 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003220    0.057469    0.087232    1.083980 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057469    0.000126    1.084106 v _160_/B (sg13g2_nor2_1)
     1    0.006269    0.073600    0.079254    1.163360 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.073629    0.000463    1.163823 ^ output14/A (sg13g2_buf_1)
     1    0.006883    0.038525    0.090394    1.254218 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.038527    0.000290    1.254507 ^ sine_out[19] (out)
                                              1.254507   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.254507   data arrival time
---------------------------------------------------------------------------------------------
                                             18.495491   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006821    0.030092    0.170118    0.320081 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030092    0.000375    0.320456 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008565    0.052692    0.391482    0.711938 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.052692    0.000347    0.712284 v fanout66/A (sg13g2_buf_8)
     8    0.045442    0.032439    0.093777    0.806061 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.033059    0.003444    0.809505 v _125_/A (sg13g2_inv_2)
     3    0.016380    0.041701    0.044079    0.853584 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.041753    0.001186    0.854770 ^ fanout51/A (sg13g2_buf_8)
     8    0.038501    0.032137    0.080955    0.935725 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.032401    0.001721    0.937446 ^ _161_/A (sg13g2_nand2_1)
     3    0.013089    0.085203    0.086140    1.023587 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.085219    0.000978    1.024565 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003687    0.066833    0.095241    1.119806 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.066833    0.000240    1.120046 ^ output36/A (sg13g2_buf_1)
     1    0.008934    0.046085    0.093443    1.213489 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.046089    0.000429    1.213917 ^ sine_out[9] (out)
                                              1.213917   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.213917   data arrival time
---------------------------------------------------------------------------------------------
                                             18.536081   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243    0.151401 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011571    0.031155    0.183587    0.334987 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031155    0.000279    0.335266 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.013793    0.070344    0.409841    0.745108 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.070351    0.000724    0.745831 v fanout59/A (sg13g2_buf_2)
     6    0.033627    0.065476    0.126458    0.872289 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.066048    0.004861    0.877150 v _130_/A (sg13g2_nor2_1)
     2    0.013528    0.129801    0.131384    1.008535 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.129813    0.001040    1.009574 ^ _284_/A (sg13g2_and2_1)
     1    0.005432    0.038089    0.121332    1.130906 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038090    0.000322    1.131228 ^ output7/A (sg13g2_buf_1)
     1    0.007190    0.038577    0.076049    1.207277 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.038579    0.000298    1.207576 ^ sine_out[12] (out)
                                              1.207576   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.207576   data arrival time
---------------------------------------------------------------------------------------------
                                             18.542423   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142    0.149964 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006821    0.030092    0.170118    0.320081 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030092    0.000375    0.320456 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008565    0.052692    0.391482    0.711938 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.052692    0.000347    0.712284 v fanout66/A (sg13g2_buf_8)
     8    0.045442    0.032439    0.093777    0.806061 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.033059    0.003444    0.809505 v _125_/A (sg13g2_inv_2)
     3    0.016380    0.041701    0.044079    0.853584 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.041753    0.001186    0.854770 ^ fanout51/A (sg13g2_buf_8)
     8    0.038501    0.032137    0.080955    0.935725 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.032401    0.001721    0.937446 ^ _161_/A (sg13g2_nand2_1)
     3    0.013089    0.085203    0.086140    1.023587 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.085214    0.000815    1.024402 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002924    0.056779    0.090626    1.115028 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.056779    0.000216    1.115244 ^ output16/A (sg13g2_buf_1)
     1    0.008777    0.045203    0.088629    1.203873 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.045208    0.000533    1.204406 ^ sine_out[20] (out)
                                              1.204406   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.204406   data arrival time
---------------------------------------------------------------------------------------------
                                             18.545593   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013366    0.033662    0.185784    0.337736 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.033666    0.000674    0.338410 v _127_/A (sg13g2_inv_1)
     1    0.004243    0.027469    0.034152    0.372562 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.027477    0.000294    0.372856 ^ output3/A (sg13g2_buf_1)
     1    0.010082    0.049484    0.079794    0.452650 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.049493    0.000653    0.453303 ^ signB (out)
                                              0.453303   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.453303   data arrival time
---------------------------------------------------------------------------------------------
                                             19.296696   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000793    0.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013491    0.040780    0.189221    0.341172 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.040843    0.001141    0.342314 ^ output2/A (sg13g2_buf_1)
     1    0.007898    0.041425    0.079345    0.421659 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.041426    0.000223    0.421882 ^ sign (out)
                                              0.421882   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.421882   data arrival time
---------------------------------------------------------------------------------------------
                                             19.328117   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030215    0.002943    5.176778 v _285_/A (sg13g2_inv_1)
     1    0.006559    0.035533    0.040020    5.216798 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.035544    0.000494    5.217292 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217292   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000741   25.151897 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.901897   clock uncertainty
                                  0.000000   24.901897   clock reconvergence pessimism
                                 -0.124229   24.777668   library recovery time
                                             24.777668   data required time
---------------------------------------------------------------------------------------------
                                             24.777668   data required time
                                             -5.217292   data arrival time
---------------------------------------------------------------------------------------------
                                             19.560377   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030169    0.002748    5.176584 v _129_/A (sg13g2_inv_1)
     1    0.006430    0.035026    0.039628    5.216212 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.035037    0.000476    5.216688 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.216688   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844   25.152000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.902000   clock uncertainty
                                  0.000000   24.902000   clock reconvergence pessimism
                                 -0.124074   24.777927   library recovery time
                                             24.777927   data required time
---------------------------------------------------------------------------------------------
                                             24.777927   data required time
                                             -5.216688   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561241   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030057    0.002204    5.176039 v _292_/A (sg13g2_inv_1)
     1    0.006298    0.034505    0.039181    5.215220 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.034516    0.000491    5.215711 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.215711   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000377   25.151533 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.901533   clock uncertainty
                                  0.000000   24.901533   clock reconvergence pessimism
                                 -0.123916   24.777617   library recovery time
                                             24.777617   data required time
---------------------------------------------------------------------------------------------
                                             24.777617   data required time
                                             -5.215711   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561907   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030174    0.002769    5.176604 v _291_/A (sg13g2_inv_1)
     1    0.005620    0.031927    0.037294    5.213898 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031941    0.000230    5.214128 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.214128   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000794   25.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.901951   clock uncertainty
                                  0.000000   24.901951   clock reconvergence pessimism
                                 -0.123103   24.778849   library recovery time
                                             24.778849   data required time
---------------------------------------------------------------------------------------------
                                             24.778849   data required time
                                             -5.214128   data arrival time
---------------------------------------------------------------------------------------------
                                             19.564720   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029825    0.000319    5.174155 v _286_/A (sg13g2_inv_1)
     1    0.005614    0.031838    0.037167    5.211321 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031851    0.000229    5.211550 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.211550   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001622   25.084116 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065706   25.149820 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000144   25.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.899965   clock uncertainty
                                  0.000000   24.899965   clock reconvergence pessimism
                                 -0.123327   24.776638   library recovery time
                                             24.776638   data required time
---------------------------------------------------------------------------------------------
                                             24.776638   data required time
                                             -5.211550   data arrival time
---------------------------------------------------------------------------------------------
                                             19.565088   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030063    0.002235    5.176070 v _289_/A (sg13g2_inv_1)
     1    0.005502    0.031458    0.036903    5.212974 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031471    0.000224    5.213198 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.213198   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243   25.151400 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.901402   clock uncertainty
                                  0.000000   24.901402   clock reconvergence pessimism
                                 -0.122961   24.778440   library recovery time
                                             24.778440   data required time
---------------------------------------------------------------------------------------------
                                             24.778440   data required time
                                             -5.213198   data arrival time
---------------------------------------------------------------------------------------------
                                             19.565243   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029825    0.000315    5.174150 v _287_/A (sg13g2_inv_1)
     1    0.005468    0.031287    0.036732    5.210883 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031300    0.000220    5.211103 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.211103   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001622   25.084116 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065706   25.149820 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142   25.149963 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.899963   clock uncertainty
                                  0.000000   24.899963   clock reconvergence pessimism
                                 -0.123176   24.776787   library recovery time
                                             24.776787   data required time
---------------------------------------------------------------------------------------------
                                             24.776787   data required time
                                             -5.211103   data arrival time
---------------------------------------------------------------------------------------------
                                             19.565685   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029824    0.000274    5.174109 v _288_/A (sg13g2_inv_1)
     1    0.005393    0.031016    0.036407    5.210516 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031025    0.000424    5.210941 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.210941   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001622   25.084116 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065706   25.149820 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000282   25.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.900105   clock uncertainty
                                  0.000000   24.900105   clock reconvergence pessimism
                                 -0.123075   24.777029   library recovery time
                                             24.777029   data required time
---------------------------------------------------------------------------------------------
                                             24.777029   data required time
                                             -5.210941   data arrival time
---------------------------------------------------------------------------------------------
                                             19.566088   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047620    0.000834    5.084230 v _290_/A (sg13g2_inv_1)
     1    0.005618    0.035212    0.042673    5.126904 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.035213    0.000229    5.127132 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.127132   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001622   25.084116 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065706   25.149820 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590   25.150410 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.900412   clock uncertainty
                                  0.000000   24.900412   clock reconvergence pessimism
                                 -0.124370   24.776041   library recovery time
                                             24.776041   data required time
---------------------------------------------------------------------------------------------
                                             24.776041   data required time
                                             -5.127132   data arrival time
---------------------------------------------------------------------------------------------
                                             19.648909   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.017251    0.159394    0.310928 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017251    0.000079    0.311006 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012220    0.064746    0.397006    0.708013 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.064748    0.000464    0.708477 v fanout52/A (sg13g2_buf_8)
     8    0.043130    0.031814    0.099230    0.807707 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032157    0.002012    0.809719 v _191_/B (sg13g2_xnor2_1)
     2    0.007237    0.064714    0.102843    0.912561 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064717    0.000462    0.913024 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011835    0.149823    0.153633    1.066657 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149827    0.000630    1.067287 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010841    0.098505    0.133699    1.200986 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098509    0.000750    1.201736 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009865    0.132516    0.159266    1.361002 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132559    0.000273    1.361276 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012700    0.101069    0.137946    1.499221 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.101114    0.000794    1.500015 v _209_/A2 (sg13g2_o21ai_1)
     1    0.009412    0.131444    0.150681    1.650696 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.131447    0.000779    1.651475 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002241    0.059849    0.117285    1.768761 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.059849    0.000085    1.768846 ^ hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002174    0.031685    0.370604    2.139449 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.031685    0.000083    2.139532 ^ _299_/D (sg13g2_dfrbpq_1)
                                              2.139532   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001622   25.084116 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065706   25.149820 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022270    0.000590   25.150410 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.900412   clock uncertainty
                                  0.000000   24.900412   clock reconvergence pessimism
                                 -0.116197   24.784214   library setup time
                                             24.784214   data required time
---------------------------------------------------------------------------------------------
                                             24.784214   data required time
                                             -2.139532   data arrival time
---------------------------------------------------------------------------------------------
                                             22.644684   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100093    0.001534    1.098184 v _143_/B (sg13g2_nor2_1)
     2    0.009070    0.101023    0.111106    1.209291 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101027    0.000559    1.209850 ^ _144_/B (sg13g2_nand2_1)
     2    0.007812    0.067057    0.092610    1.302459 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067085    0.000444    1.302903 v _212_/B (sg13g2_nor2_1)
     2    0.010407    0.106528    0.108308    1.411211 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106529    0.000358    1.411569 ^ _213_/C (sg13g2_nand3_1)
     2    0.012433    0.125330    0.157110    1.568679 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.125380    0.000833    1.569512 v _214_/B (sg13g2_xnor2_1)
     1    0.002020    0.035822    0.115951    1.685463 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035822    0.000136    1.685599 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002165    0.034650    0.372507    2.058106 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034650    0.000081    2.058187 v _300_/D (sg13g2_dfrbpq_2)
                                              2.058187   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023996    0.000794   25.151951 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.901951   clock uncertainty
                                  0.000000   24.901951   clock reconvergence pessimism
                                 -0.116882   24.785069   library setup time
                                             24.785069   data required time
---------------------------------------------------------------------------------------------
                                             24.785069   data required time
                                             -2.058187   data arrival time
---------------------------------------------------------------------------------------------
                                             22.726883   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001620    0.084115 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065707    0.149822 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000281    0.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018097    0.040469    0.191467    0.341570 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040472    0.000395    0.341965 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008895    0.053732    0.398358    0.740323 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053732    0.000370    0.740693 v fanout63/A (sg13g2_buf_8)
     8    0.046903    0.033097    0.093703    0.834395 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.035402    0.006684    0.841079 v fanout62/A (sg13g2_buf_8)
     8    0.032319    0.027410    0.081612    0.922691 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027556    0.002357    0.925047 v _142_/A (sg13g2_or2_1)
     7    0.028618    0.100068    0.171602    1.096650 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100093    0.001534    1.098184 v _143_/B (sg13g2_nor2_1)
     2    0.009070    0.101023    0.111106    1.209291 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.101027    0.000559    1.209850 ^ _144_/B (sg13g2_nand2_1)
     2    0.007812    0.067057    0.092610    1.302459 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067085    0.000444    1.302903 v _212_/B (sg13g2_nor2_1)
     2    0.010407    0.106528    0.108308    1.411211 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.106529    0.000358    1.411569 ^ _213_/C (sg13g2_nand3_1)
     2    0.012433    0.125330    0.157110    1.568679 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.125377    0.000694    1.569373 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003165    0.069536    0.064856    1.634229 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.069536    0.000216    1.634445 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003014    0.034619    0.378553    2.012999 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.034619    0.000120    2.013119 ^ _219_/A (sg13g2_inv_1)
     1    0.002121    0.016323    0.026802    2.039921 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016324    0.000135    2.040057 v _301_/D (sg13g2_dfrbpq_1)
                                              2.040057   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000377   25.151533 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.901533   clock uncertainty
                                  0.000000   24.901533   clock reconvergence pessimism
                                 -0.110282   24.791252   library setup time
                                             24.791252   data required time
---------------------------------------------------------------------------------------------
                                             24.791252   data required time
                                             -2.040057   data arrival time
---------------------------------------------------------------------------------------------
                                             22.751196   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.017251    0.159394    0.310928 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017251    0.000079    0.311006 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012220    0.064746    0.397006    0.708013 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.064748    0.000464    0.708477 v fanout52/A (sg13g2_buf_8)
     8    0.043130    0.031814    0.099230    0.807707 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032157    0.002012    0.809719 v _191_/B (sg13g2_xnor2_1)
     2    0.007237    0.064714    0.102843    0.912561 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064717    0.000462    0.913024 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011835    0.149823    0.153633    1.066657 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149827    0.000630    1.067287 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010841    0.098505    0.133699    1.200986 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098509    0.000750    1.201736 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009865    0.132516    0.159266    1.361002 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132559    0.000273    1.361276 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012700    0.101069    0.137946    1.499221 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.101115    0.000821    1.500042 v _208_/B (sg13g2_xor2_1)
     1    0.004668    0.066018    0.123544    1.623586 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.066018    0.000358    1.623945 v _298_/D (sg13g2_dfrbpq_2)
                                              1.623945   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023987    0.000243   25.151400 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.901402   clock uncertainty
                                  0.000000   24.901402   clock reconvergence pessimism
                                 -0.128185   24.773214   library setup time
                                             24.773214   data required time
---------------------------------------------------------------------------------------------
                                             24.773214   data required time
                                             -1.623945   data arrival time
---------------------------------------------------------------------------------------------
                                             23.149269   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.017251    0.159394    0.310928 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017251    0.000079    0.311006 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012220    0.064746    0.397006    0.708013 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.064748    0.000464    0.708477 v fanout52/A (sg13g2_buf_8)
     8    0.043130    0.031814    0.099230    0.807707 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032157    0.002012    0.809719 v _191_/B (sg13g2_xnor2_1)
     2    0.007237    0.064714    0.102843    0.912561 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064717    0.000462    0.913024 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011835    0.149823    0.153633    1.066657 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149827    0.000630    1.067287 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010841    0.098505    0.133699    1.200986 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098509    0.000750    1.201736 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009865    0.132516    0.159266    1.361002 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132562    0.000570    1.361573 ^ _204_/B (sg13g2_xor2_1)
     1    0.002559    0.055549    0.125133    1.486706 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.055549    0.000171    1.486877 ^ _297_/D (sg13g2_dfrbpq_2)
                                              1.486877   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001622   25.084116 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065706   25.149820 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000282   25.150103 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.900105   clock uncertainty
                                  0.000000   24.900105   clock reconvergence pessimism
                                 -0.123765   24.776339   library setup time
                                             24.776339   data required time
---------------------------------------------------------------------------------------------
                                             24.776339   data required time
                                             -1.486877   data arrival time
---------------------------------------------------------------------------------------------
                                             23.289461   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.017251    0.159394    0.310928 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017251    0.000079    0.311006 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012220    0.064746    0.397006    0.708013 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.064748    0.000464    0.708477 v fanout52/A (sg13g2_buf_8)
     8    0.043130    0.031814    0.099230    0.807707 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032157    0.002012    0.809719 v _191_/B (sg13g2_xnor2_1)
     2    0.007237    0.064714    0.102843    0.912561 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064717    0.000457    0.913019 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.006514    0.046533    0.403479    1.316498 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.046533    0.000476    1.316974 v _192_/B (sg13g2_xnor2_1)
     1    0.001799    0.033379    0.086681    1.403656 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.033379    0.000068    1.403724 v _294_/D (sg13g2_dfrbpq_1)
                                              1.403724   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000741   25.151897 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.901897   clock uncertainty
                                  0.000000   24.901897   clock reconvergence pessimism
                                 -0.116425   24.785475   library setup time
                                             24.785475   data required time
---------------------------------------------------------------------------------------------
                                             24.785475   data required time
                                             -1.403724   data arrival time
---------------------------------------------------------------------------------------------
                                             23.381750   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.017251    0.159394    0.310928 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017251    0.000079    0.311006 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012220    0.064746    0.397006    0.708013 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.064748    0.000464    0.708477 v fanout52/A (sg13g2_buf_8)
     8    0.043130    0.031814    0.099230    0.807707 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032157    0.002012    0.809719 v _191_/B (sg13g2_xnor2_1)
     2    0.007237    0.064714    0.102843    0.912561 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064717    0.000462    0.913024 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011835    0.149823    0.153633    1.066657 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149827    0.000630    1.067287 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010841    0.098505    0.133699    1.200986 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098509    0.000779    1.201765 v _200_/A (sg13g2_xor2_1)
     1    0.001642    0.047552    0.118847    1.320612 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.047552    0.000064    1.320676 v _296_/D (sg13g2_dfrbpq_1)
                                              1.320676   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001622   25.084116 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065706   25.149820 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000142   25.149963 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.899963   clock uncertainty
                                  0.000000   24.899963   clock reconvergence pessimism
                                 -0.121971   24.777992   library setup time
                                             24.777992   data required time
---------------------------------------------------------------------------------------------
                                             24.777992   data required time
                                             -1.320676   data arrival time
---------------------------------------------------------------------------------------------
                                             23.457317   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023988    0.000375    0.151534 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.017251    0.159394    0.310928 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017251    0.000079    0.311006 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.012220    0.064746    0.397006    0.708013 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.064748    0.000464    0.708477 v fanout52/A (sg13g2_buf_8)
     8    0.043130    0.031814    0.099230    0.807707 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032157    0.002012    0.809719 v _191_/B (sg13g2_xnor2_1)
     2    0.007237    0.064714    0.102843    0.912561 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064717    0.000462    0.913024 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011835    0.149823    0.153633    1.066657 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.149829    0.000811    1.067468 ^ _196_/A (sg13g2_xor2_1)
     1    0.002001    0.055704    0.131741    1.199209 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.055704    0.000131    1.199340 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.199340   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025766    0.001622   25.084116 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017448    0.022268    0.065706   25.149820 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022268    0.000144   25.149965 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.899965   clock uncertainty
                                  0.000000   24.899965   clock reconvergence pessimism
                                 -0.123815   24.776150   library setup time
                                             24.776150   data required time
---------------------------------------------------------------------------------------------
                                             24.776150   data required time
                                             -1.199340   data arrival time
---------------------------------------------------------------------------------------------
                                             23.576811   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844    0.152002 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003304    0.020507    0.162478    0.314480 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020507    0.000195    0.314675 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009199    0.054696    0.388367    0.703042 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054696    0.000387    0.703429 v fanout73/A (sg13g2_buf_8)
     7    0.043011    0.031482    0.094542    0.797972 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031715    0.001616    0.799588 v _128_/A (sg13g2_inv_2)
     5    0.022592    0.053538    0.053086    0.852674 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053601    0.001511    0.854184 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.854184   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023997    0.000844   25.152000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.902000   clock uncertainty
                                  0.000000   24.902000   clock reconvergence pessimism
                                 -0.123061   24.778940   library setup time
                                             24.778940   data required time
---------------------------------------------------------------------------------------------
                                             24.778940   data required time
                                             -0.854184   data arrival time
---------------------------------------------------------------------------------------------
                                             23.924757   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030215    0.002943    5.176778 v _285_/A (sg13g2_inv_1)
     1    0.006559    0.035533    0.040020    5.216798 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.035544    0.000494    5.217292 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217292   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000741   25.151897 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.901897   clock uncertainty
                                  0.000000   24.901897   clock reconvergence pessimism
                                 -0.124229   24.777668   library recovery time
                                             24.777668   data required time
---------------------------------------------------------------------------------------------
                                             24.777668   data required time
                                             -5.217292   data arrival time
---------------------------------------------------------------------------------------------
                                             19.560377   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029972    0.000795    0.914652 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022308    0.246348    0.219745    1.134397 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246356    0.001165    1.135562 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.011548    0.108704    0.164086    1.299647 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.108706    0.000649    1.300296 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003555    0.077494    0.116704    1.417000 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.077494    0.000141    1.417141 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004868    0.056652    0.079446    1.496587 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056652    0.000329    1.496916 v _273_/A (sg13g2_nor2_1)
     1    0.006440    0.073677    0.085920    1.582836 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.073686    0.000644    1.583480 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005861    0.065021    0.079391    1.662870 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.065021    0.000354    1.663224 v output15/A (sg13g2_buf_1)
     1    0.006755    0.031291    0.086479    1.749703 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.031293    0.000283    1.749986 v sine_out[1] (out)
                                              1.749986   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.749986   data arrival time
---------------------------------------------------------------------------------------------
                                             18.000015   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.888251e-05 0.000000e+00 4.691985e-09 1.888720e-05  58.9%
Combinational        2.282674e-07 3.022907e-07 4.177117e-08 5.723292e-07   1.8%
Clock                8.908067e-06 3.666899e-06 3.458000e-08 1.260955e-05  39.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.801884e-05 3.969190e-06 8.104325e-08 3.206908e-05 100.0%
                            87.4%        12.4%         0.3%
%OL_METRIC_F power__internal__total 2.8018843295285478e-5
%OL_METRIC_F power__switching__total 3.969189947383711e-6
%OL_METRIC_F power__leakage__total 8.104324678015473e-8
%OL_METRIC_F power__total 3.2069077860796824e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.2519877156039297
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.149964 source latency _296_/CLK ^
-0.151951 target latency _300_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.251988 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.2520379531972148
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.152002 source latency _293_/CLK ^
-0.149964 target latency _296_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.252038 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.4773755414974178
nom_typ_1p20V_25C: 0.4773755414974178
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 18.00001443289973
nom_typ_1p20V_25C: 18.00001443289973
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.477376
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 22.644684
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.149964         network latency _296_/CLK
        0.152002 network latency _293_/CLK
---------------
0.149964 0.152002 latency
        0.002038 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.156525         network latency _296_/CLK
        0.158253 network latency _293_/CLK
---------------
0.156525 0.158253 latency
        0.001728 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.36 fmax = 424.57
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_typ_1p20V_25C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-11_20-30-25/55-openroad-stapostpnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.lib…
