{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@205:216@HdlStmAssign", "\n  // tx/rx data flow control\n\n  assign  tdd_tx_valid_i0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;\n  assign  tdd_tx_valid_q0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q0 & tdd_tx_dp_en_s) : tx_valid_q0;\n  assign  tdd_tx_valid_i1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i1 & tdd_tx_dp_en_s) : tx_valid_i1;\n  assign  tdd_tx_valid_q1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q1 & tdd_tx_dp_en_s) : tx_valid_q1;\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@203:214", "  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  // tx/rx data flow control\n\n  assign  tdd_tx_valid_i0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;\n  assign  tdd_tx_valid_q0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q0 & tdd_tx_dp_en_s) : tx_valid_q0;\n  assign  tdd_tx_valid_i1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i1 & tdd_tx_dp_en_s) : tx_valid_i1;\n  assign  tdd_tx_valid_q1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@209:220", "                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;\n  assign  tdd_tx_valid_q0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q0 & tdd_tx_dp_en_s) : tx_valid_q0;\n  assign  tdd_tx_valid_i1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i1 & tdd_tx_dp_en_s) : tx_valid_i1;\n  assign  tdd_tx_valid_q1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q1 & tdd_tx_dp_en_s) : tx_valid_q1;\n\n  assign  tdd_rx_valid_i0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;\n  assign  tdd_rx_valid_q0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q0 & tdd_rx_rf_en) : rx_valid_q0;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@207:218", "\n  assign  tdd_tx_valid_i0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;\n  assign  tdd_tx_valid_q0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q0 & tdd_tx_dp_en_s) : tx_valid_q0;\n  assign  tdd_tx_valid_i1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i1 & tdd_tx_dp_en_s) : tx_valid_i1;\n  assign  tdd_tx_valid_q1 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_q1 & tdd_tx_dp_en_s) : tx_valid_q1;\n\n  assign  tdd_rx_valid_i0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@216:227", "\n  assign  tdd_rx_valid_i0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i0 & tdd_rx_rf_en) : rx_valid_i0;\n  assign  tdd_rx_valid_q0 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q0 & tdd_rx_rf_en) : rx_valid_q0;\n  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i1 & tdd_rx_rf_en) : rx_valid_i1;\n  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;\n\n  // assign  tdd_enable = tdd_enable_s;\n\n"]], "Diff Content": {"Delete": [[210, "  assign  tdd_tx_valid_q0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n"]], "Add": [[210, "  assign  tdd_tx_valid_q0 = ((tdd_enable_synced_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n"]]}}