Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 01:50:59 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   200 |
|    Minimum number of control sets                        |   200 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   200 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |   155 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             646 |          293 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             229 |           75 |
| Yes          | No                    | No                     |            5749 |         2134 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                    Enable Signal                   |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG                                            |                                                    |                                                 |                2 |              2 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500                               |                                                    | SSG_DISP/CathMod/r_disp_digit[0]                |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500                               |                                                    | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_1        |                1 |              2 |         2.00 |
|  Memoryn_1_5877_BUFG                                      |                                                    |                                                 |                2 |              3 |         1.50 |
| ~clk_50_BUFG                                              |                                                    |                                                 |                6 |              6 |         1.00 |
| ~CLK_PP                                                   |                                                    |                                                 |                3 |              6 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][2][15]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][2][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][3][15]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][3][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][3][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/p_0_in[7]                 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/p_0_in[23]                |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/p_0_in[31]                |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/p_0_in[15]                |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/IMCacheFSM/STALL_CACHE_IM         |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][2][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][1][15]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][1][23]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][1][31]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][2][31]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][3][15]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][3][7]_i_1_n_1  |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][1][0][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][2][23]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][1][0][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][2][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][3][23]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][1][7]_i_1_n_1  |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][1][0][15]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][0][3][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][1][0][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][0][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][0][23]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][2][15]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][3][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][3][7]_i_1_n_1  |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][0][15]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][1][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][2][23]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][3][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][1][15]_i_1_n_1 |                                                 |                7 |              8 |         1.14 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][0][31]_i_1_n_1 |                                                 |                8 |              8 |         1.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][2][7]_i_1_n_1  |                                                 |                1 |              8 |         8.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][0][23]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][1][31]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][1][7]_i_1_n_1  |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][2][15]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][3][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][1][23]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][0][7]_i_1_n_1  |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][2][7]_i_1_n_1  |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][3][23]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][1][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][2][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1_n_1  |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][2][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1_n_1  |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][3][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[0][2][1][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][0][0][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][1][0][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][1][0][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][1][0][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][1][0][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][1][3][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][1][3][23]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][1][3][31]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][0][23]_i_1_n_1 |                                                 |                1 |              8 |         8.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][0][31]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][1][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][2][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][0][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][1][3][7]_i_1_n_1  |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][3][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][2][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][2][7]_i_1_n_1  |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][2][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][2][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][1][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][2][15]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][1][15]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][1][31]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][2][23]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][3][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][1][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][1][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][2][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][0][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][3][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][1][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][3][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][1][23]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][0][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][0][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][0][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[1][2][3][23]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][0][7]_i_1_n_1  |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][1][0][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][1][0][15]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][3][31]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][3][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][0][3][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][1][0][23]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][1][0][7]_i_1_n_1  |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][1][3][23]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][1][3][15]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][2][23]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][3][15]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][1][7]_i_1_n_1  |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][1][3][7]_i_1_n_1  |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][0][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][2][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][0][15]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][0][7]_i_1_n_1  |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][0][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][2][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][3][31]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][0][23]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][1][23]_i_1_n_1 |                                                 |                1 |              8 |         8.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][1][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][1][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][3][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][1][31]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][2][7]_i_1_n_1  |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][0][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][1][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][3][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][1][3][31]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][1][23]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][2][23]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][1][15]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][3][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][0][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][0][31]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][2][15]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[2][2][2][15]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][2][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][1][0][7]_i_1_n_1  |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][1][0][31]_i_1_n_1 |                                                 |                6 |              8 |         1.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][3][31]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][3][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][0][3][23]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][1][0][15]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][1][0][23]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][2][15]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][1][15]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][2][23]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][0][23]_i_1_n_1 |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][0][15]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][1][23]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][0][31]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][1][7]_i_1_n_1  |                                                 |                2 |              8 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][0][7]_i_1_n_1  |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][1][31]_i_1_n_1 |                                                 |                3 |              8 |         2.67 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][2][31]_i_1_n_1 |                                                 |                4 |              8 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/data[3][2][3][31]_i_1_n_1 |                                                 |                5 |              8 |         1.60 |
|  SSG_DISP/CathMod/s_clk_500                               |                                                    |                                                 |                6 |              9 |         1.50 |
|  CLK_PP                                                   |                                                    | OTTER_MCU/Hazard_Generator/DEC_op_code_reg[0]_0 |                2 |              9 |         4.50 |
|  clk_50_BUFG                                              | OTTER_MCU/E[0]                                     |                                                 |                5 |             16 |         3.20 |
|  clk_50_BUFG                                              | OTTER_MCU/DM_packed_reg[result][18]_0[0]           |                                                 |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG                                            |                                                    | SSG_DISP/CathMod/clear                          |                5 |             20 |         4.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[2][2][25]_i_1_n_1    |                                                 |                4 |             26 |         6.50 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[3][1][25]_i_1_n_1    |                                                 |               13 |             26 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[0][2][25]_i_1_n_1    |                                                 |                4 |             26 |         6.50 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[1][0][25]_i_1_n_1    |                                                 |                6 |             26 |         4.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[1][2][25]_i_1_n_1    |                                                 |                5 |             26 |         5.20 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[2][0][25]_i_1_n_1    |                                                 |                4 |             26 |         6.50 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[1][1][25]_i_1_n_1    |                                                 |                5 |             26 |         5.20 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_1_n_1    |                                                 |                4 |             26 |         6.50 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[0][1][25]_i_1_n_1    |                                                 |                6 |             26 |         4.33 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[3][2][25]_i_1_n_1    |                                                 |               13 |             26 |         2.00 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[3][0][25]_i_1_n_1    |                                                 |               10 |             26 |         2.60 |
|  clk_50_BUFG                                              | OTTER_MCU/Memory/DMCache/tags[2][1][25]_i_1_n_1    |                                                 |                5 |             26 |         5.20 |
|  Memoryn_1_5877_BUFG                                      | OTTER_MCU/Hazard_Generator/PC_WE_reg_0             |                                                 |               19 |             29 |         1.53 |
|  Memoryn_0_5876_BUFG                                      | OTTER_MCU/Memory/DMCache/DM_packed_reg[DM_RE][0]   |                                                 |               20 |             32 |         1.60 |
|  Memoryn_0_5876_BUFG                                      | OTTER_MCU/DM_packed_reg[DM_RE_n_1_]                |                                                 |               12 |             32 |         2.67 |
|  CLK_PP                                                   | OTTER_MCU/Hazard_Generator/memRDEN1                | BTNC_IBUF                                       |               22 |             60 |         2.73 |
|  OTTER_MCU/Memory/IMCacheFSM/FSM_sequential_PS_reg_1_BUFG | OTTER_MCU/WB_packed_reg[RF_WE_n_1_]                |                                                 |               11 |             88 |         8.00 |
|  CLK_PP                                                   |                                                    | OTTER_MCU/Hazard_Generator/p_0_in               |               66 |            196 |         2.97 |
|  CLK_PP                                                   |                                                    |                                                 |               88 |            255 |         2.90 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_8[0]           |                                                 |               86 |            256 |         2.98 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_7[0]           |                                                 |               83 |            256 |         3.08 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_1[0]           |                                                 |               74 |            256 |         3.46 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_0[0]           |                                                 |               60 |            256 |         4.27 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_2[0]           |                                                 |               75 |            256 |         3.41 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_3[0]           |                                                 |               78 |            256 |         3.28 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_4[0]           |                                                 |               78 |            256 |         3.28 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_5[0]           |                                                 |              134 |            256 |         1.91 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[6]_rep__1_6[0]           |                                                 |               90 |            256 |         2.84 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[8]_rep__2_1[0]           |                                                 |              184 |            256 |         1.39 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[8]_rep__2_2[0]           |                                                 |               88 |            256 |         2.91 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[8]_rep__2_0[0]           |                                                 |               81 |            256 |         3.16 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[7]_rep__3_2[0]           |                                                 |               80 |            256 |         3.20 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[7]_rep__3_1[0]           |                                                 |               80 |            256 |         3.20 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[7]_rep__3_0[0]           |                                                 |               87 |            256 |         2.94 |
|  clk_50_BUFG                                              | OTTER_MCU/PC/PC_count_reg[5]_rep__3_0[0]           |                                                 |               78 |            256 |         3.28 |
|  clk_50_BUFG                                              |                                                    |                                                 |              186 |            365 |         1.96 |
+-----------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


