/********************************************************************
 * Copyright (C) 2020 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_c2k_ctrl.h
*/
#ifndef CSLR_C2K_CTRL_H_
#define CSLR_C2K_CTRL_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <drivers/hw_include/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;
    volatile uint32_t C2K_ETPWM_15_0_SEL;
    volatile uint32_t C2K_ETPWM_31_16_SEL;
    volatile uint8_t  Resv_4104[4092];
    volatile uint32_t LOCK0_KICK0;
    volatile uint32_t LOCK0_KICK1;
    volatile uint32_t INTR_RAW_STATUS;
    volatile uint32_t INTR_ENABLED_STATUS_CLEAR;
    volatile uint32_t INTR_ENABLE;
    volatile uint32_t INTR_ENABLE_CLEAR;
    volatile uint32_t EOI;
    volatile uint32_t FAULT_ADDRESS;
    volatile uint32_t FAULT_TYPE_STATUS;
    volatile uint32_t FAULT_ATTR_STATUS;
    volatile uint32_t FAULT_CLEAR;
} CSL_c2k_ctrlRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_C2K_CTRL_PID                                                       (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL                                        (0x00000004U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL                                       (0x00000008U)
#define CSL_C2K_CTRL_LOCK0_KICK0                                               (0x00001008U)
#define CSL_C2K_CTRL_LOCK0_KICK1                                               (0x0000100CU)
#define CSL_C2K_CTRL_INTR_RAW_STATUS                                           (0x00001010U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR                                 (0x00001014U)
#define CSL_C2K_CTRL_INTR_ENABLE                                               (0x00001018U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR                                         (0x0000101CU)
#define CSL_C2K_CTRL_EOI                                                       (0x00001020U)
#define CSL_C2K_CTRL_FAULT_ADDRESS                                             (0x00001024U)
#define CSL_C2K_CTRL_FAULT_TYPE_STATUS                                         (0x00001028U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS                                         (0x0000102CU)
#define CSL_C2K_CTRL_FAULT_CLEAR                                               (0x00001030U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_C2K_CTRL_PID_PID_MINOR_MASK                                        (0x0000003FU)
#define CSL_C2K_CTRL_PID_PID_MINOR_SHIFT                                       (0x00000000U)
#define CSL_C2K_CTRL_PID_PID_MINOR_RESETVAL                                    (0x00000014U)
#define CSL_C2K_CTRL_PID_PID_MINOR_MAX                                         (0x0000003FU)

#define CSL_C2K_CTRL_PID_PID_CUSTOM_MASK                                       (0x000000C0U)
#define CSL_C2K_CTRL_PID_PID_CUSTOM_SHIFT                                      (0x00000006U)
#define CSL_C2K_CTRL_PID_PID_CUSTOM_RESETVAL                                   (0x00000000U)
#define CSL_C2K_CTRL_PID_PID_CUSTOM_MAX                                        (0x00000003U)

#define CSL_C2K_CTRL_PID_PID_MAJOR_MASK                                        (0x00000700U)
#define CSL_C2K_CTRL_PID_PID_MAJOR_SHIFT                                       (0x00000008U)
#define CSL_C2K_CTRL_PID_PID_MAJOR_RESETVAL                                    (0x00000002U)
#define CSL_C2K_CTRL_PID_PID_MAJOR_MAX                                         (0x00000007U)

#define CSL_C2K_CTRL_PID_PID_MISC_MASK                                         (0x0000F800U)
#define CSL_C2K_CTRL_PID_PID_MISC_SHIFT                                        (0x0000000BU)
#define CSL_C2K_CTRL_PID_PID_MISC_RESETVAL                                     (0x00000000U)
#define CSL_C2K_CTRL_PID_PID_MISC_MAX                                          (0x0000001FU)

#define CSL_C2K_CTRL_PID_PID_MSB16_MASK                                        (0xFFFF0000U)
#define CSL_C2K_CTRL_PID_PID_MSB16_SHIFT                                       (0x00000010U)
#define CSL_C2K_CTRL_PID_PID_MSB16_RESETVAL                                    (0x00006180U)
#define CSL_C2K_CTRL_PID_PID_MSB16_MAX                                         (0x0000FFFFU)

#define CSL_C2K_CTRL_PID_RESETVAL                                              (0x61800214U)

/* C2K_ETPWM_15_0_SEL */

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM0_SEL_MASK     (0x00000003U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM0_SEL_SHIFT    (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM0_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM0_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM1_SEL_MASK     (0x0000000CU)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM1_SEL_SHIFT    (0x00000002U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM1_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM1_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM2_SEL_MASK     (0x00000030U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM2_SEL_SHIFT    (0x00000004U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM2_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM2_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM3_SEL_MASK     (0x000000C0U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM3_SEL_SHIFT    (0x00000006U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM3_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM3_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM4_SEL_MASK     (0x00000300U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM4_SEL_SHIFT    (0x00000008U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM4_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM4_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM5_SEL_MASK     (0x00000C00U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM5_SEL_SHIFT    (0x0000000AU)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM5_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM5_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM6_SEL_MASK     (0x00003000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM6_SEL_SHIFT    (0x0000000CU)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM6_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM6_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM7_SEL_MASK     (0x0000C000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM7_SEL_SHIFT    (0x0000000EU)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM7_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM7_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM8_SEL_MASK     (0x00030000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM8_SEL_SHIFT    (0x00000010U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM8_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM8_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM9_SEL_MASK     (0x000C0000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM9_SEL_SHIFT    (0x00000012U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM9_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM9_SEL_MAX      (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM10_SEL_MASK    (0x00300000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM10_SEL_SHIFT   (0x00000014U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM10_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM10_SEL_MAX     (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM11_SEL_MASK    (0x00C00000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM11_SEL_SHIFT   (0x00000016U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM11_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM11_SEL_MAX     (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM12_SEL_MASK    (0x03000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM12_SEL_SHIFT   (0x00000018U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM12_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM12_SEL_MAX     (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM13_SEL_MASK    (0x0C000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM13_SEL_SHIFT   (0x0000001AU)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM13_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM13_SEL_MAX     (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM14_SEL_MASK    (0x30000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM14_SEL_SHIFT   (0x0000001CU)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM14_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM14_SEL_MAX     (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM15_SEL_MASK    (0xC0000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM15_SEL_SHIFT   (0x0000001EU)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM15_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_C2K_ETPWM_15_0_SEL_ETPWM15_SEL_MAX     (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_15_0_SEL_RESETVAL                               (0x00000000U)

/* C2K_ETPWM_31_16_SEL */

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM16_SEL_MASK  (0x00000003U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM16_SEL_SHIFT (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM16_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM16_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM17_SEL_MASK  (0x0000000CU)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM17_SEL_SHIFT (0x00000002U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM17_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM17_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM18_SEL_MASK  (0x00000030U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM18_SEL_SHIFT (0x00000004U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM18_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM18_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM19_SEL_MASK  (0x000000C0U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM19_SEL_SHIFT (0x00000006U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM19_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM19_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM20_SEL_MASK  (0x00000300U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM20_SEL_SHIFT (0x00000008U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM20_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM20_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM21_SEL_MASK  (0x00000C00U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM21_SEL_SHIFT (0x0000000AU)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM21_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM21_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM22_SEL_MASK  (0x00003000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM22_SEL_SHIFT (0x0000000CU)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM22_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM22_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM23_SEL_MASK  (0x0000C000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM23_SEL_SHIFT (0x0000000EU)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM23_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM23_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM24_SEL_MASK  (0x00030000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM24_SEL_SHIFT (0x00000010U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM24_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM24_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM25_SEL_MASK  (0x000C0000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM25_SEL_SHIFT (0x00000012U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM25_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM25_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM26_SEL_MASK  (0x00300000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM26_SEL_SHIFT (0x00000014U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM26_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM26_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM27_SEL_MASK  (0x00C00000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM27_SEL_SHIFT (0x00000016U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM27_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM27_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM28_SEL_MASK  (0x03000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM28_SEL_SHIFT (0x00000018U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM28_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM28_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM29_SEL_MASK  (0x0C000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM29_SEL_SHIFT (0x0000001AU)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM29_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM29_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM30_SEL_MASK  (0x30000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM30_SEL_SHIFT (0x0000001CU)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM30_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM30_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM31_SEL_MASK  (0xC0000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM31_SEL_SHIFT (0x0000001EU)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM31_SEL_RESETVAL (0x00000000U)
#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_C2K_ETPWM_31_16_SEL_ETPWM31_SEL_MAX   (0x00000003U)

#define CSL_C2K_CTRL_C2K_ETPWM_31_16_SEL_RESETVAL                              (0x00000000U)

/* LOCK0_KICK0 */

#define CSL_C2K_CTRL_LOCK0_KICK0_LOCK0_KICK0_MASK                              (0xFFFFFFFFU)
#define CSL_C2K_CTRL_LOCK0_KICK0_LOCK0_KICK0_SHIFT                             (0x00000000U)
#define CSL_C2K_CTRL_LOCK0_KICK0_LOCK0_KICK0_RESETVAL                          (0x00000000U)
#define CSL_C2K_CTRL_LOCK0_KICK0_LOCK0_KICK0_MAX                               (0xFFFFFFFFU)

#define CSL_C2K_CTRL_LOCK0_KICK0_RESETVAL                                      (0x00000000U)

/* LOCK0_KICK1 */

#define CSL_C2K_CTRL_LOCK0_KICK1_LOCK0_KICK1_MASK                              (0xFFFFFFFFU)
#define CSL_C2K_CTRL_LOCK0_KICK1_LOCK0_KICK1_SHIFT                             (0x00000000U)
#define CSL_C2K_CTRL_LOCK0_KICK1_LOCK0_KICK1_RESETVAL                          (0x00000000U)
#define CSL_C2K_CTRL_LOCK0_KICK1_LOCK0_KICK1_MAX                               (0xFFFFFFFFU)

#define CSL_C2K_CTRL_LOCK0_KICK1_RESETVAL                                      (0x00000000U)

/* INTR_RAW_STATUS */

#define CSL_C2K_CTRL_INTR_RAW_STATUS_PROT_ERR_MASK                             (0x00000001U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_PROT_ERR_SHIFT                            (0x00000000U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_PROT_ERR_RESETVAL                         (0x00000000U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_PROT_ERR_MAX                              (0x00000001U)

#define CSL_C2K_CTRL_INTR_RAW_STATUS_ADDR_ERR_MASK                             (0x00000002U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_ADDR_ERR_SHIFT                            (0x00000001U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_ADDR_ERR_RESETVAL                         (0x00000000U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_ADDR_ERR_MAX                              (0x00000001U)

#define CSL_C2K_CTRL_INTR_RAW_STATUS_KICK_ERR_MASK                             (0x00000004U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_KICK_ERR_SHIFT                            (0x00000002U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_KICK_ERR_RESETVAL                         (0x00000000U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_KICK_ERR_MAX                              (0x00000001U)

#define CSL_C2K_CTRL_INTR_RAW_STATUS_PROXY_ERR_MASK                            (0x00000008U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_PROXY_ERR_SHIFT                           (0x00000003U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_PROXY_ERR_RESETVAL                        (0x00000000U)
#define CSL_C2K_CTRL_INTR_RAW_STATUS_PROXY_ERR_MAX                             (0x00000001U)

#define CSL_C2K_CTRL_INTR_RAW_STATUS_RESETVAL                                  (0x00000000U)

/* INTR_ENABLED_STATUS_CLEAR */

#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_MASK           (0x00000001U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_SHIFT          (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_RESETVAL       (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_MAX            (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_MASK           (0x00000002U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_SHIFT          (0x00000001U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_RESETVAL       (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_MAX            (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_MASK           (0x00000004U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_SHIFT          (0x00000002U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_RESETVAL       (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_MAX            (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_MASK          (0x00000008U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_SHIFT         (0x00000003U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_RESETVAL      (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_MAX           (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLED_STATUS_CLEAR_RESETVAL                        (0x00000000U)

/* INTR_ENABLE */

#define CSL_C2K_CTRL_INTR_ENABLE_PROT_ERR_EN_MASK                              (0x00000001U)
#define CSL_C2K_CTRL_INTR_ENABLE_PROT_ERR_EN_SHIFT                             (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_PROT_ERR_EN_RESETVAL                          (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_PROT_ERR_EN_MAX                               (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLE_ADDR_ERR_EN_MASK                              (0x00000002U)
#define CSL_C2K_CTRL_INTR_ENABLE_ADDR_ERR_EN_SHIFT                             (0x00000001U)
#define CSL_C2K_CTRL_INTR_ENABLE_ADDR_ERR_EN_RESETVAL                          (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_ADDR_ERR_EN_MAX                               (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLE_KICK_ERR_EN_MASK                              (0x00000004U)
#define CSL_C2K_CTRL_INTR_ENABLE_KICK_ERR_EN_SHIFT                             (0x00000002U)
#define CSL_C2K_CTRL_INTR_ENABLE_KICK_ERR_EN_RESETVAL                          (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_KICK_ERR_EN_MAX                               (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLE_PROXY_ERR_EN_MASK                             (0x00000008U)
#define CSL_C2K_CTRL_INTR_ENABLE_PROXY_ERR_EN_SHIFT                            (0x00000003U)
#define CSL_C2K_CTRL_INTR_ENABLE_PROXY_ERR_EN_RESETVAL                         (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_PROXY_ERR_EN_MAX                              (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLE_RESETVAL                                      (0x00000000U)

/* INTR_ENABLE_CLEAR */

#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_MASK                    (0x00000001U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_SHIFT                   (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_RESETVAL                (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_MAX                     (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_MASK                    (0x00000002U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_SHIFT                   (0x00000001U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_RESETVAL                (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_MAX                     (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_MASK                    (0x00000004U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_SHIFT                   (0x00000002U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_RESETVAL                (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_MAX                     (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_MASK                   (0x00000008U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_SHIFT                  (0x00000003U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_RESETVAL               (0x00000000U)
#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_MAX                    (0x00000001U)

#define CSL_C2K_CTRL_INTR_ENABLE_CLEAR_RESETVAL                                (0x00000000U)

/* EOI */

#define CSL_C2K_CTRL_EOI_EOI_VECTOR_MASK                                       (0x000000FFU)
#define CSL_C2K_CTRL_EOI_EOI_VECTOR_SHIFT                                      (0x00000000U)
#define CSL_C2K_CTRL_EOI_EOI_VECTOR_RESETVAL                                   (0x00000000U)
#define CSL_C2K_CTRL_EOI_EOI_VECTOR_MAX                                        (0x000000FFU)

#define CSL_C2K_CTRL_EOI_RESETVAL                                              (0x00000000U)

/* FAULT_ADDRESS */

#define CSL_C2K_CTRL_FAULT_ADDRESS_FAULT_ADDR_MASK                             (0xFFFFFFFFU)
#define CSL_C2K_CTRL_FAULT_ADDRESS_FAULT_ADDR_SHIFT                            (0x00000000U)
#define CSL_C2K_CTRL_FAULT_ADDRESS_FAULT_ADDR_RESETVAL                         (0x00000000U)
#define CSL_C2K_CTRL_FAULT_ADDRESS_FAULT_ADDR_MAX                              (0xFFFFFFFFU)

#define CSL_C2K_CTRL_FAULT_ADDRESS_RESETVAL                                    (0x00000000U)

/* FAULT_TYPE_STATUS */

#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_FAULT_TYPE_MASK                         (0x0000003FU)
#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_FAULT_TYPE_SHIFT                        (0x00000000U)
#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_FAULT_TYPE_RESETVAL                     (0x00000000U)
#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_FAULT_TYPE_MAX                          (0x0000003FU)

#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_FAULT_NS_MASK                           (0x00000040U)
#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_FAULT_NS_SHIFT                          (0x00000006U)
#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_FAULT_NS_RESETVAL                       (0x00000000U)
#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_FAULT_NS_MAX                            (0x00000001U)

#define CSL_C2K_CTRL_FAULT_TYPE_STATUS_RESETVAL                                (0x00000000U)

/* FAULT_ATTR_STATUS */

#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_PRIVID_MASK                       (0x000000FFU)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_PRIVID_SHIFT                      (0x00000000U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_PRIVID_RESETVAL                   (0x00000000U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_PRIVID_MAX                        (0x000000FFU)

#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_ROUTEID_MASK                      (0x000FFF00U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_ROUTEID_SHIFT                     (0x00000008U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_ROUTEID_RESETVAL                  (0x00000000U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_ROUTEID_MAX                       (0x00000FFFU)

#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_XID_MASK                          (0xFFF00000U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_XID_SHIFT                         (0x00000014U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_XID_RESETVAL                      (0x00000000U)
#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_FAULT_XID_MAX                           (0x00000FFFU)

#define CSL_C2K_CTRL_FAULT_ATTR_STATUS_RESETVAL                                (0x00000000U)

/* FAULT_CLEAR */

#define CSL_C2K_CTRL_FAULT_CLEAR_FAULT_CLR_MASK                                (0x00000001U)
#define CSL_C2K_CTRL_FAULT_CLEAR_FAULT_CLR_SHIFT                               (0x00000000U)
#define CSL_C2K_CTRL_FAULT_CLEAR_FAULT_CLR_RESETVAL                            (0x00000000U)
#define CSL_C2K_CTRL_FAULT_CLEAR_FAULT_CLR_MAX                                 (0x00000001U)

#define CSL_C2K_CTRL_FAULT_CLEAR_RESETVAL                                      (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
