// Seed: 3132441709
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wor  id_2
);
  wire id_4;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wire id_4,
    input wire id_5,
    output tri1 id_6,
    input wor id_7,
    input uwire id_8,
    output tri1 id_9,
    output supply1 id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    input tri id_14,
    input tri0 id_15,
    output tri0 id_16,
    output wire id_17,
    input uwire id_18,
    input tri0 id_19,
    input supply1 id_20,
    input wor id_21,
    input wor id_22,
    output tri0 id_23,
    output tri1 id_24
);
  logic [7:0][1 : -1] id_26;
  wire id_27;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_14
  );
endmodule
