/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Wed Feb 21 10:43:11 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: mul2[1].z[21] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[34].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[21] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555415 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285787 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1102999 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (IPIN:538783 side: (TOP,) (32,25,0)0))                            0.101     1.211
| (intra 'clb' routing)                                             0.131     1.342
P[34].D[0] (dffre at (32,25))                                       0.000     1.342
data arrival time                                                             1.342

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[34].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.342
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.591


#Path 2
Startpoint: mul2[1].z[23] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[36].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[23] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555417 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285791 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1102995 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (IPIN:538799 side: (TOP,) (32,25,0)0))                            0.101     1.211
| (intra 'clb' routing)                                             0.165     1.376
P[36].D[0] (dffre at (32,25))                                       0.000     1.376
data arrival time                                                             1.376

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[36].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.376
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.625


#Path 3
Startpoint: mul2[1].z[14] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[14].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[14] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555408 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285773 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1103013 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (IPIN:538795 side: (TOP,) (32,25,0)0))                            0.101     1.211
| (intra 'clb' routing)                                             0.165     1.376
P[14].D[0] (dffre at (32,25))                                       0.000     1.376
data arrival time                                                             1.376

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[14].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.376
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.625


#Path 4
Startpoint: mul2[1].z[17] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[17].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[17] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555411 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285779 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1103007 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (IPIN:538791 side: (TOP,) (32,25,0)0))                            0.101     1.211
| (intra 'clb' routing)                                             0.165     1.376
P[17].D[0] (dffre at (32,25))                                       0.000     1.376
data arrival time                                                             1.376

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[17].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.376
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.625


#Path 5
Startpoint: mul2[1].z[22] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[35].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[22] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555416 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285789 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1102997 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (IPIN:538779 side: (TOP,) (32,25,0)0))                            0.101     1.211
| (intra 'clb' routing)                                             0.221     1.432
P[35].D[0] (dffre at (32,25))                                       0.000     1.432
data arrival time                                                             1.432

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[35].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.432
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.681


#Path 6
Startpoint: mul2[1].z[12] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[12].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[12] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555406 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285625 L4 length:4 (35,26,0)-> (35,23,0))                 0.119     1.049
| (CHANX:1103001 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.168
| (IPIN:538787 side: (TOP,) (32,25,0)0))                            0.101     1.269
| (intra 'clb' routing)                                             0.167     1.436
P[12].D[0] (dffre at (32,25))                                       0.000     1.436
data arrival time                                                             1.436

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[12].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.436
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.685


#Path 7
Startpoint: mul2[1].z[16] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[16].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[16] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555410 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285777 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1103009 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (CHANY:1276981 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.171
| (IPIN:538826 side: (RIGHT,) (32,25,0)0))                          0.101     1.272
| (intra 'clb' routing)                                             0.165     1.437
P[16].D[0] (dffre at (32,25))                                       0.000     1.437
data arrival time                                                             1.437

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[16].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.437
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.686


#Path 8
Startpoint: mul2[1].z[15] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[15].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[15] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555409 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285775 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1103011 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (CHANY:1276987 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.171
| (IPIN:538813 side: (RIGHT,) (32,25,0)0))                          0.101     1.272
| (intra 'clb' routing)                                             0.210     1.482
P[15].D[0] (dffre at (32,25))                                       0.000     1.482
data arrival time                                                             1.482

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[15].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.482
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.731


#Path 9
Startpoint: mul2[1].z[18] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[18].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[18] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555412 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285781 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1103005 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (CHANX:1102953 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.171
| (IPIN:538776 side: (TOP,) (32,25,0)0))                            0.101     1.272
| (intra 'clb' routing)                                             0.221     1.493
P[18].D[0] (dffre at (32,25))                                       0.000     1.493
data arrival time                                                             1.493

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[18].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.493
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.742


#Path 10
Startpoint: mul2[1].z[0] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[0].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[0] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555394 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107049 L4 length:4 (35,26,0)-> (32,26,0))                 0.119     1.049
| (CHANY:1279947 L1 length:1 (33,26,0)-> (33,26,0))                 0.061     1.110
| (CHANX:1102887 L4 length:4 (33,25,0)-> (30,25,0))                 0.119     1.229
| (IPIN:538789 side: (TOP,) (32,25,0)0))                            0.101     1.330
| (intra 'clb' routing)                                             0.165     1.495
P[0].D[0] (dffre at (32,25))                                        0.000     1.495
data arrival time                                                             1.495

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[0].C[0] (dffre at (32,25))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.495
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.744


#Path 11
Startpoint: mul2[1].z[19] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[32].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[19] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555413 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285783 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1103003 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (CHANY:1276835 L4 length:4 (32,25,0)-> (32,22,0))                 0.119     1.229
| (IPIN:538808 side: (RIGHT,) (32,25,0)0))                          0.101     1.330
| (intra 'clb' routing)                                             0.167     1.497
P[32].D[0] (dffre at (32,25))                                       0.000     1.497
data arrival time                                                             1.497

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[32].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.497
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.746


#Path 12
Startpoint: mul2[1].z[11] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[11].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[11] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555405 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107071 L4 length:4 (35,26,0)-> (32,26,0))                 0.119     1.049
| (CHANY:1279949 L1 length:1 (33,26,0)-> (33,26,0))                 0.061     1.110
| (CHANX:1102885 L4 length:4 (33,25,0)-> (30,25,0))                 0.119     1.229
| (IPIN:538777 side: (TOP,) (32,25,0)0))                            0.101     1.330
| (intra 'clb' routing)                                             0.221     1.551
P[11].D[0] (dffre at (32,25))                                       0.000     1.551
data arrival time                                                             1.551

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[11].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.551
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.800


#Path 13
Startpoint: mul2[1].z[24] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[37].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[24] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555424 side: (TOP,) (35,27,0)0))                            0.000     0.930
| (CHANX:1111113 L4 length:4 (35,27,0)-> (32,27,0))                 0.119     1.049
| (CHANX:1111085 L1 length:1 (32,27,0)-> (32,27,0))                 0.061     1.110
| (CHANY:1274049 L4 length:4 (31,27,0)-> (31,24,0))                 0.119     1.229
| (CHANX:1102962 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.290
| (IPIN:538781 side: (TOP,) (32,25,0)0))                            0.101     1.391
| (intra 'clb' routing)                                             0.167     1.558
P[37].D[0] (dffre at (32,25))                                       0.000     1.558
data arrival time                                                             1.558

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[37].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.558
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.807


#Path 14
Startpoint: mul2[1].z[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[13].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[13] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555407 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285771 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1103015 L4 length:4 (35,25,0)-> (32,25,0))                 0.119     1.110
| (CHANY:1279909 L1 length:1 (33,25,0)-> (33,25,0))                 0.061     1.171
| (CHANX:1098797 L4 length:4 (33,24,0)-> (30,24,0))                 0.119     1.290
| (CHANY:1276980 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.351
| (IPIN:538810 side: (RIGHT,) (32,25,0)0))                          0.101     1.452
| (intra 'clb' routing)                                             0.210     1.662
P[13].D[0] (dffre at (32,25))                                       0.000     1.662
data arrival time                                                             1.662

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[13].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.662
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.911


#Path 15
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[1].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[1].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[1].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 16
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[10].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[10].R[0] (dffre at (42,41))                                    0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[10].C[0] (dffre at (42,41))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 17
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[2].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[2].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[2].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 18
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[3].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[3].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[3].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 19
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[9].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[9].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[9].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 20
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[4].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[4].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[4].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 21
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[8].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[8].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[8].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 22
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[5].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[5].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[5].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 23
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[6].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[6].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[6].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 24
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[7].R[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1301316 L1 length:1 (40,41,0)-> (40,41,0))              0.061     1.438
| (CHANX:1168584 L4 length:4 (41,41,0)-> (44,41,0))              0.119     1.557
| (IPIN:786735 side: (TOP,) (42,41,0)0))                         0.101     1.657
| (intra 'clb' routing)                                          0.066     1.724
P[7].R[0] (dffre at (42,41))                                     0.000     1.724
data arrival time                                                          1.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[7].C[0] (dffre at (42,41))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.724
--------------------------------------------------------------------------------
slack (MET)                                                                0.973


#Path 25
Startpoint: mul2[1].z[20] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[33].D[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[20] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555414 side: (RIGHT,) (35,26,0)0))                          0.000     0.930
| (CHANY:1285784 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANX:1107227 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     1.052
| (CHANY:1282707 L4 length:4 (34,26,0)-> (34,23,0))                 0.119     1.171
| (CHANX:1098857 L4 length:4 (34,24,0)-> (31,24,0))                 0.119     1.290
| (CHANY:1276970 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.351
| (CHANX:1102957 L1 length:1 (32,25,0)-> (32,25,0))                 0.061     1.412
| (IPIN:538778 side: (TOP,) (32,25,0)0))                            0.101     1.513
| (intra 'clb' routing)                                             0.221     1.733
P[33].D[0] (dffre at (32,25))                                      -0.000     1.733
data arrival time                                                             1.733

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[33].C[0] (dffre at (32,25))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             1.733
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.982


#Path 26
Startpoint: A[13].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[13].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                 0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                 0.119     1.017
| (CHANX:1164749 L1 length:1 (45,40,0)-> (45,40,0))                 0.061     1.078
| (CHANY:1312737 L4 length:4 (44,40,0)-> (44,37,0))                 0.119     1.197
| (CHANX:1152501 L1 length:1 (44,37,0)-> (44,37,0))                 0.061     1.258
| (CHANY:1309625 L4 length:4 (43,37,0)-> (43,34,0))                 0.119     1.377
| (CHANX:1136185 L1 length:1 (43,33,0)-> (43,33,0))                 0.061     1.438
| (CHANY:1306453 L4 length:4 (42,33,0)-> (42,30,0))                 0.119     1.557
| (CHANX:1123761 L4 length:4 (42,30,0)-> (39,30,0))                 0.119     1.675
| (CHANX:1123749 L1 length:1 (39,30,0)-> (39,30,0))                 0.061     1.736
| (CHANY:1294601 L4 length:4 (38,30,0)-> (38,27,0))                 0.119     1.855
| (CHANX:1107241 L4 length:4 (38,26,0)-> (35,26,0))                 0.119     1.974
| (IPIN:555491 side: (TOP,) (35,26,0)0))                            0.101     2.075
| (intra 'dsp' routing)                                             0.000     2.075
mul2[1].a[3] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.075
data arrival time                                                             2.075

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.075
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.222


#Path 27
Startpoint: A[5].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[15] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[5].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324621 L4 length:4 (48,44,0)-> (48,41,0))                 0.119     0.898
| (CHANX:1164965 L1 length:1 (48,40,0)-> (48,40,0))                 0.061     0.959
| (CHANY:1321449 L4 length:4 (47,40,0)-> (47,37,0))                 0.119     1.078
| (CHANX:1148457 L4 length:4 (47,36,0)-> (44,36,0))                 0.119     1.197
| (CHANY:1309733 L1 length:1 (43,36,0)-> (43,36,0))                 0.061     1.258
| (CHANX:1144141 L4 length:4 (43,35,0)-> (40,35,0))                 0.119     1.377
| (CHANX:1144121 L1 length:1 (40,35,0)-> (40,35,0))                 0.061     1.438
| (CHANY:1297845 L4 length:4 (39,35,0)-> (39,32,0))                 0.119     1.557
| (CHANX:1127805 L1 length:1 (39,31,0)-> (39,31,0))                 0.061     1.618
| (CHANY:1294673 L4 length:4 (38,31,0)-> (38,28,0))                 0.119     1.736
| (CHANY:1294723 L1 length:1 (38,29,0)-> (38,29,0))                 0.061     1.797
| (CHANX:1115375 L4 length:4 (38,28,0)-> (35,28,0))                 0.119     1.916
| (CHANX:1115359 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     1.977
| (IPIN:555613 side: (TOP,) (35,28,0)0))                            0.101     2.078
| (intra 'dsp' routing)                                             0.000     2.078
mul2[1].a[15] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.078
data arrival time                                                             2.078

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.078
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.225


#Path 28
Startpoint: A[3].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[3].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324797 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176981 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1313081 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.020
| (CHANX:1172665 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.139
| (CHANY:1301365 L1 length:1 (40,42,0)-> (40,42,0))                 0.061     1.200
| (CHANX:1168349 L4 length:4 (40,41,0)-> (37,41,0))                 0.119     1.319
| (CHANY:1295335 L4 length:4 (38,41,0)-> (38,38,0))                 0.119     1.438
| (CHANX:1152107 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.499
| (CHANY:1292163 L4 length:4 (37,37,0)-> (37,34,0))                 0.119     1.618
| (CHANX:1135791 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.679
| (CHANY:1288991 L4 length:4 (36,33,0)-> (36,30,0))                 0.119     1.797
| (CHANX:1119475 L1 length:1 (36,29,0)-> (36,29,0))                 0.061     1.858
| (CHANY:1285819 L4 length:4 (35,29,0)-> (35,26,0))                 0.119     1.977
| (IPIN:555642 side: (RIGHT,) (35,28,0)0))                          0.101     2.078
| (intra 'dsp' routing)                                             0.000     2.078
mul2[1].a[13] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.078
data arrival time                                                             2.078

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.078
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.225


#Path 29
Startpoint: A[8].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[18] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[8].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324787 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176991 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1313071 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.020
| (CHANX:1172675 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.139
| (CHANY:1304283 L1 length:1 (41,42,0)-> (41,42,0))                 0.061     1.200
| (CHANX:1168407 L4 length:4 (41,41,0)-> (38,41,0))                 0.119     1.319
| (CHANY:1295319 L4 length:4 (38,41,0)-> (38,38,0))                 0.119     1.438
| (CHANX:1152123 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.499
| (CHANY:1292147 L4 length:4 (37,37,0)-> (37,34,0))                 0.119     1.618
| (CHANX:1135807 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.679
| (CHANY:1288975 L4 length:4 (36,33,0)-> (36,30,0))                 0.119     1.797
| (CHANX:1119491 L1 length:1 (36,29,0)-> (36,29,0))                 0.061     1.858
| (CHANY:1285803 L4 length:4 (35,29,0)-> (35,26,0))                 0.119     1.977
| (IPIN:555581 side: (RIGHT,) (35,27,0)0))                          0.101     2.078
| (intra 'dsp' routing)                                             0.000     2.078
mul2[1].a[18] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.078
data arrival time                                                             2.078

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.078
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.225


#Path 30
Startpoint: A[2].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[12] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[2].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324799 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176979 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1313083 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.020
| (CHANX:1172663 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.139
| (CHANY:1301367 L1 length:1 (40,42,0)-> (40,42,0))                 0.061     1.200
| (CHANX:1168347 L4 length:4 (40,41,0)-> (37,41,0))                 0.119     1.319
| (CHANY:1292419 L4 length:4 (37,41,0)-> (37,38,0))                 0.119     1.438
| (CHANX:1152047 L1 length:1 (37,37,0)-> (37,37,0))                 0.061     1.499
| (CHANY:1289247 L4 length:4 (36,37,0)-> (36,34,0))                 0.119     1.618
| (CHANX:1135731 L1 length:1 (36,33,0)-> (36,33,0))                 0.061     1.679
| (CHANY:1286075 L4 length:4 (35,33,0)-> (35,30,0))                 0.119     1.797
| (CHANY:1285953 L4 length:4 (35,31,0)-> (35,28,0))                 0.119     1.916
| (CHANX:1115349 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     1.977
| (IPIN:555624 side: (TOP,) (35,28,0)0))                            0.101     2.078
| (intra 'dsp' routing)                                             0.000     2.078
mul2[1].a[12] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.078
data arrival time                                                             2.078

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.078
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.225


#Path 31
Startpoint: mul2[1].z[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[8].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[8] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555402 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107240 L4 length:4 (35,26,0)-> (38,26,0))                 0.119     1.049
| (CHANY:1294600 L4 length:4 (38,27,0)-> (38,30,0))                 0.119     1.168
| (CHANX:1123748 L1 length:1 (39,30,0)-> (39,30,0))                 0.061     1.229
| (CHANY:1297772 L4 length:4 (39,31,0)-> (39,34,0))                 0.119     1.348
| (CHANX:1135992 L1 length:1 (40,33,0)-> (40,33,0))                 0.061     1.409
| (CHANY:1300888 L4 length:4 (40,34,0)-> (40,37,0))                 0.119     1.528
| (CHANX:1152308 L1 length:1 (41,37,0)-> (41,37,0))                 0.061     1.589
| (CHANY:1304060 L4 length:4 (41,38,0)-> (41,41,0))                 0.119     1.708
| (CHANX:1168624 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.769
| (IPIN:786714 side: (TOP,) (42,41,0)0))                            0.101     1.869
| (intra 'clb' routing)                                             0.131     2.001
P[8].D[0] (dffre at (42,41))                                        0.000     2.001
data arrival time                                                             2.001

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[8].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.001
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.250


#Path 32
Startpoint: A[4].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[14] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[4].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324795 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176983 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1313079 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.020
| (CHANX:1172667 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.139
| (CHANY:1304131 L4 length:4 (41,42,0)-> (41,39,0))                 0.119     1.258
| (CHANX:1156367 L1 length:1 (41,38,0)-> (41,38,0))                 0.061     1.319
| (CHANY:1300959 L4 length:4 (40,38,0)-> (40,35,0))                 0.119     1.438
| (CHANX:1140051 L1 length:1 (40,34,0)-> (40,34,0))                 0.061     1.499
| (CHANY:1297787 L4 length:4 (39,34,0)-> (39,31,0))                 0.119     1.618
| (CHANX:1123735 L1 length:1 (39,30,0)-> (39,30,0))                 0.061     1.679
| (CHANY:1294615 L4 length:4 (38,30,0)-> (38,27,0))                 0.119     1.797
| (CHANX:1115381 L4 length:4 (38,28,0)-> (35,28,0))                 0.119     1.916
| (CHANX:1115247 L4 length:4 (36,28,0)-> (33,28,0))                 0.119     2.035
| (IPIN:555615 side: (TOP,) (35,28,0)0))                            0.101     2.136
| (intra 'dsp' routing)                                             0.000     2.136
mul2[1].a[14] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.136
data arrival time                                                             2.136

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.136
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.282


#Path 33
Startpoint: A[7].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[17] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[7].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324789 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176989 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1313073 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.020
| (CHANX:1172673 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.139
| (CHANY:1304277 L1 length:1 (41,42,0)-> (41,42,0))                 0.061     1.200
| (CHANX:1168413 L4 length:4 (41,41,0)-> (38,41,0))                 0.119     1.319
| (CHANX:1168361 L1 length:1 (38,41,0)-> (38,41,0))                 0.061     1.380
| (CHANY:1292421 L4 length:4 (37,41,0)-> (37,38,0))                 0.119     1.499
| (CHANX:1152045 L1 length:1 (37,37,0)-> (37,37,0))                 0.061     1.560
| (CHANY:1289249 L4 length:4 (36,37,0)-> (36,34,0))                 0.119     1.679
| (CHANX:1135729 L1 length:1 (36,33,0)-> (36,33,0))                 0.061     1.739
| (CHANY:1286077 L4 length:4 (35,33,0)-> (35,30,0))                 0.119     1.858
| (CHANY:1285959 L4 length:4 (35,31,0)-> (35,28,0))                 0.119     1.977
| (CHANX:1111275 L1 length:1 (35,27,0)-> (35,27,0))                 0.061     2.038
| (IPIN:555549 side: (TOP,) (35,27,0)0))                            0.101     2.139
| (intra 'dsp' routing)                                             0.000     2.139
mul2[1].a[17] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.139
data arrival time                                                             2.139

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.139
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.285


#Path 34
Startpoint: mul2[1].z[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[5].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[5] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555399 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107218 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285886 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1123534 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.171
| (CHANY:1289058 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.290
| (CHANX:1135802 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.351
| (CHANY:1292150 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.470
| (CHANX:1152118 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.531
| (CHANY:1295322 L4 length:4 (38,38,0)-> (38,41,0))                 0.119     1.650
| (CHANX:1164418 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.769
| (CHANY:1307118 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.830
| (IPIN:786757 side: (RIGHT,) (42,41,0)0))                          0.101     1.930
| (intra 'clb' routing)                                             0.131     2.062
P[5].D[0] (dffre at (42,41))                                        0.000     2.062
data arrival time                                                             2.062

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[5].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.062
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.311


#Path 35
Startpoint: mul2[1].z[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[9].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[9] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555403 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107226 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285878 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1123542 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.171
| (CHANY:1289050 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.290
| (CHANX:1135842 L4 length:4 (37,33,0)-> (40,33,0))                 0.119     1.409
| (CHANX:1135994 L1 length:1 (40,33,0)-> (40,33,0))                 0.061     1.470
| (CHANY:1300886 L4 length:4 (40,34,0)-> (40,37,0))                 0.119     1.589
| (CHANX:1152310 L1 length:1 (41,37,0)-> (41,37,0))                 0.061     1.650
| (CHANY:1304058 L4 length:4 (41,38,0)-> (41,41,0))                 0.119     1.769
| (CHANX:1168626 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.830
| (IPIN:786715 side: (TOP,) (42,41,0)0))                            0.101     1.930
| (intra 'clb' routing)                                             0.131     2.062
P[9].D[0] (dffre at (42,41))                                        0.000     2.062
data arrival time                                                             2.062

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[9].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.062
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.311


#Path 36
Startpoint: A[9].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[19] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[9].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957576 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324647 L4 length:4 (48,44,0)-> (48,41,0))                 0.119     0.898
| (CHANX:1164939 L1 length:1 (48,40,0)-> (48,40,0))                 0.061     0.959
| (CHANY:1321475 L4 length:4 (47,40,0)-> (47,37,0))                 0.119     1.078
| (CHANX:1148623 L1 length:1 (47,36,0)-> (47,36,0))                 0.061     1.139
| (CHANY:1318303 L4 length:4 (46,36,0)-> (46,33,0))                 0.119     1.258
| (CHANX:1132307 L1 length:1 (46,32,0)-> (46,32,0))                 0.061     1.319
| (CHANY:1315131 L4 length:4 (45,32,0)-> (45,29,0))                 0.119     1.438
| (CHANX:1119907 L4 length:4 (45,29,0)-> (42,29,0))                 0.119     1.557
| (CHANY:1306363 L1 length:1 (42,29,0)-> (42,29,0))                 0.061     1.618
| (CHANX:1115639 L4 length:4 (42,28,0)-> (39,28,0))                 0.119     1.736
| (CHANY:1297399 L4 length:4 (39,28,0)-> (39,25,0))                 0.119     1.855
| (CHANX:1103255 L4 length:4 (39,25,0)-> (36,25,0))                 0.119     1.974
| (CHANY:1285812 L4 length:4 (35,26,0)-> (35,29,0))                 0.119     2.093
| (IPIN:555576 side: (RIGHT,) (35,27,0)0))                          0.101     2.194
| (intra 'dsp' routing)                                             0.000     2.194
mul2[1].a[19] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.194
data arrival time                                                             2.194

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.194
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.340


#Path 37
Startpoint: A[12].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[12].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957573 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324779 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176999 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1312935 L4 length:4 (44,43,0)-> (44,40,0))                 0.119     1.078
| (CHANX:1160619 L1 length:1 (44,39,0)-> (44,39,0))                 0.061     1.139
| (CHANY:1309763 L4 length:4 (43,39,0)-> (43,36,0))                 0.119     1.258
| (CHANX:1144303 L1 length:1 (43,35,0)-> (43,35,0))                 0.061     1.319
| (CHANY:1306591 L4 length:4 (42,35,0)-> (42,32,0))                 0.119     1.438
| (CHANX:1127987 L1 length:1 (42,31,0)-> (42,31,0))                 0.061     1.499
| (CHANY:1303419 L4 length:4 (41,31,0)-> (41,28,0))                 0.119     1.618
| (CHANX:1119649 L4 length:4 (41,29,0)-> (38,29,0))                 0.119     1.736
| (CHANY:1291789 L1 length:1 (37,29,0)-> (37,29,0))                 0.061     1.797
| (CHANX:1115333 L4 length:4 (37,28,0)-> (34,28,0))                 0.119     1.916
| (CHANX:1115421 L1 length:1 (36,28,0)-> (36,28,0))                 0.061     1.977
| (CHANY:1285745 L4 length:4 (35,28,0)-> (35,25,0))                 0.119     2.096
| (IPIN:555517 side: (RIGHT,) (35,26,0)0))                          0.101     2.197
| (intra 'dsp' routing)                                             0.000     2.197
mul2[1].a[2] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.197
data arrival time                                                             2.197

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.197
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.343


#Path 38
Startpoint: A[1].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : mul2[1].a[11] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[1].inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                          0.000     0.779
| (CHANY:1333365 L4 length:4 (51,44,0)-> (51,41,0))                 0.119     0.898
| (CHANX:1165149 L1 length:1 (51,40,0)-> (51,40,0))                 0.061     0.959
| (CHANY:1330193 L4 length:4 (50,40,0)-> (50,37,0))                 0.119     1.078
| (CHANX:1148833 L1 length:1 (50,36,0)-> (50,36,0))                 0.061     1.139
| (CHANY:1327021 L4 length:4 (49,36,0)-> (49,33,0))                 0.119     1.258
| (CHANY:1327001 L1 length:1 (49,33,0)-> (49,33,0))                 0.061     1.319
| (CHANX:1132345 L4 length:4 (49,32,0)-> (46,32,0))                 0.119     1.438
| (CHANY:1315285 L1 length:1 (45,32,0)-> (45,32,0))                 0.061     1.499
| (CHANX:1128029 L4 length:4 (45,31,0)-> (42,31,0))                 0.119     1.618
| (CHANY:1303569 L1 length:1 (41,31,0)-> (41,31,0))                 0.061     1.679
| (CHANX:1123713 L4 length:4 (41,30,0)-> (38,30,0))                 0.119     1.797
| (CHANX:1123669 L1 length:1 (38,30,0)-> (38,30,0))                 0.061     1.858
| (CHANY:1291705 L4 length:4 (37,30,0)-> (37,27,0))                 0.119     1.977
| (CHANX:1115323 L4 length:4 (37,28,0)-> (34,28,0))                 0.119     2.096
| (IPIN:555616 side: (TOP,) (35,28,0)0))                            0.101     2.197
| (intra 'dsp' routing)                                             0.000     2.197
mul2[1].a[11] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.197
data arrival time                                                             2.197

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.197
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.343


#Path 39
Startpoint: mul2[1].z[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[3].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[3] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555397 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107214 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285890 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1123530 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.171
| (CHANY:1289062 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.290
| (CHANX:1139910 L4 length:4 (37,34,0)-> (40,34,0))                 0.119     1.409
| (CHANX:1140070 L1 length:1 (40,34,0)-> (40,34,0))                 0.061     1.470
| (CHANY:1300938 L4 length:4 (40,35,0)-> (40,38,0))                 0.119     1.589
| (CHANX:1152306 L1 length:1 (41,37,0)-> (41,37,0))                 0.061     1.650
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                 0.119     1.769
| (CHANX:1168622 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.830
| (IPIN:786729 side: (TOP,) (42,41,0)0))                            0.101     1.930
| (intra 'clb' routing)                                             0.165     2.096
P[3].D[0] (dffre at (42,41))                                        0.000     2.096
data arrival time                                                             2.096

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[3].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.096
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.345


#Path 40
Startpoint: A[10].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[0] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[10].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957575 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324783 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176995 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1313067 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.020
| (CHANX:1172679 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.139
| (CHANY:1304295 L1 length:1 (41,42,0)-> (41,42,0))                 0.061     1.200
| (CHANX:1168395 L4 length:4 (41,41,0)-> (38,41,0))                 0.119     1.319
| (CHANX:1168371 L1 length:1 (38,41,0)-> (38,41,0))                 0.061     1.380
| (CHANY:1292411 L4 length:4 (37,41,0)-> (37,38,0))                 0.119     1.499
| (CHANX:1152055 L1 length:1 (37,37,0)-> (37,37,0))                 0.061     1.560
| (CHANY:1289239 L4 length:4 (36,37,0)-> (36,34,0))                 0.119     1.679
| (CHANX:1135739 L1 length:1 (36,33,0)-> (36,33,0))                 0.061     1.739
| (CHANY:1286067 L4 length:4 (35,33,0)-> (35,30,0))                 0.119     1.858
| (CHANX:1119423 L1 length:1 (35,29,0)-> (35,29,0))                 0.061     1.919
| (CHANY:1282895 L4 length:4 (34,29,0)-> (34,26,0))                 0.119     2.038
| (CHANX:1107230 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     2.099
| (IPIN:555483 side: (TOP,) (35,26,0)0))                            0.101     2.200
| (intra 'dsp' routing)                                             0.000     2.200
mul2[1].a[0] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.200
data arrival time                                                             2.200

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.200
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.346


#Path 41
Startpoint: mul2[1].z[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[10].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[10] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555404 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107228 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285876 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1123544 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.171
| (CHANY:1289048 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.290
| (CHANX:1139860 L1 length:1 (37,34,0)-> (37,34,0))                 0.061     1.351
| (CHANY:1292220 L4 length:4 (37,35,0)-> (37,38,0))                 0.119     1.470
| (CHANX:1156176 L1 length:1 (38,38,0)-> (38,38,0))                 0.061     1.531
| (CHANY:1295392 L4 length:4 (38,39,0)-> (38,42,0))                 0.119     1.650
| (CHANY:1295474 L1 length:1 (38,41,0)-> (38,41,0))                 0.061     1.711
| (CHANX:1168474 L4 length:4 (39,41,0)-> (42,41,0))                 0.119     1.830
| (IPIN:786725 side: (TOP,) (42,41,0)0))                            0.101     1.930
| (intra 'clb' routing)                                             0.210     2.140
P[10].D[0] (dffre at (42,41))                                      -0.000     2.140
data arrival time                                                             2.140

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[10].C[0] (dffre at (42,41))                                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.140
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.389


#Path 42
Startpoint: mul2[1].z[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[2].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[2] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555396 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107212 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285892 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1119488 L1 length:1 (36,29,0)-> (36,29,0))                 0.061     1.171
| (CHANY:1288976 L4 length:4 (36,30,0)-> (36,33,0))                 0.119     1.290
| (CHANX:1135804 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.351
| (CHANY:1292148 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.470
| (CHANX:1152120 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.531
| (CHANY:1295320 L4 length:4 (38,38,0)-> (38,41,0))                 0.119     1.650
| (CHANX:1164412 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.769
| (CHANY:1307124 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.830
| (CHANX:1168631 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.891
| (IPIN:786733 side: (TOP,) (42,41,0)0))                            0.101     1.991
| (intra 'clb' routing)                                             0.165     2.157
P[2].D[0] (dffre at (42,41))                                        0.000     2.157
data arrival time                                                             2.157

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[2].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.157
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.406


#Path 43
Startpoint: mul2[1].z[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[7].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[7] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555401 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107222 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285882 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1123538 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.171
| (CHANY:1289054 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.290
| (CHANX:1135790 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.351
| (CHANY:1292162 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.470
| (CHANX:1152106 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.531
| (CHANY:1295334 L4 length:4 (38,38,0)-> (38,41,0))                 0.119     1.650
| (CHANX:1168486 L4 length:4 (39,41,0)-> (42,41,0))                 0.119     1.769
| (CHANY:1306981 L4 length:4 (42,41,0)-> (42,38,0))                 0.119     1.888
| (IPIN:786738 side: (RIGHT,) (42,41,0)0))                          0.101     1.988
| (intra 'clb' routing)                                             0.210     2.198
P[7].D[0] (dffre at (42,41))                                        0.000     2.198
data arrival time                                                             2.198

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[7].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.198
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.447


#Path 44
Startpoint: mul2[1].z[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[6].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[6] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555400 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107220 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285884 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1123536 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.171
| (CHANY:1289056 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.290
| (CHANX:1135796 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.351
| (CHANY:1292156 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.470
| (CHANX:1152112 L1 length:1 (38,37,0)-> (38,37,0))                 0.061     1.531
| (CHANY:1295328 L4 length:4 (38,38,0)-> (38,41,0))                 0.119     1.650
| (CHANY:1295410 L1 length:1 (38,40,0)-> (38,40,0))                 0.061     1.711
| (CHANX:1164410 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.830
| (CHANY:1307126 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.891
| (IPIN:786745 side: (RIGHT,) (42,41,0)0))                          0.101     1.991
| (intra 'clb' routing)                                             0.210     2.201
P[6].D[0] (dffre at (42,41))                                        0.000     2.201
data arrival time                                                             2.201

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[6].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.201
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.450


#Path 45
Startpoint: mul2[1].z[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[4].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[4] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555398 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107216 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285888 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1123532 L1 length:1 (36,30,0)-> (36,30,0))                 0.061     1.171
| (CHANY:1289060 L4 length:4 (36,31,0)-> (36,34,0))                 0.119     1.290
| (CHANX:1135808 L1 length:1 (37,33,0)-> (37,33,0))                 0.061     1.351
| (CHANY:1292144 L4 length:4 (37,34,0)-> (37,37,0))                 0.119     1.470
| (CHANX:1148068 L1 length:1 (38,36,0)-> (38,36,0))                 0.061     1.531
| (CHANY:1295244 L4 length:4 (38,37,0)-> (38,40,0))                 0.119     1.650
| (CHANY:1295416 L1 length:1 (38,40,0)-> (38,40,0))                 0.061     1.711
| (CHANX:1164404 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.830
| (CHANY:1307132 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.891
| (IPIN:786748 side: (RIGHT,) (42,41,0)0))                          0.101     1.991
| (intra 'clb' routing)                                             0.210     2.201
P[4].D[0] (dffre at (42,41))                                        0.000     2.201
data arrival time                                                             2.201

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[4].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.201
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.450


#Path 46
Startpoint: A[0].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : mul2[1].a[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[0].inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                          0.000     0.779
| (CHANY:1333531 L1 length:1 (51,44,0)-> (51,44,0))                 0.061     0.840
| (CHANX:1177175 L4 length:4 (51,43,0)-> (48,43,0))                 0.119     0.959
| (CHANY:1321815 L1 length:1 (47,43,0)-> (47,43,0))                 0.061     1.020
| (CHANX:1172859 L4 length:4 (47,42,0)-> (44,42,0))                 0.119     1.139
| (CHANY:1310099 L1 length:1 (43,42,0)-> (43,42,0))                 0.061     1.200
| (CHANX:1168543 L4 length:4 (43,41,0)-> (40,41,0))                 0.119     1.319
| (CHANX:1168495 L1 length:1 (40,41,0)-> (40,41,0))                 0.061     1.380
| (CHANY:1298239 L4 length:4 (39,41,0)-> (39,38,0))                 0.119     1.499
| (CHANX:1152179 L1 length:1 (39,37,0)-> (39,37,0))                 0.061     1.560
| (CHANY:1295067 L4 length:4 (38,37,0)-> (38,34,0))                 0.119     1.679
| (CHANX:1135863 L1 length:1 (38,33,0)-> (38,33,0))                 0.061     1.739
| (CHANY:1291895 L4 length:4 (37,33,0)-> (37,30,0))                 0.119     1.858
| (CHANY:1291703 L4 length:4 (37,30,0)-> (37,27,0))                 0.119     1.977
| (CHANX:1115317 L4 length:4 (37,28,0)-> (34,28,0))                 0.119     2.096
| (CHANY:1285743 L4 length:4 (35,28,0)-> (35,25,0))                 0.119     2.215
| (IPIN:555641 side: (RIGHT,) (35,28,0)0))                          0.101     2.316
| (intra 'dsp' routing)                                             0.000     2.316
mul2[1].a[10] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.316
data arrival time                                                             2.316

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.316
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.462


#Path 47
Startpoint: A[6].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[16] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[6].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1313075 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.020
| (CHANX:1172671 L4 length:4 (44,42,0)-> (41,42,0))                 0.119     1.139
| (CHANY:1301359 L1 length:1 (40,42,0)-> (40,42,0))                 0.061     1.200
| (CHANX:1168355 L4 length:4 (40,41,0)-> (37,41,0))                 0.119     1.319
| (CHANX:1168377 L1 length:1 (38,41,0)-> (38,41,0))                 0.061     1.380
| (CHANY:1292405 L4 length:4 (37,41,0)-> (37,38,0))                 0.119     1.499
| (CHANX:1152061 L1 length:1 (37,37,0)-> (37,37,0))                 0.061     1.560
| (CHANY:1289233 L4 length:4 (36,37,0)-> (36,34,0))                 0.119     1.679
| (CHANX:1135745 L1 length:1 (36,33,0)-> (36,33,0))                 0.061     1.739
| (CHANY:1286061 L4 length:4 (35,33,0)-> (35,30,0))                 0.119     1.858
| (CHANX:1119429 L1 length:1 (35,29,0)-> (35,29,0))                 0.061     1.919
| (CHANY:1282889 L4 length:4 (34,29,0)-> (34,26,0))                 0.119     2.038
| (CHANX:1115336 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.099
| (CHANY:1285767 L4 length:4 (35,28,0)-> (35,25,0))                 0.119     2.218
| (IPIN:555588 side: (RIGHT,) (35,27,0)0))                          0.101     2.319
| (intra 'dsp' routing)                                             0.000     2.319
mul2[1].a[16] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.319
data arrival time                                                             2.319

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.319
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.465


#Path 48
Startpoint: mul2[1].z[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[1].D[0] (dffre at (42,41) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN' Tcq_min)                           0.151     0.930
mul2[1].z[1] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     0.930
| (intra 'dsp' routing)                                             0.000     0.930
| (OPIN:555395 side: (TOP,) (35,26,0)0))                            0.000     0.930
| (CHANX:1107210 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     0.991
| (CHANY:1285894 L4 length:4 (35,27,0)-> (35,30,0))                 0.119     1.110
| (CHANX:1119494 L1 length:1 (36,29,0)-> (36,29,0))                 0.061     1.171
| (CHANY:1288970 L4 length:4 (36,30,0)-> (36,33,0))                 0.119     1.290
| (CHANX:1131730 L1 length:1 (37,32,0)-> (37,32,0))                 0.061     1.351
| (CHANY:1292094 L4 length:4 (37,33,0)-> (37,36,0))                 0.119     1.470
| (CHANX:1148046 L1 length:1 (38,36,0)-> (38,36,0))                 0.061     1.531
| (CHANY:1295266 L4 length:4 (38,37,0)-> (38,40,0))                 0.119     1.650
| (CHANY:1295418 L1 length:1 (38,40,0)-> (38,40,0))                 0.061     1.711
| (CHANX:1164402 L4 length:4 (39,40,0)-> (42,40,0))                 0.119     1.830
| (CHANY:1307134 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.891
| (CHANX:1168641 L1 length:1 (42,41,0)-> (42,41,0))                 0.061     1.952
| (IPIN:786722 side: (TOP,) (42,41,0)0))                            0.101     2.052
| (intra 'clb' routing)                                             0.165     2.218
P[1].D[0] (dffre at (42,41))                                        0.000     2.218
data arrival time                                                             2.218

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'clb' routing)                                             0.000     0.779
P[1].C[0] (dffre at (42,41))                                        0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             2.218
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.467


#Path 49
Startpoint: A[11].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[11].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                          0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     0.959
| (CHANY:1313065 L1 length:1 (44,43,0)-> (44,43,0))                 0.061     1.020
| (CHANX:1172809 L1 length:1 (44,42,0)-> (44,42,0))                 0.061     1.081
| (CHANY:1309957 L4 length:4 (43,42,0)-> (43,39,0))                 0.119     1.200
| (CHANX:1156493 L1 length:1 (43,38,0)-> (43,38,0))                 0.061     1.261
| (CHANY:1306785 L4 length:4 (42,38,0)-> (42,35,0))                 0.119     1.380
| (CHANX:1140177 L1 length:1 (42,34,0)-> (42,34,0))                 0.061     1.441
| (CHANY:1303613 L4 length:4 (41,34,0)-> (41,31,0))                 0.119     1.560
| (CHANX:1123861 L1 length:1 (41,30,0)-> (41,30,0))                 0.061     1.621
| (CHANY:1300441 L4 length:4 (40,30,0)-> (40,27,0))                 0.119     1.739
| (CHANX:1111453 L4 length:4 (40,27,0)-> (37,27,0))                 0.119     1.858
| (CHANY:1288753 L1 length:1 (36,27,0)-> (36,27,0))                 0.061     1.919
| (CHANX:1107346 L1 length:1 (37,26,0)-> (37,26,0))                 0.061     1.980
| (CHANY:1291601 L1 length:1 (37,26,0)-> (37,26,0))                 0.061     2.041
| (CHANX:1103137 L4 length:4 (37,25,0)-> (34,25,0))                 0.119     2.160
| (CHANY:1285778 L1 length:1 (35,26,0)-> (35,26,0))                 0.061     2.221
| (IPIN:555504 side: (RIGHT,) (35,26,0)0))                          0.101     2.322
| (intra 'dsp' routing)                                             0.000     2.322
mul2[1].a[1] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.322
data arrival time                                                             2.322

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             2.322
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.468


#Path 50
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[16].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[16].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[16].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 51
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[0].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[0].R[0] (dffre at (32,25))                                     0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[0].C[0] (dffre at (32,25))                                     0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 52
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[14].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[14].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[14].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 53
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[13].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[13].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[13].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 54
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[12].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[12].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[12].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 55
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[11].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[11].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[11].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 56
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[37].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[37].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[37].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 57
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[15].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[15].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[15].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 58
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[36].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[36].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[36].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 59
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[35].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[35].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[35].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 60
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[34].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[34].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[34].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 61
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[17].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[17].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[17].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 62
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[33].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[33].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[33].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 63
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[32].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[32].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[32].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 64
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[18].R[0] (dffre at (32,25) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                       0.000     0.779
| (CHANY:1333481 L4 length:2 (51,44,0)-> (51,43,0))              0.119     0.898
| (CHANX:1173097 L4 length:4 (51,42,0)-> (48,42,0))              0.119     1.017
| (CHANY:1321765 L1 length:1 (47,42,0)-> (47,42,0))              0.061     1.078
| (CHANX:1168781 L4 length:4 (47,41,0)-> (44,41,0))              0.119     1.197
| (CHANY:1310049 L1 length:1 (43,41,0)-> (43,41,0))              0.061     1.258
| (CHANX:1164465 L4 length:4 (43,40,0)-> (40,40,0))              0.119     1.377
| (CHANY:1298333 L1 length:1 (39,40,0)-> (39,40,0))              0.061     1.438
| (CHANX:1160149 L4 length:4 (39,39,0)-> (36,39,0))              0.119     1.557
| (CHANY:1289361 L4 length:4 (36,39,0)-> (36,36,0))              0.119     1.675
| (CHANX:1143873 L1 length:1 (36,35,0)-> (36,35,0))              0.061     1.736
| (CHANY:1286189 L4 length:4 (35,35,0)-> (35,32,0))              0.119     1.855
| (CHANX:1127557 L1 length:1 (35,31,0)-> (35,31,0))              0.061     1.916
| (CHANY:1283017 L4 length:4 (34,31,0)-> (34,28,0))              0.119     2.035
| (CHANX:1111049 L4 length:4 (34,27,0)-> (31,27,0))              0.119     2.154
| (CHANX:1111145 L1 length:1 (33,27,0)-> (33,27,0))              0.061     2.215
| (CHANY:1276965 L4 length:4 (32,27,0)-> (32,24,0))              0.119     2.334
| (IPIN:538830 side: (RIGHT,) (32,25,0)0))                       0.101     2.435
| (intra 'clb' routing)                                          0.066     2.501
P[18].R[0] (dffre at (32,25))                                    0.000     2.501
data arrival time                                                          2.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[18].C[0] (dffre at (32,25))                                    0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          2.501
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 65
Startpoint: B[15].inpad[0] (.input at (1,13) clocked by clk)
Endpoint  : mul2[1].b[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[15].inpad[0] (.input at (1,13))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:349925 side: (RIGHT,) (1,13,0)0))                           0.000     0.779
| (CHANY:1185970 L4 length:4 (1,13,0)-> (1,16,0))                   0.119     0.898
| (CHANX:1064474 L1 length:1 (2,16,0)-> (2,16,0))                   0.061     0.959
| (CHANY:1189142 L4 length:4 (2,17,0)-> (2,20,0))                   0.119     1.078
| (CHANX:1072692 L4 length:4 (3,18,0)-> (6,18,0))                   0.119     1.197
| (CHANX:1072880 L4 length:4 (6,18,0)-> (9,18,0))                   0.119     1.316
| (CHANY:1209632 L1 length:1 (9,19,0)-> (9,19,0))                   0.061     1.377
| (CHANX:1077196 L4 length:4 (10,19,0)-> (13,19,0))                 0.119     1.496
| (CHANY:1221348 L1 length:1 (13,20,0)-> (13,20,0))                 0.061     1.557
| (CHANX:1081512 L4 length:4 (14,20,0)-> (17,20,0))                 0.119     1.675
| (CHANY:1233064 L4 length:4 (17,21,0)-> (17,24,0))                 0.119     1.794
| (CHANY:1233228 L1 length:1 (17,24,0)-> (17,24,0))                 0.061     1.855
| (CHANX:1098048 L4 length:4 (18,24,0)-> (21,24,0))                 0.119     1.974
| (CHANY:1244944 L1 length:1 (21,25,0)-> (21,25,0))                 0.061     2.035
| (CHANX:1102364 L4 length:4 (22,25,0)-> (25,25,0))                 0.119     2.154
| (CHANY:1256660 L1 length:1 (25,26,0)-> (25,26,0))                 0.061     2.215
| (CHANX:1106680 L4 length:4 (26,26,0)-> (29,26,0))                 0.119     2.334
| (CHANX:1106876 L4 length:4 (29,26,0)-> (32,26,0))                 0.119     2.453
| (CHANY:1277108 L1 length:1 (32,27,0)-> (32,27,0))                 0.061     2.514
| (CHANX:1111192 L4 length:4 (33,27,0)-> (36,27,0))                 0.119     2.633
| (IPIN:555550 side: (TOP,) (35,27,0)0))                            0.101     2.733
| (intra 'dsp' routing)                                             0.000     2.733
mul2[1].b[6] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.733
data arrival time                                                             2.733

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.733
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.885


#Path 66
Startpoint: B[17].inpad[0] (.input at (1,14) clocked by clk)
Endpoint  : mul2[1].b[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[17].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:363532 side: (RIGHT,) (1,14,0)0))                           0.000     0.779
| (CHANY:1186040 L4 length:4 (1,14,0)-> (1,17,0))                   0.119     0.898
| (CHANX:1064508 L4 length:4 (2,16,0)-> (5,16,0))                   0.119     1.017
| (CHANY:1197844 L1 length:1 (5,17,0)-> (5,17,0))                   0.061     1.078
| (CHANX:1068824 L4 length:4 (6,17,0)-> (9,17,0))                   0.119     1.197
| (CHANY:1209560 L1 length:1 (9,18,0)-> (9,18,0))                   0.061     1.258
| (CHANX:1073140 L4 length:4 (10,18,0)-> (13,18,0))                 0.119     1.377
| (CHANY:1221276 L1 length:1 (13,19,0)-> (13,19,0))                 0.061     1.438
| (CHANX:1077456 L4 length:4 (14,19,0)-> (17,19,0))                 0.119     1.557
| (CHANY:1232992 L1 length:1 (17,20,0)-> (17,20,0))                 0.061     1.618
| (CHANX:1081772 L4 length:4 (18,20,0)-> (21,20,0))                 0.119     1.736
| (CHANY:1244708 L1 length:1 (21,21,0)-> (21,21,0))                 0.061     1.797
| (CHANX:1086088 L4 length:4 (22,21,0)-> (25,21,0))                 0.119     1.916
| (CHANY:1250570 L1 length:1 (23,22,0)-> (23,22,0))                 0.061     1.977
| (CHANX:1090306 L4 length:4 (24,22,0)-> (27,22,0))                 0.119     2.096
| (CHANY:1262286 L1 length:1 (27,23,0)-> (27,23,0))                 0.061     2.157
| (CHANX:1094622 L4 length:4 (28,23,0)-> (31,23,0))                 0.119     2.276
| (CHANY:1274002 L1 length:1 (31,24,0)-> (31,24,0))                 0.061     2.337
| (CHANX:1098938 L4 length:4 (32,24,0)-> (35,24,0))                 0.119     2.456
| (CHANY:1282850 L4 length:4 (34,25,0)-> (34,28,0))                 0.119     2.575
| (CHANX:1115338 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.636
| (IPIN:555603 side: (TOP,) (35,28,0)0))                            0.101     2.736
| (intra 'dsp' routing)                                             0.000     2.736
mul2[1].b[8] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.736
data arrival time                                                             2.736

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.736
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.888


#Path 67
Startpoint: B[13].inpad[0] (.input at (1,12) clocked by clk)
Endpoint  : mul2[1].b[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[13].inpad[0] (.input at (1,12))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:336319 side: (RIGHT,) (1,12,0)0))                           0.000     0.779
| (CHANY:1185886 L1 length:1 (1,12,0)-> (1,12,0))                   0.061     0.840
| (CHANX:1048238 L4 length:4 (2,12,0)-> (5,12,0))                   0.119     0.959
| (CHANY:1197602 L1 length:1 (5,13,0)-> (5,13,0))                   0.061     1.020
| (CHANX:1052554 L4 length:4 (6,13,0)-> (9,13,0))                   0.119     1.139
| (CHANY:1206386 L1 length:1 (8,14,0)-> (8,14,0))                   0.061     1.200
| (CHANX:1056826 L4 length:4 (9,14,0)-> (12,14,0))                  0.119     1.319
| (CHANY:1218102 L1 length:1 (12,15,0)-> (12,15,0))                 0.061     1.380
| (CHANX:1061142 L4 length:4 (13,15,0)-> (16,15,0))                 0.119     1.499
| (CHANY:1229818 L1 length:1 (16,16,0)-> (16,16,0))                 0.061     1.560
| (CHANX:1065458 L4 length:4 (17,16,0)-> (20,16,0))                 0.119     1.679
| (CHANY:1241534 L1 length:1 (20,17,0)-> (20,17,0))                 0.061     1.739
| (CHANX:1069774 L4 length:4 (21,17,0)-> (24,17,0))                 0.119     1.858
| (CHANY:1253250 L1 length:1 (24,18,0)-> (24,18,0))                 0.061     1.919
| (CHANX:1074090 L4 length:4 (25,18,0)-> (28,18,0))                 0.119     2.038
| (CHANY:1262034 L1 length:1 (27,19,0)-> (27,19,0))                 0.061     2.099
| (CHANX:1078362 L4 length:4 (28,19,0)-> (31,19,0))                 0.119     2.218
| (CHANY:1270882 L4 length:4 (30,20,0)-> (30,23,0))                 0.119     2.337
| (CHANX:1094762 L1 length:1 (31,23,0)-> (31,23,0))                 0.061     2.398
| (CHANY:1274054 L4 length:4 (31,24,0)-> (31,27,0))                 0.119     2.517
| (CHANX:1111142 L4 length:4 (32,27,0)-> (35,27,0))                 0.119     2.636
| (IPIN:555555 side: (TOP,) (35,27,0)0))                            0.101     2.736
| (intra 'dsp' routing)                                             0.000     2.736
mul2[1].b[4] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.736
data arrival time                                                             2.736

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.736
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.888


#Path 68
Startpoint: P[5].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[5].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[5].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786683 side: (TOP,) (42,41,0)0))                         0.000     0.808
| (CHANX:1168648 L4 length:4 (42,41,0)-> (45,41,0))              0.119     0.927
| (CHANY:1315944 L4 length:3 (45,42,0)-> (45,44,0))              0.119     1.046
| (CHANY:1315976 L1 length:1 (45,43,0)-> (45,43,0))              0.061     1.107
| (CHANX:1177060 L4 length:4 (46,43,0)-> (49,43,0))              0.119     1.226
| (CHANY:1327692 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.287
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                       0.101     1.387
| (intra 'io' routing)                                           0.516     1.903
out:P[5].outpad[0] (.output at (49,44))                          0.000     1.903
data arrival time                                                          1.903

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.903
--------------------------------------------------------------------------------
slack (MET)                                                                1.903


#Path 69
Startpoint: B[14].inpad[0] (.input at (1,12) clocked by clk)
Endpoint  : mul2[1].b[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[14].inpad[0] (.input at (1,12))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:336308 side: (RIGHT,) (1,12,0)0))                           0.000     0.779
| (CHANY:1185864 L1 length:1 (1,12,0)-> (1,12,0))                   0.061     0.840
| (CHANX:1048260 L4 length:4 (2,12,0)-> (5,12,0))                   0.119     0.959
| (CHANY:1197580 L1 length:1 (5,13,0)-> (5,13,0))                   0.061     1.020
| (CHANX:1052576 L4 length:4 (6,13,0)-> (9,13,0))                   0.119     1.139
| (CHANY:1209296 L1 length:1 (9,14,0)-> (9,14,0))                   0.061     1.200
| (CHANX:1056892 L4 length:4 (10,14,0)-> (13,14,0))                 0.119     1.319
| (CHANY:1221012 L1 length:1 (13,15,0)-> (13,15,0))                 0.061     1.380
| (CHANX:1061208 L4 length:4 (14,15,0)-> (17,15,0))                 0.119     1.499
| (CHANX:1061404 L4 length:4 (17,15,0)-> (20,15,0))                 0.119     1.618
| (CHANY:1241460 L1 length:1 (20,16,0)-> (20,16,0))                 0.061     1.679
| (CHANX:1065720 L4 length:4 (21,16,0)-> (24,16,0))                 0.119     1.797
| (CHANY:1253176 L1 length:1 (24,17,0)-> (24,17,0))                 0.061     1.858
| (CHANX:1070036 L4 length:4 (25,17,0)-> (28,17,0))                 0.119     1.977
| (CHANY:1264892 L1 length:1 (28,18,0)-> (28,18,0))                 0.061     2.038
| (CHANX:1074352 L4 length:4 (29,18,0)-> (32,18,0))                 0.119     2.157
| (CHANY:1276608 L1 length:1 (32,19,0)-> (32,19,0))                 0.061     2.218
| (CHANX:1078668 L4 length:4 (33,19,0)-> (36,19,0))                 0.119     2.337
| (CHANX:1078708 L1 length:1 (34,19,0)-> (34,19,0))                 0.061     2.398
| (CHANY:1282524 L4 length:4 (34,20,0)-> (34,23,0))                 0.119     2.517
| (CHANX:1095024 L1 length:1 (35,23,0)-> (35,23,0))                 0.061     2.578
| (CHANY:1285696 L4 length:4 (35,24,0)-> (35,27,0))                 0.119     2.697
| (IPIN:555578 side: (RIGHT,) (35,27,0)0))                          0.101     2.797
| (intra 'dsp' routing)                                             0.000     2.797
mul2[1].b[5] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.797
data arrival time                                                             2.797

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.797
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.949


#Path 70
Startpoint: B[8].inpad[0] (.input at (1,9) clocked by clk)
Endpoint  : mul2[1].b[17] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[8].inpad[0] (.input at (1,9))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:290440 side: (RIGHT,) (1,9,0)0))                            0.000     0.779
| (CHANY:1185672 L1 length:1 (1,9,0)-> (1,9,0))                     0.061     0.840
| (CHANX:1036068 L4 length:4 (2,9,0)-> (5,9,0))                     0.119     0.959
| (CHANY:1197388 L1 length:1 (5,10,0)-> (5,10,0))                   0.061     1.020
| (CHANX:1040384 L4 length:4 (6,10,0)-> (9,10,0))                   0.119     1.139
| (CHANY:1209104 L1 length:1 (9,11,0)-> (9,11,0))                   0.061     1.200
| (CHANX:1044700 L4 length:4 (10,11,0)-> (13,11,0))                 0.119     1.319
| (CHANY:1220820 L1 length:1 (13,12,0)-> (13,12,0))                 0.061     1.380
| (CHANX:1049016 L4 length:4 (14,12,0)-> (17,12,0))                 0.119     1.499
| (CHANY:1232536 L1 length:1 (17,13,0)-> (17,13,0))                 0.061     1.560
| (CHANX:1053332 L4 length:4 (18,13,0)-> (21,13,0))                 0.119     1.679
| (CHANX:1053520 L4 length:4 (21,13,0)-> (24,13,0))                 0.119     1.797
| (CHANY:1252992 L1 length:1 (24,14,0)-> (24,14,0))                 0.061     1.858
| (CHANX:1057836 L4 length:4 (25,14,0)-> (28,14,0))                 0.119     1.977
| (CHANY:1264708 L1 length:1 (28,15,0)-> (28,15,0))                 0.061     2.038
| (CHANX:1062152 L4 length:4 (29,15,0)-> (32,15,0))                 0.119     2.157
| (CHANY:1276424 L4 length:4 (32,16,0)-> (32,19,0))                 0.119     2.276
| (CHANX:1078660 L1 length:1 (33,19,0)-> (33,19,0))                 0.061     2.337
| (CHANY:1279596 L4 length:4 (33,20,0)-> (33,23,0))                 0.119     2.456
| (CHANX:1094976 L1 length:1 (34,23,0)-> (34,23,0))                 0.061     2.517
| (CHANY:1282768 L4 length:4 (34,24,0)-> (34,27,0))                 0.119     2.636
| (CHANX:1111292 L1 length:1 (35,27,0)-> (35,27,0))                 0.061     2.697
| (IPIN:555558 side: (TOP,) (35,27,0)0))                            0.101     2.797
| (intra 'dsp' routing)                                             0.000     2.797
mul2[1].b[17] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.797
data arrival time                                                             2.797

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.797
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.949


#Path 71
Startpoint: P[6].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[6].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[6].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786684 side: (TOP,) (42,41,0)0))                         0.000     0.808
| (CHANX:1168666 L4 length:4 (42,41,0)-> (45,41,0))              0.119     0.927
| (CHANX:1168866 L4 length:4 (45,41,0)-> (48,41,0))              0.119     1.046
| (CHANY:1318840 L1 length:1 (46,42,0)-> (46,42,0))              0.061     1.107
| (CHANX:1173044 L4 length:4 (47,42,0)-> (50,42,0))              0.119     1.226
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))              0.119     1.345
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                       0.101     1.445
| (intra 'io' routing)                                           0.516     1.961
out:P[6].outpad[0] (.output at (49,44))                          0.000     1.961
data arrival time                                                          1.961

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.961
--------------------------------------------------------------------------------
slack (MET)                                                                1.961


#Path 72
Startpoint: P[3].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[3].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[3].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786689 side: (TOP,) (42,41,0)0))                         0.000     0.808
| (CHANX:1168660 L4 length:4 (42,41,0)-> (45,41,0))              0.119     0.927
| (CHANY:1315932 L1 length:1 (45,42,0)-> (45,42,0))              0.061     0.988
| (CHANX:1172976 L4 length:4 (46,42,0)-> (49,42,0))              0.119     1.107
| (CHANY:1321826 L1 length:1 (47,43,0)-> (47,43,0))              0.061     1.168
| (CHANX:1177162 L4 length:4 (48,43,0)-> (51,43,0))              0.119     1.287
| (CHANY:1327696 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.348
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                       0.101     1.448
| (intra 'io' routing)                                           0.516     1.964
out:P[3].outpad[0] (.output at (49,44))                          0.000     1.964
data arrival time                                                          1.964

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.964
--------------------------------------------------------------------------------
slack (MET)                                                                1.964


#Path 73
Startpoint: P[4].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[4].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[4].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786690 side: (TOP,) (42,41,0)0))                         0.000     0.808
| (CHANX:1168678 L4 length:4 (42,41,0)-> (45,41,0))              0.119     0.927
| (CHANY:1310116 L1 length:1 (43,42,0)-> (43,42,0))              0.061     0.988
| (CHANX:1172840 L4 length:4 (44,42,0)-> (47,42,0))              0.119     1.107
| (CHANY:1315978 L1 length:1 (45,43,0)-> (45,43,0))              0.061     1.168
| (CHANX:1177058 L4 length:4 (46,43,0)-> (49,43,0))              0.119     1.287
| (CHANY:1327694 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.348
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                       0.101     1.448
| (intra 'io' routing)                                           0.516     1.964
out:P[4].outpad[0] (.output at (49,44))                          0.000     1.964
data arrival time                                                          1.964

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.964
--------------------------------------------------------------------------------
slack (MET)                                                                1.964


#Path 74
Startpoint: B[7].inpad[0] (.input at (1,9) clocked by clk)
Endpoint  : mul2[1].b[16] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[7].inpad[0] (.input at (1,9))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:290451 side: (RIGHT,) (1,9,0)0))                            0.000     0.779
| (CHANY:1185694 L1 length:1 (1,9,0)-> (1,9,0))                     0.061     0.840
| (CHANX:1036046 L4 length:4 (2,9,0)-> (5,9,0))                     0.119     0.959
| (CHANY:1197410 L1 length:1 (5,10,0)-> (5,10,0))                   0.061     1.020
| (CHANX:1040362 L4 length:4 (6,10,0)-> (9,10,0))                   0.119     1.139
| (CHANY:1206194 L1 length:1 (8,11,0)-> (8,11,0))                   0.061     1.200
| (CHANX:1044634 L4 length:4 (9,11,0)-> (12,11,0))                  0.119     1.319
| (CHANY:1215042 L4 length:4 (11,12,0)-> (11,15,0))                 0.119     1.438
| (CHANX:1061034 L1 length:1 (12,15,0)-> (12,15,0))                 0.061     1.499
| (CHANY:1218214 L4 length:4 (12,16,0)-> (12,19,0))                 0.119     1.618
| (CHANX:1077414 L4 length:4 (13,19,0)-> (16,19,0))                 0.119     1.736
| (CHANY:1230058 L1 length:1 (16,20,0)-> (16,20,0))                 0.061     1.797
| (CHANX:1081730 L4 length:4 (17,20,0)-> (20,20,0))                 0.119     1.916
| (CHANY:1241774 L1 length:1 (20,21,0)-> (20,21,0))                 0.061     1.977
| (CHANX:1086046 L4 length:4 (21,21,0)-> (24,21,0))                 0.119     2.096
| (CHANY:1253490 L1 length:1 (24,22,0)-> (24,22,0))                 0.061     2.157
| (CHANX:1090362 L4 length:4 (25,22,0)-> (28,22,0))                 0.119     2.276
| (CHANX:1090562 L4 length:4 (28,22,0)-> (31,22,0))                 0.119     2.395
| (CHANY:1273934 L1 length:1 (31,23,0)-> (31,23,0))                 0.061     2.456
| (CHANX:1094878 L4 length:4 (32,23,0)-> (35,23,0))                 0.119     2.575
| (CHANX:1095022 L1 length:1 (35,23,0)-> (35,23,0))                 0.061     2.636
| (CHANY:1285698 L4 length:4 (35,24,0)-> (35,27,0))                 0.119     2.755
| (IPIN:555590 side: (RIGHT,) (35,27,0)0))                          0.101     2.855
| (intra 'dsp' routing)                                             0.000     2.855
mul2[1].b[16] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.855
data arrival time                                                             2.855

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.855
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.007


#Path 75
Startpoint: B[10].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : mul2[1].b[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[10].inpad[0] (.input at (1,10))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                           0.000     0.779
| (CHANY:1185768 L4 length:4 (1,10,0)-> (1,13,0))                   0.119     0.898
| (CHANX:1052292 L1 length:1 (2,13,0)-> (2,13,0))                   0.061     0.959
| (CHANY:1188940 L4 length:4 (2,14,0)-> (2,17,0))                   0.119     1.078
| (CHANY:1189112 L1 length:1 (2,17,0)-> (2,17,0))                   0.061     1.139
| (CHANX:1068628 L4 length:4 (3,17,0)-> (6,17,0))                   0.119     1.258
| (CHANX:1068816 L4 length:4 (6,17,0)-> (9,17,0))                   0.119     1.377
| (CHANY:1209568 L1 length:1 (9,18,0)-> (9,18,0))                   0.061     1.438
| (CHANX:1073132 L4 length:4 (10,18,0)-> (13,18,0))                 0.119     1.557
| (CHANY:1218360 L1 length:1 (12,19,0)-> (12,19,0))                 0.061     1.618
| (CHANX:1077396 L4 length:4 (13,19,0)-> (16,19,0))                 0.119     1.736
| (CHANY:1230076 L1 length:1 (16,20,0)-> (16,20,0))                 0.061     1.797
| (CHANX:1081712 L4 length:4 (17,20,0)-> (20,20,0))                 0.119     1.916
| (CHANY:1241792 L1 length:1 (20,21,0)-> (20,21,0))                 0.061     1.977
| (CHANX:1086028 L4 length:4 (21,21,0)-> (24,21,0))                 0.119     2.096
| (CHANY:1253508 L1 length:1 (24,22,0)-> (24,22,0))                 0.061     2.157
| (CHANX:1090344 L4 length:4 (25,22,0)-> (28,22,0))                 0.119     2.276
| (CHANY:1265224 L4 length:4 (28,23,0)-> (28,26,0))                 0.119     2.395
| (CHANY:1265322 L1 length:1 (28,25,0)-> (28,25,0))                 0.061     2.456
| (CHANX:1102818 L4 length:4 (29,25,0)-> (32,25,0))                 0.119     2.575
| (CHANY:1277038 L1 length:1 (32,26,0)-> (32,26,0))                 0.061     2.636
| (CHANX:1107134 L4 length:4 (33,26,0)-> (36,26,0))                 0.119     2.755
| (IPIN:555486 side: (TOP,) (35,26,0)0))                            0.101     2.855
| (intra 'dsp' routing)                                             0.000     2.855
mul2[1].b[1] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.855
data arrival time                                                             2.855

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.855
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.007


#Path 76
Startpoint: B[12].inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : mul2[1].b[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[12].inpad[0] (.input at (1,11))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:317664 side: (RIGHT,) (1,11,0)0))                           0.000     0.779
| (CHANY:1185800 L1 length:1 (1,11,0)-> (1,11,0))                   0.061     0.840
| (CHANX:1044196 L4 length:4 (2,11,0)-> (5,11,0))                   0.119     0.959
| (CHANY:1194624 L1 length:1 (4,12,0)-> (4,12,0))                   0.061     1.020
| (CHANX:1048428 L4 length:4 (5,12,0)-> (8,12,0))                   0.119     1.139
| (CHANY:1206340 L1 length:1 (8,13,0)-> (8,13,0))                   0.061     1.200
| (CHANX:1052744 L4 length:4 (9,13,0)-> (12,13,0))                  0.119     1.319
| (CHANY:1218056 L4 length:4 (12,14,0)-> (12,17,0))                 0.119     1.438
| (CHANY:1218220 L1 length:1 (12,17,0)-> (12,17,0))                 0.061     1.499
| (CHANX:1069280 L4 length:4 (13,17,0)-> (16,17,0))                 0.119     1.618
| (CHANY:1227028 L1 length:1 (15,18,0)-> (15,18,0))                 0.061     1.679
| (CHANX:1073528 L4 length:4 (16,18,0)-> (19,18,0))                 0.119     1.797
| (CHANY:1238744 L1 length:1 (19,19,0)-> (19,19,0))                 0.061     1.858
| (CHANX:1077844 L4 length:4 (20,19,0)-> (23,19,0))                 0.119     1.977
| (CHANY:1250460 L1 length:1 (23,20,0)-> (23,20,0))                 0.061     2.038
| (CHANX:1082160 L4 length:4 (24,20,0)-> (27,20,0))                 0.119     2.157
| (CHANY:1262176 L1 length:1 (27,21,0)-> (27,21,0))                 0.061     2.218
| (CHANX:1086476 L4 length:4 (28,21,0)-> (31,21,0))                 0.119     2.337
| (CHANY:1273892 L1 length:1 (31,22,0)-> (31,22,0))                 0.061     2.398
| (CHANX:1090792 L4 length:4 (32,22,0)-> (35,22,0))                 0.119     2.517
| (CHANY:1285608 L4 length:4 (35,23,0)-> (35,26,0))                 0.119     2.636
| (CHANX:1107051 L4 length:4 (35,26,0)-> (32,26,0))                 0.119     2.755
| (IPIN:555484 side: (TOP,) (35,26,0)0))                            0.101     2.855
| (intra 'dsp' routing)                                             0.000     2.855
mul2[1].b[3] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.855
data arrival time                                                             2.855

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.855
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.007


#Path 77
Startpoint: B[11].inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : mul2[1].b[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[11].inpad[0] (.input at (1,11))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:317675 side: (RIGHT,) (1,11,0)0))                           0.000     0.779
| (CHANY:1185822 L1 length:1 (1,11,0)-> (1,11,0))                   0.061     0.840
| (CHANX:1044174 L4 length:4 (2,11,0)-> (5,11,0))                   0.119     0.959
| (CHANY:1194622 L1 length:1 (4,12,0)-> (4,12,0))                   0.061     1.020
| (CHANX:1048430 L4 length:4 (5,12,0)-> (8,12,0))                   0.119     1.139
| (CHANY:1206338 L1 length:1 (8,13,0)-> (8,13,0))                   0.061     1.200
| (CHANX:1052746 L4 length:4 (9,13,0)-> (12,13,0))                  0.119     1.319
| (CHANY:1215122 L1 length:1 (11,14,0)-> (11,14,0))                 0.061     1.380
| (CHANX:1057018 L4 length:4 (12,14,0)-> (15,14,0))                 0.119     1.499
| (CHANY:1226838 L1 length:1 (15,15,0)-> (15,15,0))                 0.061     1.560
| (CHANX:1061334 L4 length:4 (16,15,0)-> (19,15,0))                 0.119     1.679
| (CHANY:1238554 L1 length:1 (19,16,0)-> (19,16,0))                 0.061     1.739
| (CHANX:1065650 L4 length:4 (20,16,0)-> (23,16,0))                 0.119     1.858
| (CHANY:1250270 L1 length:1 (23,17,0)-> (23,17,0))                 0.061     1.919
| (CHANX:1069966 L4 length:4 (24,17,0)-> (27,17,0))                 0.119     2.038
| (CHANY:1261986 L1 length:1 (27,18,0)-> (27,18,0))                 0.061     2.099
| (CHANX:1074282 L4 length:4 (28,18,0)-> (31,18,0))                 0.119     2.218
| (CHANX:1074384 L1 length:1 (30,18,0)-> (30,18,0))                 0.061     2.279
| (CHANY:1270816 L4 length:4 (30,19,0)-> (30,22,0))                 0.119     2.398
| (CHANX:1090700 L1 length:1 (31,22,0)-> (31,22,0))                 0.061     2.459
| (CHANY:1273988 L4 length:4 (31,23,0)-> (31,26,0))                 0.119     2.578
| (CHANY:1274144 L1 length:1 (31,26,0)-> (31,26,0))                 0.061     2.639
| (CHANX:1107052 L4 length:4 (32,26,0)-> (35,26,0))                 0.119     2.758
| (IPIN:555475 side: (TOP,) (35,26,0)0))                            0.101     2.858
| (intra 'dsp' routing)                                             0.000     2.858
mul2[1].b[2] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.858
data arrival time                                                             2.858

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.858
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.010


#Path 78
Startpoint: P[7].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[7].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[7].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786705 side: (RIGHT,) (42,41,0)0))                       0.000     0.808
| (CHANY:1307164 L4 length:4 (42,41,0)-> (42,44,0))              0.119     0.927
| (CHANX:1172806 L4 length:4 (43,42,0)-> (46,42,0))              0.119     1.046
| (CHANY:1318890 L1 length:1 (46,43,0)-> (46,43,0))              0.061     1.107
| (CHANX:1177122 L4 length:4 (47,43,0)-> (50,43,0))              0.119     1.226
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))              0.061     1.287
| (CHANY:1327736 L4 length:1 (49,44,0)-> (49,44,0))              0.119     1.406
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                       0.101     1.506
| (intra 'io' routing)                                           0.516     2.022
out:P[7].outpad[0] (.output at (49,44))                          0.000     2.022
data arrival time                                                          2.022

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.022
--------------------------------------------------------------------------------
slack (MET)                                                                2.022


#Path 79
Startpoint: P[9].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[9].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[9].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786695 side: (RIGHT,) (42,41,0)0))                       0.000     0.808
| (CHANY:1307112 L1 length:1 (42,41,0)-> (42,41,0))              0.061     0.869
| (CHANX:1168740 L4 length:4 (43,41,0)-> (46,41,0))              0.119     0.988
| (CHANX:1168896 L1 length:1 (46,41,0)-> (46,41,0))              0.061     1.049
| (CHANY:1318864 L4 length:3 (46,42,0)-> (46,44,0))              0.119     1.168
| (CHANX:1181184 L4 length:4 (47,44,0)-> (50,44,0))              0.119     1.287
| (CHANY:1327667 L4 length:2 (49,44,0)-> (49,43,0))              0.119     1.406
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                       0.101     1.506
| (intra 'io' routing)                                           0.516     2.022
out:P[9].outpad[0] (.output at (49,44))                          0.000     2.022
data arrival time                                                          2.022

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.022
--------------------------------------------------------------------------------
slack (MET)                                                                2.022


#Path 80
Startpoint: P[10].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[10].C[0] (dffre at (42,41))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[10].Q[0] (dffre at (42,41)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786696 side: (RIGHT,) (42,41,0)0))                       0.000     0.808
| (CHANY:1307146 L4 length:4 (42,41,0)-> (42,44,0))              0.119     0.927
| (CHANY:1307248 L1 length:1 (42,43,0)-> (42,43,0))              0.061     0.988
| (CHANX:1176860 L4 length:4 (43,43,0)-> (46,43,0))              0.119     1.107
| (CHANY:1316040 L1 length:1 (45,44,0)-> (45,44,0))              0.061     1.168
| (CHANX:1181124 L4 length:4 (46,44,0)-> (49,44,0))              0.119     1.287
| (CHANY:1327599 L4 length:3 (49,44,0)-> (49,42,0))              0.119     1.406
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                       0.101     1.506
| (intra 'io' routing)                                           0.516     2.022
out:P[10].outpad[0] (.output at (49,44))                         0.000     2.022
data arrival time                                                          2.022

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.022
--------------------------------------------------------------------------------
slack (MET)                                                                2.022


#Path 81
Startpoint: P[2].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[2].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[2].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786687 side: (TOP,) (42,41,0)0))                         0.000     0.808
| (CHANX:1168625 L1 length:1 (42,41,0)-> (42,41,0))              0.061     0.869
| (CHANY:1304270 L1 length:1 (41,42,0)-> (41,42,0))              0.061     0.930
| (CHANX:1172734 L4 length:4 (42,42,0)-> (45,42,0))              0.119     1.049
| (CHANY:1315986 L1 length:1 (45,43,0)-> (45,43,0))              0.061     1.110
| (CHANX:1177050 L4 length:4 (46,43,0)-> (49,43,0))              0.119     1.229
| (CHANX:1177184 L4 length:4 (48,43,0)-> (51,43,0))              0.119     1.348
| (CHANY:1327698 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.409
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                       0.101     1.509
| (intra 'io' routing)                                           0.516     2.025
out:P[2].outpad[0] (.output at (49,44))                          0.000     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 82
Startpoint: P[1].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[1].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[1].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786699 side: (RIGHT,) (42,41,0)0))                       0.000     0.808
| (CHANY:1307120 L1 length:1 (42,41,0)-> (42,41,0))              0.061     0.869
| (CHANX:1168732 L4 length:4 (43,41,0)-> (46,41,0))              0.119     0.988
| (CHANY:1315912 L1 length:1 (45,42,0)-> (45,42,0))              0.061     1.049
| (CHANX:1172996 L4 length:4 (46,42,0)-> (49,42,0))              0.119     1.168
| (CHANY:1324736 L1 length:1 (48,43,0)-> (48,43,0))              0.061     1.229
| (CHANX:1177228 L4 length:4 (49,43,0)-> (52,43,0))              0.119     1.348
| (CHANY:1327700 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.409
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                       0.101     1.509
| (intra 'io' routing)                                           0.516     2.025
out:P[1].outpad[0] (.output at (49,44))                          0.000     2.025
data arrival time                                                          2.025

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.025
--------------------------------------------------------------------------------
slack (MET)                                                                2.025


#Path 83
Startpoint: B[9].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : mul2[1].b[0] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[9].inpad[0] (.input at (1,10))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:304063 side: (RIGHT,) (1,10,0)0))                           0.000     0.779
| (CHANY:1185774 L4 length:4 (1,10,0)-> (1,13,0))                   0.119     0.898
| (CHANX:1052286 L1 length:1 (2,13,0)-> (2,13,0))                   0.061     0.959
| (CHANY:1188946 L4 length:4 (2,14,0)-> (2,17,0))                   0.119     1.078
| (CHANX:1068602 L1 length:1 (3,17,0)-> (3,17,0))                   0.061     1.139
| (CHANY:1192118 L4 length:4 (3,18,0)-> (3,21,0))                   0.119     1.258
| (CHANX:1080886 L4 length:4 (4,20,0)-> (7,20,0))                   0.119     1.377
| (CHANX:1081012 L4 length:4 (6,20,0)-> (9,20,0))                   0.119     1.496
| (CHANY:1209756 L1 length:1 (9,21,0)-> (9,21,0))                   0.061     1.557
| (CHANX:1085328 L4 length:4 (10,21,0)-> (13,21,0))                 0.119     1.675
| (CHANY:1221472 L1 length:1 (13,22,0)-> (13,22,0))                 0.061     1.736
| (CHANX:1089644 L4 length:4 (14,22,0)-> (17,22,0))                 0.119     1.855
| (CHANY:1233188 L1 length:1 (17,23,0)-> (17,23,0))                 0.061     1.916
| (CHANX:1093960 L4 length:4 (18,23,0)-> (21,23,0))                 0.119     2.035
| (CHANY:1241964 L1 length:1 (20,24,0)-> (20,24,0))                 0.061     2.096
| (CHANX:1098240 L4 length:4 (21,24,0)-> (24,24,0))                 0.119     2.215
| (CHANY:1253680 L1 length:1 (24,25,0)-> (24,25,0))                 0.061     2.276
| (CHANX:1102556 L4 length:4 (25,25,0)-> (28,25,0))                 0.119     2.395
| (CHANY:1265396 L1 length:1 (28,26,0)-> (28,26,0))                 0.061     2.456
| (CHANX:1106872 L4 length:4 (29,26,0)-> (32,26,0))                 0.119     2.575
| (CHANX:1107068 L4 length:4 (32,26,0)-> (35,26,0))                 0.119     2.694
| (CHANY:1285627 L4 length:4 (35,26,0)-> (35,23,0))                 0.119     2.813
| (IPIN:555503 side: (RIGHT,) (35,26,0)0))                          0.101     2.913
| (intra 'dsp' routing)                                             0.000     2.913
mul2[1].b[0] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.913
data arrival time                                                             2.913

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.913
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.065


#Path 84
Startpoint: B[16].inpad[0] (.input at (1,14) clocked by clk)
Endpoint  : mul2[1].b[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[16].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:363543 side: (RIGHT,) (1,14,0)0))                           0.000     0.779
| (CHANY:1186030 L4 length:4 (1,14,0)-> (1,17,0))                   0.119     0.898
| (CHANY:1186206 L1 length:1 (1,17,0)-> (1,17,0))                   0.061     0.959
| (CHANX:1068558 L4 length:4 (2,17,0)-> (5,17,0))                   0.119     1.078
| (CHANY:1197922 L1 length:1 (5,18,0)-> (5,18,0))                   0.061     1.139
| (CHANX:1072874 L4 length:4 (6,18,0)-> (9,18,0))                   0.119     1.258
| (CHANY:1209638 L1 length:1 (9,19,0)-> (9,19,0))                   0.061     1.319
| (CHANX:1077190 L1 length:1 (10,19,0)-> (10,19,0))                 0.061     1.380
| (CHANY:1212618 L4 length:4 (10,20,0)-> (10,23,0))                 0.119     1.499
| (CHANY:1212720 L1 length:1 (10,22,0)-> (10,22,0))                 0.061     1.560
| (CHANX:1089468 L4 length:4 (11,22,0)-> (14,22,0))                 0.119     1.679
| (CHANY:1224436 L1 length:1 (14,23,0)-> (14,23,0))                 0.061     1.739
| (CHANX:1093784 L4 length:4 (15,23,0)-> (18,23,0))                 0.119     1.858
| (CHANX:1093980 L4 length:4 (18,23,0)-> (21,23,0))                 0.119     1.977
| (CHANY:1244884 L1 length:1 (21,24,0)-> (21,24,0))                 0.061     2.038
| (CHANX:1098296 L4 length:4 (22,24,0)-> (25,24,0))                 0.119     2.157
| (CHANX:1098426 L4 length:4 (24,24,0)-> (27,24,0))                 0.119     2.276
| (CHANX:1098626 L4 length:4 (27,24,0)-> (30,24,0))                 0.119     2.395
| (CHANY:1268250 L1 length:1 (29,25,0)-> (29,25,0))                 0.061     2.456
| (CHANX:1102866 L4 length:4 (30,25,0)-> (33,25,0))                 0.119     2.575
| (CHANX:1102984 L4 length:4 (32,25,0)-> (35,25,0))                 0.119     2.694
| (CHANY:1285800 L4 length:4 (35,26,0)-> (35,29,0))                 0.119     2.813
| (IPIN:555592 side: (RIGHT,) (35,27,0)0))                          0.101     2.913
| (intra 'dsp' routing)                                             0.000     2.913
mul2[1].b[7] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.913
data arrival time                                                             2.913

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.913
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.065


#Path 85
Startpoint: B[6].inpad[0] (.input at (1,8) clocked by clk)
Endpoint  : mul2[1].b[15] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[6].inpad[0] (.input at (1,8))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:271796 side: (RIGHT,) (1,8,0)0))                            0.000     0.779
| (CHANY:1185608 L1 length:1 (1,8,0)-> (1,8,0))                     0.061     0.840
| (CHANX:1032004 L4 length:4 (2,8,0)-> (5,8,0))                     0.119     0.959
| (CHANY:1197324 L1 length:1 (5,9,0)-> (5,9,0))                     0.061     1.020
| (CHANX:1036320 L4 length:4 (6,9,0)-> (9,9,0))                     0.119     1.139
| (CHANY:1209040 L1 length:1 (9,10,0)-> (9,10,0))                   0.061     1.200
| (CHANX:1040636 L4 length:4 (10,10,0)-> (13,10,0))                 0.119     1.319
| (CHANY:1220756 L1 length:1 (13,11,0)-> (13,11,0))                 0.061     1.380
| (CHANX:1044952 L4 length:4 (14,11,0)-> (17,11,0))                 0.119     1.499
| (CHANX:1045148 L4 length:4 (17,11,0)-> (20,11,0))                 0.119     1.618
| (CHANY:1241204 L1 length:1 (20,12,0)-> (20,12,0))                 0.061     1.679
| (CHANX:1049464 L4 length:4 (21,12,0)-> (24,12,0))                 0.119     1.797
| (CHANY:1252920 L1 length:1 (24,13,0)-> (24,13,0))                 0.061     1.858
| (CHANX:1053780 L4 length:4 (25,13,0)-> (28,13,0))                 0.119     1.977
| (CHANY:1261744 L4 length:4 (27,14,0)-> (27,17,0))                 0.119     2.096
| (CHANX:1070204 L1 length:1 (28,17,0)-> (28,17,0))                 0.061     2.157
| (CHANY:1264916 L4 length:4 (28,18,0)-> (28,21,0))                 0.119     2.276
| (CHANX:1086520 L1 length:1 (29,21,0)-> (29,21,0))                 0.061     2.337
| (CHANY:1268088 L4 length:4 (29,22,0)-> (29,25,0))                 0.119     2.456
| (CHANX:1098812 L4 length:4 (30,24,0)-> (33,24,0))                 0.119     2.575
| (CHANY:1274118 L4 length:4 (31,25,0)-> (31,28,0))                 0.119     2.694
| (CHANX:1115206 L4 length:4 (32,28,0)-> (35,28,0))                 0.119     2.813
| (IPIN:555609 side: (TOP,) (35,28,0)0))                            0.101     2.913
| (intra 'dsp' routing)                                             0.000     2.913
mul2[1].b[15] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.913
data arrival time                                                             2.913

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.913
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.065


#Path 86
Startpoint: B[4].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : mul2[1].b[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[4].inpad[0] (.input at (1,7))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:258184 side: (RIGHT,) (1,7,0)0))                            0.000     0.779
| (CHANY:1185544 L1 length:1 (1,7,0)-> (1,7,0))                     0.061     0.840
| (CHANX:1027940 L4 length:4 (2,7,0)-> (5,7,0))                     0.119     0.959
| (CHANY:1197260 L1 length:1 (5,8,0)-> (5,8,0))                     0.061     1.020
| (CHANX:1032256 L4 length:4 (6,8,0)-> (9,8,0))                     0.119     1.139
| (CHANY:1208976 L1 length:1 (9,9,0)-> (9,9,0))                     0.061     1.200
| (CHANX:1036572 L4 length:4 (10,9,0)-> (13,9,0))                   0.119     1.319
| (CHANY:1220692 L1 length:1 (13,10,0)-> (13,10,0))                 0.061     1.380
| (CHANX:1040888 L4 length:4 (14,10,0)-> (17,10,0))                 0.119     1.499
| (CHANY:1232408 L1 length:1 (17,11,0)-> (17,11,0))                 0.061     1.560
| (CHANX:1045204 L4 length:4 (18,11,0)-> (21,11,0))                 0.119     1.679
| (CHANY:1244124 L1 length:1 (21,12,0)-> (21,12,0))                 0.061     1.739
| (CHANX:1049520 L4 length:4 (22,12,0)-> (25,12,0))                 0.119     1.858
| (CHANY:1255840 L1 length:1 (25,13,0)-> (25,13,0))                 0.061     1.919
| (CHANX:1053836 L4 length:4 (26,13,0)-> (29,13,0))                 0.119     2.038
| (CHANY:1267556 L1 length:1 (29,14,0)-> (29,14,0))                 0.061     2.099
| (CHANX:1058152 L4 length:4 (30,14,0)-> (33,14,0))                 0.119     2.218
| (CHANY:1279272 L4 length:4 (33,15,0)-> (33,18,0))                 0.119     2.337
| (CHANX:1074660 L1 length:1 (34,18,0)-> (34,18,0))                 0.061     2.398
| (CHANY:1282444 L4 length:4 (34,19,0)-> (34,22,0))                 0.119     2.517
| (CHANX:1086904 L1 length:1 (35,21,0)-> (35,21,0))                 0.061     2.578
| (CHANY:1285560 L4 length:4 (35,22,0)-> (35,25,0))                 0.119     2.697
| (CHANY:1285756 L4 length:4 (35,25,0)-> (35,28,0))                 0.119     2.816
| (IPIN:555648 side: (RIGHT,) (35,28,0)0))                          0.101     2.916
| (intra 'dsp' routing)                                             0.000     2.916
mul2[1].b[13] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.916
data arrival time                                                             2.916

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.916
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.068


#Path 87
Startpoint: P[8].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[8].C[0] (dffre at (42,41))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[8].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:786704 side: (RIGHT,) (42,41,0)0))                       0.000     0.808
| (CHANY:1307130 L1 length:1 (42,41,0)-> (42,41,0))              0.061     0.869
| (CHANX:1168722 L4 length:4 (43,41,0)-> (46,41,0))              0.119     0.988
| (CHANY:1315946 L4 length:3 (45,42,0)-> (45,44,0))              0.119     1.107
| (CHANY:1316048 L1 length:1 (45,44,0)-> (45,44,0))              0.061     1.168
| (CHANX:1181116 L4 length:4 (46,44,0)-> (49,44,0))              0.119     1.287
| (CHANX:1181256 L1 length:1 (49,44,0)-> (49,44,0))              0.061     1.348
| (CHANY:1327751 L4 length:1 (49,44,0)-> (49,44,0))              0.119     1.467
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                       0.101     1.567
| (intra 'io' routing)                                           0.516     2.083
out:P[8].outpad[0] (.output at (49,44))                          0.000     2.083
data arrival time                                                          2.083

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.083
--------------------------------------------------------------------------------
slack (MET)                                                                2.083


#Path 88
Startpoint: B[2].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : mul2[1].b[11] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[2].inpad[0] (.input at (1,6))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:244572 side: (RIGHT,) (1,6,0)0))                            0.000     0.779
| (CHANY:1185528 L4 length:4 (1,6,0)-> (1,9,0))                     0.119     0.898
| (CHANX:1031996 L4 length:4 (2,8,0)-> (5,8,0))                     0.119     1.017
| (CHANY:1197332 L1 length:1 (5,9,0)-> (5,9,0))                     0.061     1.078
| (CHANX:1036312 L4 length:4 (6,9,0)-> (9,9,0))                     0.119     1.197
| (CHANY:1209048 L1 length:1 (9,10,0)-> (9,10,0))                   0.061     1.258
| (CHANX:1040628 L4 length:4 (10,10,0)-> (13,10,0))                 0.119     1.377
| (CHANY:1220764 L1 length:1 (13,11,0)-> (13,11,0))                 0.061     1.438
| (CHANX:1044944 L4 length:4 (14,11,0)-> (17,11,0))                 0.119     1.557
| (CHANY:1232480 L1 length:1 (17,12,0)-> (17,12,0))                 0.061     1.618
| (CHANX:1049260 L4 length:4 (18,12,0)-> (21,12,0))                 0.119     1.736
| (CHANY:1244196 L1 length:1 (21,13,0)-> (21,13,0))                 0.061     1.797
| (CHANX:1053576 L4 length:4 (22,13,0)-> (25,13,0))                 0.119     1.916
| (CHANY:1255912 L4 length:4 (25,14,0)-> (25,17,0))                 0.119     2.035
| (CHANX:1070084 L1 length:1 (26,17,0)-> (26,17,0))                 0.061     2.096
| (CHANY:1259084 L4 length:4 (26,18,0)-> (26,21,0))                 0.119     2.215
| (CHANX:1082328 L1 length:1 (27,20,0)-> (27,20,0))                 0.061     2.276
| (CHANY:1262200 L4 length:4 (27,21,0)-> (27,24,0))                 0.119     2.395
| (CHANX:1094620 L4 length:4 (28,23,0)-> (31,23,0))                 0.119     2.514
| (CHANY:1274004 L1 length:1 (31,24,0)-> (31,24,0))                 0.061     2.575
| (CHANX:1098936 L4 length:4 (32,24,0)-> (35,24,0))                 0.119     2.694
| (CHANY:1282844 L4 length:4 (34,25,0)-> (34,28,0))                 0.119     2.813
| (CHANX:1115344 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.874
| (IPIN:555622 side: (TOP,) (35,28,0)0))                            0.101     2.974
| (intra 'dsp' routing)                                             0.000     2.974
mul2[1].b[11] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.974
data arrival time                                                             2.974

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.974
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.126


#Path 89
Startpoint: B[0].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : mul2[1].b[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[0].inpad[0] (.input at (1,5))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:225928 side: (RIGHT,) (1,5,0)0))                            0.000     0.779
| (CHANY:1185448 L4 length:4 (1,5,0)-> (1,8,0))                     0.119     0.898
| (CHANX:1031972 L1 length:1 (2,8,0)-> (2,8,0))                     0.061     0.959
| (CHANY:1188620 L4 length:4 (2,9,0)-> (2,12,0))                    0.119     1.078
| (CHANX:1048288 L1 length:1 (3,12,0)-> (3,12,0))                   0.061     1.139
| (CHANY:1191792 L4 length:4 (3,13,0)-> (3,16,0))                   0.119     1.258
| (CHANX:1064604 L1 length:1 (4,16,0)-> (4,16,0))                   0.061     1.319
| (CHANY:1194964 L4 length:4 (4,17,0)-> (4,20,0))                   0.119     1.438
| (CHANX:1076880 L4 length:4 (5,19,0)-> (8,19,0))                   0.119     1.557
| (CHANY:1206784 L1 length:1 (8,20,0)-> (8,20,0))                   0.061     1.618
| (CHANX:1081196 L4 length:4 (9,20,0)-> (12,20,0))                  0.119     1.736
| (CHANY:1218500 L1 length:1 (12,21,0)-> (12,21,0))                 0.061     1.797
| (CHANX:1085512 L4 length:4 (13,21,0)-> (16,21,0))                 0.119     1.916
| (CHANY:1230216 L4 length:4 (16,22,0)-> (16,25,0))                 0.119     2.035
| (CHANY:1230380 L1 length:1 (16,25,0)-> (16,25,0))                 0.061     2.096
| (CHANX:1102048 L4 length:4 (17,25,0)-> (20,25,0))                 0.119     2.215
| (CHANY:1242096 L1 length:1 (20,26,0)-> (20,26,0))                 0.061     2.276
| (CHANX:1106364 L4 length:4 (21,26,0)-> (24,26,0))                 0.119     2.395
| (CHANY:1253812 L1 length:1 (24,27,0)-> (24,27,0))                 0.061     2.456
| (CHANX:1110680 L4 length:4 (25,27,0)-> (28,27,0))                 0.119     2.575
| (CHANX:1110876 L4 length:4 (28,27,0)-> (31,27,0))                 0.119     2.694
| (CHANY:1274260 L1 length:1 (31,28,0)-> (31,28,0))                 0.061     2.755
| (CHANX:1115192 L4 length:4 (32,28,0)-> (35,28,0))                 0.119     2.874
| (IPIN:555621 side: (TOP,) (35,28,0)0))                            0.101     2.974
| (intra 'dsp' routing)                                             0.000     2.974
mul2[1].b[9] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     2.974
data arrival time                                                             2.974

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.974
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.126


#Path 90
Startpoint: B[5].inpad[0] (.input at (1,8) clocked by clk)
Endpoint  : mul2[1].b[14] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[5].inpad[0] (.input at (1,8))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:271807 side: (RIGHT,) (1,8,0)0))                            0.000     0.779
| (CHANY:1185630 L1 length:1 (1,8,0)-> (1,8,0))                     0.061     0.840
| (CHANX:1031982 L4 length:4 (2,8,0)-> (5,8,0))                     0.119     0.959
| (CHANY:1197346 L1 length:1 (5,9,0)-> (5,9,0))                     0.061     1.020
| (CHANX:1036298 L4 length:4 (6,9,0)-> (9,9,0))                     0.119     1.139
| (CHANY:1209062 L1 length:1 (9,10,0)-> (9,10,0))                   0.061     1.200
| (CHANX:1040614 L1 length:1 (10,10,0)-> (10,10,0))                 0.061     1.261
| (CHANY:1212042 L4 length:4 (10,11,0)-> (10,14,0))                 0.119     1.380
| (CHANX:1056930 L1 length:1 (11,14,0)-> (11,14,0))                 0.061     1.441
| (CHANY:1215214 L4 length:4 (11,15,0)-> (11,18,0))                 0.119     1.560
| (CHANX:1073246 L1 length:1 (12,18,0)-> (12,18,0))                 0.061     1.621
| (CHANY:1218386 L4 length:4 (12,19,0)-> (12,22,0))                 0.119     1.739
| (CHANX:1085514 L4 length:4 (13,21,0)-> (16,21,0))                 0.119     1.858
| (CHANY:1227282 L1 length:1 (15,22,0)-> (15,22,0))                 0.061     1.919
| (CHANX:1089786 L4 length:4 (16,22,0)-> (19,22,0))                 0.119     2.038
| (CHANY:1238998 L1 length:1 (19,23,0)-> (19,23,0))                 0.061     2.099
| (CHANX:1094102 L4 length:4 (20,23,0)-> (23,23,0))                 0.119     2.218
| (CHANY:1250714 L1 length:1 (23,24,0)-> (23,24,0))                 0.061     2.279
| (CHANX:1098418 L4 length:4 (24,24,0)-> (27,24,0))                 0.119     2.398
| (CHANY:1262430 L1 length:1 (27,25,0)-> (27,25,0))                 0.061     2.459
| (CHANX:1102734 L4 length:4 (28,25,0)-> (31,25,0))                 0.119     2.578
| (CHANX:1102910 L1 length:1 (31,25,0)-> (31,25,0))                 0.061     2.639
| (CHANY:1274162 L4 length:4 (31,26,0)-> (31,29,0))                 0.119     2.758
| (CHANX:1115178 L4 length:4 (32,28,0)-> (35,28,0))                 0.119     2.877
| (IPIN:555617 side: (TOP,) (35,28,0)0))                            0.101     2.977
| (intra 'dsp' routing)                                             0.000     2.977
mul2[1].b[14] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     2.977
data arrival time                                                             2.977

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             2.977
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.129


#Path 91
Startpoint: A[19].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : mul2[1].a[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[19].inpad[0] (.input at (1,5))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:225939 side: (RIGHT,) (1,5,0)0))                            0.000     0.779
| (CHANY:1185454 L4 length:4 (1,5,0)-> (1,8,0))                     0.119     0.898
| (CHANX:1031966 L1 length:1 (2,8,0)-> (2,8,0))                     0.061     0.959
| (CHANY:1188626 L4 length:4 (2,9,0)-> (2,12,0))                    0.119     1.078
| (CHANX:1048282 L1 length:1 (3,12,0)-> (3,12,0))                   0.061     1.139
| (CHANY:1191798 L4 length:4 (3,13,0)-> (3,16,0))                   0.119     1.258
| (CHANX:1064598 L1 length:1 (4,16,0)-> (4,16,0))                   0.061     1.319
| (CHANY:1194970 L4 length:4 (4,17,0)-> (4,20,0))                   0.119     1.438
| (CHANX:1076898 L4 length:4 (5,19,0)-> (8,19,0))                   0.119     1.557
| (CHANY:1206766 L1 length:1 (8,20,0)-> (8,20,0))                   0.061     1.618
| (CHANX:1081214 L4 length:4 (9,20,0)-> (12,20,0))                  0.119     1.736
| (CHANY:1218482 L1 length:1 (12,21,0)-> (12,21,0))                 0.061     1.797
| (CHANX:1085530 L4 length:4 (13,21,0)-> (16,21,0))                 0.119     1.916
| (CHANX:1085730 L4 length:4 (16,21,0)-> (19,21,0))                 0.119     2.035
| (CHANY:1238926 L1 length:1 (19,22,0)-> (19,22,0))                 0.061     2.096
| (CHANX:1090046 L4 length:4 (20,22,0)-> (23,22,0))                 0.119     2.215
| (CHANY:1250642 L1 length:1 (23,23,0)-> (23,23,0))                 0.061     2.276
| (CHANX:1094362 L4 length:4 (24,23,0)-> (27,23,0))                 0.119     2.395
| (CHANY:1262358 L1 length:1 (27,24,0)-> (27,24,0))                 0.061     2.456
| (CHANX:1098678 L4 length:4 (28,24,0)-> (31,24,0))                 0.119     2.575
| (CHANY:1274074 L1 length:1 (31,25,0)-> (31,25,0))                 0.061     2.636
| (CHANX:1102994 L4 length:4 (32,25,0)-> (35,25,0))                 0.119     2.755
| (CHANY:1282890 L4 length:4 (34,26,0)-> (34,29,0))                 0.119     2.874
| (CHANX:1115346 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.935
| (IPIN:555623 side: (TOP,) (35,28,0)0))                            0.101     3.035
| (intra 'dsp' routing)                                             0.000     3.035
mul2[1].a[9] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.035
data arrival time                                                             3.035

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             3.035
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.182


#Path 92
Startpoint: B[1].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : mul2[1].b[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[1].inpad[0] (.input at (1,6))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:244583 side: (RIGHT,) (1,6,0)0))                            0.000     0.779
| (CHANY:1185534 L4 length:4 (1,6,0)-> (1,9,0))                     0.119     0.898
| (CHANX:1031950 L1 length:1 (2,8,0)-> (2,8,0))                     0.061     0.959
| (CHANY:1188642 L4 length:4 (2,9,0)-> (2,12,0))                    0.119     1.078
| (CHANX:1048266 L1 length:1 (3,12,0)-> (3,12,0))                   0.061     1.139
| (CHANY:1191814 L4 length:4 (3,13,0)-> (3,16,0))                   0.119     1.258
| (CHANX:1064646 L4 length:4 (4,16,0)-> (7,16,0))                   0.119     1.377
| (CHANY:1203658 L1 length:1 (7,17,0)-> (7,17,0))                   0.061     1.438
| (CHANX:1068962 L4 length:4 (8,17,0)-> (11,17,0))                  0.119     1.557
| (CHANY:1215374 L1 length:1 (11,18,0)-> (11,18,0))                 0.061     1.618
| (CHANX:1073278 L4 length:4 (12,18,0)-> (15,18,0))                 0.119     1.736
| (CHANY:1227090 L1 length:1 (15,19,0)-> (15,19,0))                 0.061     1.797
| (CHANX:1077594 L4 length:4 (16,19,0)-> (19,19,0))                 0.119     1.916
| (CHANX:1077794 L4 length:4 (19,19,0)-> (22,19,0))                 0.119     2.035
| (CHANY:1247534 L1 length:1 (22,20,0)-> (22,20,0))                 0.061     2.096
| (CHANX:1082110 L4 length:4 (23,20,0)-> (26,20,0))                 0.119     2.215
| (CHANY:1259250 L1 length:1 (26,21,0)-> (26,21,0))                 0.061     2.276
| (CHANX:1086426 L4 length:4 (27,21,0)-> (30,21,0))                 0.119     2.395
| (CHANY:1270966 L1 length:1 (30,22,0)-> (30,22,0))                 0.061     2.456
| (CHANX:1090742 L4 length:4 (31,22,0)-> (34,22,0))                 0.119     2.575
| (CHANX:1090934 L4 length:4 (34,22,0)-> (37,22,0))                 0.119     2.694
| (CHANY:1285620 L4 length:4 (35,23,0)-> (35,26,0))                 0.119     2.813
| (CHANY:1285742 L4 length:4 (35,25,0)-> (35,28,0))                 0.119     2.931
| (IPIN:555644 side: (RIGHT,) (35,28,0)0))                          0.101     3.032
| (intra 'dsp' routing)                                             0.000     3.032
mul2[1].b[10] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     3.032
data arrival time                                                             3.032

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             3.032
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.183


#Path 93
Startpoint: A[14].inpad[0] (.input at (1,2) clocked by clk)
Endpoint  : mul2[1].a[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[14].inpad[0] (.input at (1,2))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:180065 side: (RIGHT,) (1,2,0)0))                            0.000     0.779
| (CHANY:1185234 L1 length:1 (1,2,0)-> (1,2,0))                     0.061     0.840
| (CHANX:1007610 L4 length:4 (2,2,0)-> (5,2,0))                     0.119     0.959
| (CHANY:1194082 L4 length:4 (4,3,0)-> (4,6,0))                     0.119     1.078
| (CHANX:1024010 L1 length:1 (5,6,0)-> (5,6,0))                     0.061     1.139
| (CHANY:1197254 L4 length:4 (5,7,0)-> (5,10,0))                    0.119     1.258
| (CHANX:1040390 L4 length:4 (6,10,0)-> (9,10,0))                   0.119     1.377
| (CHANY:1209098 L1 length:1 (9,11,0)-> (9,11,0))                   0.061     1.438
| (CHANX:1044706 L4 length:4 (10,11,0)-> (13,11,0))                 0.119     1.557
| (CHANY:1220814 L1 length:1 (13,12,0)-> (13,12,0))                 0.061     1.618
| (CHANX:1049022 L4 length:4 (14,12,0)-> (17,12,0))                 0.119     1.736
| (CHANY:1232530 L1 length:1 (17,13,0)-> (17,13,0))                 0.061     1.797
| (CHANX:1053338 L4 length:4 (18,13,0)-> (21,13,0))                 0.119     1.916
| (CHANY:1244246 L1 length:1 (21,14,0)-> (21,14,0))                 0.061     1.977
| (CHANX:1057654 L4 length:4 (22,14,0)-> (25,14,0))                 0.119     2.096
| (CHANY:1255962 L1 length:1 (25,15,0)-> (25,15,0))                 0.061     2.157
| (CHANX:1061970 L4 length:4 (26,15,0)-> (29,15,0))                 0.119     2.276
| (CHANY:1267678 L1 length:1 (29,16,0)-> (29,16,0))                 0.061     2.337
| (CHANX:1066286 L4 length:4 (30,16,0)-> (33,16,0))                 0.119     2.456
| (CHANX:1066462 L1 length:1 (33,16,0)-> (33,16,0))                 0.061     2.517
| (CHANY:1279410 L4 length:4 (33,17,0)-> (33,20,0))                 0.119     2.636
| (CHANY:1279594 L4 length:4 (33,20,0)-> (33,23,0))                 0.119     2.755
| (CHANX:1094978 L1 length:1 (34,23,0)-> (34,23,0))                 0.061     2.816
| (CHANY:1282766 L4 length:4 (34,24,0)-> (34,27,0))                 0.119     2.935
| (CHANX:1111294 L1 length:1 (35,27,0)-> (35,27,0))                 0.061     2.995
| (IPIN:555559 side: (TOP,) (35,27,0)0))                            0.101     3.096
| (intra 'dsp' routing)                                             0.000     3.096
mul2[1].a[4] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.096
data arrival time                                                             3.096

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             3.096
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.243


#Path 94
Startpoint: A[18].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : mul2[1].a[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[18].inpad[0] (.input at (1,4))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:212316 side: (RIGHT,) (1,4,0)0))                            0.000     0.779
| (CHANY:1185352 L1 length:1 (1,4,0)-> (1,4,0))                     0.061     0.840
| (CHANX:1015748 L4 length:4 (2,4,0)-> (5,4,0))                     0.119     0.959
| (CHANY:1197068 L1 length:1 (5,5,0)-> (5,5,0))                     0.061     1.020
| (CHANX:1020064 L4 length:4 (6,5,0)-> (9,5,0))                     0.119     1.139
| (CHANY:1208784 L1 length:1 (9,6,0)-> (9,6,0))                     0.061     1.200
| (CHANX:1024380 L4 length:4 (10,6,0)-> (13,6,0))                   0.119     1.319
| (CHANY:1220500 L1 length:1 (13,7,0)-> (13,7,0))                   0.061     1.380
| (CHANX:1028696 L4 length:4 (14,7,0)-> (17,7,0))                   0.119     1.499
| (CHANX:1028892 L4 length:4 (17,7,0)-> (20,7,0))                   0.119     1.618
| (CHANY:1240948 L1 length:1 (20,8,0)-> (20,8,0))                   0.061     1.679
| (CHANX:1033208 L4 length:4 (21,8,0)-> (24,8,0))                   0.119     1.797
| (CHANY:1252664 L1 length:1 (24,9,0)-> (24,9,0))                   0.061     1.858
| (CHANX:1037524 L4 length:4 (25,9,0)-> (28,9,0))                   0.119     1.977
| (CHANY:1261488 L4 length:4 (27,10,0)-> (27,13,0))                 0.119     2.096
| (CHANX:1053948 L1 length:1 (28,13,0)-> (28,13,0))                 0.061     2.157
| (CHANY:1264660 L4 length:4 (28,14,0)-> (28,17,0))                 0.119     2.276
| (CHANX:1066224 L4 length:4 (29,16,0)-> (32,16,0))                 0.119     2.395
| (CHANX:1066404 L1 length:1 (32,16,0)-> (32,16,0))                 0.061     2.456
| (CHANY:1276492 L4 length:4 (32,17,0)-> (32,20,0))                 0.119     2.575
| (CHANX:1082720 L1 length:1 (33,20,0)-> (33,20,0))                 0.061     2.636
| (CHANY:1279664 L4 length:4 (33,21,0)-> (33,24,0))                 0.119     2.755
| (CHANX:1099036 L1 length:1 (34,24,0)-> (34,24,0))                 0.061     2.816
| (CHANY:1282836 L4 length:4 (34,25,0)-> (34,28,0))                 0.119     2.935
| (CHANX:1115352 L1 length:1 (35,28,0)-> (35,28,0))                 0.061     2.995
| (IPIN:555610 side: (TOP,) (35,28,0)0))                            0.101     3.096
| (intra 'dsp' routing)                                             0.000     3.096
mul2[1].a[8] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.096
data arrival time                                                             3.096

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             3.096
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.243


#Path 95
Startpoint: B[3].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : mul2[1].b[12] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[3].inpad[0] (.input at (1,7))                                     0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:258195 side: (RIGHT,) (1,7,0)0))                            0.000     0.779
| (CHANY:1185566 L1 length:1 (1,7,0)-> (1,7,0))                     0.061     0.840
| (CHANX:1027918 L4 length:4 (2,7,0)-> (5,7,0))                     0.119     0.959
| (CHANY:1197282 L1 length:1 (5,8,0)-> (5,8,0))                     0.061     1.020
| (CHANX:1032234 L4 length:4 (6,8,0)-> (9,8,0))                     0.119     1.139
| (CHANY:1208998 L1 length:1 (9,9,0)-> (9,9,0))                     0.061     1.200
| (CHANX:1036550 L1 length:1 (10,9,0)-> (10,9,0))                   0.061     1.261
| (CHANY:1211978 L4 length:4 (10,10,0)-> (10,13,0))                 0.119     1.380
| (CHANX:1052866 L1 length:1 (11,13,0)-> (11,13,0))                 0.061     1.441
| (CHANY:1215150 L4 length:4 (11,14,0)-> (11,17,0))                 0.119     1.560
| (CHANY:1215326 L1 length:1 (11,17,0)-> (11,17,0))                 0.061     1.621
| (CHANX:1069198 L4 length:4 (12,17,0)-> (15,17,0))                 0.119     1.739
| (CHANY:1227042 L1 length:1 (15,18,0)-> (15,18,0))                 0.061     1.800
| (CHANX:1073514 L4 length:4 (16,18,0)-> (19,18,0))                 0.119     1.919
| (CHANY:1238758 L1 length:1 (19,19,0)-> (19,19,0))                 0.061     1.980
| (CHANX:1077830 L1 length:1 (20,19,0)-> (20,19,0))                 0.061     2.041
| (CHANY:1241738 L4 length:4 (20,20,0)-> (20,23,0))                 0.119     2.160
| (CHANY:1241906 L1 length:1 (20,23,0)-> (20,23,0))                 0.061     2.221
| (CHANX:1094170 L4 length:4 (21,23,0)-> (24,23,0))                 0.119     2.340
| (CHANY:1253622 L1 length:1 (24,24,0)-> (24,24,0))                 0.061     2.401
| (CHANX:1098486 L4 length:4 (25,24,0)-> (28,24,0))                 0.119     2.520
| (CHANY:1265338 L1 length:1 (28,25,0)-> (28,25,0))                 0.061     2.581
| (CHANX:1102802 L4 length:4 (29,25,0)-> (32,25,0))                 0.119     2.700
| (CHANX:1102986 L4 length:4 (32,25,0)-> (35,25,0))                 0.119     2.819
| (CHANX:1103154 L1 length:1 (35,25,0)-> (35,25,0))                 0.061     2.880
| (CHANY:1285822 L4 length:4 (35,26,0)-> (35,29,0))                 0.119     2.998
| (IPIN:555643 side: (RIGHT,) (35,28,0)0))                          0.101     3.099
| (intra 'dsp' routing)                                             0.000     3.099
mul2[1].b[12] (RS_DSP_MULT_REGIN at (35,26))                       -0.000     3.099
data arrival time                                                             3.099

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.070     0.849
data required time                                                            0.849
-----------------------------------------------------------------------------------
data required time                                                           -0.849
data arrival time                                                             3.099
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.250


#Path 96
Startpoint: A[16].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : mul2[1].a[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[16].inpad[0] (.input at (1,3))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:198704 side: (RIGHT,) (1,3,0)0))                            0.000     0.779
| (CHANY:1185336 L4 length:4 (1,3,0)-> (1,6,0))                     0.119     0.898
| (CHANX:1019804 L4 length:4 (2,5,0)-> (5,5,0))                     0.119     1.017
| (CHANY:1197140 L1 length:1 (5,6,0)-> (5,6,0))                     0.061     1.078
| (CHANX:1024120 L4 length:4 (6,6,0)-> (9,6,0))                     0.119     1.197
| (CHANX:1024316 L4 length:4 (9,6,0)-> (12,6,0))                    0.119     1.316
| (CHANY:1217588 L1 length:1 (12,7,0)-> (12,7,0))                   0.061     1.377
| (CHANX:1028632 L4 length:4 (13,7,0)-> (16,7,0))                   0.119     1.496
| (CHANX:1028762 L4 length:4 (15,7,0)-> (18,7,0))                   0.119     1.615
| (CHANY:1232258 L4 length:4 (17,8,0)-> (17,11,0))                  0.119     1.733
| (CHANX:1045162 L1 length:1 (18,11,0)-> (18,11,0))                 0.061     1.794
| (CHANY:1235430 L4 length:4 (18,12,0)-> (18,15,0))                 0.119     1.913
| (CHANX:1061542 L4 length:4 (19,15,0)-> (22,15,0))                 0.119     2.032
| (CHANY:1247274 L1 length:1 (22,16,0)-> (22,16,0))                 0.061     2.093
| (CHANX:1065858 L4 length:4 (23,16,0)-> (26,16,0))                 0.119     2.212
| (CHANY:1258990 L1 length:1 (26,17,0)-> (26,17,0))                 0.061     2.273
| (CHANX:1070174 L4 length:4 (27,17,0)-> (30,17,0))                 0.119     2.392
| (CHANY:1270706 L1 length:1 (30,18,0)-> (30,18,0))                 0.061     2.453
| (CHANX:1074490 L4 length:4 (31,18,0)-> (34,18,0))                 0.119     2.572
| (CHANY:1279554 L4 length:4 (33,19,0)-> (33,22,0))                 0.119     2.691
| (CHANX:1086842 L1 length:1 (34,21,0)-> (34,21,0))                 0.061     2.752
| (CHANY:1282646 L4 length:4 (34,22,0)-> (34,25,0))                 0.119     2.871
| (CHANY:1282772 L4 length:4 (34,24,0)-> (34,27,0))                 0.119     2.989
| (CHANX:1111288 L1 length:1 (35,27,0)-> (35,27,0))                 0.061     3.050
| (IPIN:555556 side: (TOP,) (35,27,0)0))                            0.101     3.151
| (intra 'dsp' routing)                                             0.000     3.151
mul2[1].a[6] (RS_DSP_MULT_REGIN at (35,26))                         0.000     3.151
data arrival time                                                             3.151

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             3.151
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.298


#Path 97
Startpoint: A[17].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : mul2[1].a[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[17].inpad[0] (.input at (1,4))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:212327 side: (RIGHT,) (1,4,0)0))                            0.000     0.779
| (CHANY:1185374 L1 length:1 (1,4,0)-> (1,4,0))                     0.061     0.840
| (CHANX:1015726 L4 length:4 (2,4,0)-> (5,4,0))                     0.119     0.959
| (CHANY:1197090 L1 length:1 (5,5,0)-> (5,5,0))                     0.061     1.020
| (CHANX:1020042 L4 length:4 (6,5,0)-> (9,5,0))                     0.119     1.139
| (CHANY:1205874 L1 length:1 (8,6,0)-> (8,6,0))                     0.061     1.200
| (CHANX:1024314 L4 length:4 (9,6,0)-> (12,6,0))                    0.119     1.319
| (CHANY:1217590 L1 length:1 (12,7,0)-> (12,7,0))                   0.061     1.380
| (CHANX:1028630 L4 length:4 (13,7,0)-> (16,7,0))                   0.119     1.499
| (CHANX:1028756 L4 length:4 (15,7,0)-> (18,7,0))                   0.119     1.618
| (CHANY:1232240 L4 length:4 (17,8,0)-> (17,11,0))                  0.119     1.736
| (CHANX:1045180 L1 length:1 (18,11,0)-> (18,11,0))                 0.061     1.797
| (CHANY:1235412 L4 length:4 (18,12,0)-> (18,15,0))                 0.119     1.916
| (CHANX:1061496 L1 length:1 (19,15,0)-> (19,15,0))                 0.061     1.977
| (CHANY:1238584 L4 length:4 (19,16,0)-> (19,19,0))                 0.119     2.096
| (CHANX:1069722 L4 length:4 (20,17,0)-> (23,17,0))                 0.119     2.215
| (CHANY:1250326 L1 length:1 (23,18,0)-> (23,18,0))                 0.061     2.276
| (CHANX:1074038 L4 length:4 (24,18,0)-> (27,18,0))                 0.119     2.395
| (CHANY:1262042 L1 length:1 (27,19,0)-> (27,19,0))                 0.061     2.456
| (CHANX:1078354 L4 length:4 (28,19,0)-> (31,19,0))                 0.119     2.575
| (CHANY:1273758 L1 length:1 (31,20,0)-> (31,20,0))                 0.061     2.636
| (CHANX:1082670 L4 length:4 (32,20,0)-> (35,20,0))                 0.119     2.755
| (CHANX:1082780 L1 length:1 (34,20,0)-> (34,20,0))                 0.061     2.816
| (CHANY:1282580 L4 length:4 (34,21,0)-> (34,24,0))                 0.119     2.935
| (CHANX:1099096 L1 length:1 (35,24,0)-> (35,24,0))                 0.061     2.995
| (CHANY:1285752 L4 length:4 (35,25,0)-> (35,28,0))                 0.119     3.114
| (IPIN:555593 side: (RIGHT,) (35,27,0)0))                          0.101     3.215
| (intra 'dsp' routing)                                             0.000     3.215
mul2[1].a[7] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.215
data arrival time                                                             3.215

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             3.215
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.362


#Path 98
Startpoint: A[15].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : mul2[1].a[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[15].inpad[0] (.input at (1,3))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:198715 side: (RIGHT,) (1,3,0)0))                            0.000     0.779
| (CHANY:1185326 L4 length:4 (1,3,0)-> (1,6,0))                     0.119     0.898
| (CHANX:1023838 L1 length:1 (2,6,0)-> (2,6,0))                     0.061     0.959
| (CHANY:1188498 L4 length:4 (2,7,0)-> (2,10,0))                    0.119     1.078
| (CHANX:1032040 L4 length:4 (3,8,0)-> (6,8,0))                     0.119     1.197
| (CHANY:1200264 L4 length:4 (6,9,0)-> (6,12,0))                    0.119     1.316
| (CHANX:1048548 L1 length:1 (7,12,0)-> (7,12,0))                   0.061     1.377
| (CHANY:1203436 L4 length:4 (7,13,0)-> (7,16,0))                   0.119     1.496
| (CHANY:1203608 L1 length:1 (7,16,0)-> (7,16,0))                   0.061     1.557
| (CHANX:1064884 L4 length:4 (8,16,0)-> (11,16,0))                  0.119     1.675
| (CHANY:1215324 L1 length:1 (11,17,0)-> (11,17,0))                 0.061     1.736
| (CHANX:1069200 L4 length:4 (12,17,0)-> (15,17,0))                 0.119     1.855
| (CHANY:1227040 L1 length:1 (15,18,0)-> (15,18,0))                 0.061     1.916
| (CHANX:1073516 L4 length:4 (16,18,0)-> (19,18,0))                 0.119     2.035
| (CHANY:1238756 L1 length:1 (19,19,0)-> (19,19,0))                 0.061     2.096
| (CHANX:1077832 L4 length:4 (20,19,0)-> (23,19,0))                 0.119     2.215
| (CHANY:1250472 L4 length:4 (23,20,0)-> (23,23,0))                 0.119     2.334
| (CHANY:1250636 L1 length:1 (23,23,0)-> (23,23,0))                 0.061     2.395
| (CHANX:1094368 L4 length:4 (24,23,0)-> (27,23,0))                 0.119     2.514
| (CHANY:1262352 L1 length:1 (27,24,0)-> (27,24,0))                 0.061     2.575
| (CHANX:1098684 L4 length:4 (28,24,0)-> (31,24,0))                 0.119     2.694
| (CHANX:1098824 L1 length:1 (31,24,0)-> (31,24,0))                 0.061     2.755
| (CHANY:1274056 L1 length:1 (31,25,0)-> (31,25,0))                 0.061     2.816
| (CHANX:1103012 L4 length:4 (32,25,0)-> (35,25,0))                 0.119     2.935
| (CHANX:1103168 L1 length:1 (35,25,0)-> (35,25,0))                 0.061     2.995
| (CHANY:1285808 L4 length:4 (35,26,0)-> (35,29,0))                 0.119     3.114
| (IPIN:555584 side: (RIGHT,) (35,27,0)0))                          0.101     3.215
| (intra 'dsp' routing)                                             0.000     3.215
mul2[1].a[5] (RS_DSP_MULT_REGIN at (35,26))                        -0.000     3.215
data arrival time                                                             3.215

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'dsp' routing)                                             0.000     0.779
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.074     0.853
data required time                                                            0.853
-----------------------------------------------------------------------------------
data required time                                                           -0.853
data arrival time                                                             3.215
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.362


#Path 99
Startpoint: P[12].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[12].C[0] (dffre at (32,25))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[12].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:538764 side: (RIGHT,) (32,25,0)0))                       0.000     0.808
| (CHANY:1277006 L4 length:4 (32,25,0)-> (32,28,0))              0.119     0.927
| (CHANX:1115230 L1 length:1 (33,28,0)-> (33,28,0))              0.061     0.988
| (CHANY:1280178 L4 length:4 (33,29,0)-> (33,32,0))              0.119     1.107
| (CHANX:1123432 L4 length:4 (34,30,0)-> (37,30,0))              0.119     1.226
| (CHANY:1291944 L4 length:4 (37,31,0)-> (37,34,0))              0.119     1.345
| (CHANX:1139940 L1 length:1 (38,34,0)-> (38,34,0))              0.061     1.406
| (CHANY:1295116 L4 length:4 (38,35,0)-> (38,38,0))              0.119     1.525
| (CHANY:1295288 L1 length:1 (38,38,0)-> (38,38,0))              0.061     1.586
| (CHANX:1156276 L4 length:4 (39,38,0)-> (42,38,0))              0.119     1.704
| (CHANY:1307004 L1 length:1 (42,39,0)-> (42,39,0))              0.061     1.765
| (CHANX:1160592 L4 length:4 (43,39,0)-> (46,39,0))              0.119     1.884
| (CHANY:1315812 L1 length:1 (45,40,0)-> (45,40,0))              0.061     1.945
| (CHANX:1164840 L4 length:4 (46,40,0)-> (49,40,0))              0.119     2.064
| (CHANY:1327528 L4 length:4 (49,41,0)-> (49,44,0))              0.119     2.183
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                       0.101     2.284
| (intra 'io' routing)                                           0.516     2.799
out:P[12].outpad[0] (.output at (49,44))                         0.000     2.799
data arrival time                                                          2.799

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.799
--------------------------------------------------------------------------------
slack (MET)                                                                2.799


#Path 100
Startpoint: P[35].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output at (1,18) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
P[35].C[0] (dffre at (32,25))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
P[35].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:538749 side: (TOP,) (32,25,0)0))                         0.000     0.808
| (CHANX:1102793 L4 length:4 (32,25,0)-> (29,25,0))              0.119     0.927
| (CHANY:1265349 L1 length:1 (28,25,0)-> (28,25,0))              0.061     0.988
| (CHANX:1098477 L4 length:4 (28,24,0)-> (25,24,0))              0.119     1.107
| (CHANY:1253633 L1 length:1 (24,24,0)-> (24,24,0))              0.061     1.168
| (CHANX:1094161 L4 length:4 (24,23,0)-> (21,23,0))              0.119     1.287
| (CHANY:1241917 L1 length:1 (20,23,0)-> (20,23,0))              0.061     1.348
| (CHANX:1089845 L4 length:4 (20,22,0)-> (17,22,0))              0.119     1.467
| (CHANY:1230201 L1 length:1 (16,22,0)-> (16,22,0))              0.061     1.528
| (CHANX:1085529 L4 length:4 (16,21,0)-> (13,21,0))              0.119     1.646
| (CHANY:1218485 L1 length:1 (12,21,0)-> (12,21,0))              0.061     1.707
| (CHANX:1081213 L4 length:4 (12,20,0)-> (9,20,0))               0.119     1.826
| (CHANY:1206769 L1 length:1 (8,20,0)-> (8,20,0))                0.061     1.887
| (CHANX:1076897 L4 length:4 (8,19,0)-> (5,19,0))                0.119     2.006
| (CHANY:1197973 L1 length:1 (5,19,0)-> (5,19,0))                0.061     2.067
| (CHANX:1072637 L4 length:4 (5,18,0)-> (2,18,0))                0.119     2.186
| (CHANY:1186257 L1 length:1 (1,18,0)-> (1,18,0))                0.061     2.247
| (IPIN:428180 side: (RIGHT,) (1,18,0)0))                        0.101     2.348
| (intra 'io' routing)                                           0.516     2.863
out:P[35].outpad[0] (.output at (1,18))                          0.000     2.863
data arrival time                                                          2.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.863
--------------------------------------------------------------------------------
slack (MET)                                                                2.863


#End of timing report
