<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de uart.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2040/hardware_regs/include/hardware/regs/uart.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : UART</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef _HARDWARE_REGS_UART_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define _HARDWARE_REGS_UART_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// Register    : UART_UARTDR</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Description : Data Register, UARTDR</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a596bf15b64c69caa990bb49c116c0681">   18</a></span><span class="preprocessor">#define UART_UARTDR_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a09f923a98f389f04808facb06ba6cfa5">   19</a></span><span class="preprocessor">#define UART_UARTDR_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3b80fc02cf70c4ded6ffea373d58c68c">   20</a></span><span class="preprocessor">#define UART_UARTDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// Field       : UART_UARTDR_OE</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Description : Overrun error. This bit is set to 1 if data is received and the</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//               receive FIFO is already full. This is cleared to 0 once there</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               is an empty space in the FIFO and a new character can be</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               written to it.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7f77d148821abda9811df7edeec5c37c">   27</a></span><span class="preprocessor">#define UART_UARTDR_OE_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a375b7deac4c32eab90a78fe1e1845861">   28</a></span><span class="preprocessor">#define UART_UARTDR_OE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abc07c0a5b01e4ae9a97ce755a3bfe4ed">   29</a></span><span class="preprocessor">#define UART_UARTDR_OE_MSB    _u(11)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a42986caceff3806cc115696a3ecb3608">   30</a></span><span class="preprocessor">#define UART_UARTDR_OE_LSB    _u(11)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a397f64f46a7993a014de2cd4a85ed218">   31</a></span><span class="preprocessor">#define UART_UARTDR_OE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Field       : UART_UARTDR_BE</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// Description : Break error. This bit is set to 1 if a break condition was</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//               detected, indicating that the received data input was held LOW</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//               for longer than a full-word transmission time (defined as</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//               start, data, parity and stop bits). In FIFO mode, this error is</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//               associated with the character at the top of the FIFO. When a</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">//               break occurs, only one 0 character is loaded into the FIFO. The</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">//               next character is only enabled after the receive data input</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//               goes to a 1 (marking state), and the next valid start bit is</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               received.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a447886f5581c36f6575d1068981a6bc3">   43</a></span><span class="preprocessor">#define UART_UARTDR_BE_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a33131fc257d6a911a45eeeef69e51592">   44</a></span><span class="preprocessor">#define UART_UARTDR_BE_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3558604f08fa3bf9475489d23b49cbaf">   45</a></span><span class="preprocessor">#define UART_UARTDR_BE_MSB    _u(10)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aafca5f8cb4bad0235c47b4ac26961def">   46</a></span><span class="preprocessor">#define UART_UARTDR_BE_LSB    _u(10)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#add3a0d584a1cabd99894e9017bc20999">   47</a></span><span class="preprocessor">#define UART_UARTDR_BE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// Field       : UART_UARTDR_PE</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// Description : Parity error. When set to 1, it indicates that the parity of</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//               the received data character does not match the parity that the</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//               EPS and SPS bits in the Line Control Register, UARTLCR_H. In</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//               FIFO mode, this error is associated with the character at the</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               top of the FIFO.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a59c115750e363c63177efc662a8b685b">   55</a></span><span class="preprocessor">#define UART_UARTDR_PE_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af3b3c998fa339d196018aa156c31cc09">   56</a></span><span class="preprocessor">#define UART_UARTDR_PE_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0c895b6486df7e008cab647ece3bc9c6">   57</a></span><span class="preprocessor">#define UART_UARTDR_PE_MSB    _u(9)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae94c2f36a6b863df805112b20bf7b833">   58</a></span><span class="preprocessor">#define UART_UARTDR_PE_LSB    _u(9)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2d3ad9f05810acf692369c684707f136">   59</a></span><span class="preprocessor">#define UART_UARTDR_PE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">// Field       : UART_UARTDR_FE</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// Description : Framing error. When set to 1, it indicates that the received</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               character did not have a valid stop bit (a valid stop bit is</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//               1). In FIFO mode, this error is associated with the character</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//               at the top of the FIFO.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a59aee20c1039ca25c35a7f7397eb8e9d">   66</a></span><span class="preprocessor">#define UART_UARTDR_FE_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac06e0a4bb175d3c50a691ac8050b6abd">   67</a></span><span class="preprocessor">#define UART_UARTDR_FE_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2b89571398eb4c796657e260eb9fa28f">   68</a></span><span class="preprocessor">#define UART_UARTDR_FE_MSB    _u(8)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a634082dee967d6f60bc6b36d7a3dd8ad">   69</a></span><span class="preprocessor">#define UART_UARTDR_FE_LSB    _u(8)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1207d6d658d6eacd3f51917f1f8f04aa">   70</a></span><span class="preprocessor">#define UART_UARTDR_FE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">// Field       : UART_UARTDR_DATA</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// Description : Receive (read) data character. Transmit (write) data character.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acca0063440c63d6cecdce6933f639478">   74</a></span><span class="preprocessor">#define UART_UARTDR_DATA_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad309c8c19d61a1e7ed44a3f5c43c2040">   75</a></span><span class="preprocessor">#define UART_UARTDR_DATA_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a939944ae8596b885fe6392b3987b0070">   76</a></span><span class="preprocessor">#define UART_UARTDR_DATA_MSB    _u(7)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff8420112728ef45a5546f9213d985f5">   77</a></span><span class="preprocessor">#define UART_UARTDR_DATA_LSB    _u(0)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9e5781c943595a16c4d5bdd509cabd5b">   78</a></span><span class="preprocessor">#define UART_UARTDR_DATA_ACCESS &quot;RWF&quot;</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">// Register    : UART_UARTRSR</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// Description : Receive Status Register/Error Clear Register, UARTRSR/UARTECR</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a79fb3159cadf14e189c0bfe545a390ae">   82</a></span><span class="preprocessor">#define UART_UARTRSR_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af303b197ebaa7030469aaf720492fb97">   83</a></span><span class="preprocessor">#define UART_UARTRSR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a055e0b222a573e91809ff273148b6be1">   84</a></span><span class="preprocessor">#define UART_UARTRSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">// Field       : UART_UARTRSR_OE</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">// Description : Overrun error. This bit is set to 1 if data is received and the</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//               FIFO is already full. This bit is cleared to 0 by a write to</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               UARTECR. The FIFO contents remain valid because no more data is</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               written when the FIFO is full, only the contents of the shift</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//               register are overwritten. The CPU must now read the data, to</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//               empty the FIFO.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa7b5c270840a26df98487271c1119719">   93</a></span><span class="preprocessor">#define UART_UARTRSR_OE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a47fd0e2f40664bb1b92664f078d897cc">   94</a></span><span class="preprocessor">#define UART_UARTRSR_OE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aaceff350cbaf52fc948c506717daa4dd">   95</a></span><span class="preprocessor">#define UART_UARTRSR_OE_MSB    _u(3)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aedff482f06f56c771485084abc44a088">   96</a></span><span class="preprocessor">#define UART_UARTRSR_OE_LSB    _u(3)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa6e531248029375f0722ce076aec18c0">   97</a></span><span class="preprocessor">#define UART_UARTRSR_OE_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// Field       : UART_UARTRSR_BE</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// Description : Break error. This bit is set to 1 if a break condition was</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//               detected, indicating that the received data input was held LOW</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               for longer than a full-word transmission time (defined as</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//               start, data, parity, and stop bits). This bit is cleared to 0</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//               after a write to UARTECR. In FIFO mode, this error is</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//               associated with the character at the top of the FIFO. When a</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               break occurs, only one 0 character is loaded into the FIFO. The</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               next character is only enabled after the receive data input</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               goes to a 1 (marking state) and the next valid start bit is</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//               received.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a80d337dee768064779ec9a38cffc77bb">  110</a></span><span class="preprocessor">#define UART_UARTRSR_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac3484de31ba00af5a74e10a52ec637d6">  111</a></span><span class="preprocessor">#define UART_UARTRSR_BE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adc469e5edab3c844c9b809b7ae4c8cda">  112</a></span><span class="preprocessor">#define UART_UARTRSR_BE_MSB    _u(2)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa79ebaa67b1e2ccce270e8541c95b180">  113</a></span><span class="preprocessor">#define UART_UARTRSR_BE_LSB    _u(2)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad8e6333d71b97427b2e0f0f125aa73b5">  114</a></span><span class="preprocessor">#define UART_UARTRSR_BE_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// Field       : UART_UARTRSR_PE</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">// Description : Parity error. When set to 1, it indicates that the parity of</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//               the received data character does not match the parity that the</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">//               EPS and SPS bits in the Line Control Register, UARTLCR_H. This</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">//               bit is cleared to 0 by a write to UARTECR. In FIFO mode, this</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">//               error is associated with the character at the top of the FIFO.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2c1f766cfa2eff44676674eeda5af10a">  122</a></span><span class="preprocessor">#define UART_UARTRSR_PE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae1a68dd1e01357bc507332888b584f7f">  123</a></span><span class="preprocessor">#define UART_UARTRSR_PE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5cd937aa6f8a0b041e0bdfa6dd5cec6c">  124</a></span><span class="preprocessor">#define UART_UARTRSR_PE_MSB    _u(1)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0067e868c8bf92cf3ca400336970711a">  125</a></span><span class="preprocessor">#define UART_UARTRSR_PE_LSB    _u(1)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0c869386258f904e1de8ae01027fce90">  126</a></span><span class="preprocessor">#define UART_UARTRSR_PE_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">// Field       : UART_UARTRSR_FE</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">// Description : Framing error. When set to 1, it indicates that the received</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//               character did not have a valid stop bit (a valid stop bit is</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">//               1). This bit is cleared to 0 by a write to UARTECR. In FIFO</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//               mode, this error is associated with the character at the top of</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">//               the FIFO.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a67200a37f896c0f15a3419327254c7b9">  134</a></span><span class="preprocessor">#define UART_UARTRSR_FE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a63d50498641bba70fbcf50ca7e2a3a0f">  135</a></span><span class="preprocessor">#define UART_UARTRSR_FE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abedfd840bee1b8f6f0a49cbd8678cb76">  136</a></span><span class="preprocessor">#define UART_UARTRSR_FE_MSB    _u(0)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a746f8a4dfbbfa3fad690c84da3f87c6a">  137</a></span><span class="preprocessor">#define UART_UARTRSR_FE_LSB    _u(0)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a69069fda84f1a213746b7a4c5de68b16">  138</a></span><span class="preprocessor">#define UART_UARTRSR_FE_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// Register    : UART_UARTFR</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// Description : Flag Register, UARTFR</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abe3e5d41881f7721e89d412647ec58f4">  142</a></span><span class="preprocessor">#define UART_UARTFR_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#add581188c0d0f758d707f7afd7b9376d">  143</a></span><span class="preprocessor">#define UART_UARTFR_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8bf0ad2622b0aafc4dc47f03cd9f2102">  144</a></span><span class="preprocessor">#define UART_UARTFR_RESET  _u(0x00000090)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// Field       : UART_UARTFR_RI</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// Description : Ring indicator. This bit is the complement of the UART ring</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//               indicator, nUARTRI, modem status input. That is, the bit is 1</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//               when nUARTRI is LOW.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a217cd9ecf30cc9fac38c6ae5656abcda">  150</a></span><span class="preprocessor">#define UART_UARTFR_RI_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a580f035454b18b0927f8d53d496c6164">  151</a></span><span class="preprocessor">#define UART_UARTFR_RI_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae195e08b9898b293dc68c3676e8b0177">  152</a></span><span class="preprocessor">#define UART_UARTFR_RI_MSB    _u(8)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a611b71b8912f360263ee726ea4a11df6">  153</a></span><span class="preprocessor">#define UART_UARTFR_RI_LSB    _u(8)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6352c93bdf46fe57f6234c01ea02a2f7">  154</a></span><span class="preprocessor">#define UART_UARTFR_RI_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// Field       : UART_UARTFR_TXFE</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// Description : Transmit FIFO empty. The meaning of this bit depends on the</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">//               state of the FEN bit in the Line Control Register, UARTLCR_H.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">//               If the FIFO is disabled, this bit is set when the transmit</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//               holding register is empty. If the FIFO is enabled, the TXFE bit</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               is set when the transmit FIFO is empty. This bit does not</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">//               indicate if there is data in the transmit shift register.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae2b0cce04bdb69cfa4857490f2924da2">  163</a></span><span class="preprocessor">#define UART_UARTFR_TXFE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a66a7f44177887e865ead1153cfa4b5f6">  164</a></span><span class="preprocessor">#define UART_UARTFR_TXFE_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a78c9fe949f5a944af1bb053e8c8ea57e">  165</a></span><span class="preprocessor">#define UART_UARTFR_TXFE_MSB    _u(7)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a184af282cef866cde9c248744f99f830">  166</a></span><span class="preprocessor">#define UART_UARTFR_TXFE_LSB    _u(7)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4e7e33281fb5a9f2bc1331395be43b89">  167</a></span><span class="preprocessor">#define UART_UARTFR_TXFE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// Field       : UART_UARTFR_RXFF</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">// Description : Receive FIFO full. The meaning of this bit depends on the state</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//               of the FEN bit in the UARTLCR_H Register. If the FIFO is</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//               disabled, this bit is set when the receive holding register is</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">//               full. If the FIFO is enabled, the RXFF bit is set when the</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">//               receive FIFO is full.</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab086d1530a06cd3a4a16dad98d6d8818">  175</a></span><span class="preprocessor">#define UART_UARTFR_RXFF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8c6990094db5febeaf86f14500b73020">  176</a></span><span class="preprocessor">#define UART_UARTFR_RXFF_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2c25cb780f573a4dfb9368eedbed0d61">  177</a></span><span class="preprocessor">#define UART_UARTFR_RXFF_MSB    _u(6)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a805d4da73b0825066de4a3dbfeabe7f8">  178</a></span><span class="preprocessor">#define UART_UARTFR_RXFF_LSB    _u(6)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4eb5d34978fb2a4d4f831e271b9f12e5">  179</a></span><span class="preprocessor">#define UART_UARTFR_RXFF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">// Field       : UART_UARTFR_TXFF</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">// Description : Transmit FIFO full. The meaning of this bit depends on the</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">//               state of the FEN bit in the UARTLCR_H Register. If the FIFO is</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">//               disabled, this bit is set when the transmit holding register is</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">//               full. If the FIFO is enabled, the TXFF bit is set when the</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">//               transmit FIFO is full.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a58a946871ee5dd8740d4530708a5172b">  187</a></span><span class="preprocessor">#define UART_UARTFR_TXFF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5b663298646ea39253e163bb538fda40">  188</a></span><span class="preprocessor">#define UART_UARTFR_TXFF_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afa38c7404f9455efee4e7283144ae0d6">  189</a></span><span class="preprocessor">#define UART_UARTFR_TXFF_MSB    _u(5)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0e18bec924d789279b88e0175316f37e">  190</a></span><span class="preprocessor">#define UART_UARTFR_TXFF_LSB    _u(5)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4859711d0ea95958668646ba1c2b06a0">  191</a></span><span class="preprocessor">#define UART_UARTFR_TXFF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// Field       : UART_UARTFR_RXFE</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Description : Receive FIFO empty. The meaning of this bit depends on the</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">//               state of the FEN bit in the UARTLCR_H Register. If the FIFO is</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">//               disabled, this bit is set when the receive holding register is</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//               empty. If the FIFO is enabled, the RXFE bit is set when the</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">//               receive FIFO is empty.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aafadba4d9b18e790d97ebf764b4f7df6">  199</a></span><span class="preprocessor">#define UART_UARTFR_RXFE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa8c9ae2f2a6bac7a48833ef5ee933a45">  200</a></span><span class="preprocessor">#define UART_UARTFR_RXFE_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad20e9cc33c8159d9f4e2f7b31e641e78">  201</a></span><span class="preprocessor">#define UART_UARTFR_RXFE_MSB    _u(4)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac933b0a5a2e3051f0354258251373e2b">  202</a></span><span class="preprocessor">#define UART_UARTFR_RXFE_LSB    _u(4)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a58051cae374fcda2baf193aaa5fe23b5">  203</a></span><span class="preprocessor">#define UART_UARTFR_RXFE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">// Field       : UART_UARTFR_BUSY</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">// Description : UART busy. If this bit is set to 1, the UART is busy</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               transmitting data. This bit remains set until the complete</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//               byte, including all the stop bits, has been sent from the shift</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//               register. This bit is set as soon as the transmit FIFO becomes</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//               non-empty, regardless of whether the UART is enabled or not.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5172d7d2adf9aaa7ef6c54d0286e7db5">  211</a></span><span class="preprocessor">#define UART_UARTFR_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa74eb8cea27fe0fbb9f56bd3a48cbd80">  212</a></span><span class="preprocessor">#define UART_UARTFR_BUSY_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afe4764c2b412126f669144d01cf56a3e">  213</a></span><span class="preprocessor">#define UART_UARTFR_BUSY_MSB    _u(3)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a49f57a61d52244e701f35606c025ddb2">  214</a></span><span class="preprocessor">#define UART_UARTFR_BUSY_LSB    _u(3)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af270f78ca203a84f95326751a70be06c">  215</a></span><span class="preprocessor">#define UART_UARTFR_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">// Field       : UART_UARTFR_DCD</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">// Description : Data carrier detect. This bit is the complement of the UART</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">//               data carrier detect, nUARTDCD, modem status input. That is, the</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">//               bit is 1 when nUARTDCD is LOW.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7f656c233071736c50caffd99e15b76d">  221</a></span><span class="preprocessor">#define UART_UARTFR_DCD_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3ef42568d1013313aed84b9d9a98266e">  222</a></span><span class="preprocessor">#define UART_UARTFR_DCD_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a43c0a8fdef2acf04c5ffce025ef5374e">  223</a></span><span class="preprocessor">#define UART_UARTFR_DCD_MSB    _u(2)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5a33b8ed99b5a89786b90dfe2856011d">  224</a></span><span class="preprocessor">#define UART_UARTFR_DCD_LSB    _u(2)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a975724a679314d2172fc9d58b65764bb">  225</a></span><span class="preprocessor">#define UART_UARTFR_DCD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">// Field       : UART_UARTFR_DSR</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">// Description : Data set ready. This bit is the complement of the UART data set</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">//               ready, nUARTDSR, modem status input. That is, the bit is 1 when</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">//               nUARTDSR is LOW.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad9531336314f7997f4db49b3779fed67">  231</a></span><span class="preprocessor">#define UART_UARTFR_DSR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a404bed578266927c266210c5025ac0f4">  232</a></span><span class="preprocessor">#define UART_UARTFR_DSR_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a45fef4e7b004d62be6466dc3c994b672">  233</a></span><span class="preprocessor">#define UART_UARTFR_DSR_MSB    _u(1)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a861e4761d58dae8a0403c3a1668f6ce8">  234</a></span><span class="preprocessor">#define UART_UARTFR_DSR_LSB    _u(1)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a96537e0189919ae6b32c23b2b418d0f5">  235</a></span><span class="preprocessor">#define UART_UARTFR_DSR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// Field       : UART_UARTFR_CTS</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// Description : Clear to send. This bit is the complement of the UART clear to</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">//               send, nUARTCTS, modem status input. That is, the bit is 1 when</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">//               nUARTCTS is LOW.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a82bce7d05d7582c52d046c9cb78216bb">  241</a></span><span class="preprocessor">#define UART_UARTFR_CTS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a54511f4bc5acdfbbb6afa3a8d0803e59">  242</a></span><span class="preprocessor">#define UART_UARTFR_CTS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a99b8ca9c09b9f392e568456678b593c5">  243</a></span><span class="preprocessor">#define UART_UARTFR_CTS_MSB    _u(0)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af6bba77364ff57bcdc2042d797c88035">  244</a></span><span class="preprocessor">#define UART_UARTFR_CTS_LSB    _u(0)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1d63e2431fc583e2b4c8f2036c515959">  245</a></span><span class="preprocessor">#define UART_UARTFR_CTS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">// Register    : UART_UARTILPR</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">// Description : IrDA Low-Power Counter Register, UARTILPR</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ada84ccfeefc4da464946b7682ec6e81c">  249</a></span><span class="preprocessor">#define UART_UARTILPR_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad2d5fbef43cae50b9dccfb854207e702">  250</a></span><span class="preprocessor">#define UART_UARTILPR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a525acf666bc1ba0072c3f2642a317bd3">  251</a></span><span class="preprocessor">#define UART_UARTILPR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">// Field       : UART_UARTILPR_ILPDVSR</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">// Description : 8-bit low-power divisor value. These bits are cleared to 0 at</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">//               reset.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4a552b0e07a90c0723e6853fffe5a61f">  256</a></span><span class="preprocessor">#define UART_UARTILPR_ILPDVSR_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa4fbc21d54cb073ee063115f44c3d523">  257</a></span><span class="preprocessor">#define UART_UARTILPR_ILPDVSR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a361a38c49a68d48d0cd213994ea960b5">  258</a></span><span class="preprocessor">#define UART_UARTILPR_ILPDVSR_MSB    _u(7)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aeca9e796cc26fbefa0406e2583a4a4fe">  259</a></span><span class="preprocessor">#define UART_UARTILPR_ILPDVSR_LSB    _u(0)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4c2affd031470b25126072d65da848f3">  260</a></span><span class="preprocessor">#define UART_UARTILPR_ILPDVSR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// Register    : UART_UARTIBRD</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">// Description : Integer Baud Rate Register, UARTIBRD</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3c4cfd08e1a2f529f29c8adbd96e99a4">  264</a></span><span class="preprocessor">#define UART_UARTIBRD_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a51fac447b187b2359e1a4ea9b5c84220">  265</a></span><span class="preprocessor">#define UART_UARTIBRD_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9c5d7da7558b62d51f70018e77ac8e9c">  266</a></span><span class="preprocessor">#define UART_UARTIBRD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">// Field       : UART_UARTIBRD_BAUD_DIVINT</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">// Description : The integer baud rate divisor. These bits are cleared to 0 on</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">//               reset.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8fbb3efa0a7aa647f26615a16df87c66">  271</a></span><span class="preprocessor">#define UART_UARTIBRD_BAUD_DIVINT_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a352c81fc2dd22af4121f6e53a218647f">  272</a></span><span class="preprocessor">#define UART_UARTIBRD_BAUD_DIVINT_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ada302f39886306c8a0f5dd2ee43a2b26">  273</a></span><span class="preprocessor">#define UART_UARTIBRD_BAUD_DIVINT_MSB    _u(15)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac2945137d1a1bb81f7d7bcd606b3104f">  274</a></span><span class="preprocessor">#define UART_UARTIBRD_BAUD_DIVINT_LSB    _u(0)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a70bd67ba9d73caeb6798755a6f621f19">  275</a></span><span class="preprocessor">#define UART_UARTIBRD_BAUD_DIVINT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">// Register    : UART_UARTFBRD</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// Description : Fractional Baud Rate Register, UARTFBRD</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2000b4653edb9528a78a2ec899b85b23">  279</a></span><span class="preprocessor">#define UART_UARTFBRD_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af901ae0c4f1e1012b9253c3483dcde0d">  280</a></span><span class="preprocessor">#define UART_UARTFBRD_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a722e2b9b62f4fba67b60ab19d33fb043">  281</a></span><span class="preprocessor">#define UART_UARTFBRD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// Field       : UART_UARTFBRD_BAUD_DIVFRAC</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// Description : The fractional baud rate divisor. These bits are cleared to 0</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">//               on reset.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2df08e22d9fc49d0a6ac7941d9ca74cc">  286</a></span><span class="preprocessor">#define UART_UARTFBRD_BAUD_DIVFRAC_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a763e2fefdb3311403fed5b9c20fe085c">  287</a></span><span class="preprocessor">#define UART_UARTFBRD_BAUD_DIVFRAC_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8e937e16b00bf3b8560065d7aacb6683">  288</a></span><span class="preprocessor">#define UART_UARTFBRD_BAUD_DIVFRAC_MSB    _u(5)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad8ad1f42455e5e0f8fb06d313e2068fe">  289</a></span><span class="preprocessor">#define UART_UARTFBRD_BAUD_DIVFRAC_LSB    _u(0)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acb9a85f8965fb8e61c93617c80a4b36e">  290</a></span><span class="preprocessor">#define UART_UARTFBRD_BAUD_DIVFRAC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">// Register    : UART_UARTLCR_H</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">// Description : Line Control Register, UARTLCR_H</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a90812b9b9afd22b563100c57c9005398">  294</a></span><span class="preprocessor">#define UART_UARTLCR_H_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6fdfaad4121e93b858069b3ea0dc3654">  295</a></span><span class="preprocessor">#define UART_UARTLCR_H_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a899acbd07ec6bce10a0ef47cc14a1e8f">  296</a></span><span class="preprocessor">#define UART_UARTLCR_H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// Field       : UART_UARTLCR_H_SPS</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Description : Stick parity select. 0 = stick parity is disabled 1 = either: *</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//               if the EPS bit is 0 then the parity bit is transmitted and</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//               checked as a 1 * if the EPS bit is 1 then the parity bit is</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//               transmitted and checked as a 0. This bit has no effect when the</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//               PEN bit disables parity checking and generation.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae8a40da3f5c95d0cf5bf0b5a9c95a17e">  304</a></span><span class="preprocessor">#define UART_UARTLCR_H_SPS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a74bae9af494b72cf1d059a6f204e23ac">  305</a></span><span class="preprocessor">#define UART_UARTLCR_H_SPS_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9a204321073a24788106c025ba3c3609">  306</a></span><span class="preprocessor">#define UART_UARTLCR_H_SPS_MSB    _u(7)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2bc0dff9018c8e33b833b9354471f922">  307</a></span><span class="preprocessor">#define UART_UARTLCR_H_SPS_LSB    _u(7)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a31ff93a617f0325191161ecaae608d27">  308</a></span><span class="preprocessor">#define UART_UARTLCR_H_SPS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">// Field       : UART_UARTLCR_H_WLEN</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// Description : Word length. These bits indicate the number of data bits</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">//               transmitted or received in a frame as follows: b11 = 8 bits b10</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">//               = 7 bits b01 = 6 bits b00 = 5 bits.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6f98c926dcaf2d7d8b4f75052e34bfe1">  314</a></span><span class="preprocessor">#define UART_UARTLCR_H_WLEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0f57d99ec805ac26f2cecca0d044805b">  315</a></span><span class="preprocessor">#define UART_UARTLCR_H_WLEN_BITS   _u(0x00000060)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6005c2ba9a66cd91f8146a22cf9e39df">  316</a></span><span class="preprocessor">#define UART_UARTLCR_H_WLEN_MSB    _u(6)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afbbd7f038f19b4e00e715a2ab396fdcd">  317</a></span><span class="preprocessor">#define UART_UARTLCR_H_WLEN_LSB    _u(5)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6e4d8d950b7b856a88614a40224c9e56">  318</a></span><span class="preprocessor">#define UART_UARTLCR_H_WLEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// Field       : UART_UARTLCR_H_FEN</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// Description : Enable FIFOs: 0 = FIFOs are disabled (character mode) that is,</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">//               the FIFOs become 1-byte-deep holding registers 1 = transmit and</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">//               receive FIFO buffers are enabled (FIFO mode).</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a98cfba0060900182ee2bfe20109e05a5">  324</a></span><span class="preprocessor">#define UART_UARTLCR_H_FEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6a72d9d0ae6f6d24a1866e3801c55b0e">  325</a></span><span class="preprocessor">#define UART_UARTLCR_H_FEN_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa6057fb827d747e23c1ddeda9cebc58c">  326</a></span><span class="preprocessor">#define UART_UARTLCR_H_FEN_MSB    _u(4)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a49d4abb6b3a4f4c583d27450a32678d8">  327</a></span><span class="preprocessor">#define UART_UARTLCR_H_FEN_LSB    _u(4)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa2c47a06abba54787a9c68f1a2daefd8">  328</a></span><span class="preprocessor">#define UART_UARTLCR_H_FEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Field       : UART_UARTLCR_H_STP2</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">// Description : Two stop bits select. If this bit is set to 1, two stop bits</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">//               are transmitted at the end of the frame. The receive logic does</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               not check for two stop bits being received.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac16546073fc22be5e412b65f4098a67f">  334</a></span><span class="preprocessor">#define UART_UARTLCR_H_STP2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a11d3bf4c0a682e165dd9f9fc0d9bcc65">  335</a></span><span class="preprocessor">#define UART_UARTLCR_H_STP2_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5178c3db272739a4042027265fa12f64">  336</a></span><span class="preprocessor">#define UART_UARTLCR_H_STP2_MSB    _u(3)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aca514f7726f3686722f6eceda6ececad">  337</a></span><span class="preprocessor">#define UART_UARTLCR_H_STP2_LSB    _u(3)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aaf8ccaa03ebe9ae36234f7c4cd7930af">  338</a></span><span class="preprocessor">#define UART_UARTLCR_H_STP2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">// Field       : UART_UARTLCR_H_EPS</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">// Description : Even parity select. Controls the type of parity the UART uses</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">//               during transmission and reception: 0 = odd parity. The UART</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">//               generates or checks for an odd number of 1s in the data and</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">//               parity bits. 1 = even parity. The UART generates or checks for</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//               an even number of 1s in the data and parity bits. This bit has</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">//               no effect when the PEN bit disables parity checking and</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//               generation.</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a52aff4d703610e6b01ea1594d3873bdf">  348</a></span><span class="preprocessor">#define UART_UARTLCR_H_EPS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa1d970c9b5d437aca76363a20f7290cb">  349</a></span><span class="preprocessor">#define UART_UARTLCR_H_EPS_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0ddf980f13036183ad758c450671d1cd">  350</a></span><span class="preprocessor">#define UART_UARTLCR_H_EPS_MSB    _u(2)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8a0305623c342c0579b967c285dcb80c">  351</a></span><span class="preprocessor">#define UART_UARTLCR_H_EPS_LSB    _u(2)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a460e8d7b412de528761d1870321a16ac">  352</a></span><span class="preprocessor">#define UART_UARTLCR_H_EPS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">// Field       : UART_UARTLCR_H_PEN</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">// Description : Parity enable: 0 = parity is disabled and no parity bit added</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">//               to the data frame 1 = parity checking and generation is</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">//               enabled.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1285e62cac0304cd9345a86f4f6f4aa7">  358</a></span><span class="preprocessor">#define UART_UARTLCR_H_PEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1424403510f250866ece96c0de6c44bb">  359</a></span><span class="preprocessor">#define UART_UARTLCR_H_PEN_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6969516124a683111fb5c5af20e1aa4e">  360</a></span><span class="preprocessor">#define UART_UARTLCR_H_PEN_MSB    _u(1)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a866442383296c5db139b7a8917b88983">  361</a></span><span class="preprocessor">#define UART_UARTLCR_H_PEN_LSB    _u(1)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6ae0d9335a09991a2e135cb6136dffc2">  362</a></span><span class="preprocessor">#define UART_UARTLCR_H_PEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// Field       : UART_UARTLCR_H_BRK</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">// Description : Send break. If this bit is set to 1, a low-level is continually</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">//               output on the UARTTXD output, after completing transmission of</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">//               the current character. For the proper execution of the break</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">//               command, the software must set this bit for at least two</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">//               complete frames. For normal use, this bit must be cleared to 0.</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a920eeab7c16c05c640f567a7aca25a34">  370</a></span><span class="preprocessor">#define UART_UARTLCR_H_BRK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7a42da41a70bcdf6406c4cb0491936b6">  371</a></span><span class="preprocessor">#define UART_UARTLCR_H_BRK_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a006b44aeb0432eb108237ea4a6780870">  372</a></span><span class="preprocessor">#define UART_UARTLCR_H_BRK_MSB    _u(0)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4193638daaf63ab32ec0e088b1a8555c">  373</a></span><span class="preprocessor">#define UART_UARTLCR_H_BRK_LSB    _u(0)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1dc39f00fbafa8bc643bec4fd60e635f">  374</a></span><span class="preprocessor">#define UART_UARTLCR_H_BRK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">// Register    : UART_UARTCR</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// Description : Control Register, UARTCR</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab19b765bda25d828d6420a18fbf82f75">  378</a></span><span class="preprocessor">#define UART_UARTCR_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4a443dfa91063f28d0a5cc5b97d93eb0">  379</a></span><span class="preprocessor">#define UART_UARTCR_BITS   _u(0x0000ff87)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a265e3f3f8ca6f9d558fe3c7965811d65">  380</a></span><span class="preprocessor">#define UART_UARTCR_RESET  _u(0x00000300)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">// Field       : UART_UARTCR_CTSEN</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">// Description : CTS hardware flow control enable. If this bit is set to 1, CTS</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">//               hardware flow control is enabled. Data is only transmitted when</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">//               the nUARTCTS signal is asserted.</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa670d75afb9567a97c2d5920b7893c4c">  386</a></span><span class="preprocessor">#define UART_UARTCR_CTSEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abf24557d4e0b87c26621f501d2fa7259">  387</a></span><span class="preprocessor">#define UART_UARTCR_CTSEN_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae0cfa64de9fb688925618478debba0ca">  388</a></span><span class="preprocessor">#define UART_UARTCR_CTSEN_MSB    _u(15)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a80f171d5eaf8be2713d984dbb61c43c5">  389</a></span><span class="preprocessor">#define UART_UARTCR_CTSEN_LSB    _u(15)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a398af043884d3a525a3d4dff75dbc74e">  390</a></span><span class="preprocessor">#define UART_UARTCR_CTSEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">// Field       : UART_UARTCR_RTSEN</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">// Description : RTS hardware flow control enable. If this bit is set to 1, RTS</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">//               hardware flow control is enabled. Data is only requested when</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">//               there is space in the receive FIFO for it to be received.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a137dd299afe6542b572aa8a5f9a68526">  396</a></span><span class="preprocessor">#define UART_UARTCR_RTSEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a110339ea0521454a8635996703841efa">  397</a></span><span class="preprocessor">#define UART_UARTCR_RTSEN_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae4b89dd98d7042e0f6dbb606dafc4bc9">  398</a></span><span class="preprocessor">#define UART_UARTCR_RTSEN_MSB    _u(14)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afe09090e90d296bd89e0c301805b7721">  399</a></span><span class="preprocessor">#define UART_UARTCR_RTSEN_LSB    _u(14)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a574fc6de72282c9667581ce27e5fdf46">  400</a></span><span class="preprocessor">#define UART_UARTCR_RTSEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// Field       : UART_UARTCR_OUT2</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Description : This bit is the complement of the UART Out2 (nUARTOut2) modem</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">//               status output. That is, when the bit is programmed to a 1, the</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">//               output is 0. For DTE this can be used as Ring Indicator (RI).</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abdaa910dad7cbb78462706948a1fe369">  406</a></span><span class="preprocessor">#define UART_UARTCR_OUT2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a419d93e9f53f5b042d0de30af2fdba6a">  407</a></span><span class="preprocessor">#define UART_UARTCR_OUT2_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4ec701d7a2acfac85b6761db9b0602db">  408</a></span><span class="preprocessor">#define UART_UARTCR_OUT2_MSB    _u(13)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab4eb9b89b056e1150942f5103ac4281b">  409</a></span><span class="preprocessor">#define UART_UARTCR_OUT2_LSB    _u(13)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adda1014951e7b3b105e2873aad9ccbe3">  410</a></span><span class="preprocessor">#define UART_UARTCR_OUT2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// Field       : UART_UARTCR_OUT1</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">// Description : This bit is the complement of the UART Out1 (nUARTOut1) modem</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">//               status output. That is, when the bit is programmed to a 1 the</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">//               output is 0. For DTE this can be used as Data Carrier Detect</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">//               (DCD).</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acf568d66f01b002693a1a453ebc7d1d4">  417</a></span><span class="preprocessor">#define UART_UARTCR_OUT1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a51270b266765ed5efc94177b71f34132">  418</a></span><span class="preprocessor">#define UART_UARTCR_OUT1_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a93a6894d9b3d8f6828adf2df5e8f34d8">  419</a></span><span class="preprocessor">#define UART_UARTCR_OUT1_MSB    _u(12)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9a0ad3e2eae78feabbbd42053482aa7c">  420</a></span><span class="preprocessor">#define UART_UARTCR_OUT1_LSB    _u(12)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a55766c55905369457bc173f93140e356">  421</a></span><span class="preprocessor">#define UART_UARTCR_OUT1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">// Field       : UART_UARTCR_RTS</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">// Description : Request to send. This bit is the complement of the UART request</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">//               to send, nUARTRTS, modem status output. That is, when the bit</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">//               is programmed to a 1 then nUARTRTS is LOW.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5bbf4c43b0969bb7940b66a845120324">  427</a></span><span class="preprocessor">#define UART_UARTCR_RTS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af78c83882e941d902ff5dee6977431ac">  428</a></span><span class="preprocessor">#define UART_UARTCR_RTS_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab95ce7bef078e9faaccbaf893d282fa5">  429</a></span><span class="preprocessor">#define UART_UARTCR_RTS_MSB    _u(11)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6e92a4eccbd13f150817eca39e6f411c">  430</a></span><span class="preprocessor">#define UART_UARTCR_RTS_LSB    _u(11)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adbab8acc8cc480b95937580f6c2674df">  431</a></span><span class="preprocessor">#define UART_UARTCR_RTS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">// Field       : UART_UARTCR_DTR</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">// Description : Data transmit ready. This bit is the complement of the UART</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">//               data transmit ready, nUARTDTR, modem status output. That is,</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">//               when the bit is programmed to a 1 then nUARTDTR is LOW.</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3b030afac2825350ddde8e5ec2774356">  437</a></span><span class="preprocessor">#define UART_UARTCR_DTR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3532adb013f4159cea6e8f17e3b0c692">  438</a></span><span class="preprocessor">#define UART_UARTCR_DTR_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a768b8a7355f323074a443e0bc6598710">  439</a></span><span class="preprocessor">#define UART_UARTCR_DTR_MSB    _u(10)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4bd4553df09d55ee9c1bd57468bdb10a">  440</a></span><span class="preprocessor">#define UART_UARTCR_DTR_LSB    _u(10)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab002df377f19669f40940fac6fc2376d">  441</a></span><span class="preprocessor">#define UART_UARTCR_DTR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">// Field       : UART_UARTCR_RXE</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">// Description : Receive enable. If this bit is set to 1, the receive section of</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//               the UART is enabled. Data reception occurs for either UART</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">//               signals or SIR signals depending on the setting of the SIREN</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">//               bit. When the UART is disabled in the middle of reception, it</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">//               completes the current character before stopping.</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8ebd49be7ec4e7994d542dc75cbd7b11">  449</a></span><span class="preprocessor">#define UART_UARTCR_RXE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8faab03a96f4ee7c42b4458e8cf4e0f6">  450</a></span><span class="preprocessor">#define UART_UARTCR_RXE_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff445e4437e77ef955405a1512180e5f">  451</a></span><span class="preprocessor">#define UART_UARTCR_RXE_MSB    _u(9)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a40b889f26f1859e9b52bd8d63d41e534">  452</a></span><span class="preprocessor">#define UART_UARTCR_RXE_LSB    _u(9)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acc52c246b8fbb688553e1077e6283473">  453</a></span><span class="preprocessor">#define UART_UARTCR_RXE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">// Field       : UART_UARTCR_TXE</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// Description : Transmit enable. If this bit is set to 1, the transmit section</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">//               of the UART is enabled. Data transmission occurs for either</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">//               UART signals, or SIR signals depending on the setting of the</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">//               SIREN bit. When the UART is disabled in the middle of</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">//               transmission, it completes the current character before</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">//               stopping.</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a336b4bdda6124a358e638572b83e914f">  462</a></span><span class="preprocessor">#define UART_UARTCR_TXE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1d0341d397b5f24d36869046905f2799">  463</a></span><span class="preprocessor">#define UART_UARTCR_TXE_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac2ef012993346d4d583374f7dabb2648">  464</a></span><span class="preprocessor">#define UART_UARTCR_TXE_MSB    _u(8)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afc1903a501ec82f90e0ac6483f2f0e6d">  465</a></span><span class="preprocessor">#define UART_UARTCR_TXE_LSB    _u(8)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a221cf1fdf30e2c752d218452f0343e64">  466</a></span><span class="preprocessor">#define UART_UARTCR_TXE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">// Field       : UART_UARTCR_LBE</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">// Description : Loopback enable. If this bit is set to 1 and the SIREN bit is</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//               set to 1 and the SIRTEST bit in the Test Control Register,</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//               UARTTCR is set to 1, then the nSIROUT path is inverted, and fed</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               through to the SIRIN path. The SIRTEST bit in the test register</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//               must be set to 1 to override the normal half-duplex SIR</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">//               operation. This must be the requirement for accessing the test</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">//               registers during normal operation, and SIRTEST must be cleared</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">//               to 0 when loopback testing is finished. This feature reduces</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">//               the amount of external coupling required during system test. If</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">//               this bit is set to 1, and the SIRTEST bit is set to 0, the</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">//               UARTTXD path is fed through to the UARTRXD path. In either SIR</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">//               mode or UART mode, when this bit is set, the modem outputs are</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">//               also fed through to the modem inputs. This bit is cleared to 0</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">//               on reset, to disable loopback.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad3df811f61daefa085cb80789104aace">  483</a></span><span class="preprocessor">#define UART_UARTCR_LBE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a28f504bb6d39da723b7f78c9ed42f29f">  484</a></span><span class="preprocessor">#define UART_UARTCR_LBE_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aeed3eb2a346122f4849aa66150906aa8">  485</a></span><span class="preprocessor">#define UART_UARTCR_LBE_MSB    _u(7)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acb061ce4734e98ca80d0a664f2a4d152">  486</a></span><span class="preprocessor">#define UART_UARTCR_LBE_LSB    _u(7)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abfb905600fb8a5b7a9695cf0be489e6d">  487</a></span><span class="preprocessor">#define UART_UARTCR_LBE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">// Field       : UART_UARTCR_SIRLP</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">// Description : SIR low-power IrDA mode. This bit selects the IrDA encoding</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">//               mode. If this bit is cleared to 0, low-level bits are</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">//               transmitted as an active high pulse with a width of 3 / 16th of</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">//               the bit period. If this bit is set to 1, low-level bits are</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">//               transmitted with a pulse width that is 3 times the period of</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">//               the IrLPBaud16 input signal, regardless of the selected bit</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">//               rate. Setting this bit uses less power, but might reduce</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">//               transmission distances.</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8ab8fbe89b2b48794f83836b8bbfdedc">  498</a></span><span class="preprocessor">#define UART_UARTCR_SIRLP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa6a6abffd220daa6b803c29d8b5af0d0">  499</a></span><span class="preprocessor">#define UART_UARTCR_SIRLP_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a51ffda427389820e44144f0de9b52eda">  500</a></span><span class="preprocessor">#define UART_UARTCR_SIRLP_MSB    _u(2)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a42d8763eef47c6fee4f5175e1fe324aa">  501</a></span><span class="preprocessor">#define UART_UARTCR_SIRLP_LSB    _u(2)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3196f5cc10ee7a34c37d1c09f75bb302">  502</a></span><span class="preprocessor">#define UART_UARTCR_SIRLP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">// Field       : UART_UARTCR_SIREN</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">// Description : SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT remains LOW</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">//               (no light pulse generated), and signal transitions on SIRIN</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">//               have no effect. 1 = IrDA SIR ENDEC is enabled. Data is</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">//               transmitted and received on nSIROUT and SIRIN. UARTTXD remains</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">//               HIGH, in the marking state. Signal transitions on UARTRXD or</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">//               modem status inputs have no effect. This bit has no effect if</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">//               the UARTEN bit disables the UART.</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad35b1112c0b6bb92cabc3250fcaca6db">  512</a></span><span class="preprocessor">#define UART_UARTCR_SIREN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7591bbe5ec1ff92c406207358874b6a3">  513</a></span><span class="preprocessor">#define UART_UARTCR_SIREN_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4f4d694717bd9228597208b0b3d41f07">  514</a></span><span class="preprocessor">#define UART_UARTCR_SIREN_MSB    _u(1)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa5c9210330bae0a73b2f56d8d38aa893">  515</a></span><span class="preprocessor">#define UART_UARTCR_SIREN_LSB    _u(1)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a32e02e42c32eccc7a9fb476d92a9aac3">  516</a></span><span class="preprocessor">#define UART_UARTCR_SIREN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">// Field       : UART_UARTCR_UARTEN</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">// Description : UART enable: 0 = UART is disabled. If the UART is disabled in</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">//               the middle of transmission or reception, it completes the</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">//               current character before stopping. 1 = the UART is enabled.</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">//               Data transmission and reception occurs for either UART signals</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">//               or SIR signals depending on the setting of the SIREN bit.</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5dadfd137d50e0ec7224746608119a8c">  524</a></span><span class="preprocessor">#define UART_UARTCR_UARTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a326c25e9216a0599e66572635e3a2bc7">  525</a></span><span class="preprocessor">#define UART_UARTCR_UARTEN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a45becaac9104ec272e3bc89af90eea87">  526</a></span><span class="preprocessor">#define UART_UARTCR_UARTEN_MSB    _u(0)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aee5864ee6eea8b73b8f866a62cdf266d">  527</a></span><span class="preprocessor">#define UART_UARTCR_UARTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a28714cf95d930f070cd94c01d53e7df6">  528</a></span><span class="preprocessor">#define UART_UARTCR_UARTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// Register    : UART_UARTIFLS</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// Description : Interrupt FIFO Level Select Register, UARTIFLS</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a375d8f2817cd6e92d19e6892e69e24aa">  532</a></span><span class="preprocessor">#define UART_UARTIFLS_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1fdeecfca04bd1c95089fbd10e94f12d">  533</a></span><span class="preprocessor">#define UART_UARTIFLS_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac11a57a109181b78a46d765395770f13">  534</a></span><span class="preprocessor">#define UART_UARTIFLS_RESET  _u(0x00000012)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">// Field       : UART_UARTIFLS_RXIFLSEL</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">// Description : Receive interrupt FIFO level select. The trigger points for the</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">//               receive interrupt are as follows: b000 = Receive FIFO becomes</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">//               &gt;= 1 / 8 full b001 = Receive FIFO becomes &gt;= 1 / 4 full b010 =</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">//               Receive FIFO becomes &gt;= 1 / 2 full b011 = Receive FIFO becomes</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">//               &gt;= 3 / 4 full b100 = Receive FIFO becomes &gt;= 7 / 8 full</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">//               b101-b111 = reserved.</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a41270669442e85fd1012e19aed917154">  543</a></span><span class="preprocessor">#define UART_UARTIFLS_RXIFLSEL_RESET  _u(0x2)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8fcbb570c6da69d6a4874e135d52e029">  544</a></span><span class="preprocessor">#define UART_UARTIFLS_RXIFLSEL_BITS   _u(0x00000038)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7cd5788438ee5af214ccbea77a7a000d">  545</a></span><span class="preprocessor">#define UART_UARTIFLS_RXIFLSEL_MSB    _u(5)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a798e46cdf7c5a75562335da045e53f8f">  546</a></span><span class="preprocessor">#define UART_UARTIFLS_RXIFLSEL_LSB    _u(3)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8933c6bae19a0e768af278db459a8922">  547</a></span><span class="preprocessor">#define UART_UARTIFLS_RXIFLSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">// Field       : UART_UARTIFLS_TXIFLSEL</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// Description : Transmit interrupt FIFO level select. The trigger points for</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">//               the transmit interrupt are as follows: b000 = Transmit FIFO</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">//               becomes &lt;= 1 / 8 full b001 = Transmit FIFO becomes &lt;= 1 / 4</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">//               full b010 = Transmit FIFO becomes &lt;= 1 / 2 full b011 = Transmit</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">//               FIFO becomes &lt;= 3 / 4 full b100 = Transmit FIFO becomes &lt;= 7 /</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">//               8 full b101-b111 = reserved.</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae1b44139ee7d59be5a2545102b258fb8">  556</a></span><span class="preprocessor">#define UART_UARTIFLS_TXIFLSEL_RESET  _u(0x2)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4253103a16bfd7524c6d70a628aebd84">  557</a></span><span class="preprocessor">#define UART_UARTIFLS_TXIFLSEL_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2abdc61f146a64de23ab75c180ebc015">  558</a></span><span class="preprocessor">#define UART_UARTIFLS_TXIFLSEL_MSB    _u(2)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8db6d3389499e05f2c603529bb877d6a">  559</a></span><span class="preprocessor">#define UART_UARTIFLS_TXIFLSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab253714aa55941094a27eccd490621cb">  560</a></span><span class="preprocessor">#define UART_UARTIFLS_TXIFLSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// Register    : UART_UARTIMSC</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">// Description : Interrupt Mask Set/Clear Register, UARTIMSC</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a12c2bf0555b632b725ca89f13cf5f01f">  564</a></span><span class="preprocessor">#define UART_UARTIMSC_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0dee53774cd4c9803de9b48f8f3d2509">  565</a></span><span class="preprocessor">#define UART_UARTIMSC_BITS   _u(0x000007ff)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a81be0cab8b416cafc0589dd6ae7d9fe0">  566</a></span><span class="preprocessor">#define UART_UARTIMSC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">// Field       : UART_UARTIMSC_OEIM</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">// Description : Overrun error interrupt mask. A read returns the current mask</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">//               for the UARTOEINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">//               UARTOEINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a13f5e313a78edc648d9a169bf6441810">  572</a></span><span class="preprocessor">#define UART_UARTIMSC_OEIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1b2441b18fb571cba3a338e27dd72e6c">  573</a></span><span class="preprocessor">#define UART_UARTIMSC_OEIM_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae4046014d92123be935e0cd6a06e2745">  574</a></span><span class="preprocessor">#define UART_UARTIMSC_OEIM_MSB    _u(10)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a066d9183e36818b5730fc9818ea266e8">  575</a></span><span class="preprocessor">#define UART_UARTIMSC_OEIM_LSB    _u(10)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7b41765c289f9d42fe656f9bdec809f2">  576</a></span><span class="preprocessor">#define UART_UARTIMSC_OEIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">// Field       : UART_UARTIMSC_BEIM</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">// Description : Break error interrupt mask. A read returns the current mask for</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">//               the UARTBEINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">//               UARTBEINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6c43014eeca14447badf864e37209ea0">  582</a></span><span class="preprocessor">#define UART_UARTIMSC_BEIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aef5a3828b6e8085c2d60bad6b96e347f">  583</a></span><span class="preprocessor">#define UART_UARTIMSC_BEIM_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4e2abc8bbbee9736e5a85ec01011da58">  584</a></span><span class="preprocessor">#define UART_UARTIMSC_BEIM_MSB    _u(9)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afe5cf3325cc7e98e33ad7577ebd2b703">  585</a></span><span class="preprocessor">#define UART_UARTIMSC_BEIM_LSB    _u(9)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af4acb57a0e717c5363f25bfffa127223">  586</a></span><span class="preprocessor">#define UART_UARTIMSC_BEIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">// Field       : UART_UARTIMSC_PEIM</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">// Description : Parity error interrupt mask. A read returns the current mask</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">//               for the UARTPEINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">//               UARTPEINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af32b27fabc6a0b01d7c365cc5f68bf3d">  592</a></span><span class="preprocessor">#define UART_UARTIMSC_PEIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a55b225146ff313fcf7da6412773b9c45">  593</a></span><span class="preprocessor">#define UART_UARTIMSC_PEIM_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac722c3a3248c14e51abf6b4542b0979e">  594</a></span><span class="preprocessor">#define UART_UARTIMSC_PEIM_MSB    _u(8)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7ed8de83d643d0b495051874761ce41c">  595</a></span><span class="preprocessor">#define UART_UARTIMSC_PEIM_LSB    _u(8)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a24843430463b0982de0074cda410092f">  596</a></span><span class="preprocessor">#define UART_UARTIMSC_PEIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">// Field       : UART_UARTIMSC_FEIM</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">// Description : Framing error interrupt mask. A read returns the current mask</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">//               for the UARTFEINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">//               UARTFEINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acf6037ff9e10d5fb81692786e4f843d7">  602</a></span><span class="preprocessor">#define UART_UARTIMSC_FEIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0fe44a1d01df07a16a784de282444d63">  603</a></span><span class="preprocessor">#define UART_UARTIMSC_FEIM_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a14fe7a34cc9ca4b68bc945cd222ee1d1">  604</a></span><span class="preprocessor">#define UART_UARTIMSC_FEIM_MSB    _u(7)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ace5e5acf6f86eda961111c74adfdc9a8">  605</a></span><span class="preprocessor">#define UART_UARTIMSC_FEIM_LSB    _u(7)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa093871623e82278fb2bfe045e1d5264">  606</a></span><span class="preprocessor">#define UART_UARTIMSC_FEIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">// Field       : UART_UARTIMSC_RTIM</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">// Description : Receive timeout interrupt mask. A read returns the current mask</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">//               for the UARTRTINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">//               UARTRTINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a47b0a00eef1253b490735f2f70777694">  612</a></span><span class="preprocessor">#define UART_UARTIMSC_RTIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a10a2d828fabbdd22bf64a466b93a6634">  613</a></span><span class="preprocessor">#define UART_UARTIMSC_RTIM_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1c1221b55460c1ed67cb7b322333a0ec">  614</a></span><span class="preprocessor">#define UART_UARTIMSC_RTIM_MSB    _u(6)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a43217a1e08afa85201ebc9f5950bd37f">  615</a></span><span class="preprocessor">#define UART_UARTIMSC_RTIM_LSB    _u(6)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a39294b37dfb5dd5c477be81637196bd5">  616</a></span><span class="preprocessor">#define UART_UARTIMSC_RTIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">// Field       : UART_UARTIMSC_TXIM</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">// Description : Transmit interrupt mask. A read returns the current mask for</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">//               the UARTTXINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">//               UARTTXINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adee4e18764109562cc4e3dd263195ea1">  622</a></span><span class="preprocessor">#define UART_UARTIMSC_TXIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8c2cffab1103f9b442f5c995710a61fc">  623</a></span><span class="preprocessor">#define UART_UARTIMSC_TXIM_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7165e35edb45f2d71e2153337d0c11d7">  624</a></span><span class="preprocessor">#define UART_UARTIMSC_TXIM_MSB    _u(5)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7e3994559a64acfda5c305c2b1c36a72">  625</a></span><span class="preprocessor">#define UART_UARTIMSC_TXIM_LSB    _u(5)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0cf9c4a8bc7a9c8ee59d876524c11c0f">  626</a></span><span class="preprocessor">#define UART_UARTIMSC_TXIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// Field       : UART_UARTIMSC_RXIM</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">// Description : Receive interrupt mask. A read returns the current mask for the</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//               UARTRXINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">//               UARTRXINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae0f018c60349c5a28af07ff6b8d72eed">  632</a></span><span class="preprocessor">#define UART_UARTIMSC_RXIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9ea74261ddd7d55a9e2c21158b79a1c0">  633</a></span><span class="preprocessor">#define UART_UARTIMSC_RXIM_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1584a11f2536dcc38e23d65d04d5ac83">  634</a></span><span class="preprocessor">#define UART_UARTIMSC_RXIM_MSB    _u(4)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a14f3b67495136cb4148e00a797209d98">  635</a></span><span class="preprocessor">#define UART_UARTIMSC_RXIM_LSB    _u(4)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4b90f8ba56b3c53998d8e0e2db3972e3">  636</a></span><span class="preprocessor">#define UART_UARTIMSC_RXIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">// Field       : UART_UARTIMSC_DSRMIM</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">// Description : nUARTDSR modem interrupt mask. A read returns the current mask</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">//               for the UARTDSRINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">//               UARTDSRINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a942333950d422f4827f0e2d531439555">  642</a></span><span class="preprocessor">#define UART_UARTIMSC_DSRMIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adc5b1905dce9ae3e96139b0e80b80d2b">  643</a></span><span class="preprocessor">#define UART_UARTIMSC_DSRMIM_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad076155f76bff45d173528b6301b7a83">  644</a></span><span class="preprocessor">#define UART_UARTIMSC_DSRMIM_MSB    _u(3)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac1d52856294f43c5b584231c929422e0">  645</a></span><span class="preprocessor">#define UART_UARTIMSC_DSRMIM_LSB    _u(3)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac8f1c38cf4fd74aad066791d02d2be85">  646</a></span><span class="preprocessor">#define UART_UARTIMSC_DSRMIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">// Field       : UART_UARTIMSC_DCDMIM</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">// Description : nUARTDCD modem interrupt mask. A read returns the current mask</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">//               for the UARTDCDINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">//               UARTDCDINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acca7de8309e7942d15f5fd24d1c8a1cd">  652</a></span><span class="preprocessor">#define UART_UARTIMSC_DCDMIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a06f833f1c2bf0cd557e912dc3a994bbf">  653</a></span><span class="preprocessor">#define UART_UARTIMSC_DCDMIM_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a459e0013a3aff5b0b40bb509ab35b976">  654</a></span><span class="preprocessor">#define UART_UARTIMSC_DCDMIM_MSB    _u(2)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae9e9b04763c7e5d742a505cc380b03b0">  655</a></span><span class="preprocessor">#define UART_UARTIMSC_DCDMIM_LSB    _u(2)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aeee97bf1fd6ccb9a9e68cb6032d348fb">  656</a></span><span class="preprocessor">#define UART_UARTIMSC_DCDMIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">// Field       : UART_UARTIMSC_CTSMIM</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">// Description : nUARTCTS modem interrupt mask. A read returns the current mask</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               for the UARTCTSINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">//               UARTCTSINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a38e09cb0f63ccc652a37f1ff714f5053">  662</a></span><span class="preprocessor">#define UART_UARTIMSC_CTSMIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a724b9af0952a5cc8c8d69b4f392e6b12">  663</a></span><span class="preprocessor">#define UART_UARTIMSC_CTSMIM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a773ceaad6bda295aab6d009cdadce9b9">  664</a></span><span class="preprocessor">#define UART_UARTIMSC_CTSMIM_MSB    _u(1)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad9d774564b68b36c70839f8e7deab684">  665</a></span><span class="preprocessor">#define UART_UARTIMSC_CTSMIM_LSB    _u(1)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a55895d6a52637e2d1c2e2519874d58b6">  666</a></span><span class="preprocessor">#define UART_UARTIMSC_CTSMIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">// Field       : UART_UARTIMSC_RIMIM</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">// Description : nUARTRI modem interrupt mask. A read returns the current mask</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">//               for the UARTRIINTR interrupt. On a write of 1, the mask of the</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">//               UARTRIINTR interrupt is set. A write of 0 clears the mask.</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad613ab21fd724cbfdc98f4f2b845a679">  672</a></span><span class="preprocessor">#define UART_UARTIMSC_RIMIM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2faa47f3ce4aba17b002be169f993d08">  673</a></span><span class="preprocessor">#define UART_UARTIMSC_RIMIM_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a588b5c580d49c2d234168ce234be1228">  674</a></span><span class="preprocessor">#define UART_UARTIMSC_RIMIM_MSB    _u(0)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2b6339bd583cf973f9faacbdd553deb7">  675</a></span><span class="preprocessor">#define UART_UARTIMSC_RIMIM_LSB    _u(0)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aeb04502a48b6aa7666b95188a199bfa1">  676</a></span><span class="preprocessor">#define UART_UARTIMSC_RIMIM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">// Register    : UART_UARTRIS</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">// Description : Raw Interrupt Status Register, UARTRIS</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adc0c805e722a3dd668897b68ab2eefa1">  680</a></span><span class="preprocessor">#define UART_UARTRIS_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9cfb995f694d611eb42f9d678b07c57f">  681</a></span><span class="preprocessor">#define UART_UARTRIS_BITS   _u(0x000007ff)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a54c9c05c6a15b29b343bf86482d0c618">  682</a></span><span class="preprocessor">#define UART_UARTRIS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// Field       : UART_UARTRIS_OERIS</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">// Description : Overrun error interrupt status. Returns the raw interrupt state</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">//               of the UARTOEINTR interrupt.</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3609c896cf1d69c9eab7e0e423e8acda">  687</a></span><span class="preprocessor">#define UART_UARTRIS_OERIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a355c25fcb2c24f24c28189da359b2d73">  688</a></span><span class="preprocessor">#define UART_UARTRIS_OERIS_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7a6d71bad082c4db9ce3e2a3802cfe5b">  689</a></span><span class="preprocessor">#define UART_UARTRIS_OERIS_MSB    _u(10)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a04e637dfd02fb9c9adcb8e65716af1df">  690</a></span><span class="preprocessor">#define UART_UARTRIS_OERIS_LSB    _u(10)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a410d5a17acc7cbd589bc989e3baad750">  691</a></span><span class="preprocessor">#define UART_UARTRIS_OERIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">// Field       : UART_UARTRIS_BERIS</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">// Description : Break error interrupt status. Returns the raw interrupt state</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">//               of the UARTBEINTR interrupt.</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a87192fc3552fa35e391b9a7c66fe6d75">  696</a></span><span class="preprocessor">#define UART_UARTRIS_BERIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aad97da53d803ba97c436256194e029f2">  697</a></span><span class="preprocessor">#define UART_UARTRIS_BERIS_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a219da40f136513c38f1d3b630e7b89b5">  698</a></span><span class="preprocessor">#define UART_UARTRIS_BERIS_MSB    _u(9)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a477d898b112f136b18027ce3ff10e119">  699</a></span><span class="preprocessor">#define UART_UARTRIS_BERIS_LSB    _u(9)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9cb2e3597deb27d982f9ce13659b1777">  700</a></span><span class="preprocessor">#define UART_UARTRIS_BERIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">// Field       : UART_UARTRIS_PERIS</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">// Description : Parity error interrupt status. Returns the raw interrupt state</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">//               of the UARTPEINTR interrupt.</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7d452762004e63bed46dc9837ab63332">  705</a></span><span class="preprocessor">#define UART_UARTRIS_PERIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6f6fdfbf858b73409a9d54276ca98c9c">  706</a></span><span class="preprocessor">#define UART_UARTRIS_PERIS_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5e8de4c4c049dcea822aad6d823b0f27">  707</a></span><span class="preprocessor">#define UART_UARTRIS_PERIS_MSB    _u(8)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a871cbe72459b966a4b1e3471ac3f585d">  708</a></span><span class="preprocessor">#define UART_UARTRIS_PERIS_LSB    _u(8)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4ea56ffccd9c9c0a2b362f0bf7a57b76">  709</a></span><span class="preprocessor">#define UART_UARTRIS_PERIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">// Field       : UART_UARTRIS_FERIS</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">// Description : Framing error interrupt status. Returns the raw interrupt state</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">//               of the UARTFEINTR interrupt.</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8e18f52b68a7942c3c3ced6255cc8f82">  714</a></span><span class="preprocessor">#define UART_UARTRIS_FERIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af6b373888d97d84ef88b569576cd0715">  715</a></span><span class="preprocessor">#define UART_UARTRIS_FERIS_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8bbe7343ceeb455c5c29a946387da5b2">  716</a></span><span class="preprocessor">#define UART_UARTRIS_FERIS_MSB    _u(7)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abe65d4b013a7dcaf6264f95d4356ac9a">  717</a></span><span class="preprocessor">#define UART_UARTRIS_FERIS_LSB    _u(7)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a638985eeb06ff6844a1447cafb9e5906">  718</a></span><span class="preprocessor">#define UART_UARTRIS_FERIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">// Field       : UART_UARTRIS_RTRIS</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">// Description : Receive timeout interrupt status. Returns the raw interrupt</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">//               state of the UARTRTINTR interrupt. a</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa79bf8c85f50e8b212b7028825ea2ae8">  723</a></span><span class="preprocessor">#define UART_UARTRIS_RTRIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a853c9287ec281a0c10b586eb8f388bbc">  724</a></span><span class="preprocessor">#define UART_UARTRIS_RTRIS_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff00fee6af858751ce78fe093bf5dd6a">  725</a></span><span class="preprocessor">#define UART_UARTRIS_RTRIS_MSB    _u(6)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1ec590edc6db88d4b41049573f441a87">  726</a></span><span class="preprocessor">#define UART_UARTRIS_RTRIS_LSB    _u(6)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8047f9a89bf9bf36f8514d59aa7a7c90">  727</a></span><span class="preprocessor">#define UART_UARTRIS_RTRIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">// Field       : UART_UARTRIS_TXRIS</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">// Description : Transmit interrupt status. Returns the raw interrupt state of</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">//               the UARTTXINTR interrupt.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab476d7844742181703437ad9362f77ed">  732</a></span><span class="preprocessor">#define UART_UARTRIS_TXRIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac3ace23746f2e7361c8801ff7a32968f">  733</a></span><span class="preprocessor">#define UART_UARTRIS_TXRIS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9f8f0a03f9fd0c245467bacd8f0b12b0">  734</a></span><span class="preprocessor">#define UART_UARTRIS_TXRIS_MSB    _u(5)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aacca8b4a401fe0c6e747985702b5af7e">  735</a></span><span class="preprocessor">#define UART_UARTRIS_TXRIS_LSB    _u(5)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a00f4249db576a517fb52b9eb4f0b167f">  736</a></span><span class="preprocessor">#define UART_UARTRIS_TXRIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">// Field       : UART_UARTRIS_RXRIS</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">// Description : Receive interrupt status. Returns the raw interrupt state of</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">//               the UARTRXINTR interrupt.</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a63bc9fb0ef4a9cede6c569fb27e2df9f">  741</a></span><span class="preprocessor">#define UART_UARTRIS_RXRIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad6198e29d6b677a86456408a427374df">  742</a></span><span class="preprocessor">#define UART_UARTRIS_RXRIS_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7b600f60c3d79658ae67fe30dedfbc7d">  743</a></span><span class="preprocessor">#define UART_UARTRIS_RXRIS_MSB    _u(4)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac680b15c653236e417865fa280580d08">  744</a></span><span class="preprocessor">#define UART_UARTRIS_RXRIS_LSB    _u(4)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac7984e8dd26ea2f7b9242552a169e957">  745</a></span><span class="preprocessor">#define UART_UARTRIS_RXRIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">// Field       : UART_UARTRIS_DSRRMIS</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">// Description : nUARTDSR modem interrupt status. Returns the raw interrupt</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">//               state of the UARTDSRINTR interrupt.</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a81602898e24a91a4238e21169fd224c5">  750</a></span><span class="preprocessor">#define UART_UARTRIS_DSRRMIS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a331dd33812e6e13f4bc0ac34d7273bc4">  751</a></span><span class="preprocessor">#define UART_UARTRIS_DSRRMIS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af9bb9f62c810add3f85aae195d8503a5">  752</a></span><span class="preprocessor">#define UART_UARTRIS_DSRRMIS_MSB    _u(3)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a816d24655de64fe55dca120eda4279c2">  753</a></span><span class="preprocessor">#define UART_UARTRIS_DSRRMIS_LSB    _u(3)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1cad13589565cc4c0e77355d5bdc2871">  754</a></span><span class="preprocessor">#define UART_UARTRIS_DSRRMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">// Field       : UART_UARTRIS_DCDRMIS</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">// Description : nUARTDCD modem interrupt status. Returns the raw interrupt</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">//               state of the UARTDCDINTR interrupt.</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2383038d23c258679e3b46655e5db438">  759</a></span><span class="preprocessor">#define UART_UARTRIS_DCDRMIS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0335b87ba234b85ed46892fe6474eb74">  760</a></span><span class="preprocessor">#define UART_UARTRIS_DCDRMIS_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a27ded58a2b14cbf2ae6cca9aa01d9895">  761</a></span><span class="preprocessor">#define UART_UARTRIS_DCDRMIS_MSB    _u(2)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aee2a852e52e345a755c6de9980c767d9">  762</a></span><span class="preprocessor">#define UART_UARTRIS_DCDRMIS_LSB    _u(2)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ace324bad2e15ab4ea0ee269f568ccb19">  763</a></span><span class="preprocessor">#define UART_UARTRIS_DCDRMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">// Field       : UART_UARTRIS_CTSRMIS</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">// Description : nUARTCTS modem interrupt status. Returns the raw interrupt</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">//               state of the UARTCTSINTR interrupt.</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a54e1dd3a93946a2e08571b413ee5ef2e">  768</a></span><span class="preprocessor">#define UART_UARTRIS_CTSRMIS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac0f75e1ff69908446adbaee67eb2a0f6">  769</a></span><span class="preprocessor">#define UART_UARTRIS_CTSRMIS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa12878e5068db8830127935ccf994b9a">  770</a></span><span class="preprocessor">#define UART_UARTRIS_CTSRMIS_MSB    _u(1)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9abb45cd38c2d4ca65dc85f333a7e786">  771</a></span><span class="preprocessor">#define UART_UARTRIS_CTSRMIS_LSB    _u(1)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0c2824aa7e55d58a5d68fe8f57dcb384">  772</a></span><span class="preprocessor">#define UART_UARTRIS_CTSRMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">// Field       : UART_UARTRIS_RIRMIS</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">// Description : nUARTRI modem interrupt status. Returns the raw interrupt state</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">//               of the UARTRIINTR interrupt.</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9add432ecceb2027887bff34436b736f">  777</a></span><span class="preprocessor">#define UART_UARTRIS_RIRMIS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac30ad9942177b4f296395f99ac8d450b">  778</a></span><span class="preprocessor">#define UART_UARTRIS_RIRMIS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af687da2f7b7b30eecdd74834bdcabdfb">  779</a></span><span class="preprocessor">#define UART_UARTRIS_RIRMIS_MSB    _u(0)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a48b3203842442f79ffaad3d286e93ae9">  780</a></span><span class="preprocessor">#define UART_UARTRIS_RIRMIS_LSB    _u(0)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3bc1e5b773e4208a56e3a211e13db2a7">  781</a></span><span class="preprocessor">#define UART_UARTRIS_RIRMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">// Register    : UART_UARTMIS</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">// Description : Masked Interrupt Status Register, UARTMIS</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a96df78ecfb86379615a1872299b9092b">  785</a></span><span class="preprocessor">#define UART_UARTMIS_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aed9bdd3860b6581a6e024210f1a0fd73">  786</a></span><span class="preprocessor">#define UART_UARTMIS_BITS   _u(0x000007ff)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3333ce69c942436bbf3420811e5cc1bd">  787</a></span><span class="preprocessor">#define UART_UARTMIS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">// Field       : UART_UARTMIS_OEMIS</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">// Description : Overrun error masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">//               interrupt state of the UARTOEINTR interrupt.</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4b52fd6a49bd569501741bfd96be1e02">  792</a></span><span class="preprocessor">#define UART_UARTMIS_OEMIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6584b155996696fe5cabf4c5bd50b742">  793</a></span><span class="preprocessor">#define UART_UARTMIS_OEMIS_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afdbbefdf38bf506635ca4fd67fda8422">  794</a></span><span class="preprocessor">#define UART_UARTMIS_OEMIS_MSB    _u(10)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa212a0a7d7442280563b3d784b84eb11">  795</a></span><span class="preprocessor">#define UART_UARTMIS_OEMIS_LSB    _u(10)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9c1f25a889ec603b1487fd4c4f3ad42f">  796</a></span><span class="preprocessor">#define UART_UARTMIS_OEMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">// Field       : UART_UARTMIS_BEMIS</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">// Description : Break error masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">//               interrupt state of the UARTBEINTR interrupt.</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ace7740011677d3ed49d5680e3ed76add">  801</a></span><span class="preprocessor">#define UART_UARTMIS_BEMIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a77f5fe5ff7646ee6ee5c1cdf69c4f7d2">  802</a></span><span class="preprocessor">#define UART_UARTMIS_BEMIS_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac118c6c9f990cff3b61e8be0c49984ee">  803</a></span><span class="preprocessor">#define UART_UARTMIS_BEMIS_MSB    _u(9)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a247bce7251550fe79b305ead7455baa9">  804</a></span><span class="preprocessor">#define UART_UARTMIS_BEMIS_LSB    _u(9)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2c689c2c69bc92198cd58de94eda2273">  805</a></span><span class="preprocessor">#define UART_UARTMIS_BEMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">// Field       : UART_UARTMIS_PEMIS</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">// Description : Parity error masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">//               interrupt state of the UARTPEINTR interrupt.</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7455511d6a5e3f673930ffcd1ad7918f">  810</a></span><span class="preprocessor">#define UART_UARTMIS_PEMIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad8ebfd3567ccec9ced8b09be5024ec99">  811</a></span><span class="preprocessor">#define UART_UARTMIS_PEMIS_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a194c4a58d657e704bdd00be89eb7318c">  812</a></span><span class="preprocessor">#define UART_UARTMIS_PEMIS_MSB    _u(8)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a67ee67e3fe43d9573dbaefbed062b8d6">  813</a></span><span class="preprocessor">#define UART_UARTMIS_PEMIS_LSB    _u(8)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a949c7786e1ceecb40ed013cf2960a5a6">  814</a></span><span class="preprocessor">#define UART_UARTMIS_PEMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">// Field       : UART_UARTMIS_FEMIS</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">// Description : Framing error masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">//               interrupt state of the UARTFEINTR interrupt.</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3ba7d3af196ee13e4aa3475a51cb0309">  819</a></span><span class="preprocessor">#define UART_UARTMIS_FEMIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7c9838da59b06828c80cbf9f8d3634b2">  820</a></span><span class="preprocessor">#define UART_UARTMIS_FEMIS_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1a52568e666bd94c50a7a3633e9489cb">  821</a></span><span class="preprocessor">#define UART_UARTMIS_FEMIS_MSB    _u(7)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a31c51ffefd211fcc475566865d6ea5e7">  822</a></span><span class="preprocessor">#define UART_UARTMIS_FEMIS_LSB    _u(7)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abe6f265536b1825b0164193c13bab866">  823</a></span><span class="preprocessor">#define UART_UARTMIS_FEMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">// Field       : UART_UARTMIS_RTMIS</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">// Description : Receive timeout masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">//               interrupt state of the UARTRTINTR interrupt.</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abbc1a7fa91797990f46fe7b3809ee986">  828</a></span><span class="preprocessor">#define UART_UARTMIS_RTMIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a92c43b3f85f41d394770669ae5ed816a">  829</a></span><span class="preprocessor">#define UART_UARTMIS_RTMIS_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acf5cb9054091912e20bb593579edad63">  830</a></span><span class="preprocessor">#define UART_UARTMIS_RTMIS_MSB    _u(6)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac78aac7b79a087d6de492954f07f8745">  831</a></span><span class="preprocessor">#define UART_UARTMIS_RTMIS_LSB    _u(6)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac090801882acfd86d46f211a077e0554">  832</a></span><span class="preprocessor">#define UART_UARTMIS_RTMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">// Field       : UART_UARTMIS_TXMIS</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">// Description : Transmit masked interrupt status. Returns the masked interrupt</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">//               state of the UARTTXINTR interrupt.</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2158241114b95928fd53ac4106dafd69">  837</a></span><span class="preprocessor">#define UART_UARTMIS_TXMIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a94a5502164f87b7abcab6d3b5276d2a2">  838</a></span><span class="preprocessor">#define UART_UARTMIS_TXMIS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a02199d1e56370f2462de16c4c0bbb38e">  839</a></span><span class="preprocessor">#define UART_UARTMIS_TXMIS_MSB    _u(5)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae11881a1cf237a231d9236e6cb556f8e">  840</a></span><span class="preprocessor">#define UART_UARTMIS_TXMIS_LSB    _u(5)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa21b472aa2185f0710555c26f0ff34ab">  841</a></span><span class="preprocessor">#define UART_UARTMIS_TXMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment">// Field       : UART_UARTMIS_RXMIS</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">// Description : Receive masked interrupt status. Returns the masked interrupt</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">//               state of the UARTRXINTR interrupt.</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a79603567cc24d55c3be50318de8efe15">  846</a></span><span class="preprocessor">#define UART_UARTMIS_RXMIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aed91814947b0e9476299e288cefaef83">  847</a></span><span class="preprocessor">#define UART_UARTMIS_RXMIS_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab1aa3599b99cac36a2c23072e20c6a3e">  848</a></span><span class="preprocessor">#define UART_UARTMIS_RXMIS_MSB    _u(4)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a733a76176bc942421e3f0d3f44be65ff">  849</a></span><span class="preprocessor">#define UART_UARTMIS_RXMIS_LSB    _u(4)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a921137bcd199182d5e6020664dd1b205">  850</a></span><span class="preprocessor">#define UART_UARTMIS_RXMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">// Field       : UART_UARTMIS_DSRMMIS</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">// Description : nUARTDSR modem masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">//               interrupt state of the UARTDSRINTR interrupt.</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a168852f24e657bf53eab87e6c927c0ad">  855</a></span><span class="preprocessor">#define UART_UARTMIS_DSRMMIS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afebf3e1f7758e2be06e87102f52aa320">  856</a></span><span class="preprocessor">#define UART_UARTMIS_DSRMMIS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa31588a533a543ab2f862b97752adb3b">  857</a></span><span class="preprocessor">#define UART_UARTMIS_DSRMMIS_MSB    _u(3)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2bfe82cd1310e3b7f9d3b210c09de989">  858</a></span><span class="preprocessor">#define UART_UARTMIS_DSRMMIS_LSB    _u(3)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a94daaf0198b80dd348da0e0db66ced74">  859</a></span><span class="preprocessor">#define UART_UARTMIS_DSRMMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">// Field       : UART_UARTMIS_DCDMMIS</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">// Description : nUARTDCD modem masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">//               interrupt state of the UARTDCDINTR interrupt.</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a969738949858357c3f281756d8b34f8b">  864</a></span><span class="preprocessor">#define UART_UARTMIS_DCDMMIS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a54889d5ec7dfa1946a3c322794b2eabb">  865</a></span><span class="preprocessor">#define UART_UARTMIS_DCDMMIS_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a366d086b73780b2af27278e470406870">  866</a></span><span class="preprocessor">#define UART_UARTMIS_DCDMMIS_MSB    _u(2)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9654831145fb6d6ad445a9480581c310">  867</a></span><span class="preprocessor">#define UART_UARTMIS_DCDMMIS_LSB    _u(2)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a42d6bbd9e23f69390d090a3f4da99c37">  868</a></span><span class="preprocessor">#define UART_UARTMIS_DCDMMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">// Field       : UART_UARTMIS_CTSMMIS</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">// Description : nUARTCTS modem masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">//               interrupt state of the UARTCTSINTR interrupt.</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a18a755a2c6788a160d3c537995ed1942">  873</a></span><span class="preprocessor">#define UART_UARTMIS_CTSMMIS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a66b891adc3249c4216eb10a61076da23">  874</a></span><span class="preprocessor">#define UART_UARTMIS_CTSMMIS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6d63fcb93882c7458c6d74a8a6c6b986">  875</a></span><span class="preprocessor">#define UART_UARTMIS_CTSMMIS_MSB    _u(1)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1bd9bb632abb4c4057c180eb8704c026">  876</a></span><span class="preprocessor">#define UART_UARTMIS_CTSMMIS_LSB    _u(1)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a37d53944237022b7c7c9c58030338d24">  877</a></span><span class="preprocessor">#define UART_UARTMIS_CTSMMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">// Field       : UART_UARTMIS_RIMMIS</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">// Description : nUARTRI modem masked interrupt status. Returns the masked</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">//               interrupt state of the UARTRIINTR interrupt.</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae18d4408821aa63eeefc64ea36864285">  882</a></span><span class="preprocessor">#define UART_UARTMIS_RIMMIS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae5f8e9ba1d35f9f63d6fc8d08a649984">  883</a></span><span class="preprocessor">#define UART_UARTMIS_RIMMIS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a38377d852e9b926a674eb7ee67b1c2f6">  884</a></span><span class="preprocessor">#define UART_UARTMIS_RIMMIS_MSB    _u(0)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a06026a866fd1950da98f2e65960effe3">  885</a></span><span class="preprocessor">#define UART_UARTMIS_RIMMIS_LSB    _u(0)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad37b111ee58e77fc09fa03d41e82918c">  886</a></span><span class="preprocessor">#define UART_UARTMIS_RIMMIS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">// Register    : UART_UARTICR</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">// Description : Interrupt Clear Register, UARTICR</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a056a04a1866e1c081cf3d7337f7007a7">  890</a></span><span class="preprocessor">#define UART_UARTICR_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa8ff7e0b09ad6f209ef6007ff955f476">  891</a></span><span class="preprocessor">#define UART_UARTICR_BITS   _u(0x000007ff)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae9f00202cfed48beae0a309a0d02db17">  892</a></span><span class="preprocessor">#define UART_UARTICR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">// Field       : UART_UARTICR_OEIC</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">// Description : Overrun error interrupt clear. Clears the UARTOEINTR interrupt.</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af2e804975dae4e052580f696162a41e0">  896</a></span><span class="preprocessor">#define UART_UARTICR_OEIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4a6a42db49ad89e35cb79eb8a92599a1">  897</a></span><span class="preprocessor">#define UART_UARTICR_OEIC_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa7c0fd8de93ab05ff90705e4caeb4f0b">  898</a></span><span class="preprocessor">#define UART_UARTICR_OEIC_MSB    _u(10)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0a38207d2920bf83752cede0e352e3e7">  899</a></span><span class="preprocessor">#define UART_UARTICR_OEIC_LSB    _u(10)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9460e68a32cf0126d5e066d4c21948ab">  900</a></span><span class="preprocessor">#define UART_UARTICR_OEIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">// Field       : UART_UARTICR_BEIC</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">// Description : Break error interrupt clear. Clears the UARTBEINTR interrupt.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a916ce052e807dee4a1928fbfec7e10f0">  904</a></span><span class="preprocessor">#define UART_UARTICR_BEIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a336843bfbb2988f63f3dae4dd08ecc2e">  905</a></span><span class="preprocessor">#define UART_UARTICR_BEIC_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afbd47ac65701593ce508bb5e61db6ea7">  906</a></span><span class="preprocessor">#define UART_UARTICR_BEIC_MSB    _u(9)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aee27f81b5a6489e87642e105f33ddb78">  907</a></span><span class="preprocessor">#define UART_UARTICR_BEIC_LSB    _u(9)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2056f8bf188edf77d64e4a37f9eb989a">  908</a></span><span class="preprocessor">#define UART_UARTICR_BEIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">// Field       : UART_UARTICR_PEIC</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">// Description : Parity error interrupt clear. Clears the UARTPEINTR interrupt.</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a413f42962a197cf0eb5de4e952284e0e">  912</a></span><span class="preprocessor">#define UART_UARTICR_PEIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9a333178aa20c55488561e49df149697">  913</a></span><span class="preprocessor">#define UART_UARTICR_PEIC_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6db9613f2823ec48c7ff7dd2bdf8db76">  914</a></span><span class="preprocessor">#define UART_UARTICR_PEIC_MSB    _u(8)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a075591842107c40b95074a62ffd62e5f">  915</a></span><span class="preprocessor">#define UART_UARTICR_PEIC_LSB    _u(8)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9976e5fcdc0d4dab44f63df0d553a989">  916</a></span><span class="preprocessor">#define UART_UARTICR_PEIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">// Field       : UART_UARTICR_FEIC</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">// Description : Framing error interrupt clear. Clears the UARTFEINTR interrupt.</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a296803e02c7c55dd6ae24506beb40f21">  920</a></span><span class="preprocessor">#define UART_UARTICR_FEIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afeb1f796eb63365f2f58abe16b16a823">  921</a></span><span class="preprocessor">#define UART_UARTICR_FEIC_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8f0938f81f682a204493a402a76a751b">  922</a></span><span class="preprocessor">#define UART_UARTICR_FEIC_MSB    _u(7)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0d4ed088f1bd0d60a7f2cd1e12ce5c80">  923</a></span><span class="preprocessor">#define UART_UARTICR_FEIC_LSB    _u(7)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad99c2f9129ba4cc509b5e5e93fb1c2ef">  924</a></span><span class="preprocessor">#define UART_UARTICR_FEIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">// Field       : UART_UARTICR_RTIC</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">// Description : Receive timeout interrupt clear. Clears the UARTRTINTR</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">//               interrupt.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2ff135f69a67d63d0e3f20c36bb0b7d4">  929</a></span><span class="preprocessor">#define UART_UARTICR_RTIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6dfe7b40d370af688acfb4acb986ea15">  930</a></span><span class="preprocessor">#define UART_UARTICR_RTIC_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af2075030bd7adf481642327630203a24">  931</a></span><span class="preprocessor">#define UART_UARTICR_RTIC_MSB    _u(6)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1d53ccd2157b0b29bebff2a589c99476">  932</a></span><span class="preprocessor">#define UART_UARTICR_RTIC_LSB    _u(6)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4bea93c67c681dbc77a12d03dd0ad5c3">  933</a></span><span class="preprocessor">#define UART_UARTICR_RTIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">// Field       : UART_UARTICR_TXIC</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">// Description : Transmit interrupt clear. Clears the UARTTXINTR interrupt.</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2ea040eebd1cdce725f3a1f57a2429d4">  937</a></span><span class="preprocessor">#define UART_UARTICR_TXIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad4b88db986017c87618b7f22cf9cf32a">  938</a></span><span class="preprocessor">#define UART_UARTICR_TXIC_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#add283675bb836cafbe42bdfeba6f3b24">  939</a></span><span class="preprocessor">#define UART_UARTICR_TXIC_MSB    _u(5)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a96056fe104bb1a5579261f42db07c939">  940</a></span><span class="preprocessor">#define UART_UARTICR_TXIC_LSB    _u(5)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a348695bc5bcb7d935ce923271c485a4f">  941</a></span><span class="preprocessor">#define UART_UARTICR_TXIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">// Field       : UART_UARTICR_RXIC</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">// Description : Receive interrupt clear. Clears the UARTRXINTR interrupt.</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae8cf3dcad8f48c1aae5102b029862eba">  945</a></span><span class="preprocessor">#define UART_UARTICR_RXIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acf77fc158b02cbd6e08937f3f17ffc7b">  946</a></span><span class="preprocessor">#define UART_UARTICR_RXIC_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a331ecf0a353681e3071a3f1e97d4ef86">  947</a></span><span class="preprocessor">#define UART_UARTICR_RXIC_MSB    _u(4)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9861562adada7b9e750f3c30b49431fe">  948</a></span><span class="preprocessor">#define UART_UARTICR_RXIC_LSB    _u(4)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6d8293901986d201a11a84c6aebee620">  949</a></span><span class="preprocessor">#define UART_UARTICR_RXIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">// Field       : UART_UARTICR_DSRMIC</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">// Description : nUARTDSR modem interrupt clear. Clears the UARTDSRINTR</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">//               interrupt.</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a66477fa60ceed18513c2d20c1e95b687">  954</a></span><span class="preprocessor">#define UART_UARTICR_DSRMIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9030cc41e85bf3e57652425f321fbf5b">  955</a></span><span class="preprocessor">#define UART_UARTICR_DSRMIC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0e74a935b83eb45ae31cff037fcb9825">  956</a></span><span class="preprocessor">#define UART_UARTICR_DSRMIC_MSB    _u(3)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2a2596971ecbc3c7ccb1129fcd6996db">  957</a></span><span class="preprocessor">#define UART_UARTICR_DSRMIC_LSB    _u(3)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab5f700028b01cb629487482e064c850b">  958</a></span><span class="preprocessor">#define UART_UARTICR_DSRMIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">// Field       : UART_UARTICR_DCDMIC</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">// Description : nUARTDCD modem interrupt clear. Clears the UARTDCDINTR</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">//               interrupt.</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad5c51559760c256e988b3d917d84626c">  963</a></span><span class="preprocessor">#define UART_UARTICR_DCDMIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1e34247690e93cf431ce2e4508e42402">  964</a></span><span class="preprocessor">#define UART_UARTICR_DCDMIC_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a79106cec642054a26b3b8c817941c29a">  965</a></span><span class="preprocessor">#define UART_UARTICR_DCDMIC_MSB    _u(2)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0ecce3d6c1e31b0661199f291b99f65d">  966</a></span><span class="preprocessor">#define UART_UARTICR_DCDMIC_LSB    _u(2)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a258ef09ee47d80d115a59ab0cb9c20df">  967</a></span><span class="preprocessor">#define UART_UARTICR_DCDMIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">// Field       : UART_UARTICR_CTSMIC</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">// Description : nUARTCTS modem interrupt clear. Clears the UARTCTSINTR</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">//               interrupt.</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0ab0d998be6ca7bd8abc09f80b088b9a">  972</a></span><span class="preprocessor">#define UART_UARTICR_CTSMIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae9d7fea9fb372baefd744ffc44badf60">  973</a></span><span class="preprocessor">#define UART_UARTICR_CTSMIC_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2e61fa6e2499f7ab23433469881af675">  974</a></span><span class="preprocessor">#define UART_UARTICR_CTSMIC_MSB    _u(1)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2bc3ecc3a2ccb13895c9abb83c4a22ae">  975</a></span><span class="preprocessor">#define UART_UARTICR_CTSMIC_LSB    _u(1)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa80a96d6a896e2c17a5297f997522633">  976</a></span><span class="preprocessor">#define UART_UARTICR_CTSMIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">// Field       : UART_UARTICR_RIMIC</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">// Description : nUARTRI modem interrupt clear. Clears the UARTRIINTR interrupt.</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0339bb62ebc9087dee65618a173ec5ac">  980</a></span><span class="preprocessor">#define UART_UARTICR_RIMIC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6ee13882a5e264bc62ca85bd14995b36">  981</a></span><span class="preprocessor">#define UART_UARTICR_RIMIC_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4041da09ab4317a1ccb191d1ead7c348">  982</a></span><span class="preprocessor">#define UART_UARTICR_RIMIC_MSB    _u(0)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aefa007559e47dec4507144334a35c021">  983</a></span><span class="preprocessor">#define UART_UARTICR_RIMIC_LSB    _u(0)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aefad056d0f9c66ac52e42c76382d2f03">  984</a></span><span class="preprocessor">#define UART_UARTICR_RIMIC_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">// Register    : UART_UARTDMACR</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">// Description : DMA Control Register, UARTDMACR</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aad9620fc3bfd954b71ea835218d74868">  988</a></span><span class="preprocessor">#define UART_UARTDMACR_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4414604287bd38f93a21c05277bc424b">  989</a></span><span class="preprocessor">#define UART_UARTDMACR_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6b521d0d1d0abe73bcfa0e506dc2da42">  990</a></span><span class="preprocessor">#define UART_UARTDMACR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">// Field       : UART_UARTDMACR_DMAONERR</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">// Description : DMA on error. If this bit is set to 1, the DMA receive request</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">//               outputs, UARTRXDMASREQ or UARTRXDMABREQ, are disabled when the</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">//               UART error interrupt is asserted.</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a751dfd6edfed08010d49a1c889dc50a3">  996</a></span><span class="preprocessor">#define UART_UARTDMACR_DMAONERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6bb0aa4c93e45c7e282e7acb1b7ee3a1">  997</a></span><span class="preprocessor">#define UART_UARTDMACR_DMAONERR_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ade5434a66db2033a9a544a1a3f12f1c1">  998</a></span><span class="preprocessor">#define UART_UARTDMACR_DMAONERR_MSB    _u(2)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac15ba86ebac28aa3e92fff0d2e596863">  999</a></span><span class="preprocessor">#define UART_UARTDMACR_DMAONERR_LSB    _u(2)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adca791b6e2392205f74a02442c475e4f"> 1000</a></span><span class="preprocessor">#define UART_UARTDMACR_DMAONERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">// Field       : UART_UARTDMACR_TXDMAE</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">// Description : Transmit DMA enable. If this bit is set to 1, DMA for the</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">//               transmit FIFO is enabled.</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a35792771b41848333415d09ab6221283"> 1005</a></span><span class="preprocessor">#define UART_UARTDMACR_TXDMAE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a591f7715a14402e0d1d4c982ea2a9e44"> 1006</a></span><span class="preprocessor">#define UART_UARTDMACR_TXDMAE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a03a72acbd653e8eb3160a3ff4b81cbf1"> 1007</a></span><span class="preprocessor">#define UART_UARTDMACR_TXDMAE_MSB    _u(1)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2d858ed392c7791617af8209af0f3215"> 1008</a></span><span class="preprocessor">#define UART_UARTDMACR_TXDMAE_LSB    _u(1)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a999b90efef6844ff6d27239f8af7a470"> 1009</a></span><span class="preprocessor">#define UART_UARTDMACR_TXDMAE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">// Field       : UART_UARTDMACR_RXDMAE</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">// Description : Receive DMA enable. If this bit is set to 1, DMA for the</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">//               receive FIFO is enabled.</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0cee0a5de0a5af0425d80f70e7fcbcd2"> 1014</a></span><span class="preprocessor">#define UART_UARTDMACR_RXDMAE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5db3c5fcbff416cef24407413cf357a5"> 1015</a></span><span class="preprocessor">#define UART_UARTDMACR_RXDMAE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af3aeedda99da42336e95b766359e37db"> 1016</a></span><span class="preprocessor">#define UART_UARTDMACR_RXDMAE_MSB    _u(0)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac797fb9c865bbcbf60a29780b11079e5"> 1017</a></span><span class="preprocessor">#define UART_UARTDMACR_RXDMAE_LSB    _u(0)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1feb53ef063f597aadb2aba0318f94f2"> 1018</a></span><span class="preprocessor">#define UART_UARTDMACR_RXDMAE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">// Register    : UART_UARTPERIPHID0</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">// Description : UARTPeriphID0 Register</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0e2bde524877c243dfcb72dfae2039dd"> 1022</a></span><span class="preprocessor">#define UART_UARTPERIPHID0_OFFSET _u(0x00000fe0)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abb2236cce4561e1487c452cdd0fb42ac"> 1023</a></span><span class="preprocessor">#define UART_UARTPERIPHID0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7151f33aa6ee985265085375cba612a0"> 1024</a></span><span class="preprocessor">#define UART_UARTPERIPHID0_RESET  _u(0x00000011)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">// Field       : UART_UARTPERIPHID0_PARTNUMBER0</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">// Description : These bits read back as 0x11</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a268db81323e8bdfb9981e1cc682a01fc"> 1028</a></span><span class="preprocessor">#define UART_UARTPERIPHID0_PARTNUMBER0_RESET  _u(0x11)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acbe761bd6bbc6939eda730cf766effd9"> 1029</a></span><span class="preprocessor">#define UART_UARTPERIPHID0_PARTNUMBER0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac7503acae67c312a62c6001a158a1f34"> 1030</a></span><span class="preprocessor">#define UART_UARTPERIPHID0_PARTNUMBER0_MSB    _u(7)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adbdb7110cffcb0975a6167aa3e7be324"> 1031</a></span><span class="preprocessor">#define UART_UARTPERIPHID0_PARTNUMBER0_LSB    _u(0)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0b7f29dd7cbcb305ec9d4a6895c277d6"> 1032</a></span><span class="preprocessor">#define UART_UARTPERIPHID0_PARTNUMBER0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">// Register    : UART_UARTPERIPHID1</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">// Description : UARTPeriphID1 Register</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a90f3e54ade52c26c8b9dffd64023703d"> 1036</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_OFFSET _u(0x00000fe4)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad151f384e8e3e19dec7e685aeedd1a86"> 1037</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a01cbe86c8fb81d6440c7a2beda3fb205"> 1038</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_RESET  _u(0x00000010)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">// Field       : UART_UARTPERIPHID1_DESIGNER0</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">// Description : These bits read back as 0x1</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4ce9b4c3b25aebd4192e8fa5c63a479b"> 1042</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_DESIGNER0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a353a92b7cd7e9fd5763a0a7810505e1d"> 1043</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_DESIGNER0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af5282a147a040022f4ce1db50b2e1d03"> 1044</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_DESIGNER0_MSB    _u(7)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa136d3e884b43dc21c4baf5e188c70f9"> 1045</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_DESIGNER0_LSB    _u(4)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0a82da9240760c061027d73496c1cc6c"> 1046</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_DESIGNER0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">// Field       : UART_UARTPERIPHID1_PARTNUMBER1</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">// Description : These bits read back as 0x0</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff851644d3bac889c6e8458da7c89638"> 1050</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_PARTNUMBER1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a98bb4d72c09f68cf24da1d8c7bb088df"> 1051</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_PARTNUMBER1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5de12f10104af14fedd5c218755e328b"> 1052</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_PARTNUMBER1_MSB    _u(3)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a637e5b9c7e63d9cbc9e36a29598a17d4"> 1053</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_PARTNUMBER1_LSB    _u(0)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6cbadbdc6413935ce0fa7a31d2d5413b"> 1054</a></span><span class="preprocessor">#define UART_UARTPERIPHID1_PARTNUMBER1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">// Register    : UART_UARTPERIPHID2</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">// Description : UARTPeriphID2 Register</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a78dc50bd745e2a179ff95de9f8d17494"> 1058</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_OFFSET _u(0x00000fe8)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a419db8d970dd3b23eca1e8f9d0ffd531"> 1059</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa00cf3b3ad212847ed607ccde454b06e"> 1060</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_RESET  _u(0x00000034)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">// Field       : UART_UARTPERIPHID2_REVISION</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">// Description : This field depends on the revision of the UART: r1p0 0x0 r1p1</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">//               0x1 r1p3 0x2 r1p4 0x2 r1p5 0x3</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a003d756fbb7e307fa7a2ad1f21ab67d0"> 1065</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_REVISION_RESET  _u(0x3)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a67954708df9cd1366352e517f1f3c95a"> 1066</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_REVISION_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac16f6f247b9de6e973a9959a62c5aee5"> 1067</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_REVISION_MSB    _u(7)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abcd511f73d1f9cd90c4e5ac2a06d9a05"> 1068</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_REVISION_LSB    _u(4)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac60c7434158de652a21af143ae72dea6"> 1069</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment">// Field       : UART_UARTPERIPHID2_DESIGNER1</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">// Description : These bits read back as 0x4</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5d230566edc93074418d3c5dc43ab570"> 1073</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_DESIGNER1_RESET  _u(0x4)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1431af3872280163a48cd4765d0ceea1"> 1074</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_DESIGNER1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a03935486369f2f0d66a779e63ec50501"> 1075</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_DESIGNER1_MSB    _u(3)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa61cb20dae1f8ca9d5b07ba4a04d1c3f"> 1076</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_DESIGNER1_LSB    _u(0)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af717f1776c6251abd199eabee80caa27"> 1077</a></span><span class="preprocessor">#define UART_UARTPERIPHID2_DESIGNER1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">// Register    : UART_UARTPERIPHID3</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">// Description : UARTPeriphID3 Register</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aca0a9fd2f59b6fb867d2ffdaace811bc"> 1081</a></span><span class="preprocessor">#define UART_UARTPERIPHID3_OFFSET _u(0x00000fec)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a77be2ea511f2850efe0648f2095c67a6"> 1082</a></span><span class="preprocessor">#define UART_UARTPERIPHID3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac51ac1c51b77b8b05d5beb3b1fc4a3a8"> 1083</a></span><span class="preprocessor">#define UART_UARTPERIPHID3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">// Field       : UART_UARTPERIPHID3_CONFIGURATION</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">// Description : These bits read back as 0x00</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a76604594706686690dd80d9184a4be90"> 1087</a></span><span class="preprocessor">#define UART_UARTPERIPHID3_CONFIGURATION_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a41eb8b6a4f31169b9352248d882e4dd1"> 1088</a></span><span class="preprocessor">#define UART_UARTPERIPHID3_CONFIGURATION_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adcd6c23537a6b9892a4afd764035f484"> 1089</a></span><span class="preprocessor">#define UART_UARTPERIPHID3_CONFIGURATION_MSB    _u(7)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6c6fb5ec9fa48eae250edafc136514a5"> 1090</a></span><span class="preprocessor">#define UART_UARTPERIPHID3_CONFIGURATION_LSB    _u(0)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8bd3a9149ba0d10b541d3a8d02cdb274"> 1091</a></span><span class="preprocessor">#define UART_UARTPERIPHID3_CONFIGURATION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">// Register    : UART_UARTPCELLID0</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">// Description : UARTPCellID0 Register</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a235f949fbac10f772e699daa96798685"> 1095</a></span><span class="preprocessor">#define UART_UARTPCELLID0_OFFSET _u(0x00000ff0)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2df20b8e53dbadf3b2cd49bdb78160c6"> 1096</a></span><span class="preprocessor">#define UART_UARTPCELLID0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae47bab2f773cc6a2cc490f51afcdfee0"> 1097</a></span><span class="preprocessor">#define UART_UARTPCELLID0_RESET  _u(0x0000000d)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">// Field       : UART_UARTPCELLID0_UARTPCELLID0</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">// Description : These bits read back as 0x0D</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a80ebffa6a1168c9837b5e9ebbfdab099"> 1101</a></span><span class="preprocessor">#define UART_UARTPCELLID0_UARTPCELLID0_RESET  _u(0x0d)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a41250936111f91b97cb2222181a598c3"> 1102</a></span><span class="preprocessor">#define UART_UARTPCELLID0_UARTPCELLID0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa98b18d01ec94d2f110128ca6a0dc1d4"> 1103</a></span><span class="preprocessor">#define UART_UARTPCELLID0_UARTPCELLID0_MSB    _u(7)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8b00dc4bcc5a71112f3ddb6fe2f85a3a"> 1104</a></span><span class="preprocessor">#define UART_UARTPCELLID0_UARTPCELLID0_LSB    _u(0)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa3722f8be9aca1564d880e8385a841b4"> 1105</a></span><span class="preprocessor">#define UART_UARTPCELLID0_UARTPCELLID0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">// Register    : UART_UARTPCELLID1</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">// Description : UARTPCellID1 Register</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a016acdf4819ab482e49ed75f5e18e1c6"> 1109</a></span><span class="preprocessor">#define UART_UARTPCELLID1_OFFSET _u(0x00000ff4)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5f15aab6a2d03b70523803850b4e7998"> 1110</a></span><span class="preprocessor">#define UART_UARTPCELLID1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0b82049f3f3d93a5a4e48d99dd900242"> 1111</a></span><span class="preprocessor">#define UART_UARTPCELLID1_RESET  _u(0x000000f0)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">// Field       : UART_UARTPCELLID1_UARTPCELLID1</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">// Description : These bits read back as 0xF0</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa6f055a5e0282ff135528d6744cc5b20"> 1115</a></span><span class="preprocessor">#define UART_UARTPCELLID1_UARTPCELLID1_RESET  _u(0xf0)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab7d9929ee75c0403cd0f49ab8dab72d4"> 1116</a></span><span class="preprocessor">#define UART_UARTPCELLID1_UARTPCELLID1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a672c8c4cd05f55352eb3c6c7dc27259e"> 1117</a></span><span class="preprocessor">#define UART_UARTPCELLID1_UARTPCELLID1_MSB    _u(7)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7004ff9fe015744e169f28ef4c5a18a5"> 1118</a></span><span class="preprocessor">#define UART_UARTPCELLID1_UARTPCELLID1_LSB    _u(0)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af1a960f3babe2469cfdc6dd635c9b409"> 1119</a></span><span class="preprocessor">#define UART_UARTPCELLID1_UARTPCELLID1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">// Register    : UART_UARTPCELLID2</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">// Description : UARTPCellID2 Register</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6672b92bbb7f5409eaadb9cf3f885908"> 1123</a></span><span class="preprocessor">#define UART_UARTPCELLID2_OFFSET _u(0x00000ff8)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aac68f16b933cc762cf655b7c2d712f15"> 1124</a></span><span class="preprocessor">#define UART_UARTPCELLID2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3dca3675480c30977bcd925ef1fe3921"> 1125</a></span><span class="preprocessor">#define UART_UARTPCELLID2_RESET  _u(0x00000005)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">// Field       : UART_UARTPCELLID2_UARTPCELLID2</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">// Description : These bits read back as 0x05</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a44a9241ff1b91108a19ff40919ef15bd"> 1129</a></span><span class="preprocessor">#define UART_UARTPCELLID2_UARTPCELLID2_RESET  _u(0x05)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a05adf2cfbbbdefad63d872da17033ef9"> 1130</a></span><span class="preprocessor">#define UART_UARTPCELLID2_UARTPCELLID2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aceeefa4f6c7b1450bbe95fdf81e5297d"> 1131</a></span><span class="preprocessor">#define UART_UARTPCELLID2_UARTPCELLID2_MSB    _u(7)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a465b9471306b5b57c29488fe472f9f31"> 1132</a></span><span class="preprocessor">#define UART_UARTPCELLID2_UARTPCELLID2_LSB    _u(0)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff6f73f9b3615cb0203ac13e33787ec0"> 1133</a></span><span class="preprocessor">#define UART_UARTPCELLID2_UARTPCELLID2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">// Register    : UART_UARTPCELLID3</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">// Description : UARTPCellID3 Register</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a78df7ca5377f1ffa2653f24e7319aa54"> 1137</a></span><span class="preprocessor">#define UART_UARTPCELLID3_OFFSET _u(0x00000ffc)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1e62ee79745e3a627070f41dc79a4ef2"> 1138</a></span><span class="preprocessor">#define UART_UARTPCELLID3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a55b8bf001c12008f20a7079c73159478"> 1139</a></span><span class="preprocessor">#define UART_UARTPCELLID3_RESET  _u(0x000000b1)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">// Field       : UART_UARTPCELLID3_UARTPCELLID3</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">// Description : These bits read back as 0xB1</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad62df3834a87b9d4fd0fed02e5ef6376"> 1143</a></span><span class="preprocessor">#define UART_UARTPCELLID3_UARTPCELLID3_RESET  _u(0xb1)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3552c806f4747e100a5183d38cf323f0"> 1144</a></span><span class="preprocessor">#define UART_UARTPCELLID3_UARTPCELLID3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a92fcdde0bcd35109c76b0d0845edb099"> 1145</a></span><span class="preprocessor">#define UART_UARTPCELLID3_UARTPCELLID3_MSB    _u(7)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4427bf108712079b18d283df3c880651"> 1146</a></span><span class="preprocessor">#define UART_UARTPCELLID3_UARTPCELLID3_LSB    _u(0)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a31efde9d90b5fe5219618abd730533a2"> 1147</a></span><span class="preprocessor">#define UART_UARTPCELLID3_UARTPCELLID3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_UART_H</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html">uart.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
