// Seed: 457131655
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input wand id_8,
    output supply1 id_9,
    output wor id_10,
    input wire id_11,
    output supply1 id_12,
    output supply1 id_13
);
  bit id_15, id_16;
  wire id_17;
  ;
  always @(posedge -1 or -1) begin : LABEL_0
    id_16 <= id_6;
  end
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input wand id_2,
    input wand id_3,
    input uwire id_4,
    output logic id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wire id_8,
    input wire id_9,
    output tri0 id_10,
    output wor id_11
);
  wire id_13;
  always @(posedge id_13) id_5 <= 1 - 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_8,
      id_7,
      id_2,
      id_9,
      id_9,
      id_9,
      id_6,
      id_11,
      id_1,
      id_9,
      id_0,
      id_7
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = -1;
endmodule
