{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 09:45:35 2019 " "Info: Processing started: Wed Oct 16 09:45:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Controle:inst4\|ALUSrcB\[1\] register Banco_reg:Reg_Control\|Reg16\[0\] 111.97 MHz 8.931 ns Internal " "Info: Clock \"clk\" has Internal fmax of 111.97 MHz between source register \"Controle:inst4\|ALUSrcB\[1\]\" and destination register \"Banco_reg:Reg_Control\|Reg16\[0\]\" (period= 8.931 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.753 ns + Longest register register " "Info: + Longest register to register delay is 8.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUSrcB\[1\] 1 REG LCFF_X19_Y18_N1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 34; REG Node = 'Controle:inst4\|ALUSrcB\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.053 ns) 0.640 ns ALUSrcB:inst6\|Mux31~0 2 COMB LCCOMB_X20_Y19_N10 4 " "Info: 2: + IC(0.587 ns) + CELL(0.053 ns) = 0.640 ns; Loc. = LCCOMB_X20_Y19_N10; Fanout = 4; COMB Node = 'ALUSrcB:inst6\|Mux31~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.640 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux31~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 1.121 ns Ula32:ALUControl\|carry_temp\[0\]~1 3 COMB LCCOMB_X20_Y19_N2 1 " "Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 1.121 ns; Loc. = LCCOMB_X20_Y19_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[0\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { ALUSrcB:inst6|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.053 ns) 1.720 ns Ula32:ALUControl\|carry_temp\[1\]~2 4 COMB LCCOMB_X20_Y20_N30 4 " "Info: 4: + IC(0.546 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X20_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[1\]~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.599 ns" { Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 1.997 ns Ula32:ALUControl\|carry_temp\[3\]~19 5 COMB LCCOMB_X20_Y20_N10 1 " "Info: 5: + IC(0.224 ns) + CELL(0.053 ns) = 1.997 ns; Loc. = LCCOMB_X20_Y20_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.228 ns) 2.458 ns Ula32:ALUControl\|carry_temp\[3\]~3 6 COMB LCCOMB_X20_Y20_N2 4 " "Info: 6: + IC(0.233 ns) + CELL(0.228 ns) = 2.458 ns; Loc. = LCCOMB_X20_Y20_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.461 ns" { Ula32:ALUControl|carry_temp[3]~19 Ula32:ALUControl|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.154 ns) 2.844 ns Ula32:ALUControl\|carry_temp\[5\]~32 7 COMB LCCOMB_X20_Y20_N12 1 " "Info: 7: + IC(0.232 ns) + CELL(0.154 ns) = 2.844 ns; Loc. = LCCOMB_X20_Y20_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~32'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.386 ns" { Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.225 ns) 3.271 ns Ula32:ALUControl\|carry_temp\[5\]~34 8 COMB LCCOMB_X20_Y20_N28 3 " "Info: 8: + IC(0.202 ns) + CELL(0.225 ns) = 3.271 ns; Loc. = LCCOMB_X20_Y20_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~34'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:ALUControl|carry_temp[5]~32 Ula32:ALUControl|carry_temp[5]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.053 ns) 3.702 ns Ula32:ALUControl\|carry_temp\[7\]~4 9 COMB LCCOMB_X20_Y20_N16 3 " "Info: 9: + IC(0.378 ns) + CELL(0.053 ns) = 3.702 ns; Loc. = LCCOMB_X20_Y20_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~4'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.431 ns" { Ula32:ALUControl|carry_temp[5]~34 Ula32:ALUControl|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.970 ns Ula32:ALUControl\|carry_temp\[9\]~5 10 COMB LCCOMB_X20_Y20_N26 3 " "Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 3.970 ns; Loc. = LCCOMB_X20_Y20_N26; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[7]~4 Ula32:ALUControl|carry_temp[9]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.247 ns Ula32:ALUControl\|carry_temp\[11\]~6 11 COMB LCCOMB_X20_Y20_N4 3 " "Info: 11: + IC(0.224 ns) + CELL(0.053 ns) = 4.247 ns; Loc. = LCCOMB_X20_Y20_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[9]~5 Ula32:ALUControl|carry_temp[11]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.053 ns) 4.783 ns Ula32:ALUControl\|carry_temp\[13\]~7 12 COMB LCCOMB_X16_Y20_N0 3 " "Info: 12: + IC(0.483 ns) + CELL(0.053 ns) = 4.783 ns; Loc. = LCCOMB_X16_Y20_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:ALUControl|carry_temp[11]~6 Ula32:ALUControl|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.061 ns Ula32:ALUControl\|carry_temp\[15\]~8 13 COMB LCCOMB_X16_Y20_N4 3 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 5.061 ns; Loc. = LCCOMB_X16_Y20_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[13]~7 Ula32:ALUControl|carry_temp[15]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.322 ns Ula32:ALUControl\|carry_temp\[17\]~9 14 COMB LCCOMB_X16_Y20_N10 3 " "Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 5.322 ns; Loc. = LCCOMB_X16_Y20_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ALUControl|carry_temp[15]~8 Ula32:ALUControl|carry_temp[17]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.584 ns Ula32:ALUControl\|carry_temp\[19\]~10 15 COMB LCCOMB_X16_Y20_N30 4 " "Info: 15: + IC(0.209 ns) + CELL(0.053 ns) = 5.584 ns; Loc. = LCCOMB_X16_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.852 ns Ula32:ALUControl\|carry_temp\[21\]~11 16 COMB LCCOMB_X16_Y20_N16 4 " "Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 5.852 ns; Loc. = LCCOMB_X16_Y20_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|carry_temp[21]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.120 ns Ula32:ALUControl\|carry_temp\[23\]~12 17 COMB LCCOMB_X16_Y20_N20 5 " "Info: 17: + IC(0.215 ns) + CELL(0.053 ns) = 6.120 ns; Loc. = LCCOMB_X16_Y20_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[21]~11 Ula32:ALUControl|carry_temp[23]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 6.385 ns Ula32:ALUControl\|carry_temp\[25\]~13 18 COMB LCCOMB_X16_Y20_N26 5 " "Info: 18: + IC(0.212 ns) + CELL(0.053 ns) = 6.385 ns; Loc. = LCCOMB_X16_Y20_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALUControl|carry_temp[23]~12 Ula32:ALUControl|carry_temp[25]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.652 ns Ula32:ALUControl\|carry_temp\[27\]~14 19 COMB LCCOMB_X16_Y20_N14 5 " "Info: 19: + IC(0.214 ns) + CELL(0.053 ns) = 6.652 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALUControl|carry_temp[25]~13 Ula32:ALUControl|carry_temp[27]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.053 ns) 7.316 ns Ula32:ALUControl\|carry_temp\[29\]~15 20 COMB LCCOMB_X16_Y18_N4 5 " "Info: 20: + IC(0.611 ns) + CELL(0.053 ns) = 7.316 ns; Loc. = LCCOMB_X16_Y18_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.664 ns" { Ula32:ALUControl|carry_temp[27]~14 Ula32:ALUControl|carry_temp[29]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.053 ns) 7.626 ns Ula32:ALUControl\|Menor~0 21 COMB LCCOMB_X16_Y18_N18 33 " "Info: 21: + IC(0.257 ns) + CELL(0.053 ns) = 7.626 ns; Loc. = LCCOMB_X16_Y18_N18; Fanout = 33; COMB Node = 'Ula32:ALUControl\|Menor~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.310 ns" { Ula32:ALUControl|carry_temp[29]~15 Ula32:ALUControl|Menor~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.272 ns) 8.598 ns Banco_reg:Reg_Control\|Reg16\[0\]~0 22 COMB LCCOMB_X21_Y18_N14 1 " "Info: 22: + IC(0.700 ns) + CELL(0.272 ns) = 8.598 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 1; COMB Node = 'Banco_reg:Reg_Control\|Reg16\[0\]~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.972 ns" { Ula32:ALUControl|Menor~0 Banco_reg:Reg_Control|Reg16[0]~0 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.753 ns Banco_reg:Reg_Control\|Reg16\[0\] 23 REG LCFF_X21_Y18_N15 3 " "Info: 23: + IC(0.000 ns) + CELL(0.155 ns) = 8.753 ns; Loc. = LCFF_X21_Y18_N15; Fanout = 3; REG Node = 'Banco_reg:Reg_Control\|Reg16\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Banco_reg:Reg_Control|Reg16[0]~0 Banco_reg:Reg_Control|Reg16[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 24.11 % ) " "Info: Total cell delay = 2.110 ns ( 24.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.643 ns ( 75.89 % ) " "Info: Total interconnect delay = 6.643 ns ( 75.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.753 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~19 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~32 Ula32:ALUControl|carry_temp[5]~34 Ula32:ALUControl|carry_temp[7]~4 Ula32:ALUControl|carry_temp[9]~5 Ula32:ALUControl|carry_temp[11]~6 Ula32:ALUControl|carry_temp[13]~7 Ula32:ALUControl|carry_temp[15]~8 Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|carry_temp[21]~11 Ula32:ALUControl|carry_temp[23]~12 Ula32:ALUControl|carry_temp[25]~13 Ula32:ALUControl|carry_temp[27]~14 Ula32:ALUControl|carry_temp[29]~15 Ula32:ALUControl|Menor~0 Banco_reg:Reg_Control|Reg16[0]~0 Banco_reg:Reg_Control|Reg16[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.753 ns" { Controle:inst4|ALUSrcB[1] {} ALUSrcB:inst6|Mux31~0 {} Ula32:ALUControl|carry_temp[0]~1 {} Ula32:ALUControl|carry_temp[1]~2 {} Ula32:ALUControl|carry_temp[3]~19 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[5]~32 {} Ula32:ALUControl|carry_temp[5]~34 {} Ula32:ALUControl|carry_temp[7]~4 {} Ula32:ALUControl|carry_temp[9]~5 {} Ula32:ALUControl|carry_temp[11]~6 {} Ula32:ALUControl|carry_temp[13]~7 {} Ula32:ALUControl|carry_temp[15]~8 {} Ula32:ALUControl|carry_temp[17]~9 {} Ula32:ALUControl|carry_temp[19]~10 {} Ula32:ALUControl|carry_temp[21]~11 {} Ula32:ALUControl|carry_temp[23]~12 {} Ula32:ALUControl|carry_temp[25]~13 {} Ula32:ALUControl|carry_temp[27]~14 {} Ula32:ALUControl|carry_temp[29]~15 {} Ula32:ALUControl|Menor~0 {} Banco_reg:Reg_Control|Reg16[0]~0 {} Banco_reg:Reg_Control|Reg16[0] {} } { 0.000ns 0.587ns 0.253ns 0.546ns 0.224ns 0.233ns 0.232ns 0.202ns 0.378ns 0.215ns 0.224ns 0.483ns 0.225ns 0.208ns 0.209ns 0.215ns 0.215ns 0.212ns 0.214ns 0.611ns 0.257ns 0.700ns 0.000ns } { 0.000ns 0.053ns 0.228ns 0.053ns 0.053ns 0.228ns 0.154ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.630 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1422 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.618 ns) 2.630 ns Banco_reg:Reg_Control\|Reg16\[0\] 3 REG LCFF_X21_Y18_N15 3 " "Info: 3: + IC(0.825 ns) + CELL(0.618 ns) = 2.630 ns; Loc. = LCFF_X21_Y18_N15; Fanout = 3; REG Node = 'Banco_reg:Reg_Control\|Reg16\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg16[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.59 % ) " "Info: Total cell delay = 1.462 ns ( 55.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.168 ns ( 44.41 % ) " "Info: Total interconnect delay = 1.168 ns ( 44.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.630 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg16[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.630 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg16[0] {} } { 0.000ns 0.000ns 0.343ns 0.825ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.624 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1422 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.618 ns) 2.624 ns Controle:inst4\|ALUSrcB\[1\] 3 REG LCFF_X19_Y18_N1 34 " "Info: 3: + IC(0.819 ns) + CELL(0.618 ns) = 2.624 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 34; REG Node = 'Controle:inst4\|ALUSrcB\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.437 ns" { clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.72 % ) " "Info: Total cell delay = 1.462 ns ( 55.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 44.28 % ) " "Info: Total interconnect delay = 1.162 ns ( 44.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.819ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.630 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg16[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.630 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg16[0] {} } { 0.000ns 0.000ns 0.343ns 0.825ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.819ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.753 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~19 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~32 Ula32:ALUControl|carry_temp[5]~34 Ula32:ALUControl|carry_temp[7]~4 Ula32:ALUControl|carry_temp[9]~5 Ula32:ALUControl|carry_temp[11]~6 Ula32:ALUControl|carry_temp[13]~7 Ula32:ALUControl|carry_temp[15]~8 Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|carry_temp[21]~11 Ula32:ALUControl|carry_temp[23]~12 Ula32:ALUControl|carry_temp[25]~13 Ula32:ALUControl|carry_temp[27]~14 Ula32:ALUControl|carry_temp[29]~15 Ula32:ALUControl|Menor~0 Banco_reg:Reg_Control|Reg16[0]~0 Banco_reg:Reg_Control|Reg16[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.753 ns" { Controle:inst4|ALUSrcB[1] {} ALUSrcB:inst6|Mux31~0 {} Ula32:ALUControl|carry_temp[0]~1 {} Ula32:ALUControl|carry_temp[1]~2 {} Ula32:ALUControl|carry_temp[3]~19 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[5]~32 {} Ula32:ALUControl|carry_temp[5]~34 {} Ula32:ALUControl|carry_temp[7]~4 {} Ula32:ALUControl|carry_temp[9]~5 {} Ula32:ALUControl|carry_temp[11]~6 {} Ula32:ALUControl|carry_temp[13]~7 {} Ula32:ALUControl|carry_temp[15]~8 {} Ula32:ALUControl|carry_temp[17]~9 {} Ula32:ALUControl|carry_temp[19]~10 {} Ula32:ALUControl|carry_temp[21]~11 {} Ula32:ALUControl|carry_temp[23]~12 {} Ula32:ALUControl|carry_temp[25]~13 {} Ula32:ALUControl|carry_temp[27]~14 {} Ula32:ALUControl|carry_temp[29]~15 {} Ula32:ALUControl|Menor~0 {} Banco_reg:Reg_Control|Reg16[0]~0 {} Banco_reg:Reg_Control|Reg16[0] {} } { 0.000ns 0.587ns 0.253ns 0.546ns 0.224ns 0.233ns 0.232ns 0.202ns 0.378ns 0.215ns 0.224ns 0.483ns 0.225ns 0.208ns 0.209ns 0.215ns 0.215ns 0.212ns 0.214ns 0.611ns 0.257ns 0.700ns 0.000ns } { 0.000ns 0.053ns 0.228ns 0.053ns 0.053ns 0.228ns 0.154ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.155ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.630 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg16[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.630 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg16[0] {} } { 0.000ns 0.000ns 0.343ns 0.825ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.819ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[21\] Controle:inst4\|ALUSrcB\[1\] 14.975 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[21\]\" through register \"Controle:inst4\|ALUSrcB\[1\]\" is 14.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.624 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1422 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.618 ns) 2.624 ns Controle:inst4\|ALUSrcB\[1\] 3 REG LCFF_X19_Y18_N1 34 " "Info: 3: + IC(0.819 ns) + CELL(0.618 ns) = 2.624 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 34; REG Node = 'Controle:inst4\|ALUSrcB\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.437 ns" { clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.72 % ) " "Info: Total cell delay = 1.462 ns ( 55.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 44.28 % ) " "Info: Total interconnect delay = 1.162 ns ( 44.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.819ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.257 ns + Longest register pin " "Info: + Longest register to pin delay is 12.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUSrcB\[1\] 1 REG LCFF_X19_Y18_N1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 34; REG Node = 'Controle:inst4\|ALUSrcB\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.053 ns) 0.640 ns ALUSrcB:inst6\|Mux31~0 2 COMB LCCOMB_X20_Y19_N10 4 " "Info: 2: + IC(0.587 ns) + CELL(0.053 ns) = 0.640 ns; Loc. = LCCOMB_X20_Y19_N10; Fanout = 4; COMB Node = 'ALUSrcB:inst6\|Mux31~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.640 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux31~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 1.121 ns Ula32:ALUControl\|carry_temp\[0\]~1 3 COMB LCCOMB_X20_Y19_N2 1 " "Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 1.121 ns; Loc. = LCCOMB_X20_Y19_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[0\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { ALUSrcB:inst6|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.053 ns) 1.720 ns Ula32:ALUControl\|carry_temp\[1\]~2 4 COMB LCCOMB_X20_Y20_N30 4 " "Info: 4: + IC(0.546 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X20_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[1\]~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.599 ns" { Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 1.997 ns Ula32:ALUControl\|carry_temp\[3\]~19 5 COMB LCCOMB_X20_Y20_N10 1 " "Info: 5: + IC(0.224 ns) + CELL(0.053 ns) = 1.997 ns; Loc. = LCCOMB_X20_Y20_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.228 ns) 2.458 ns Ula32:ALUControl\|carry_temp\[3\]~3 6 COMB LCCOMB_X20_Y20_N2 4 " "Info: 6: + IC(0.233 ns) + CELL(0.228 ns) = 2.458 ns; Loc. = LCCOMB_X20_Y20_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.461 ns" { Ula32:ALUControl|carry_temp[3]~19 Ula32:ALUControl|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.154 ns) 2.844 ns Ula32:ALUControl\|carry_temp\[5\]~32 7 COMB LCCOMB_X20_Y20_N12 1 " "Info: 7: + IC(0.232 ns) + CELL(0.154 ns) = 2.844 ns; Loc. = LCCOMB_X20_Y20_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~32'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.386 ns" { Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.225 ns) 3.271 ns Ula32:ALUControl\|carry_temp\[5\]~34 8 COMB LCCOMB_X20_Y20_N28 3 " "Info: 8: + IC(0.202 ns) + CELL(0.225 ns) = 3.271 ns; Loc. = LCCOMB_X20_Y20_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~34'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:ALUControl|carry_temp[5]~32 Ula32:ALUControl|carry_temp[5]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.053 ns) 3.702 ns Ula32:ALUControl\|carry_temp\[7\]~4 9 COMB LCCOMB_X20_Y20_N16 3 " "Info: 9: + IC(0.378 ns) + CELL(0.053 ns) = 3.702 ns; Loc. = LCCOMB_X20_Y20_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~4'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.431 ns" { Ula32:ALUControl|carry_temp[5]~34 Ula32:ALUControl|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.970 ns Ula32:ALUControl\|carry_temp\[9\]~5 10 COMB LCCOMB_X20_Y20_N26 3 " "Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 3.970 ns; Loc. = LCCOMB_X20_Y20_N26; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[7]~4 Ula32:ALUControl|carry_temp[9]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.247 ns Ula32:ALUControl\|carry_temp\[11\]~6 11 COMB LCCOMB_X20_Y20_N4 3 " "Info: 11: + IC(0.224 ns) + CELL(0.053 ns) = 4.247 ns; Loc. = LCCOMB_X20_Y20_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[9]~5 Ula32:ALUControl|carry_temp[11]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.053 ns) 4.783 ns Ula32:ALUControl\|carry_temp\[13\]~7 12 COMB LCCOMB_X16_Y20_N0 3 " "Info: 12: + IC(0.483 ns) + CELL(0.053 ns) = 4.783 ns; Loc. = LCCOMB_X16_Y20_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:ALUControl|carry_temp[11]~6 Ula32:ALUControl|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.061 ns Ula32:ALUControl\|carry_temp\[15\]~8 13 COMB LCCOMB_X16_Y20_N4 3 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 5.061 ns; Loc. = LCCOMB_X16_Y20_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[13]~7 Ula32:ALUControl|carry_temp[15]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.322 ns Ula32:ALUControl\|carry_temp\[17\]~9 14 COMB LCCOMB_X16_Y20_N10 3 " "Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 5.322 ns; Loc. = LCCOMB_X16_Y20_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ALUControl|carry_temp[15]~8 Ula32:ALUControl|carry_temp[17]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.584 ns Ula32:ALUControl\|carry_temp\[19\]~10 15 COMB LCCOMB_X16_Y20_N30 4 " "Info: 15: + IC(0.209 ns) + CELL(0.053 ns) = 5.584 ns; Loc. = LCCOMB_X16_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.053 ns) 5.959 ns Ula32:ALUControl\|Mux10~1 16 COMB LCCOMB_X15_Y20_N2 4 " "Info: 16: + IC(0.322 ns) + CELL(0.053 ns) = 5.959 ns; Loc. = LCCOMB_X15_Y20_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl\|Mux10~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.375 ns" { Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|Mux10~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.144 ns) + CELL(2.154 ns) 12.257 ns S\[21\] 17 PIN PIN_D3 0 " "Info: 17: + IC(4.144 ns) + CELL(2.154 ns) = 12.257 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'S\[21\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.298 ns" { Ula32:ALUControl|Mux10~1 S[21] } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -360 3584 3600 -184 "S\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.572 ns ( 29.14 % ) " "Info: Total cell delay = 3.572 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.685 ns ( 70.86 % ) " "Info: Total interconnect delay = 8.685 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.257 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~19 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~32 Ula32:ALUControl|carry_temp[5]~34 Ula32:ALUControl|carry_temp[7]~4 Ula32:ALUControl|carry_temp[9]~5 Ula32:ALUControl|carry_temp[11]~6 Ula32:ALUControl|carry_temp[13]~7 Ula32:ALUControl|carry_temp[15]~8 Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|Mux10~1 S[21] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.257 ns" { Controle:inst4|ALUSrcB[1] {} ALUSrcB:inst6|Mux31~0 {} Ula32:ALUControl|carry_temp[0]~1 {} Ula32:ALUControl|carry_temp[1]~2 {} Ula32:ALUControl|carry_temp[3]~19 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[5]~32 {} Ula32:ALUControl|carry_temp[5]~34 {} Ula32:ALUControl|carry_temp[7]~4 {} Ula32:ALUControl|carry_temp[9]~5 {} Ula32:ALUControl|carry_temp[11]~6 {} Ula32:ALUControl|carry_temp[13]~7 {} Ula32:ALUControl|carry_temp[15]~8 {} Ula32:ALUControl|carry_temp[17]~9 {} Ula32:ALUControl|carry_temp[19]~10 {} Ula32:ALUControl|Mux10~1 {} S[21] {} } { 0.000ns 0.587ns 0.253ns 0.546ns 0.224ns 0.233ns 0.232ns 0.202ns 0.378ns 0.215ns 0.224ns 0.483ns 0.225ns 0.208ns 0.209ns 0.322ns 4.144ns } { 0.000ns 0.053ns 0.228ns 0.053ns 0.053ns 0.228ns 0.154ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.819ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.257 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux31~0 Ula32:ALUControl|carry_temp[0]~1 Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~19 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~32 Ula32:ALUControl|carry_temp[5]~34 Ula32:ALUControl|carry_temp[7]~4 Ula32:ALUControl|carry_temp[9]~5 Ula32:ALUControl|carry_temp[11]~6 Ula32:ALUControl|carry_temp[13]~7 Ula32:ALUControl|carry_temp[15]~8 Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|Mux10~1 S[21] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.257 ns" { Controle:inst4|ALUSrcB[1] {} ALUSrcB:inst6|Mux31~0 {} Ula32:ALUControl|carry_temp[0]~1 {} Ula32:ALUControl|carry_temp[1]~2 {} Ula32:ALUControl|carry_temp[3]~19 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[5]~32 {} Ula32:ALUControl|carry_temp[5]~34 {} Ula32:ALUControl|carry_temp[7]~4 {} Ula32:ALUControl|carry_temp[9]~5 {} Ula32:ALUControl|carry_temp[11]~6 {} Ula32:ALUControl|carry_temp[13]~7 {} Ula32:ALUControl|carry_temp[15]~8 {} Ula32:ALUControl|carry_temp[17]~9 {} Ula32:ALUControl|carry_temp[19]~10 {} Ula32:ALUControl|Mux10~1 {} S[21] {} } { 0.000ns 0.587ns 0.253ns 0.546ns 0.224ns 0.233ns 0.232ns 0.202ns 0.378ns 0.215ns 0.224ns 0.483ns 0.225ns 0.208ns 0.209ns 0.322ns 4.144ns } { 0.000ns 0.053ns 0.228ns 0.053ns 0.053ns 0.228ns 0.154ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4395 " "Info: Peak virtual memory: 4395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 09:45:36 2019 " "Info: Processing ended: Wed Oct 16 09:45:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
