strict digraph "" {
	INPUT_CONT_EQL -> OR2X2_22;
	OUTPUT_ENABLE_COUNT_REG;
	INPUT_EQL -> AND2X2_19;
	INPUT_EQL -> AND2X2_7;
	INPUT_EQL -> AND2X2_8;
	INPUT_EQL -> INVX1_4;
	INPUT_EQL -> OR2X2_21;
	INPUT_clock -> DFFPOSX1_1;
	INPUT_clock -> DFFPOSX1_2;
	INPUT_clock -> DFFPOSX1_3;
	INPUT_clock -> DFFPOSX1_4;
	INPUT_clock -> DFFPOSX1_5;
	INPUT_clock -> DFFPOSX1_6;
	INPUT_clock -> DFFPOSX1_7;
	INPUT_clock -> DFFPOSX1_8;
	INPUT_nRESET_G -> AND2X2_11;
	INPUT_nRESET_G -> AND2X2_14;
	INPUT_nRESET_G -> AND2X2_19;
	INPUT_nRESET_G -> AND2X2_21;
	INPUT_nRESET_G -> INVX1_3;
	AND2X2_1 -> OR2X2_6;
	AND2X2_10 -> AND2X2_20;
	AND2X2_10 -> INVX1_10;
	AND2X2_11 -> AND2X2_12;
	AND2X2_12 -> AND2X2_13;
	AND2X2_13 -> INVX1_11;
	AND2X2_14 -> AND2X2_16;
	AND2X2_15 -> AND2X2_16;
	AND2X2_16 -> INVX1_13;
	AND2X2_17 -> OR2X2_18;
	AND2X2_18 -> OR2X2_20;
	AND2X2_19 -> INVX1_14;
	AND2X2_2 -> OR2X2_5;
	AND2X2_2 -> OR2X2_7;
	AND2X2_20 -> OR2X2_22;
	AND2X2_21 -> AND2X2_22;
	AND2X2_22 -> INVX1_15;
	AND2X2_3 -> AND2X2_4;
	AND2X2_3 -> AND2X2_6;
	AND2X2_3 -> OR2X2_16;
	AND2X2_4 -> OR2X2_9;
	AND2X2_5 -> AND2X2_6;
	AND2X2_6 -> OR2X2_12;
	AND2X2_6 -> OR2X2_19;
	AND2X2_7 -> AND2X2_17;
	AND2X2_7 -> AND2X2_9;
	AND2X2_7 -> OR2X2_11;
	AND2X2_8 -> OR2X2_14;
	AND2X2_9 -> INVX1_12;
	AND2X2_9 -> OR2X2_16;
	DFFPOSX1_1 -> OUTPUT_USCITE_REG_2_;
	DFFPOSX1_2 -> OUTPUT_CC_MUX_REG_2_;
	DFFPOSX1_3 -> OUTPUT_CC_MUX_REG_1_;
	DFFPOSX1_4 -> OUTPUT_ACKOUT_REG;
	DFFPOSX1_5 -> OUTPUT_USCITE_REG_1_;
	DFFPOSX1_6 -> AND2X2_10;
	DFFPOSX1_6 -> AND2X2_17;
	DFFPOSX1_6 -> AND2X2_5;
	DFFPOSX1_6 -> INVX1_5;
	DFFPOSX1_6 -> OR2X2_1;
	DFFPOSX1_6 -> OR2X2_8;
	DFFPOSX1_7 -> AND2X2_20;
	DFFPOSX1_7 -> AND2X2_7;
	DFFPOSX1_7 -> INVX1_2;
	DFFPOSX1_7 -> OR2X2_17;
	DFFPOSX1_7 -> OR2X2_2;
	DFFPOSX1_7 -> OR2X2_4;
	DFFPOSX1_8 -> AND2X2_10;
	DFFPOSX1_8 -> INVX1_7;
	DFFPOSX1_8 -> OR2X2_1;
	DFFPOSX1_8 -> OR2X2_3;
	DFFPOSX1_8 -> OR2X2_4;
	INVX1_1 -> OR2X2_2;
	INVX1_10 -> AND2X2_12;
	INVX1_11 -> DFFPOSX1_3;
	INVX1_12 -> AND2X2_15;
	INVX1_13 -> DFFPOSX1_2;
	INVX1_14 -> OR2X2_20;
	INVX1_15 -> DFFPOSX1_4;
	INVX1_2 -> AND2X2_3;
	INVX1_2 -> OR2X2_13;
	INVX1_2 -> OR2X2_3;
	INVX1_3 -> OR2X2_11;
	INVX1_3 -> OR2X2_18;
	INVX1_3 -> OR2X2_5;
	INVX1_3 -> OR2X2_9;
	INVX1_4 -> AND2X2_2;
	INVX1_4 -> AND2X2_3;
	INVX1_5 -> OR2X2_7;
	INVX1_6 -> OR2X2_10;
	INVX1_7 -> AND2X2_5;
	INVX1_7 -> AND2X2_9;
	INVX1_7 -> OR2X2_8;
	INVX1_8 -> AND2X2_4;
	INVX1_8 -> AND2X2_8;
	INVX1_9 -> OR2X2_14;
	OR2X2_1 -> AND2X2_11;
	OR2X2_1 -> INVX1_1;
	OR2X2_1 -> OR2X2_13;
	OR2X2_10 -> DFFPOSX1_6;
	OR2X2_11 -> OR2X2_12;
	OR2X2_12 -> OR2X2_15;
	OR2X2_13 -> AND2X2_18;
	OR2X2_13 -> INVX1_9;
	OR2X2_13 -> OR2X2_21;
	OR2X2_14 -> OR2X2_15;
	OR2X2_15 -> DFFPOSX1_7;
	OR2X2_16 -> AND2X2_13;
	OR2X2_17 -> AND2X2_15;
	OR2X2_18 -> OR2X2_19;
	OR2X2_19 -> DFFPOSX1_1;
	OR2X2_2 -> AND2X2_1;
	OR2X2_2 -> AND2X2_18;
	OR2X2_20 -> DFFPOSX1_5;
	OR2X2_21 -> AND2X2_22;
	OR2X2_22 -> AND2X2_21;
	OR2X2_3 -> AND2X2_1;
	OR2X2_4 -> AND2X2_2;
	OR2X2_5 -> OR2X2_6;
	OR2X2_6 -> DFFPOSX1_8;
	OR2X2_7 -> AND2X2_14;
	OR2X2_7 -> INVX1_6;
	OR2X2_8 -> INVX1_8;
	OR2X2_8 -> OR2X2_17;
	OR2X2_9 -> OR2X2_10;
}
