// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/01/2019 16:56:46"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	r,
	clk,
	address_b,
	data_b,
	wren_b,
	q_b,
	C,
	Z,
	t_op_out,
	t_op_ld,
	t_op1_out,
	t_op1_ld,
	t_op2_out,
	t_op2_ld);
input 	r;
input 	clk;
input 	[7:0] address_b;
input 	[7:0] data_b;
input 	wren_b;
output 	[7:0] q_b;
output 	C;
output 	Z;
output 	[7:0] t_op_out;
output 	t_op_ld;
output 	[7:0] t_op1_out;
output 	t_op1_ld;
output 	[7:0] t_op2_out;
output 	t_op2_ld;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \~GND~combout ;
wire [7:0] \ram1|altsyncram_component|auto_generated|q_b ;
wire [7:0] \ram1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \data_b~combout ;
wire [7:0] \address_b~combout ;

wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \ram1|altsyncram_component|auto_generated|q_a [0] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_b [0] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_a [1] = \ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_b [1] = \ram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_a [2] = \ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_b [2] = \ram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_a [3] = \ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_b [3] = \ram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_a [4] = \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_b [4] = \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_a [5] = \ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_b [5] = \ram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_a [6] = \ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_b [6] = \ram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_a [7] = \ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram1|altsyncram_component|auto_generated|q_b [7] = \ram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \data_b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[0]));
// synopsys translate_off
defparam \data_b[0]~I .input_async_reset = "none";
defparam \data_b[0]~I .input_power_up = "low";
defparam \data_b[0]~I .input_register_mode = "none";
defparam \data_b[0]~I .input_sync_reset = "none";
defparam \data_b[0]~I .oe_async_reset = "none";
defparam \data_b[0]~I .oe_power_up = "low";
defparam \data_b[0]~I .oe_register_mode = "none";
defparam \data_b[0]~I .oe_sync_reset = "none";
defparam \data_b[0]~I .operation_mode = "input";
defparam \data_b[0]~I .output_async_reset = "none";
defparam \data_b[0]~I .output_power_up = "low";
defparam \data_b[0]~I .output_register_mode = "none";
defparam \data_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address_b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[0]));
// synopsys translate_off
defparam \address_b[0]~I .input_async_reset = "none";
defparam \address_b[0]~I .input_power_up = "low";
defparam \address_b[0]~I .input_register_mode = "none";
defparam \address_b[0]~I .input_sync_reset = "none";
defparam \address_b[0]~I .oe_async_reset = "none";
defparam \address_b[0]~I .oe_power_up = "low";
defparam \address_b[0]~I .oe_register_mode = "none";
defparam \address_b[0]~I .oe_sync_reset = "none";
defparam \address_b[0]~I .operation_mode = "input";
defparam \address_b[0]~I .output_async_reset = "none";
defparam \address_b[0]~I .output_power_up = "low";
defparam \address_b[0]~I .output_register_mode = "none";
defparam \address_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address_b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[1]));
// synopsys translate_off
defparam \address_b[1]~I .input_async_reset = "none";
defparam \address_b[1]~I .input_power_up = "low";
defparam \address_b[1]~I .input_register_mode = "none";
defparam \address_b[1]~I .input_sync_reset = "none";
defparam \address_b[1]~I .oe_async_reset = "none";
defparam \address_b[1]~I .oe_power_up = "low";
defparam \address_b[1]~I .oe_register_mode = "none";
defparam \address_b[1]~I .oe_sync_reset = "none";
defparam \address_b[1]~I .operation_mode = "input";
defparam \address_b[1]~I .output_async_reset = "none";
defparam \address_b[1]~I .output_power_up = "low";
defparam \address_b[1]~I .output_register_mode = "none";
defparam \address_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address_b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[2]));
// synopsys translate_off
defparam \address_b[2]~I .input_async_reset = "none";
defparam \address_b[2]~I .input_power_up = "low";
defparam \address_b[2]~I .input_register_mode = "none";
defparam \address_b[2]~I .input_sync_reset = "none";
defparam \address_b[2]~I .oe_async_reset = "none";
defparam \address_b[2]~I .oe_power_up = "low";
defparam \address_b[2]~I .oe_register_mode = "none";
defparam \address_b[2]~I .oe_sync_reset = "none";
defparam \address_b[2]~I .operation_mode = "input";
defparam \address_b[2]~I .output_async_reset = "none";
defparam \address_b[2]~I .output_power_up = "low";
defparam \address_b[2]~I .output_register_mode = "none";
defparam \address_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address_b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[3]));
// synopsys translate_off
defparam \address_b[3]~I .input_async_reset = "none";
defparam \address_b[3]~I .input_power_up = "low";
defparam \address_b[3]~I .input_register_mode = "none";
defparam \address_b[3]~I .input_sync_reset = "none";
defparam \address_b[3]~I .oe_async_reset = "none";
defparam \address_b[3]~I .oe_power_up = "low";
defparam \address_b[3]~I .oe_register_mode = "none";
defparam \address_b[3]~I .oe_sync_reset = "none";
defparam \address_b[3]~I .operation_mode = "input";
defparam \address_b[3]~I .output_async_reset = "none";
defparam \address_b[3]~I .output_power_up = "low";
defparam \address_b[3]~I .output_register_mode = "none";
defparam \address_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address_b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[4]));
// synopsys translate_off
defparam \address_b[4]~I .input_async_reset = "none";
defparam \address_b[4]~I .input_power_up = "low";
defparam \address_b[4]~I .input_register_mode = "none";
defparam \address_b[4]~I .input_sync_reset = "none";
defparam \address_b[4]~I .oe_async_reset = "none";
defparam \address_b[4]~I .oe_power_up = "low";
defparam \address_b[4]~I .oe_register_mode = "none";
defparam \address_b[4]~I .oe_sync_reset = "none";
defparam \address_b[4]~I .operation_mode = "input";
defparam \address_b[4]~I .output_async_reset = "none";
defparam \address_b[4]~I .output_power_up = "low";
defparam \address_b[4]~I .output_register_mode = "none";
defparam \address_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address_b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[5]));
// synopsys translate_off
defparam \address_b[5]~I .input_async_reset = "none";
defparam \address_b[5]~I .input_power_up = "low";
defparam \address_b[5]~I .input_register_mode = "none";
defparam \address_b[5]~I .input_sync_reset = "none";
defparam \address_b[5]~I .oe_async_reset = "none";
defparam \address_b[5]~I .oe_power_up = "low";
defparam \address_b[5]~I .oe_register_mode = "none";
defparam \address_b[5]~I .oe_sync_reset = "none";
defparam \address_b[5]~I .operation_mode = "input";
defparam \address_b[5]~I .output_async_reset = "none";
defparam \address_b[5]~I .output_power_up = "low";
defparam \address_b[5]~I .output_register_mode = "none";
defparam \address_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address_b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[6]));
// synopsys translate_off
defparam \address_b[6]~I .input_async_reset = "none";
defparam \address_b[6]~I .input_power_up = "low";
defparam \address_b[6]~I .input_register_mode = "none";
defparam \address_b[6]~I .input_sync_reset = "none";
defparam \address_b[6]~I .oe_async_reset = "none";
defparam \address_b[6]~I .oe_power_up = "low";
defparam \address_b[6]~I .oe_register_mode = "none";
defparam \address_b[6]~I .oe_sync_reset = "none";
defparam \address_b[6]~I .operation_mode = "input";
defparam \address_b[6]~I .output_async_reset = "none";
defparam \address_b[6]~I .output_power_up = "low";
defparam \address_b[6]~I .output_register_mode = "none";
defparam \address_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \address_b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[7]));
// synopsys translate_off
defparam \address_b[7]~I .input_async_reset = "none";
defparam \address_b[7]~I .input_power_up = "low";
defparam \address_b[7]~I .input_register_mode = "none";
defparam \address_b[7]~I .input_sync_reset = "none";
defparam \address_b[7]~I .oe_async_reset = "none";
defparam \address_b[7]~I .oe_power_up = "low";
defparam \address_b[7]~I .oe_register_mode = "none";
defparam \address_b[7]~I .oe_sync_reset = "none";
defparam \address_b[7]~I .operation_mode = "input";
defparam \address_b[7]~I .output_async_reset = "none";
defparam \address_b[7]~I .output_power_up = "low";
defparam \address_b[7]~I .output_register_mode = "none";
defparam \address_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [0]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h5555555555555555555555555555555555555555555555555555555555555555;
// synopsys translate_on

cycloneii_io \data_b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[1]));
// synopsys translate_off
defparam \data_b[1]~I .input_async_reset = "none";
defparam \data_b[1]~I .input_power_up = "low";
defparam \data_b[1]~I .input_register_mode = "none";
defparam \data_b[1]~I .input_sync_reset = "none";
defparam \data_b[1]~I .oe_async_reset = "none";
defparam \data_b[1]~I .oe_power_up = "low";
defparam \data_b[1]~I .oe_register_mode = "none";
defparam \data_b[1]~I .oe_sync_reset = "none";
defparam \data_b[1]~I .operation_mode = "input";
defparam \data_b[1]~I .output_async_reset = "none";
defparam \data_b[1]~I .output_power_up = "low";
defparam \data_b[1]~I .output_register_mode = "none";
defparam \data_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [1]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h6666666666666666666666666666666666666666666666666666666666666666;
// synopsys translate_on

cycloneii_io \data_b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[2]));
// synopsys translate_off
defparam \data_b[2]~I .input_async_reset = "none";
defparam \data_b[2]~I .input_power_up = "low";
defparam \data_b[2]~I .input_register_mode = "none";
defparam \data_b[2]~I .input_sync_reset = "none";
defparam \data_b[2]~I .oe_async_reset = "none";
defparam \data_b[2]~I .oe_power_up = "low";
defparam \data_b[2]~I .oe_register_mode = "none";
defparam \data_b[2]~I .oe_sync_reset = "none";
defparam \data_b[2]~I .operation_mode = "input";
defparam \data_b[2]~I .output_async_reset = "none";
defparam \data_b[2]~I .output_power_up = "low";
defparam \data_b[2]~I .output_register_mode = "none";
defparam \data_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [2]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h7878787878787878787878787878787878787878787878787878787878787878;
// synopsys translate_on

cycloneii_io \data_b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[3]));
// synopsys translate_off
defparam \data_b[3]~I .input_async_reset = "none";
defparam \data_b[3]~I .input_power_up = "low";
defparam \data_b[3]~I .input_register_mode = "none";
defparam \data_b[3]~I .input_sync_reset = "none";
defparam \data_b[3]~I .oe_async_reset = "none";
defparam \data_b[3]~I .oe_power_up = "low";
defparam \data_b[3]~I .oe_register_mode = "none";
defparam \data_b[3]~I .oe_sync_reset = "none";
defparam \data_b[3]~I .operation_mode = "input";
defparam \data_b[3]~I .output_async_reset = "none";
defparam \data_b[3]~I .output_power_up = "low";
defparam \data_b[3]~I .output_register_mode = "none";
defparam \data_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [3]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h7F807F807F807F807F807F807F807F807F807F807F807F807F807F807F807F80;
// synopsys translate_on

cycloneii_io \data_b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[4]));
// synopsys translate_off
defparam \data_b[4]~I .input_async_reset = "none";
defparam \data_b[4]~I .input_power_up = "low";
defparam \data_b[4]~I .input_register_mode = "none";
defparam \data_b[4]~I .input_sync_reset = "none";
defparam \data_b[4]~I .oe_async_reset = "none";
defparam \data_b[4]~I .oe_power_up = "low";
defparam \data_b[4]~I .oe_register_mode = "none";
defparam \data_b[4]~I .oe_sync_reset = "none";
defparam \data_b[4]~I .operation_mode = "input";
defparam \data_b[4]~I .output_async_reset = "none";
defparam \data_b[4]~I .output_power_up = "low";
defparam \data_b[4]~I .output_register_mode = "none";
defparam \data_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [4]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h7FFF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF8000;
// synopsys translate_on

cycloneii_io \data_b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[5]));
// synopsys translate_off
defparam \data_b[5]~I .input_async_reset = "none";
defparam \data_b[5]~I .input_power_up = "low";
defparam \data_b[5]~I .input_register_mode = "none";
defparam \data_b[5]~I .input_sync_reset = "none";
defparam \data_b[5]~I .oe_async_reset = "none";
defparam \data_b[5]~I .oe_power_up = "low";
defparam \data_b[5]~I .oe_register_mode = "none";
defparam \data_b[5]~I .oe_sync_reset = "none";
defparam \data_b[5]~I .operation_mode = "input";
defparam \data_b[5]~I .output_async_reset = "none";
defparam \data_b[5]~I .output_power_up = "low";
defparam \data_b[5]~I .output_register_mode = "none";
defparam \data_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [5]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h7FFFFFFF800000007FFFFFFF800000007FFFFFFF800000007FFFFFFF80000000;
// synopsys translate_on

cycloneii_io \data_b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[6]));
// synopsys translate_off
defparam \data_b[6]~I .input_async_reset = "none";
defparam \data_b[6]~I .input_power_up = "low";
defparam \data_b[6]~I .input_register_mode = "none";
defparam \data_b[6]~I .input_sync_reset = "none";
defparam \data_b[6]~I .oe_async_reset = "none";
defparam \data_b[6]~I .oe_power_up = "low";
defparam \data_b[6]~I .oe_register_mode = "none";
defparam \data_b[6]~I .oe_sync_reset = "none";
defparam \data_b[6]~I .operation_mode = "input";
defparam \data_b[6]~I .output_async_reset = "none";
defparam \data_b[6]~I .output_power_up = "low";
defparam \data_b[6]~I .output_register_mode = "none";
defparam \data_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [6]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'h7FFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFF8000000000000000;
// synopsys translate_on

cycloneii_io \data_b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[7]));
// synopsys translate_off
defparam \data_b[7]~I .input_async_reset = "none";
defparam \data_b[7]~I .input_power_up = "low";
defparam \data_b[7]~I .input_register_mode = "none";
defparam \data_b[7]~I .input_sync_reset = "none";
defparam \data_b[7]~I .oe_async_reset = "none";
defparam \data_b[7]~I .oe_power_up = "low";
defparam \data_b[7]~I .oe_register_mode = "none";
defparam \data_b[7]~I .oe_sync_reset = "none";
defparam \data_b[7]~I .operation_mode = "input";
defparam \data_b[7]~I .output_async_reset = "none";
defparam \data_b[7]~I .output_power_up = "low";
defparam \data_b[7]~I .output_register_mode = "none";
defparam \data_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [7]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000;
// synopsys translate_on

cycloneii_io \wren_b~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wren_b));
// synopsys translate_off
defparam \wren_b~I .input_async_reset = "none";
defparam \wren_b~I .input_power_up = "low";
defparam \wren_b~I .input_register_mode = "none";
defparam \wren_b~I .input_sync_reset = "none";
defparam \wren_b~I .oe_async_reset = "none";
defparam \wren_b~I .oe_power_up = "low";
defparam \wren_b~I .oe_register_mode = "none";
defparam \wren_b~I .oe_sync_reset = "none";
defparam \wren_b~I .operation_mode = "input";
defparam \wren_b~I .output_async_reset = "none";
defparam \wren_b~I .output_power_up = "low";
defparam \wren_b~I .output_register_mode = "none";
defparam \wren_b~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \q_b[0]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[0]));
// synopsys translate_off
defparam \q_b[0]~I .input_async_reset = "none";
defparam \q_b[0]~I .input_power_up = "low";
defparam \q_b[0]~I .input_register_mode = "none";
defparam \q_b[0]~I .input_sync_reset = "none";
defparam \q_b[0]~I .oe_async_reset = "none";
defparam \q_b[0]~I .oe_power_up = "low";
defparam \q_b[0]~I .oe_register_mode = "none";
defparam \q_b[0]~I .oe_sync_reset = "none";
defparam \q_b[0]~I .operation_mode = "output";
defparam \q_b[0]~I .output_async_reset = "none";
defparam \q_b[0]~I .output_power_up = "low";
defparam \q_b[0]~I .output_register_mode = "none";
defparam \q_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \q_b[1]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[1]));
// synopsys translate_off
defparam \q_b[1]~I .input_async_reset = "none";
defparam \q_b[1]~I .input_power_up = "low";
defparam \q_b[1]~I .input_register_mode = "none";
defparam \q_b[1]~I .input_sync_reset = "none";
defparam \q_b[1]~I .oe_async_reset = "none";
defparam \q_b[1]~I .oe_power_up = "low";
defparam \q_b[1]~I .oe_register_mode = "none";
defparam \q_b[1]~I .oe_sync_reset = "none";
defparam \q_b[1]~I .operation_mode = "output";
defparam \q_b[1]~I .output_async_reset = "none";
defparam \q_b[1]~I .output_power_up = "low";
defparam \q_b[1]~I .output_register_mode = "none";
defparam \q_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \q_b[2]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[2]));
// synopsys translate_off
defparam \q_b[2]~I .input_async_reset = "none";
defparam \q_b[2]~I .input_power_up = "low";
defparam \q_b[2]~I .input_register_mode = "none";
defparam \q_b[2]~I .input_sync_reset = "none";
defparam \q_b[2]~I .oe_async_reset = "none";
defparam \q_b[2]~I .oe_power_up = "low";
defparam \q_b[2]~I .oe_register_mode = "none";
defparam \q_b[2]~I .oe_sync_reset = "none";
defparam \q_b[2]~I .operation_mode = "output";
defparam \q_b[2]~I .output_async_reset = "none";
defparam \q_b[2]~I .output_power_up = "low";
defparam \q_b[2]~I .output_register_mode = "none";
defparam \q_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \q_b[3]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[3]));
// synopsys translate_off
defparam \q_b[3]~I .input_async_reset = "none";
defparam \q_b[3]~I .input_power_up = "low";
defparam \q_b[3]~I .input_register_mode = "none";
defparam \q_b[3]~I .input_sync_reset = "none";
defparam \q_b[3]~I .oe_async_reset = "none";
defparam \q_b[3]~I .oe_power_up = "low";
defparam \q_b[3]~I .oe_register_mode = "none";
defparam \q_b[3]~I .oe_sync_reset = "none";
defparam \q_b[3]~I .operation_mode = "output";
defparam \q_b[3]~I .output_async_reset = "none";
defparam \q_b[3]~I .output_power_up = "low";
defparam \q_b[3]~I .output_register_mode = "none";
defparam \q_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \q_b[4]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[4]));
// synopsys translate_off
defparam \q_b[4]~I .input_async_reset = "none";
defparam \q_b[4]~I .input_power_up = "low";
defparam \q_b[4]~I .input_register_mode = "none";
defparam \q_b[4]~I .input_sync_reset = "none";
defparam \q_b[4]~I .oe_async_reset = "none";
defparam \q_b[4]~I .oe_power_up = "low";
defparam \q_b[4]~I .oe_register_mode = "none";
defparam \q_b[4]~I .oe_sync_reset = "none";
defparam \q_b[4]~I .operation_mode = "output";
defparam \q_b[4]~I .output_async_reset = "none";
defparam \q_b[4]~I .output_power_up = "low";
defparam \q_b[4]~I .output_register_mode = "none";
defparam \q_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \q_b[5]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[5]));
// synopsys translate_off
defparam \q_b[5]~I .input_async_reset = "none";
defparam \q_b[5]~I .input_power_up = "low";
defparam \q_b[5]~I .input_register_mode = "none";
defparam \q_b[5]~I .input_sync_reset = "none";
defparam \q_b[5]~I .oe_async_reset = "none";
defparam \q_b[5]~I .oe_power_up = "low";
defparam \q_b[5]~I .oe_register_mode = "none";
defparam \q_b[5]~I .oe_sync_reset = "none";
defparam \q_b[5]~I .operation_mode = "output";
defparam \q_b[5]~I .output_async_reset = "none";
defparam \q_b[5]~I .output_power_up = "low";
defparam \q_b[5]~I .output_register_mode = "none";
defparam \q_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \q_b[6]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[6]));
// synopsys translate_off
defparam \q_b[6]~I .input_async_reset = "none";
defparam \q_b[6]~I .input_power_up = "low";
defparam \q_b[6]~I .input_register_mode = "none";
defparam \q_b[6]~I .input_sync_reset = "none";
defparam \q_b[6]~I .oe_async_reset = "none";
defparam \q_b[6]~I .oe_power_up = "low";
defparam \q_b[6]~I .oe_register_mode = "none";
defparam \q_b[6]~I .oe_sync_reset = "none";
defparam \q_b[6]~I .operation_mode = "output";
defparam \q_b[6]~I .output_async_reset = "none";
defparam \q_b[6]~I .output_power_up = "low";
defparam \q_b[6]~I .output_register_mode = "none";
defparam \q_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \q_b[7]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[7]));
// synopsys translate_off
defparam \q_b[7]~I .input_async_reset = "none";
defparam \q_b[7]~I .input_power_up = "low";
defparam \q_b[7]~I .input_register_mode = "none";
defparam \q_b[7]~I .input_sync_reset = "none";
defparam \q_b[7]~I .oe_async_reset = "none";
defparam \q_b[7]~I .oe_power_up = "low";
defparam \q_b[7]~I .oe_register_mode = "none";
defparam \q_b[7]~I .oe_sync_reset = "none";
defparam \q_b[7]~I .operation_mode = "output";
defparam \q_b[7]~I .output_async_reset = "none";
defparam \q_b[7]~I .output_power_up = "low";
defparam \q_b[7]~I .output_register_mode = "none";
defparam \q_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C));
// synopsys translate_off
defparam \C~I .input_async_reset = "none";
defparam \C~I .input_power_up = "low";
defparam \C~I .input_register_mode = "none";
defparam \C~I .input_sync_reset = "none";
defparam \C~I .oe_async_reset = "none";
defparam \C~I .oe_power_up = "low";
defparam \C~I .oe_register_mode = "none";
defparam \C~I .oe_sync_reset = "none";
defparam \C~I .operation_mode = "output";
defparam \C~I .output_async_reset = "none";
defparam \C~I .output_power_up = "low";
defparam \C~I .output_register_mode = "none";
defparam \C~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Z~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_out[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[0]));
// synopsys translate_off
defparam \t_op_out[0]~I .input_async_reset = "none";
defparam \t_op_out[0]~I .input_power_up = "low";
defparam \t_op_out[0]~I .input_register_mode = "none";
defparam \t_op_out[0]~I .input_sync_reset = "none";
defparam \t_op_out[0]~I .oe_async_reset = "none";
defparam \t_op_out[0]~I .oe_power_up = "low";
defparam \t_op_out[0]~I .oe_register_mode = "none";
defparam \t_op_out[0]~I .oe_sync_reset = "none";
defparam \t_op_out[0]~I .operation_mode = "output";
defparam \t_op_out[0]~I .output_async_reset = "none";
defparam \t_op_out[0]~I .output_power_up = "low";
defparam \t_op_out[0]~I .output_register_mode = "none";
defparam \t_op_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_out[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[1]));
// synopsys translate_off
defparam \t_op_out[1]~I .input_async_reset = "none";
defparam \t_op_out[1]~I .input_power_up = "low";
defparam \t_op_out[1]~I .input_register_mode = "none";
defparam \t_op_out[1]~I .input_sync_reset = "none";
defparam \t_op_out[1]~I .oe_async_reset = "none";
defparam \t_op_out[1]~I .oe_power_up = "low";
defparam \t_op_out[1]~I .oe_register_mode = "none";
defparam \t_op_out[1]~I .oe_sync_reset = "none";
defparam \t_op_out[1]~I .operation_mode = "output";
defparam \t_op_out[1]~I .output_async_reset = "none";
defparam \t_op_out[1]~I .output_power_up = "low";
defparam \t_op_out[1]~I .output_register_mode = "none";
defparam \t_op_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_out[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[2]));
// synopsys translate_off
defparam \t_op_out[2]~I .input_async_reset = "none";
defparam \t_op_out[2]~I .input_power_up = "low";
defparam \t_op_out[2]~I .input_register_mode = "none";
defparam \t_op_out[2]~I .input_sync_reset = "none";
defparam \t_op_out[2]~I .oe_async_reset = "none";
defparam \t_op_out[2]~I .oe_power_up = "low";
defparam \t_op_out[2]~I .oe_register_mode = "none";
defparam \t_op_out[2]~I .oe_sync_reset = "none";
defparam \t_op_out[2]~I .operation_mode = "output";
defparam \t_op_out[2]~I .output_async_reset = "none";
defparam \t_op_out[2]~I .output_power_up = "low";
defparam \t_op_out[2]~I .output_register_mode = "none";
defparam \t_op_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_out[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[3]));
// synopsys translate_off
defparam \t_op_out[3]~I .input_async_reset = "none";
defparam \t_op_out[3]~I .input_power_up = "low";
defparam \t_op_out[3]~I .input_register_mode = "none";
defparam \t_op_out[3]~I .input_sync_reset = "none";
defparam \t_op_out[3]~I .oe_async_reset = "none";
defparam \t_op_out[3]~I .oe_power_up = "low";
defparam \t_op_out[3]~I .oe_register_mode = "none";
defparam \t_op_out[3]~I .oe_sync_reset = "none";
defparam \t_op_out[3]~I .operation_mode = "output";
defparam \t_op_out[3]~I .output_async_reset = "none";
defparam \t_op_out[3]~I .output_power_up = "low";
defparam \t_op_out[3]~I .output_register_mode = "none";
defparam \t_op_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_out[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[4]));
// synopsys translate_off
defparam \t_op_out[4]~I .input_async_reset = "none";
defparam \t_op_out[4]~I .input_power_up = "low";
defparam \t_op_out[4]~I .input_register_mode = "none";
defparam \t_op_out[4]~I .input_sync_reset = "none";
defparam \t_op_out[4]~I .oe_async_reset = "none";
defparam \t_op_out[4]~I .oe_power_up = "low";
defparam \t_op_out[4]~I .oe_register_mode = "none";
defparam \t_op_out[4]~I .oe_sync_reset = "none";
defparam \t_op_out[4]~I .operation_mode = "output";
defparam \t_op_out[4]~I .output_async_reset = "none";
defparam \t_op_out[4]~I .output_power_up = "low";
defparam \t_op_out[4]~I .output_register_mode = "none";
defparam \t_op_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_out[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[5]));
// synopsys translate_off
defparam \t_op_out[5]~I .input_async_reset = "none";
defparam \t_op_out[5]~I .input_power_up = "low";
defparam \t_op_out[5]~I .input_register_mode = "none";
defparam \t_op_out[5]~I .input_sync_reset = "none";
defparam \t_op_out[5]~I .oe_async_reset = "none";
defparam \t_op_out[5]~I .oe_power_up = "low";
defparam \t_op_out[5]~I .oe_register_mode = "none";
defparam \t_op_out[5]~I .oe_sync_reset = "none";
defparam \t_op_out[5]~I .operation_mode = "output";
defparam \t_op_out[5]~I .output_async_reset = "none";
defparam \t_op_out[5]~I .output_power_up = "low";
defparam \t_op_out[5]~I .output_register_mode = "none";
defparam \t_op_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_out[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[6]));
// synopsys translate_off
defparam \t_op_out[6]~I .input_async_reset = "none";
defparam \t_op_out[6]~I .input_power_up = "low";
defparam \t_op_out[6]~I .input_register_mode = "none";
defparam \t_op_out[6]~I .input_sync_reset = "none";
defparam \t_op_out[6]~I .oe_async_reset = "none";
defparam \t_op_out[6]~I .oe_power_up = "low";
defparam \t_op_out[6]~I .oe_register_mode = "none";
defparam \t_op_out[6]~I .oe_sync_reset = "none";
defparam \t_op_out[6]~I .operation_mode = "output";
defparam \t_op_out[6]~I .output_async_reset = "none";
defparam \t_op_out[6]~I .output_power_up = "low";
defparam \t_op_out[6]~I .output_register_mode = "none";
defparam \t_op_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_out[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[7]));
// synopsys translate_off
defparam \t_op_out[7]~I .input_async_reset = "none";
defparam \t_op_out[7]~I .input_power_up = "low";
defparam \t_op_out[7]~I .input_register_mode = "none";
defparam \t_op_out[7]~I .input_sync_reset = "none";
defparam \t_op_out[7]~I .oe_async_reset = "none";
defparam \t_op_out[7]~I .oe_power_up = "low";
defparam \t_op_out[7]~I .oe_register_mode = "none";
defparam \t_op_out[7]~I .oe_sync_reset = "none";
defparam \t_op_out[7]~I .operation_mode = "output";
defparam \t_op_out[7]~I .output_async_reset = "none";
defparam \t_op_out[7]~I .output_power_up = "low";
defparam \t_op_out[7]~I .output_register_mode = "none";
defparam \t_op_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op_ld~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_ld));
// synopsys translate_off
defparam \t_op_ld~I .input_async_reset = "none";
defparam \t_op_ld~I .input_power_up = "low";
defparam \t_op_ld~I .input_register_mode = "none";
defparam \t_op_ld~I .input_sync_reset = "none";
defparam \t_op_ld~I .oe_async_reset = "none";
defparam \t_op_ld~I .oe_power_up = "low";
defparam \t_op_ld~I .oe_register_mode = "none";
defparam \t_op_ld~I .oe_sync_reset = "none";
defparam \t_op_ld~I .operation_mode = "output";
defparam \t_op_ld~I .output_async_reset = "none";
defparam \t_op_ld~I .output_power_up = "low";
defparam \t_op_ld~I .output_register_mode = "none";
defparam \t_op_ld~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_out[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[0]));
// synopsys translate_off
defparam \t_op1_out[0]~I .input_async_reset = "none";
defparam \t_op1_out[0]~I .input_power_up = "low";
defparam \t_op1_out[0]~I .input_register_mode = "none";
defparam \t_op1_out[0]~I .input_sync_reset = "none";
defparam \t_op1_out[0]~I .oe_async_reset = "none";
defparam \t_op1_out[0]~I .oe_power_up = "low";
defparam \t_op1_out[0]~I .oe_register_mode = "none";
defparam \t_op1_out[0]~I .oe_sync_reset = "none";
defparam \t_op1_out[0]~I .operation_mode = "output";
defparam \t_op1_out[0]~I .output_async_reset = "none";
defparam \t_op1_out[0]~I .output_power_up = "low";
defparam \t_op1_out[0]~I .output_register_mode = "none";
defparam \t_op1_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_out[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[1]));
// synopsys translate_off
defparam \t_op1_out[1]~I .input_async_reset = "none";
defparam \t_op1_out[1]~I .input_power_up = "low";
defparam \t_op1_out[1]~I .input_register_mode = "none";
defparam \t_op1_out[1]~I .input_sync_reset = "none";
defparam \t_op1_out[1]~I .oe_async_reset = "none";
defparam \t_op1_out[1]~I .oe_power_up = "low";
defparam \t_op1_out[1]~I .oe_register_mode = "none";
defparam \t_op1_out[1]~I .oe_sync_reset = "none";
defparam \t_op1_out[1]~I .operation_mode = "output";
defparam \t_op1_out[1]~I .output_async_reset = "none";
defparam \t_op1_out[1]~I .output_power_up = "low";
defparam \t_op1_out[1]~I .output_register_mode = "none";
defparam \t_op1_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_out[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[2]));
// synopsys translate_off
defparam \t_op1_out[2]~I .input_async_reset = "none";
defparam \t_op1_out[2]~I .input_power_up = "low";
defparam \t_op1_out[2]~I .input_register_mode = "none";
defparam \t_op1_out[2]~I .input_sync_reset = "none";
defparam \t_op1_out[2]~I .oe_async_reset = "none";
defparam \t_op1_out[2]~I .oe_power_up = "low";
defparam \t_op1_out[2]~I .oe_register_mode = "none";
defparam \t_op1_out[2]~I .oe_sync_reset = "none";
defparam \t_op1_out[2]~I .operation_mode = "output";
defparam \t_op1_out[2]~I .output_async_reset = "none";
defparam \t_op1_out[2]~I .output_power_up = "low";
defparam \t_op1_out[2]~I .output_register_mode = "none";
defparam \t_op1_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_out[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[3]));
// synopsys translate_off
defparam \t_op1_out[3]~I .input_async_reset = "none";
defparam \t_op1_out[3]~I .input_power_up = "low";
defparam \t_op1_out[3]~I .input_register_mode = "none";
defparam \t_op1_out[3]~I .input_sync_reset = "none";
defparam \t_op1_out[3]~I .oe_async_reset = "none";
defparam \t_op1_out[3]~I .oe_power_up = "low";
defparam \t_op1_out[3]~I .oe_register_mode = "none";
defparam \t_op1_out[3]~I .oe_sync_reset = "none";
defparam \t_op1_out[3]~I .operation_mode = "output";
defparam \t_op1_out[3]~I .output_async_reset = "none";
defparam \t_op1_out[3]~I .output_power_up = "low";
defparam \t_op1_out[3]~I .output_register_mode = "none";
defparam \t_op1_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_out[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[4]));
// synopsys translate_off
defparam \t_op1_out[4]~I .input_async_reset = "none";
defparam \t_op1_out[4]~I .input_power_up = "low";
defparam \t_op1_out[4]~I .input_register_mode = "none";
defparam \t_op1_out[4]~I .input_sync_reset = "none";
defparam \t_op1_out[4]~I .oe_async_reset = "none";
defparam \t_op1_out[4]~I .oe_power_up = "low";
defparam \t_op1_out[4]~I .oe_register_mode = "none";
defparam \t_op1_out[4]~I .oe_sync_reset = "none";
defparam \t_op1_out[4]~I .operation_mode = "output";
defparam \t_op1_out[4]~I .output_async_reset = "none";
defparam \t_op1_out[4]~I .output_power_up = "low";
defparam \t_op1_out[4]~I .output_register_mode = "none";
defparam \t_op1_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_out[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[5]));
// synopsys translate_off
defparam \t_op1_out[5]~I .input_async_reset = "none";
defparam \t_op1_out[5]~I .input_power_up = "low";
defparam \t_op1_out[5]~I .input_register_mode = "none";
defparam \t_op1_out[5]~I .input_sync_reset = "none";
defparam \t_op1_out[5]~I .oe_async_reset = "none";
defparam \t_op1_out[5]~I .oe_power_up = "low";
defparam \t_op1_out[5]~I .oe_register_mode = "none";
defparam \t_op1_out[5]~I .oe_sync_reset = "none";
defparam \t_op1_out[5]~I .operation_mode = "output";
defparam \t_op1_out[5]~I .output_async_reset = "none";
defparam \t_op1_out[5]~I .output_power_up = "low";
defparam \t_op1_out[5]~I .output_register_mode = "none";
defparam \t_op1_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_out[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[6]));
// synopsys translate_off
defparam \t_op1_out[6]~I .input_async_reset = "none";
defparam \t_op1_out[6]~I .input_power_up = "low";
defparam \t_op1_out[6]~I .input_register_mode = "none";
defparam \t_op1_out[6]~I .input_sync_reset = "none";
defparam \t_op1_out[6]~I .oe_async_reset = "none";
defparam \t_op1_out[6]~I .oe_power_up = "low";
defparam \t_op1_out[6]~I .oe_register_mode = "none";
defparam \t_op1_out[6]~I .oe_sync_reset = "none";
defparam \t_op1_out[6]~I .operation_mode = "output";
defparam \t_op1_out[6]~I .output_async_reset = "none";
defparam \t_op1_out[6]~I .output_power_up = "low";
defparam \t_op1_out[6]~I .output_register_mode = "none";
defparam \t_op1_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_out[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[7]));
// synopsys translate_off
defparam \t_op1_out[7]~I .input_async_reset = "none";
defparam \t_op1_out[7]~I .input_power_up = "low";
defparam \t_op1_out[7]~I .input_register_mode = "none";
defparam \t_op1_out[7]~I .input_sync_reset = "none";
defparam \t_op1_out[7]~I .oe_async_reset = "none";
defparam \t_op1_out[7]~I .oe_power_up = "low";
defparam \t_op1_out[7]~I .oe_register_mode = "none";
defparam \t_op1_out[7]~I .oe_sync_reset = "none";
defparam \t_op1_out[7]~I .operation_mode = "output";
defparam \t_op1_out[7]~I .output_async_reset = "none";
defparam \t_op1_out[7]~I .output_power_up = "low";
defparam \t_op1_out[7]~I .output_register_mode = "none";
defparam \t_op1_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op1_ld~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_ld));
// synopsys translate_off
defparam \t_op1_ld~I .input_async_reset = "none";
defparam \t_op1_ld~I .input_power_up = "low";
defparam \t_op1_ld~I .input_register_mode = "none";
defparam \t_op1_ld~I .input_sync_reset = "none";
defparam \t_op1_ld~I .oe_async_reset = "none";
defparam \t_op1_ld~I .oe_power_up = "low";
defparam \t_op1_ld~I .oe_register_mode = "none";
defparam \t_op1_ld~I .oe_sync_reset = "none";
defparam \t_op1_ld~I .operation_mode = "output";
defparam \t_op1_ld~I .output_async_reset = "none";
defparam \t_op1_ld~I .output_power_up = "low";
defparam \t_op1_ld~I .output_register_mode = "none";
defparam \t_op1_ld~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_out[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[0]));
// synopsys translate_off
defparam \t_op2_out[0]~I .input_async_reset = "none";
defparam \t_op2_out[0]~I .input_power_up = "low";
defparam \t_op2_out[0]~I .input_register_mode = "none";
defparam \t_op2_out[0]~I .input_sync_reset = "none";
defparam \t_op2_out[0]~I .oe_async_reset = "none";
defparam \t_op2_out[0]~I .oe_power_up = "low";
defparam \t_op2_out[0]~I .oe_register_mode = "none";
defparam \t_op2_out[0]~I .oe_sync_reset = "none";
defparam \t_op2_out[0]~I .operation_mode = "output";
defparam \t_op2_out[0]~I .output_async_reset = "none";
defparam \t_op2_out[0]~I .output_power_up = "low";
defparam \t_op2_out[0]~I .output_register_mode = "none";
defparam \t_op2_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_out[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[1]));
// synopsys translate_off
defparam \t_op2_out[1]~I .input_async_reset = "none";
defparam \t_op2_out[1]~I .input_power_up = "low";
defparam \t_op2_out[1]~I .input_register_mode = "none";
defparam \t_op2_out[1]~I .input_sync_reset = "none";
defparam \t_op2_out[1]~I .oe_async_reset = "none";
defparam \t_op2_out[1]~I .oe_power_up = "low";
defparam \t_op2_out[1]~I .oe_register_mode = "none";
defparam \t_op2_out[1]~I .oe_sync_reset = "none";
defparam \t_op2_out[1]~I .operation_mode = "output";
defparam \t_op2_out[1]~I .output_async_reset = "none";
defparam \t_op2_out[1]~I .output_power_up = "low";
defparam \t_op2_out[1]~I .output_register_mode = "none";
defparam \t_op2_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_out[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[2]));
// synopsys translate_off
defparam \t_op2_out[2]~I .input_async_reset = "none";
defparam \t_op2_out[2]~I .input_power_up = "low";
defparam \t_op2_out[2]~I .input_register_mode = "none";
defparam \t_op2_out[2]~I .input_sync_reset = "none";
defparam \t_op2_out[2]~I .oe_async_reset = "none";
defparam \t_op2_out[2]~I .oe_power_up = "low";
defparam \t_op2_out[2]~I .oe_register_mode = "none";
defparam \t_op2_out[2]~I .oe_sync_reset = "none";
defparam \t_op2_out[2]~I .operation_mode = "output";
defparam \t_op2_out[2]~I .output_async_reset = "none";
defparam \t_op2_out[2]~I .output_power_up = "low";
defparam \t_op2_out[2]~I .output_register_mode = "none";
defparam \t_op2_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_out[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[3]));
// synopsys translate_off
defparam \t_op2_out[3]~I .input_async_reset = "none";
defparam \t_op2_out[3]~I .input_power_up = "low";
defparam \t_op2_out[3]~I .input_register_mode = "none";
defparam \t_op2_out[3]~I .input_sync_reset = "none";
defparam \t_op2_out[3]~I .oe_async_reset = "none";
defparam \t_op2_out[3]~I .oe_power_up = "low";
defparam \t_op2_out[3]~I .oe_register_mode = "none";
defparam \t_op2_out[3]~I .oe_sync_reset = "none";
defparam \t_op2_out[3]~I .operation_mode = "output";
defparam \t_op2_out[3]~I .output_async_reset = "none";
defparam \t_op2_out[3]~I .output_power_up = "low";
defparam \t_op2_out[3]~I .output_register_mode = "none";
defparam \t_op2_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_out[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[4]));
// synopsys translate_off
defparam \t_op2_out[4]~I .input_async_reset = "none";
defparam \t_op2_out[4]~I .input_power_up = "low";
defparam \t_op2_out[4]~I .input_register_mode = "none";
defparam \t_op2_out[4]~I .input_sync_reset = "none";
defparam \t_op2_out[4]~I .oe_async_reset = "none";
defparam \t_op2_out[4]~I .oe_power_up = "low";
defparam \t_op2_out[4]~I .oe_register_mode = "none";
defparam \t_op2_out[4]~I .oe_sync_reset = "none";
defparam \t_op2_out[4]~I .operation_mode = "output";
defparam \t_op2_out[4]~I .output_async_reset = "none";
defparam \t_op2_out[4]~I .output_power_up = "low";
defparam \t_op2_out[4]~I .output_register_mode = "none";
defparam \t_op2_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_out[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[5]));
// synopsys translate_off
defparam \t_op2_out[5]~I .input_async_reset = "none";
defparam \t_op2_out[5]~I .input_power_up = "low";
defparam \t_op2_out[5]~I .input_register_mode = "none";
defparam \t_op2_out[5]~I .input_sync_reset = "none";
defparam \t_op2_out[5]~I .oe_async_reset = "none";
defparam \t_op2_out[5]~I .oe_power_up = "low";
defparam \t_op2_out[5]~I .oe_register_mode = "none";
defparam \t_op2_out[5]~I .oe_sync_reset = "none";
defparam \t_op2_out[5]~I .operation_mode = "output";
defparam \t_op2_out[5]~I .output_async_reset = "none";
defparam \t_op2_out[5]~I .output_power_up = "low";
defparam \t_op2_out[5]~I .output_register_mode = "none";
defparam \t_op2_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_out[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[6]));
// synopsys translate_off
defparam \t_op2_out[6]~I .input_async_reset = "none";
defparam \t_op2_out[6]~I .input_power_up = "low";
defparam \t_op2_out[6]~I .input_register_mode = "none";
defparam \t_op2_out[6]~I .input_sync_reset = "none";
defparam \t_op2_out[6]~I .oe_async_reset = "none";
defparam \t_op2_out[6]~I .oe_power_up = "low";
defparam \t_op2_out[6]~I .oe_register_mode = "none";
defparam \t_op2_out[6]~I .oe_sync_reset = "none";
defparam \t_op2_out[6]~I .operation_mode = "output";
defparam \t_op2_out[6]~I .output_async_reset = "none";
defparam \t_op2_out[6]~I .output_power_up = "low";
defparam \t_op2_out[6]~I .output_register_mode = "none";
defparam \t_op2_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_out[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[7]));
// synopsys translate_off
defparam \t_op2_out[7]~I .input_async_reset = "none";
defparam \t_op2_out[7]~I .input_power_up = "low";
defparam \t_op2_out[7]~I .input_register_mode = "none";
defparam \t_op2_out[7]~I .input_sync_reset = "none";
defparam \t_op2_out[7]~I .oe_async_reset = "none";
defparam \t_op2_out[7]~I .oe_power_up = "low";
defparam \t_op2_out[7]~I .oe_register_mode = "none";
defparam \t_op2_out[7]~I .oe_sync_reset = "none";
defparam \t_op2_out[7]~I .operation_mode = "output";
defparam \t_op2_out[7]~I .output_async_reset = "none";
defparam \t_op2_out[7]~I .output_power_up = "low";
defparam \t_op2_out[7]~I .output_register_mode = "none";
defparam \t_op2_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \t_op2_ld~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_ld));
// synopsys translate_off
defparam \t_op2_ld~I .input_async_reset = "none";
defparam \t_op2_ld~I .input_power_up = "low";
defparam \t_op2_ld~I .input_register_mode = "none";
defparam \t_op2_ld~I .input_sync_reset = "none";
defparam \t_op2_ld~I .oe_async_reset = "none";
defparam \t_op2_ld~I .oe_power_up = "low";
defparam \t_op2_ld~I .oe_register_mode = "none";
defparam \t_op2_ld~I .oe_sync_reset = "none";
defparam \t_op2_ld~I .operation_mode = "output";
defparam \t_op2_ld~I .output_async_reset = "none";
defparam \t_op2_ld~I .output_power_up = "low";
defparam \t_op2_ld~I .output_register_mode = "none";
defparam \t_op2_ld~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \r~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r));
// synopsys translate_off
defparam \r~I .input_async_reset = "none";
defparam \r~I .input_power_up = "low";
defparam \r~I .input_register_mode = "none";
defparam \r~I .input_sync_reset = "none";
defparam \r~I .oe_async_reset = "none";
defparam \r~I .oe_power_up = "low";
defparam \r~I .oe_register_mode = "none";
defparam \r~I .oe_sync_reset = "none";
defparam \r~I .operation_mode = "input";
defparam \r~I .output_async_reset = "none";
defparam \r~I .output_power_up = "low";
defparam \r~I .output_register_mode = "none";
defparam \r~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
