# Include variables and rules generated by menuconfig
-include $(NPC_HOME)/include/config/auto.conf
-include $(NPC_HOME)/include/config/auto.conf.cmd

# Include rules for menuconfig
include $(NPC_HOME)/scripts/config.mk

# Include files for cpp or c
-include $(NPC_HOME)/scripts/build.mk

TOP_NAME = ysyxSoCFull
CPU_NAME = ysyx_23060336
VERILATOR = verilator
PRJ = playground

BUILD_DIR = ./build
OBJ = ./obj_dir
VSRC = ./vsrc
SOC_HOME = $(NPC_HOME)/../ysyxSoC

VERILATOR_CFLAGS += $(shell llvm-config --cflags) 
VERILATOR_CFLAGS += $(shell sdl2-config --cflags) 
VERILATOR_CFLAGS += -MMD --build --cc --trace-fst\
									 	-O3 --x-assign fast --x-initial fast\
									 	--exe -Wno-DECLFILENAME\
										--timescale "1ns/1ns" --no-timing\
										--assert --autoflush 

NPC = $(NPC_HOME)/csrc/$(CPU_NAME).cpp
VSRCS += $(SOC_HOME)/build/ysyxSoCFull.v
VSRCS += $(shell find $(SOC_HOME)/perip -name "*.v")
VSRCS += $(abspath $(NPC_HOME)/vsrc/$(CPU_NAME).sv)

INCLUDE += -I$(SOC_HOME)/perip/uart16550/rtl
INCLUDE += -I$(SOC_HOME)/perip/spi/rtl

# rules for verilator
sim:
	$(call git_commit, "sim RTL")
	rm -rf $(OBJ)
	$(VERILATOR) $(VERILATOR_CFLAGS) -top-module $(TOP_NAME) $(INCLUDE) $(VSRCS) $(INCFLAGS) $(NPC) 

test:
	mill -i $(PRJ).test

verilog:
	$(call git_commit, "generate verilog")
	mkdir -p $(BUILD_DIR)
	mkdir -p $(VSRC)
	mill -i $(PRJ).runMain Elaborate --target-dir $(VSRC)

help:
	mill -i $(PRJ).runMain Elaborate --help

reformat:
	mill -i __.reformat

checkformat:
	mill -i __.checkFormat

run: $(BIN)
	@$^

wave:
	gtkwave waveform.*

clean:
	rm -rf $(BUILD_DIR)
	rm -rf $(OBJ)
	rm -rf $(VSRC)
	rm -f waveform.*

cleansim:
	rm -rf $(OBJ)

.PHONY:	default all	run test verilog help reformat checkformat clean sim wave cleansim

include ../Makefile
#include $(AM_HOME)/Makefile

