// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "12/03/2018 14:10:46"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module screencharindex_to_pixeladdress (
	clock,
	count,
	address);
input 	clock;
input 	[31:0] count;
output 	[18:0] address;

// Design Ports Information
// address[0]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[16]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[17]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[18]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[0]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[5]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[6]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[8]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[9]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[10]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[11]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[13]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[14]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[15]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[16]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[17]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[18]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[19]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[20]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[21]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[22]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[23]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[24]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[25]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[26]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[27]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[28]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[29]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[30]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[31]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~2 ;
wire \Mult0|auto_generated|mac_out2~3 ;
wire \Mult0|auto_generated|mac_out2~4 ;
wire \Mult0|auto_generated|mac_out2~5 ;
wire \Mult0|auto_generated|mac_out2~6 ;
wire \Mult0|auto_generated|mac_out2~7 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out4~0 ;
wire \Mult0|auto_generated|mac_out4~1 ;
wire \Mult0|auto_generated|mac_out4~2 ;
wire \Mult0|auto_generated|mac_out4~3 ;
wire \Mult0|auto_generated|mac_out4~4 ;
wire \Mult0|auto_generated|mac_out4~5 ;
wire \Mult0|auto_generated|mac_out4~6 ;
wire \Mult0|auto_generated|mac_out4~7 ;
wire \Mult0|auto_generated|mac_out4~8 ;
wire \Mult0|auto_generated|mac_out4~9 ;
wire \Mult0|auto_generated|mac_out4~10 ;
wire \Mult0|auto_generated|mac_out4~11 ;
wire \Mult0|auto_generated|mac_out4~12 ;
wire \Mult0|auto_generated|mac_out4~13 ;
wire \Mult0|auto_generated|mac_out4~14 ;
wire \Mult0|auto_generated|mac_out4~15 ;
wire \Mult0|auto_generated|mac_out4~16 ;
wire \Mult0|auto_generated|mac_out4~17 ;
wire \Mult0|auto_generated|mac_out4~18 ;
wire \Mult0|auto_generated|mac_out4~19 ;
wire \Mult0|auto_generated|mac_out4~20 ;
wire \Mult0|auto_generated|mac_out4~21 ;
wire \Mult0|auto_generated|mac_out4~22 ;
wire \Mult0|auto_generated|mac_out4~23 ;
wire \Mult0|auto_generated|mac_out4~24 ;
wire \address[0]~output_o ;
wire \address[1]~output_o ;
wire \address[2]~output_o ;
wire \address[3]~output_o ;
wire \address[4]~output_o ;
wire \address[5]~output_o ;
wire \address[6]~output_o ;
wire \address[7]~output_o ;
wire \address[8]~output_o ;
wire \address[9]~output_o ;
wire \address[10]~output_o ;
wire \address[11]~output_o ;
wire \address[12]~output_o ;
wire \address[13]~output_o ;
wire \address[14]~output_o ;
wire \address[15]~output_o ;
wire \address[16]~output_o ;
wire \address[17]~output_o ;
wire \address[18]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \count[0]~input_o ;
wire \count[24]~input_o ;
wire \count[25]~input_o ;
wire \count[26]~input_o ;
wire \count[27]~input_o ;
wire \LessThan0~6_combout ;
wire \count[31]~input_o ;
wire \count[28]~input_o ;
wire \count[29]~input_o ;
wire \count[30]~input_o ;
wire \LessThan0~7_combout ;
wire \count[14]~input_o ;
wire \count[13]~input_o ;
wire \count[12]~input_o ;
wire \count[15]~input_o ;
wire \LessThan0~2_combout ;
wire \count[4]~input_o ;
wire \count[7]~input_o ;
wire \count[6]~input_o ;
wire \count[5]~input_o ;
wire \LessThan0~0_combout ;
wire \count[19]~input_o ;
wire \count[17]~input_o ;
wire \count[16]~input_o ;
wire \count[18]~input_o ;
wire \LessThan0~3_combout ;
wire \count[10]~input_o ;
wire \count[8]~input_o ;
wire \count[9]~input_o ;
wire \count[11]~input_o ;
wire \LessThan0~1_combout ;
wire \LessThan0~4_combout ;
wire \count[23]~input_o ;
wire \count[22]~input_o ;
wire \count[21]~input_o ;
wire \count[20]~input_o ;
wire \LessThan0~5_combout ;
wire \LessThan0~8_combout ;
wire \address~15_combout ;
wire \address[2]~reg0_q ;
wire \count[1]~input_o ;
wire \address~16_combout ;
wire \address[3]~reg0_q ;
wire \count[2]~input_o ;
wire \Add3~0_combout ;
wire \address[4]~17_combout ;
wire \~GND~combout ;
wire \address[4]~reg0_q ;
wire \count[3]~input_o ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \Add0~1_cout ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add2~0_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add1~0_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add2~19 ;
wire \Add2~20_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add2~21 ;
wire \Add2~22_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add2~23 ;
wire \Add2~24_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Add2~25 ;
wire \Add2~26_combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_mult1~2 ;
wire \Mult0|auto_generated|mac_mult1~3 ;
wire \Mult0|auto_generated|mac_mult1~4 ;
wire \Mult0|auto_generated|mac_mult1~5 ;
wire \Mult0|auto_generated|mac_mult1~6 ;
wire \Mult0|auto_generated|mac_mult1~7 ;
wire \address[4]~18 ;
wire \address[5]~19_combout ;
wire \address[5]~reg0_q ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \address[5]~20 ;
wire \address[6]~21_combout ;
wire \address[6]~reg0_q ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \address[6]~22 ;
wire \address[7]~23_combout ;
wire \address[7]~reg0_q ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \address[7]~24 ;
wire \address[8]~25_combout ;
wire \address[8]~reg0_q ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \address[8]~26 ;
wire \address[9]~27_combout ;
wire \address[9]~reg0_q ;
wire \address[9]~28 ;
wire \address[10]~29_combout ;
wire \address[10]~reg0_q ;
wire \address[10]~30 ;
wire \address[11]~31_combout ;
wire \address[11]~reg0_q ;
wire \address[11]~32 ;
wire \address[12]~33_combout ;
wire \address[12]~reg0_q ;
wire \address[12]~34 ;
wire \address[13]~35_combout ;
wire \address[13]~reg0_q ;
wire \address[13]~36 ;
wire \address[14]~37_combout ;
wire \address[14]~reg0_q ;
wire \address[14]~38 ;
wire \address[15]~39_combout ;
wire \address[15]~reg0_q ;
wire \address[15]~40 ;
wire \address[16]~41_combout ;
wire \address[16]~reg0_q ;
wire \address[16]~42 ;
wire \address[17]~43_combout ;
wire \address[17]~reg0_q ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \Mult0|auto_generated|mac_mult3~dataout ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult3~0 ;
wire \Mult0|auto_generated|mac_mult3~1 ;
wire \Mult0|auto_generated|mac_mult3~2 ;
wire \Mult0|auto_generated|mac_mult3~3 ;
wire \Mult0|auto_generated|mac_mult3~4 ;
wire \Mult0|auto_generated|mac_mult3~5 ;
wire \Mult0|auto_generated|mac_mult3~6 ;
wire \Mult0|auto_generated|mac_mult3~7 ;
wire \Mult0|auto_generated|mac_mult3~8 ;
wire \Mult0|auto_generated|mac_mult3~9 ;
wire \Mult0|auto_generated|mac_mult3~10 ;
wire \Mult0|auto_generated|mac_mult3~11 ;
wire \Mult0|auto_generated|mac_mult3~12 ;
wire \Mult0|auto_generated|mac_mult3~13 ;
wire \Mult0|auto_generated|mac_mult3~14 ;
wire \Mult0|auto_generated|mac_mult3~15 ;
wire \Mult0|auto_generated|mac_mult3~16 ;
wire \Mult0|auto_generated|mac_mult3~17 ;
wire \Mult0|auto_generated|mac_mult3~18 ;
wire \Mult0|auto_generated|mac_mult3~19 ;
wire \Mult0|auto_generated|mac_mult3~20 ;
wire \Mult0|auto_generated|mac_mult3~21 ;
wire \Mult0|auto_generated|mac_mult3~22 ;
wire \Mult0|auto_generated|mac_mult3~23 ;
wire \Mult0|auto_generated|mac_mult3~24 ;
wire \Mult0|auto_generated|mac_out4~dataout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \address[17]~44 ;
wire \address[18]~45_combout ;
wire \address[18]~reg0_q ;
wire [29:0] \Mult0|auto_generated|w140w ;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult3_DATAOUT_bus ;

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|w140w [0] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|w140w [1] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|w140w [2] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|w140w [3] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|w140w [4] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|w140w [5] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|w140w [6] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|w140w [7] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|w140w [8] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|w140w [9] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|w140w [10] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|w140w [11] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|w140w [12] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|w140w [13] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|w140w [14] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|w140w [15] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|w140w [16] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|w140w [17] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT22  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT23  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT24  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT25  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT26  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT27  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out4~0  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out4~1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out4~2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out4~3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out4~4  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out4~5  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out4~6  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out4~7  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out4~8  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out4~9  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out4~10  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out4~11  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out4~12  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out4~13  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out4~14  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out4~15  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out4~16  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out4~17  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out4~18  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out4~19  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out4~20  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out4~21  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out4~22  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out4~23  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out4~24  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out4~dataout  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out4~DATAOUT1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out4~DATAOUT2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out4~DATAOUT3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out4~DATAOUT4  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out4~DATAOUT5  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out4~DATAOUT6  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out4~DATAOUT7  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out4~DATAOUT8  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out4~DATAOUT9  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out4~DATAOUT10  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult3~0  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult3~1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult3~2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult3~3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult3~4  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult3~5  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult3~6  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult3~7  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult3~8  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult3~9  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult3~10  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult3~11  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult3~12  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult3~13  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult3~14  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult3~15  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult3~16  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult3~17  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult3~18  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult3~19  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult3~20  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult3~21  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult3~22  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult3~23  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult3~24  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult3~dataout  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult3~DATAOUT1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult3~DATAOUT2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult3~DATAOUT3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult3~DATAOUT4  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult3~DATAOUT5  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult3~DATAOUT6  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult3~DATAOUT7  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult3~DATAOUT8  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult3~DATAOUT9  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult3~DATAOUT10  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \address[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[0]~output .bus_hold = "false";
defparam \address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \address[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[1]~output .bus_hold = "false";
defparam \address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \address[2]~output (
	.i(\address[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[2]~output .bus_hold = "false";
defparam \address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \address[3]~output (
	.i(\address[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[3]~output .bus_hold = "false";
defparam \address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \address[4]~output (
	.i(\address[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[4]~output .bus_hold = "false";
defparam \address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \address[5]~output (
	.i(\address[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[5]~output .bus_hold = "false";
defparam \address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \address[6]~output (
	.i(\address[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[6]~output .bus_hold = "false";
defparam \address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \address[7]~output (
	.i(\address[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[7]~output .bus_hold = "false";
defparam \address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \address[8]~output (
	.i(\address[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[8]~output .bus_hold = "false";
defparam \address[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \address[9]~output (
	.i(\address[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[9]~output .bus_hold = "false";
defparam \address[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \address[10]~output (
	.i(\address[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[10]~output .bus_hold = "false";
defparam \address[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \address[11]~output (
	.i(\address[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[11]~output .bus_hold = "false";
defparam \address[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \address[12]~output (
	.i(\address[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[12]~output .bus_hold = "false";
defparam \address[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \address[13]~output (
	.i(\address[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[13]~output .bus_hold = "false";
defparam \address[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \address[14]~output (
	.i(\address[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[14]~output .bus_hold = "false";
defparam \address[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \address[15]~output (
	.i(\address[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[15]~output .bus_hold = "false";
defparam \address[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \address[16]~output (
	.i(\address[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[16]~output .bus_hold = "false";
defparam \address[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \address[17]~output (
	.i(\address[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[17]~output .bus_hold = "false";
defparam \address[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \address[18]~output (
	.i(\address[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \address[18]~output .bus_hold = "false";
defparam \address[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \count[0]~input (
	.i(count[0]),
	.ibar(gnd),
	.o(\count[0]~input_o ));
// synopsys translate_off
defparam \count[0]~input .bus_hold = "false";
defparam \count[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \count[24]~input (
	.i(count[24]),
	.ibar(gnd),
	.o(\count[24]~input_o ));
// synopsys translate_off
defparam \count[24]~input .bus_hold = "false";
defparam \count[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \count[25]~input (
	.i(count[25]),
	.ibar(gnd),
	.o(\count[25]~input_o ));
// synopsys translate_off
defparam \count[25]~input .bus_hold = "false";
defparam \count[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N1
cycloneive_io_ibuf \count[26]~input (
	.i(count[26]),
	.ibar(gnd),
	.o(\count[26]~input_o ));
// synopsys translate_off
defparam \count[26]~input .bus_hold = "false";
defparam \count[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \count[27]~input (
	.i(count[27]),
	.ibar(gnd),
	.o(\count[27]~input_o ));
// synopsys translate_off
defparam \count[27]~input .bus_hold = "false";
defparam \count[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
cycloneive_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (!\count[24]~input_o  & (!\count[25]~input_o  & (!\count[26]~input_o  & !\count[27]~input_o )))

	.dataa(\count[24]~input_o ),
	.datab(\count[25]~input_o ),
	.datac(\count[26]~input_o ),
	.datad(\count[27]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h0001;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \count[31]~input (
	.i(count[31]),
	.ibar(gnd),
	.o(\count[31]~input_o ));
// synopsys translate_off
defparam \count[31]~input .bus_hold = "false";
defparam \count[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \count[28]~input (
	.i(count[28]),
	.ibar(gnd),
	.o(\count[28]~input_o ));
// synopsys translate_off
defparam \count[28]~input .bus_hold = "false";
defparam \count[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \count[29]~input (
	.i(count[29]),
	.ibar(gnd),
	.o(\count[29]~input_o ));
// synopsys translate_off
defparam \count[29]~input .bus_hold = "false";
defparam \count[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \count[30]~input (
	.i(count[30]),
	.ibar(gnd),
	.o(\count[30]~input_o ));
// synopsys translate_off
defparam \count[30]~input .bus_hold = "false";
defparam \count[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N24
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!\count[31]~input_o  & (!\count[28]~input_o  & (!\count[29]~input_o  & !\count[30]~input_o )))

	.dataa(\count[31]~input_o ),
	.datab(\count[28]~input_o ),
	.datac(\count[29]~input_o ),
	.datad(\count[30]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h0001;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \count[14]~input (
	.i(count[14]),
	.ibar(gnd),
	.o(\count[14]~input_o ));
// synopsys translate_off
defparam \count[14]~input .bus_hold = "false";
defparam \count[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \count[13]~input (
	.i(count[13]),
	.ibar(gnd),
	.o(\count[13]~input_o ));
// synopsys translate_off
defparam \count[13]~input .bus_hold = "false";
defparam \count[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \count[12]~input (
	.i(count[12]),
	.ibar(gnd),
	.o(\count[12]~input_o ));
// synopsys translate_off
defparam \count[12]~input .bus_hold = "false";
defparam \count[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \count[15]~input (
	.i(count[15]),
	.ibar(gnd),
	.o(\count[15]~input_o ));
// synopsys translate_off
defparam \count[15]~input .bus_hold = "false";
defparam \count[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N12
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!\count[14]~input_o  & (!\count[13]~input_o  & (!\count[12]~input_o  & !\count[15]~input_o )))

	.dataa(\count[14]~input_o ),
	.datab(\count[13]~input_o ),
	.datac(\count[12]~input_o ),
	.datad(\count[15]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0001;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \count[4]~input (
	.i(count[4]),
	.ibar(gnd),
	.o(\count[4]~input_o ));
// synopsys translate_off
defparam \count[4]~input .bus_hold = "false";
defparam \count[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \count[7]~input (
	.i(count[7]),
	.ibar(gnd),
	.o(\count[7]~input_o ));
// synopsys translate_off
defparam \count[7]~input .bus_hold = "false";
defparam \count[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N22
cycloneive_io_ibuf \count[6]~input (
	.i(count[6]),
	.ibar(gnd),
	.o(\count[6]~input_o ));
// synopsys translate_off
defparam \count[6]~input .bus_hold = "false";
defparam \count[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cycloneive_io_ibuf \count[5]~input (
	.i(count[5]),
	.ibar(gnd),
	.o(\count[5]~input_o ));
// synopsys translate_off
defparam \count[5]~input .bus_hold = "false";
defparam \count[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N8
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!\count[5]~input_o ) # (!\count[6]~input_o )) # (!\count[7]~input_o )) # (!\count[4]~input_o )

	.dataa(\count[4]~input_o ),
	.datab(\count[7]~input_o ),
	.datac(\count[6]~input_o ),
	.datad(\count[5]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h7FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \count[19]~input (
	.i(count[19]),
	.ibar(gnd),
	.o(\count[19]~input_o ));
// synopsys translate_off
defparam \count[19]~input .bus_hold = "false";
defparam \count[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \count[17]~input (
	.i(count[17]),
	.ibar(gnd),
	.o(\count[17]~input_o ));
// synopsys translate_off
defparam \count[17]~input .bus_hold = "false";
defparam \count[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \count[16]~input (
	.i(count[16]),
	.ibar(gnd),
	.o(\count[16]~input_o ));
// synopsys translate_off
defparam \count[16]~input .bus_hold = "false";
defparam \count[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \count[18]~input (
	.i(count[18]),
	.ibar(gnd),
	.o(\count[18]~input_o ));
// synopsys translate_off
defparam \count[18]~input .bus_hold = "false";
defparam \count[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N26
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (!\count[19]~input_o  & (!\count[17]~input_o  & (!\count[16]~input_o  & !\count[18]~input_o )))

	.dataa(\count[19]~input_o ),
	.datab(\count[17]~input_o ),
	.datac(\count[16]~input_o ),
	.datad(\count[18]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h0001;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \count[10]~input (
	.i(count[10]),
	.ibar(gnd),
	.o(\count[10]~input_o ));
// synopsys translate_off
defparam \count[10]~input .bus_hold = "false";
defparam \count[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \count[8]~input (
	.i(count[8]),
	.ibar(gnd),
	.o(\count[8]~input_o ));
// synopsys translate_off
defparam \count[8]~input .bus_hold = "false";
defparam \count[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \count[9]~input (
	.i(count[9]),
	.ibar(gnd),
	.o(\count[9]~input_o ));
// synopsys translate_off
defparam \count[9]~input .bus_hold = "false";
defparam \count[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \count[11]~input (
	.i(count[11]),
	.ibar(gnd),
	.o(\count[11]~input_o ));
// synopsys translate_off
defparam \count[11]~input .bus_hold = "false";
defparam \count[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N10
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!\count[10]~input_o  & (!\count[8]~input_o  & (!\count[9]~input_o  & !\count[11]~input_o )))

	.dataa(\count[10]~input_o ),
	.datab(\count[8]~input_o ),
	.datac(\count[9]~input_o ),
	.datad(\count[11]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N6
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~2_combout  & (\LessThan0~0_combout  & (\LessThan0~3_combout  & \LessThan0~1_combout )))

	.dataa(\LessThan0~2_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h8000;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneive_io_ibuf \count[23]~input (
	.i(count[23]),
	.ibar(gnd),
	.o(\count[23]~input_o ));
// synopsys translate_off
defparam \count[23]~input .bus_hold = "false";
defparam \count[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N15
cycloneive_io_ibuf \count[22]~input (
	.i(count[22]),
	.ibar(gnd),
	.o(\count[22]~input_o ));
// synopsys translate_off
defparam \count[22]~input .bus_hold = "false";
defparam \count[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \count[21]~input (
	.i(count[21]),
	.ibar(gnd),
	.o(\count[21]~input_o ));
// synopsys translate_off
defparam \count[21]~input .bus_hold = "false";
defparam \count[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \count[20]~input (
	.i(count[20]),
	.ibar(gnd),
	.o(\count[20]~input_o ));
// synopsys translate_off
defparam \count[20]~input .bus_hold = "false";
defparam \count[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N28
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!\count[23]~input_o  & (!\count[22]~input_o  & (!\count[21]~input_o  & !\count[20]~input_o )))

	.dataa(\count[23]~input_o ),
	.datab(\count[22]~input_o ),
	.datac(\count[21]~input_o ),
	.datad(\count[20]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h0001;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N22
cycloneive_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (((!\LessThan0~5_combout ) # (!\LessThan0~4_combout )) # (!\LessThan0~7_combout )) # (!\LessThan0~6_combout )

	.dataa(\LessThan0~6_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~5_combout ),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'h7FFF;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N0
cycloneive_lcell_comb \address~15 (
// Equation(s):
// \address~15_combout  = (\count[0]~input_o  & !\LessThan0~8_combout )

	.dataa(gnd),
	.datab(\count[0]~input_o ),
	.datac(gnd),
	.datad(\LessThan0~8_combout ),
	.cin(gnd),
	.combout(\address~15_combout ),
	.cout());
// synopsys translate_off
defparam \address~15 .lut_mask = 16'h00CC;
defparam \address~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y34_N1
dffeas \address[2]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[2]~reg0 .is_wysiwyg = "true";
defparam \address[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \count[1]~input (
	.i(count[1]),
	.ibar(gnd),
	.o(\count[1]~input_o ));
// synopsys translate_off
defparam \count[1]~input .bus_hold = "false";
defparam \count[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N2
cycloneive_lcell_comb \address~16 (
// Equation(s):
// \address~16_combout  = (\count[1]~input_o  & !\LessThan0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\count[1]~input_o ),
	.datad(\LessThan0~8_combout ),
	.cin(gnd),
	.combout(\address~16_combout ),
	.cout());
// synopsys translate_off
defparam \address~16 .lut_mask = 16'h00F0;
defparam \address~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y34_N3
dffeas \address[3]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[3]~reg0 .is_wysiwyg = "true";
defparam \address[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \count[2]~input (
	.i(count[2]),
	.ibar(gnd),
	.o(\count[2]~input_o ));
// synopsys translate_off
defparam \count[2]~input .bus_hold = "false";
defparam \count[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N14
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\count[2]~input_o  & (\count[0]~input_o  $ (VCC))) # (!\count[2]~input_o  & (\count[0]~input_o  & VCC))
// \Add3~1  = CARRY((\count[2]~input_o  & \count[0]~input_o ))

	.dataa(\count[2]~input_o ),
	.datab(\count[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N0
cycloneive_lcell_comb \address[4]~17 (
// Equation(s):
// \address[4]~17_combout  = (\Add3~0_combout  & (\count[5]~input_o  $ (VCC))) # (!\Add3~0_combout  & (\count[5]~input_o  & VCC))
// \address[4]~18  = CARRY((\Add3~0_combout  & \count[5]~input_o ))

	.dataa(\Add3~0_combout ),
	.datab(\count[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address[4]~17_combout ),
	.cout(\address[4]~18 ));
// synopsys translate_off
defparam \address[4]~17 .lut_mask = 16'h6688;
defparam \address[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y34_N1
dffeas \address[4]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[4]~reg0 .is_wysiwyg = "true";
defparam \address[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N15
cycloneive_io_ibuf \count[3]~input (
	.i(count[3]),
	.ibar(gnd),
	.o(\count[3]~input_o ));
// synopsys translate_off
defparam \count[3]~input .bus_hold = "false";
defparam \count[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N16
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\count[3]~input_o  & ((\count[1]~input_o  & (\Add3~1  & VCC)) # (!\count[1]~input_o  & (!\Add3~1 )))) # (!\count[3]~input_o  & ((\count[1]~input_o  & (!\Add3~1 )) # (!\count[1]~input_o  & ((\Add3~1 ) # (GND)))))
// \Add3~3  = CARRY((\count[3]~input_o  & (!\count[1]~input_o  & !\Add3~1 )) # (!\count[3]~input_o  & ((!\Add3~1 ) # (!\count[1]~input_o ))))

	.dataa(\count[3]~input_o ),
	.datab(\count[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N14
cycloneive_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_cout  = CARRY(!\count[5]~input_o )

	.dataa(\count[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add0~1_cout ));
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h0055;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N16
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\count[6]~input_o  & ((\Add0~1_cout ) # (GND))) # (!\count[6]~input_o  & (!\Add0~1_cout ))
// \Add0~3  = CARRY((\count[6]~input_o ) # (!\Add0~1_cout ))

	.dataa(gnd),
	.datab(\count[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1_cout ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hC3CF;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N18
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\count[7]~input_o  & (!\Add0~3  & VCC)) # (!\count[7]~input_o  & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((!\count[7]~input_o  & !\Add0~3 ))

	.dataa(gnd),
	.datab(\count[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h3C03;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N20
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\count[8]~input_o  & ((\Add0~5 ) # (GND))) # (!\count[8]~input_o  & (!\Add0~5 ))
// \Add0~7  = CARRY((\count[8]~input_o ) # (!\Add0~5 ))

	.dataa(gnd),
	.datab(\count[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hC3CF;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N0
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \Add0~6_combout  $ (VCC)
// \Add2~1  = CARRY(\Add0~6_combout )

	.dataa(\Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N22
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\count[9]~input_o  & (!\Add0~7  & VCC)) # (!\count[9]~input_o  & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((!\count[9]~input_o  & !\Add0~7 ))

	.dataa(gnd),
	.datab(\count[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h3C03;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N2
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\count[5]~input_o  & (\Add0~8_combout  $ (VCC))) # (!\count[5]~input_o  & (\Add0~8_combout  & VCC))
// \Add1~1  = CARRY((\count[5]~input_o  & \Add0~8_combout ))

	.dataa(\count[5]~input_o ),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N2
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\Add1~0_combout  & (\Add2~1  & VCC)) # (!\Add1~0_combout  & (!\Add2~1 ))
// \Add2~3  = CARRY((!\Add1~0_combout  & !\Add2~1 ))

	.dataa(\Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hA505;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N24
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\count[10]~input_o  & ((\Add0~9 ) # (GND))) # (!\count[10]~input_o  & (!\Add0~9 ))
// \Add0~11  = CARRY((\count[10]~input_o ) # (!\Add0~9 ))

	.dataa(\count[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hA5AF;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N4
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\count[6]~input_o  & ((\Add0~10_combout  & (\Add1~1  & VCC)) # (!\Add0~10_combout  & (!\Add1~1 )))) # (!\count[6]~input_o  & ((\Add0~10_combout  & (!\Add1~1 )) # (!\Add0~10_combout  & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((\count[6]~input_o  & (!\Add0~10_combout  & !\Add1~1 )) # (!\count[6]~input_o  & ((!\Add1~1 ) # (!\Add0~10_combout ))))

	.dataa(\count[6]~input_o ),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N4
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (\Add1~2_combout  & ((GND) # (!\Add2~3 ))) # (!\Add1~2_combout  & (\Add2~3  $ (GND)))
// \Add2~5  = CARRY((\Add1~2_combout ) # (!\Add2~3 ))

	.dataa(gnd),
	.datab(\Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h3CCF;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N26
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\count[11]~input_o  & (!\Add0~11  & VCC)) # (!\count[11]~input_o  & (\Add0~11  $ (GND)))
// \Add0~13  = CARRY((!\count[11]~input_o  & !\Add0~11 ))

	.dataa(gnd),
	.datab(\count[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h3C03;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N6
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\count[7]~input_o  $ (\Add0~12_combout  $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\count[7]~input_o  & ((\Add0~12_combout ) # (!\Add1~3 ))) # (!\count[7]~input_o  & (\Add0~12_combout  & !\Add1~3 )))

	.dataa(\count[7]~input_o ),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N6
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Add1~4_combout  & (\Add2~5  & VCC)) # (!\Add1~4_combout  & (!\Add2~5 ))
// \Add2~7  = CARRY((!\Add1~4_combout  & !\Add2~5 ))

	.dataa(gnd),
	.datab(\Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hC303;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N28
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\count[12]~input_o  & ((\Add0~13 ) # (GND))) # (!\count[12]~input_o  & (!\Add0~13 ))
// \Add0~15  = CARRY((\count[12]~input_o ) # (!\Add0~13 ))

	.dataa(gnd),
	.datab(\count[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'hC3CF;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N8
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\count[8]~input_o  & ((\Add0~14_combout  & (\Add1~5  & VCC)) # (!\Add0~14_combout  & (!\Add1~5 )))) # (!\count[8]~input_o  & ((\Add0~14_combout  & (!\Add1~5 )) # (!\Add0~14_combout  & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((\count[8]~input_o  & (!\Add0~14_combout  & !\Add1~5 )) # (!\count[8]~input_o  & ((!\Add1~5 ) # (!\Add0~14_combout ))))

	.dataa(\count[8]~input_o ),
	.datab(\Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N8
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (\Add1~6_combout  & (\Add2~7  $ (GND))) # (!\Add1~6_combout  & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((\Add1~6_combout  & !\Add2~7 ))

	.dataa(\Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hA50A;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N30
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\count[13]~input_o  & (!\Add0~15  & VCC)) # (!\count[13]~input_o  & (\Add0~15  $ (GND)))
// \Add0~17  = CARRY((!\count[13]~input_o  & !\Add0~15 ))

	.dataa(gnd),
	.datab(\count[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h3C03;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N10
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\count[9]~input_o  $ (\Add0~16_combout  $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\count[9]~input_o  & ((\Add0~16_combout ) # (!\Add1~7 ))) # (!\count[9]~input_o  & (\Add0~16_combout  & !\Add1~7 )))

	.dataa(\count[9]~input_o ),
	.datab(\Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N10
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\Add1~8_combout  & (!\Add2~9 )) # (!\Add1~8_combout  & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!\Add1~8_combout ))

	.dataa(\Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h5A5F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N0
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\count[14]~input_o  & ((\Add0~17 ) # (GND))) # (!\count[14]~input_o  & (!\Add0~17 ))
// \Add0~19  = CARRY((\count[14]~input_o ) # (!\Add0~17 ))

	.dataa(\count[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'hA5AF;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N12
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Add0~18_combout  & ((\count[10]~input_o  & (\Add1~9  & VCC)) # (!\count[10]~input_o  & (!\Add1~9 )))) # (!\Add0~18_combout  & ((\count[10]~input_o  & (!\Add1~9 )) # (!\count[10]~input_o  & ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((\Add0~18_combout  & (!\count[10]~input_o  & !\Add1~9 )) # (!\Add0~18_combout  & ((!\Add1~9 ) # (!\count[10]~input_o ))))

	.dataa(\Add0~18_combout ),
	.datab(\count[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N12
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (\Add1~10_combout  & (\Add2~11  $ (GND))) # (!\Add1~10_combout  & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((\Add1~10_combout  & !\Add2~11 ))

	.dataa(gnd),
	.datab(\Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N2
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\count[15]~input_o  & (!\Add0~19  & VCC)) # (!\count[15]~input_o  & (\Add0~19  $ (GND)))
// \Add0~21  = CARRY((!\count[15]~input_o  & !\Add0~19 ))

	.dataa(\count[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h5A05;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N14
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\Add0~20_combout  $ (\count[11]~input_o  $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\Add0~20_combout  & ((\count[11]~input_o ) # (!\Add1~11 ))) # (!\Add0~20_combout  & (\count[11]~input_o  & !\Add1~11 )))

	.dataa(\Add0~20_combout ),
	.datab(\count[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N14
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\Add1~12_combout  & (!\Add2~13 )) # (!\Add1~12_combout  & ((\Add2~13 ) # (GND)))
// \Add2~15  = CARRY((!\Add2~13 ) # (!\Add1~12_combout ))

	.dataa(gnd),
	.datab(\Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h3C3F;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N4
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\count[16]~input_o  & ((\Add0~21 ) # (GND))) # (!\count[16]~input_o  & (!\Add0~21 ))
// \Add0~23  = CARRY((\count[16]~input_o ) # (!\Add0~21 ))

	.dataa(\count[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'hA5AF;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N16
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\count[12]~input_o  & ((\Add0~22_combout  & (\Add1~13  & VCC)) # (!\Add0~22_combout  & (!\Add1~13 )))) # (!\count[12]~input_o  & ((\Add0~22_combout  & (!\Add1~13 )) # (!\Add0~22_combout  & ((\Add1~13 ) # (GND)))))
// \Add1~15  = CARRY((\count[12]~input_o  & (!\Add0~22_combout  & !\Add1~13 )) # (!\count[12]~input_o  & ((!\Add1~13 ) # (!\Add0~22_combout ))))

	.dataa(\count[12]~input_o ),
	.datab(\Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N16
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (\Add1~14_combout  & (\Add2~15  $ (GND))) # (!\Add1~14_combout  & (!\Add2~15  & VCC))
// \Add2~17  = CARRY((\Add1~14_combout  & !\Add2~15 ))

	.dataa(\Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hA50A;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N6
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\count[17]~input_o  & (!\Add0~23  & VCC)) # (!\count[17]~input_o  & (\Add0~23  $ (GND)))
// \Add0~25  = CARRY((!\count[17]~input_o  & !\Add0~23 ))

	.dataa(gnd),
	.datab(\count[17]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h3C03;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N18
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((\count[13]~input_o  $ (\Add0~24_combout  $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((\count[13]~input_o  & ((\Add0~24_combout ) # (!\Add1~15 ))) # (!\count[13]~input_o  & (\Add0~24_combout  & !\Add1~15 )))

	.dataa(\count[13]~input_o ),
	.datab(\Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N18
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (\Add1~16_combout  & (!\Add2~17 )) # (!\Add1~16_combout  & ((\Add2~17 ) # (GND)))
// \Add2~19  = CARRY((!\Add2~17 ) # (!\Add1~16_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h5A5F;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N8
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\count[18]~input_o  & ((\Add0~25 ) # (GND))) # (!\count[18]~input_o  & (!\Add0~25 ))
// \Add0~27  = CARRY((\count[18]~input_o ) # (!\Add0~25 ))

	.dataa(\count[18]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'hA5AF;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N20
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Add0~26_combout  & ((\count[14]~input_o  & (\Add1~17  & VCC)) # (!\count[14]~input_o  & (!\Add1~17 )))) # (!\Add0~26_combout  & ((\count[14]~input_o  & (!\Add1~17 )) # (!\count[14]~input_o  & ((\Add1~17 ) # (GND)))))
// \Add1~19  = CARRY((\Add0~26_combout  & (!\count[14]~input_o  & !\Add1~17 )) # (!\Add0~26_combout  & ((!\Add1~17 ) # (!\count[14]~input_o ))))

	.dataa(\Add0~26_combout ),
	.datab(\count[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h9617;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N20
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (\Add1~18_combout  & (\Add2~19  $ (GND))) # (!\Add1~18_combout  & (!\Add2~19  & VCC))
// \Add2~21  = CARRY((\Add1~18_combout  & !\Add2~19 ))

	.dataa(\Add1~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hA50A;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N10
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\count[19]~input_o  & (!\Add0~27  & VCC)) # (!\count[19]~input_o  & (\Add0~27  $ (GND)))
// \Add0~29  = CARRY((!\count[19]~input_o  & !\Add0~27 ))

	.dataa(\count[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h5A05;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N22
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = ((\Add0~28_combout  $ (\count[15]~input_o  $ (!\Add1~19 )))) # (GND)
// \Add1~21  = CARRY((\Add0~28_combout  & ((\count[15]~input_o ) # (!\Add1~19 ))) # (!\Add0~28_combout  & (\count[15]~input_o  & !\Add1~19 )))

	.dataa(\Add0~28_combout ),
	.datab(\count[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h698E;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N22
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (\Add1~20_combout  & (!\Add2~21 )) # (!\Add1~20_combout  & ((\Add2~21 ) # (GND)))
// \Add2~23  = CARRY((!\Add2~21 ) # (!\Add1~20_combout ))

	.dataa(gnd),
	.datab(\Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h3C3F;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N12
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\count[20]~input_o  & ((\Add0~29 ) # (GND))) # (!\count[20]~input_o  & (!\Add0~29 ))
// \Add0~31  = CARRY((\count[20]~input_o ) # (!\Add0~29 ))

	.dataa(gnd),
	.datab(\count[20]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'hC3CF;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N24
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\Add0~30_combout  & ((\count[16]~input_o  & (\Add1~21  & VCC)) # (!\count[16]~input_o  & (!\Add1~21 )))) # (!\Add0~30_combout  & ((\count[16]~input_o  & (!\Add1~21 )) # (!\count[16]~input_o  & ((\Add1~21 ) # (GND)))))
// \Add1~23  = CARRY((\Add0~30_combout  & (!\count[16]~input_o  & !\Add1~21 )) # (!\Add0~30_combout  & ((!\Add1~21 ) # (!\count[16]~input_o ))))

	.dataa(\Add0~30_combout ),
	.datab(\count[16]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h9617;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N24
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (\Add1~22_combout  & (\Add2~23  $ (GND))) # (!\Add1~22_combout  & (!\Add2~23  & VCC))
// \Add2~25  = CARRY((\Add1~22_combout  & !\Add2~23 ))

	.dataa(gnd),
	.datab(\Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'hC30C;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N14
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\count[21]~input_o  & (!\Add0~31  & VCC)) # (!\count[21]~input_o  & (\Add0~31  $ (GND)))
// \Add0~33  = CARRY((!\count[21]~input_o  & !\Add0~31 ))

	.dataa(\count[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h5A05;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N26
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\Add0~32_combout  $ (\count[17]~input_o  $ (!\Add1~23 )))) # (GND)
// \Add1~25  = CARRY((\Add0~32_combout  & ((\count[17]~input_o ) # (!\Add1~23 ))) # (!\Add0~32_combout  & (\count[17]~input_o  & !\Add1~23 )))

	.dataa(\Add0~32_combout ),
	.datab(\count[17]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N26
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (\Add1~24_combout  & (!\Add2~25 )) # (!\Add1~24_combout  & ((\Add2~25 ) # (GND)))
// \Add2~27  = CARRY((!\Add2~25 ) # (!\Add1~24_combout ))

	.dataa(gnd),
	.datab(\Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h3C3F;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X22_Y34_N0
cycloneive_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add2~26_combout ,\Add2~24_combout ,\Add2~22_combout ,\Add2~20_combout ,\Add2~18_combout ,\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~4_combout ,
\Add0~2_combout ,\count[5]~input_o ,gnd}),
	.datab({vcc,gnd,vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y34_N2
cycloneive_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Mult0|auto_generated|mac_mult1~DATAOUT26 ,\Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mult0|auto_generated|mac_mult1~DATAOUT24 ,\Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~7 ,\Mult0|auto_generated|mac_mult1~6 ,
\Mult0|auto_generated|mac_mult1~5 ,\Mult0|auto_generated|mac_mult1~4 ,\Mult0|auto_generated|mac_mult1~3 ,\Mult0|auto_generated|mac_mult1~2 ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N2
cycloneive_lcell_comb \address[5]~19 (
// Equation(s):
// \address[5]~19_combout  = (\Add3~2_combout  & ((\Mult0|auto_generated|w140w [5] & (\address[4]~18  & VCC)) # (!\Mult0|auto_generated|w140w [5] & (!\address[4]~18 )))) # (!\Add3~2_combout  & ((\Mult0|auto_generated|w140w [5] & (!\address[4]~18 )) # 
// (!\Mult0|auto_generated|w140w [5] & ((\address[4]~18 ) # (GND)))))
// \address[5]~20  = CARRY((\Add3~2_combout  & (!\Mult0|auto_generated|w140w [5] & !\address[4]~18 )) # (!\Add3~2_combout  & ((!\address[4]~18 ) # (!\Mult0|auto_generated|w140w [5]))))

	.dataa(\Add3~2_combout ),
	.datab(\Mult0|auto_generated|w140w [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[4]~18 ),
	.combout(\address[5]~19_combout ),
	.cout(\address[5]~20 ));
// synopsys translate_off
defparam \address[5]~19 .lut_mask = 16'h9617;
defparam \address[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N3
dffeas \address[5]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[5]~reg0 .is_wysiwyg = "true";
defparam \address[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N18
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\count[2]~input_o  $ (\count[4]~input_o  $ (!\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\count[2]~input_o  & ((\count[4]~input_o ) # (!\Add3~3 ))) # (!\count[2]~input_o  & (\count[4]~input_o  & !\Add3~3 )))

	.dataa(\count[2]~input_o ),
	.datab(\count[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h698E;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N4
cycloneive_lcell_comb \address[6]~21 (
// Equation(s):
// \address[6]~21_combout  = ((\Mult0|auto_generated|w140w [6] $ (\Add3~4_combout  $ (!\address[5]~20 )))) # (GND)
// \address[6]~22  = CARRY((\Mult0|auto_generated|w140w [6] & ((\Add3~4_combout ) # (!\address[5]~20 ))) # (!\Mult0|auto_generated|w140w [6] & (\Add3~4_combout  & !\address[5]~20 )))

	.dataa(\Mult0|auto_generated|w140w [6]),
	.datab(\Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[5]~20 ),
	.combout(\address[6]~21_combout ),
	.cout(\address[6]~22 ));
// synopsys translate_off
defparam \address[6]~21 .lut_mask = 16'h698E;
defparam \address[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N5
dffeas \address[6]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[6]~reg0 .is_wysiwyg = "true";
defparam \address[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N20
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\count[3]~input_o  & (!\Add3~5 )) # (!\count[3]~input_o  & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!\count[3]~input_o ))

	.dataa(\count[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h5A5F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N6
cycloneive_lcell_comb \address[7]~23 (
// Equation(s):
// \address[7]~23_combout  = (\Mult0|auto_generated|w140w [7] & ((\Add3~6_combout  & (\address[6]~22  & VCC)) # (!\Add3~6_combout  & (!\address[6]~22 )))) # (!\Mult0|auto_generated|w140w [7] & ((\Add3~6_combout  & (!\address[6]~22 )) # (!\Add3~6_combout  & 
// ((\address[6]~22 ) # (GND)))))
// \address[7]~24  = CARRY((\Mult0|auto_generated|w140w [7] & (!\Add3~6_combout  & !\address[6]~22 )) # (!\Mult0|auto_generated|w140w [7] & ((!\address[6]~22 ) # (!\Add3~6_combout ))))

	.dataa(\Mult0|auto_generated|w140w [7]),
	.datab(\Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[6]~22 ),
	.combout(\address[7]~23_combout ),
	.cout(\address[7]~24 ));
// synopsys translate_off
defparam \address[7]~23 .lut_mask = 16'h9617;
defparam \address[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N7
dffeas \address[7]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[7]~reg0 .is_wysiwyg = "true";
defparam \address[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N22
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (\count[4]~input_o  & (\Add3~7  $ (GND))) # (!\count[4]~input_o  & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((\count[4]~input_o  & !\Add3~7 ))

	.dataa(gnd),
	.datab(\count[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hC30C;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N8
cycloneive_lcell_comb \address[8]~25 (
// Equation(s):
// \address[8]~25_combout  = ((\Mult0|auto_generated|w140w [8] $ (\Add3~8_combout  $ (!\address[7]~24 )))) # (GND)
// \address[8]~26  = CARRY((\Mult0|auto_generated|w140w [8] & ((\Add3~8_combout ) # (!\address[7]~24 ))) # (!\Mult0|auto_generated|w140w [8] & (\Add3~8_combout  & !\address[7]~24 )))

	.dataa(\Mult0|auto_generated|w140w [8]),
	.datab(\Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[7]~24 ),
	.combout(\address[8]~25_combout ),
	.cout(\address[8]~26 ));
// synopsys translate_off
defparam \address[8]~25 .lut_mask = 16'h698E;
defparam \address[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N9
dffeas \address[8]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[8]~reg0 .is_wysiwyg = "true";
defparam \address[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N24
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = \Add3~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'hF0F0;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N10
cycloneive_lcell_comb \address[9]~27 (
// Equation(s):
// \address[9]~27_combout  = (\Add3~10_combout  & ((\Mult0|auto_generated|w140w [9] & (\address[8]~26  & VCC)) # (!\Mult0|auto_generated|w140w [9] & (!\address[8]~26 )))) # (!\Add3~10_combout  & ((\Mult0|auto_generated|w140w [9] & (!\address[8]~26 )) # 
// (!\Mult0|auto_generated|w140w [9] & ((\address[8]~26 ) # (GND)))))
// \address[9]~28  = CARRY((\Add3~10_combout  & (!\Mult0|auto_generated|w140w [9] & !\address[8]~26 )) # (!\Add3~10_combout  & ((!\address[8]~26 ) # (!\Mult0|auto_generated|w140w [9]))))

	.dataa(\Add3~10_combout ),
	.datab(\Mult0|auto_generated|w140w [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[8]~26 ),
	.combout(\address[9]~27_combout ),
	.cout(\address[9]~28 ));
// synopsys translate_off
defparam \address[9]~27 .lut_mask = 16'h9617;
defparam \address[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N11
dffeas \address[9]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[9]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[9]~reg0 .is_wysiwyg = "true";
defparam \address[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N12
cycloneive_lcell_comb \address[10]~29 (
// Equation(s):
// \address[10]~29_combout  = (\Mult0|auto_generated|w140w [10] & (\address[9]~28  $ (GND))) # (!\Mult0|auto_generated|w140w [10] & (!\address[9]~28  & VCC))
// \address[10]~30  = CARRY((\Mult0|auto_generated|w140w [10] & !\address[9]~28 ))

	.dataa(\Mult0|auto_generated|w140w [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[9]~28 ),
	.combout(\address[10]~29_combout ),
	.cout(\address[10]~30 ));
// synopsys translate_off
defparam \address[10]~29 .lut_mask = 16'hA50A;
defparam \address[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N13
dffeas \address[10]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[10]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[10]~reg0 .is_wysiwyg = "true";
defparam \address[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N14
cycloneive_lcell_comb \address[11]~31 (
// Equation(s):
// \address[11]~31_combout  = (\Mult0|auto_generated|w140w [11] & (!\address[10]~30 )) # (!\Mult0|auto_generated|w140w [11] & ((\address[10]~30 ) # (GND)))
// \address[11]~32  = CARRY((!\address[10]~30 ) # (!\Mult0|auto_generated|w140w [11]))

	.dataa(\Mult0|auto_generated|w140w [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[10]~30 ),
	.combout(\address[11]~31_combout ),
	.cout(\address[11]~32 ));
// synopsys translate_off
defparam \address[11]~31 .lut_mask = 16'h5A5F;
defparam \address[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N15
dffeas \address[11]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[11]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[11]~reg0 .is_wysiwyg = "true";
defparam \address[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N16
cycloneive_lcell_comb \address[12]~33 (
// Equation(s):
// \address[12]~33_combout  = (\Mult0|auto_generated|w140w [12] & (\address[11]~32  $ (GND))) # (!\Mult0|auto_generated|w140w [12] & (!\address[11]~32  & VCC))
// \address[12]~34  = CARRY((\Mult0|auto_generated|w140w [12] & !\address[11]~32 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|w140w [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[11]~32 ),
	.combout(\address[12]~33_combout ),
	.cout(\address[12]~34 ));
// synopsys translate_off
defparam \address[12]~33 .lut_mask = 16'hC30C;
defparam \address[12]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N17
dffeas \address[12]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[12]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[12]~reg0 .is_wysiwyg = "true";
defparam \address[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N18
cycloneive_lcell_comb \address[13]~35 (
// Equation(s):
// \address[13]~35_combout  = (\Mult0|auto_generated|w140w [13] & (!\address[12]~34 )) # (!\Mult0|auto_generated|w140w [13] & ((\address[12]~34 ) # (GND)))
// \address[13]~36  = CARRY((!\address[12]~34 ) # (!\Mult0|auto_generated|w140w [13]))

	.dataa(\Mult0|auto_generated|w140w [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[12]~34 ),
	.combout(\address[13]~35_combout ),
	.cout(\address[13]~36 ));
// synopsys translate_off
defparam \address[13]~35 .lut_mask = 16'h5A5F;
defparam \address[13]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N19
dffeas \address[13]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[13]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[13]~reg0 .is_wysiwyg = "true";
defparam \address[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N20
cycloneive_lcell_comb \address[14]~37 (
// Equation(s):
// \address[14]~37_combout  = (\Mult0|auto_generated|w140w [14] & (\address[13]~36  $ (GND))) # (!\Mult0|auto_generated|w140w [14] & (!\address[13]~36  & VCC))
// \address[14]~38  = CARRY((\Mult0|auto_generated|w140w [14] & !\address[13]~36 ))

	.dataa(\Mult0|auto_generated|w140w [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[13]~36 ),
	.combout(\address[14]~37_combout ),
	.cout(\address[14]~38 ));
// synopsys translate_off
defparam \address[14]~37 .lut_mask = 16'hA50A;
defparam \address[14]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N21
dffeas \address[14]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[14]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[14]~reg0 .is_wysiwyg = "true";
defparam \address[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N22
cycloneive_lcell_comb \address[15]~39 (
// Equation(s):
// \address[15]~39_combout  = (\Mult0|auto_generated|w140w [15] & (!\address[14]~38 )) # (!\Mult0|auto_generated|w140w [15] & ((\address[14]~38 ) # (GND)))
// \address[15]~40  = CARRY((!\address[14]~38 ) # (!\Mult0|auto_generated|w140w [15]))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|w140w [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[14]~38 ),
	.combout(\address[15]~39_combout ),
	.cout(\address[15]~40 ));
// synopsys translate_off
defparam \address[15]~39 .lut_mask = 16'h3C3F;
defparam \address[15]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N23
dffeas \address[15]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[15]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[15]~reg0 .is_wysiwyg = "true";
defparam \address[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N24
cycloneive_lcell_comb \address[16]~41 (
// Equation(s):
// \address[16]~41_combout  = (\Mult0|auto_generated|w140w [16] & (\address[15]~40  $ (GND))) # (!\Mult0|auto_generated|w140w [16] & (!\address[15]~40  & VCC))
// \address[16]~42  = CARRY((\Mult0|auto_generated|w140w [16] & !\address[15]~40 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|w140w [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[15]~40 ),
	.combout(\address[16]~41_combout ),
	.cout(\address[16]~42 ));
// synopsys translate_off
defparam \address[16]~41 .lut_mask = 16'hC30C;
defparam \address[16]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N25
dffeas \address[16]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[16]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[16]~reg0 .is_wysiwyg = "true";
defparam \address[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N26
cycloneive_lcell_comb \address[17]~43 (
// Equation(s):
// \address[17]~43_combout  = (\Mult0|auto_generated|w140w [17] & (!\address[16]~42 )) # (!\Mult0|auto_generated|w140w [17] & ((\address[16]~42 ) # (GND)))
// \address[17]~44  = CARRY((!\address[16]~42 ) # (!\Mult0|auto_generated|w140w [17]))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|w140w [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address[16]~42 ),
	.combout(\address[17]~43_combout ),
	.cout(\address[17]~44 ));
// synopsys translate_off
defparam \address[17]~43 .lut_mask = 16'h3C3F;
defparam \address[17]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N27
dffeas \address[17]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[17]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[17]~reg0 .is_wysiwyg = "true";
defparam \address[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N16
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = \Add0~33  $ (!\count[22]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\count[22]~input_o ),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'hF00F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y27_N28
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = \count[18]~input_o  $ (\Add1~25  $ (\Add0~34_combout ))

	.dataa(\count[18]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~34_combout ),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hA55A;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N28
cycloneive_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = \Add2~27  $ (!\Add1~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~26_combout ),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'hF00F;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X22_Y31_N0
cycloneive_mac_mult \Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({vcc,gnd,vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\Add2~28_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y31_N2
cycloneive_mac_out \Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult3~DATAOUT10 ,\Mult0|auto_generated|mac_mult3~DATAOUT9 ,\Mult0|auto_generated|mac_mult3~DATAOUT8 ,\Mult0|auto_generated|mac_mult3~DATAOUT7 ,\Mult0|auto_generated|mac_mult3~DATAOUT6 ,\Mult0|auto_generated|mac_mult3~DATAOUT5 ,
\Mult0|auto_generated|mac_mult3~DATAOUT4 ,\Mult0|auto_generated|mac_mult3~DATAOUT3 ,\Mult0|auto_generated|mac_mult3~DATAOUT2 ,\Mult0|auto_generated|mac_mult3~DATAOUT1 ,\Mult0|auto_generated|mac_mult3~dataout ,\Mult0|auto_generated|mac_mult3~24 ,
\Mult0|auto_generated|mac_mult3~23 ,\Mult0|auto_generated|mac_mult3~22 ,\Mult0|auto_generated|mac_mult3~21 ,\Mult0|auto_generated|mac_mult3~20 ,\Mult0|auto_generated|mac_mult3~19 ,\Mult0|auto_generated|mac_mult3~18 ,\Mult0|auto_generated|mac_mult3~17 ,
\Mult0|auto_generated|mac_mult3~16 ,\Mult0|auto_generated|mac_mult3~15 ,\Mult0|auto_generated|mac_mult3~14 ,\Mult0|auto_generated|mac_mult3~13 ,\Mult0|auto_generated|mac_mult3~12 ,\Mult0|auto_generated|mac_mult3~11 ,\Mult0|auto_generated|mac_mult3~10 ,
\Mult0|auto_generated|mac_mult3~9 ,\Mult0|auto_generated|mac_mult3~8 ,\Mult0|auto_generated|mac_mult3~7 ,\Mult0|auto_generated|mac_mult3~6 ,\Mult0|auto_generated|mac_mult3~5 ,\Mult0|auto_generated|mac_mult3~4 ,\Mult0|auto_generated|mac_mult3~3 ,
\Mult0|auto_generated|mac_mult3~2 ,\Mult0|auto_generated|mac_mult3~1 ,\Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N16
cycloneive_lcell_comb \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = \Mult0|auto_generated|mac_out4~dataout  $ (\Mult0|auto_generated|mac_out2~DATAOUT18 )

	.dataa(\Mult0|auto_generated|mac_out4~dataout ),
	.datab(gnd),
	.datac(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .lut_mask = 16'h5A5A;
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y34_N28
cycloneive_lcell_comb \address[18]~45 (
// Equation(s):
// \address[18]~45_combout  = \address[17]~44  $ (!\Mult0|auto_generated|op_1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|op_1~0_combout ),
	.cin(\address[17]~44 ),
	.combout(\address[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \address[18]~45 .lut_mask = 16'hF00F;
defparam \address[18]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y34_N29
dffeas \address[18]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\address[18]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[18]~reg0 .is_wysiwyg = "true";
defparam \address[18]~reg0 .power_up = "low";
// synopsys translate_on

assign address[0] = \address[0]~output_o ;

assign address[1] = \address[1]~output_o ;

assign address[2] = \address[2]~output_o ;

assign address[3] = \address[3]~output_o ;

assign address[4] = \address[4]~output_o ;

assign address[5] = \address[5]~output_o ;

assign address[6] = \address[6]~output_o ;

assign address[7] = \address[7]~output_o ;

assign address[8] = \address[8]~output_o ;

assign address[9] = \address[9]~output_o ;

assign address[10] = \address[10]~output_o ;

assign address[11] = \address[11]~output_o ;

assign address[12] = \address[12]~output_o ;

assign address[13] = \address[13]~output_o ;

assign address[14] = \address[14]~output_o ;

assign address[15] = \address[15]~output_o ;

assign address[16] = \address[16]~output_o ;

assign address[17] = \address[17]~output_o ;

assign address[18] = \address[18]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
