library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity SHIFT_REG is
 port(
 shift_enable: in std_logic;
 shift_value: out std_logic
 );
 end SHIFT_REG;

architecture Behavioral of SHIFT_REG is

begin


end Behavioral;
