

================================================================
== Vitis HLS Report for 'MeanShiftFiltering'
================================================================
* Date:           Wed Jul  2 18:04:34 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        MeanShiftFilter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) |  Iteration  |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |- Row_loop_Col_loop  |        ?|        ?|            ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_27_1   |        ?|        ?|  48 ~ 522798|          -|          -|        ?|        no|
        |  ++ y_window        |        2|   522752|     3 ~ 1023|          -|          -|  0 ~ 511|        no|
        |   +++ x_window      |        1|     1021|            2|          -|          -|  0 ~ 511|        no|
        +---------------------+---------+---------+-------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 9 8 11 
11 --> 12 50 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 3 51 
51 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 52 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 53 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 54 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 55 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_r"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_r"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ImageWidth"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ImageWidth, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ImageHeight"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ImageHeight, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sd"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sd, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %cd"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %cd, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %max_iter"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %max_iter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%max_iter_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %max_iter" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 70 'read' 'max_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%cd_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %cd" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 71 'read' 'cd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sd_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sd" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 72 'read' 'sd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ImageHeight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ImageHeight" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 73 'read' 'ImageHeight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ImageWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ImageWidth" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 74 'read' 'ImageWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv3_i11_i_i2012 = zext i8 %sd_read" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 75 'zext' 'conv3_i11_i_i2012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.91ns)   --->   "%dy_3 = sub i9 0, i9 %conv3_i11_i_i2012" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 76 'sub' 'dy_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv_i1995 = sext i9 %dy_3" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 77 'sext' 'conv_i1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%dy = sext i9 %dy_3" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 78 'sext' 'dy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_i_i1992 = zext i8 %sd_read" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 79 'zext' 'conv_i_i1992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sd_cast = zext i8 %sd_read" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 80 'zext' 'sd_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (4.17ns)   --->   "%conv3_i1961 = mul i16 %sd_cast, i16 %sd_cast" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 81 'mul' 'conv3_i1961' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_i_i1937 = zext i16 %conv3_i1961" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 82 'zext' 'conv_i_i1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%cd_cast = zext i8 %cd_read" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 83 'zext' 'cd_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (4.17ns)   --->   "%conv3_i1246 = mul i16 %cd_cast, i16 %cd_cast" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 84 'mul' 'conv3_i1246' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_i_i_i_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %conv3_i1246, i8 0" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 85 'bitconcatenate' 'shl_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_i_i_i_i1231_cast = zext i24 %shl_i_i_i_i" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 86 'zext' 'shl_i_i_i_i1231_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %sd_read" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 87 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%in_r_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %in_r" [../MeanShiftFilter/MeanShiftFilter.cpp:19]   --->   Operation 88 'read' 'in_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln3 = zext i32 %ImageHeight_read" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 89 'zext' 'zext_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln3_1 = zext i32 %ImageWidth_read" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 90 'zext' 'zext_ln3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (8.51ns)   --->   "%mul_ln3 = mul i64 %zext_ln3, i64 %zext_ln3_1" [../MeanShiftFilter/MeanShiftFilter.cpp:3]   --->   Operation 91 'mul' 'mul_ln3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln15 = store i64 0, i64 %indvar_flatten" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 92 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln15 = store i32 0, i32 %y" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 93 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln15 = store i32 0, i32 %x" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 94 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body9" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 95 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 96 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (3.52ns)   --->   "%icmp_ln15 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln3" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 97 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (3.52ns)   --->   "%add_ln15 = add i64 %indvar_flatten_load, i64 1" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 98 'add' 'add_ln15' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc140.loopexit, void %for.end143.loopexit" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 99 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%x_load = load i32 %x" [../MeanShiftFilter/MeanShiftFilter.cpp:17]   --->   Operation 100 'load' 'x_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 101 'load' 'y_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_loop_Col_loop_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.55ns)   --->   "%icmp_ln17 = icmp_eq  i32 %x_load, i32 %ImageWidth_read" [../MeanShiftFilter/MeanShiftFilter.cpp:17]   --->   Operation 103 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.69ns)   --->   "%select_ln15 = select i1 %icmp_ln17, i32 0, i32 %x_load" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 104 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln15_1 = add i32 %y_load, i32 1" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 105 'add' 'add_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln15_1 = select i1 %icmp_ln17, i32 %add_ln15_1, i32 %y_load" [../MeanShiftFilter/MeanShiftFilter.cpp:15]   --->   Operation 106 'select' 'select_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../MeanShiftFilter/MeanShiftFilter.cpp:18]   --->   Operation 107 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../MeanShiftFilter/MeanShiftFilter.cpp:17]   --->   Operation 108 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_r_read, i32 16, i32 23" [../MeanShiftFilter/MeanShiftFilter.cpp:19]   --->   Operation 109 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%CURRENT_b = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp, i8 0" [../MeanShiftFilter/MeanShiftFilter.cpp:19]   --->   Operation 110 'bitconcatenate' 'CURRENT_b' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_r_read, i32 8, i32 15" [../MeanShiftFilter/MeanShiftFilter.cpp:20]   --->   Operation 111 'partselect' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%CURRENT_g = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_2, i8 0" [../MeanShiftFilter/MeanShiftFilter.cpp:20]   --->   Operation 112 'bitconcatenate' 'CURRENT_g' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i24 %in_r_read" [../MeanShiftFilter/MeanShiftFilter.cpp:21]   --->   Operation 113 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%CURRENT_r = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln21, i8 0" [../MeanShiftFilter/MeanShiftFilter.cpp:21]   --->   Operation 114 'bitconcatenate' 'CURRENT_r' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln27 = br void %do.body" [../MeanShiftFilter/MeanShiftFilter.cpp:27]   --->   Operation 115 'br' 'br_ln27' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [../MeanShiftFilter/MeanShiftFilter.cpp:88]   --->   Operation 116 'ret' 'ret_ln88' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%CENTER_b_2 = phi i16 %CURRENT_b, void %for.inc140.loopexit, i16 %MEAN_b, void %if.end.i.i.i1008"   --->   Operation 117 'phi' 'CENTER_b_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (2.07ns)   --->   "%db = sub i16 %CURRENT_b, i16 %CENTER_b_2" [../MeanShiftFilter/MeanShiftFilter.cpp:51]   --->   Operation 118 'sub' 'db' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i16 %db" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 119 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [3/3] (1.05ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54 = mul i24 %sext_ln54, i24 %sext_ln54" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 120 'mul' 'mul_ln54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.12>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%CENTER_g_2 = phi i16 %CURRENT_g, void %for.inc140.loopexit, i16 %MEAN_g, void %if.end.i.i.i1008"   --->   Operation 121 'phi' 'CENTER_g_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%CENTER_r_2 = phi i16 %CURRENT_r, void %for.inc140.loopexit, i16 %MEAN_r, void %if.end.i.i.i1008"   --->   Operation 122 'phi' 'CENTER_r_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (2.07ns)   --->   "%dg = sub i16 %CURRENT_g, i16 %CENTER_g_2" [../MeanShiftFilter/MeanShiftFilter.cpp:52]   --->   Operation 123 'sub' 'dg' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (2.07ns)   --->   "%dr = sub i16 %CURRENT_r, i16 %CENTER_r_2" [../MeanShiftFilter/MeanShiftFilter.cpp:53]   --->   Operation 124 'sub' 'dr' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54 = mul i24 %sext_ln54, i24 %sext_ln54" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 125 'mul' 'mul_ln54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i16 %dr" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 126 'sext' 'sext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [3/3] (1.05ns) (grouped into DSP with root node add_ln54_1)   --->   "%mul_ln54_2 = mul i24 %sext_ln54_2, i24 %sext_ln54_2" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 127 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.68>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i16 %dg" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 128 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54 = mul i24 %sext_ln54, i24 %sext_ln54" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 129 'mul' 'mul_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/1] (5.58ns)   --->   "%mul_ln54_1 = mul i24 %sext_ln54_1, i24 %sext_ln54_1" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 130 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln54 = add i24 %mul_ln54_1, i24 %mul_ln54" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 131 'add' 'add_ln54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [2/3] (1.05ns) (grouped into DSP with root node add_ln54_1)   --->   "%mul_ln54_2 = mul i24 %sext_ln54_2, i24 %sext_ln54_2" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 132 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 133 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln54 = add i24 %mul_ln54_1, i24 %mul_ln54" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 133 'add' 'add_ln54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_1)   --->   "%mul_ln54_2 = mul i24 %sext_ln54_2, i24 %sext_ln54_2" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 134 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln54_1 = add i24 %add_ln54, i24 %mul_ln54_2" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 135 'add' 'add_ln54_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.41>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%iter_numb = phi i8 0, void %for.inc140.loopexit, i8 %iter_numb_1, void %if.end.i.i.i1008"   --->   Operation 136 'phi' 'iter_numb' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../MeanShiftFilter/MeanShiftFilter.cpp:27]   --->   Operation 137 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln54_1 = add i24 %add_ln54, i24 %mul_ln54_2" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 138 'add' 'add_ln54_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%COLOR_DIST_SQ = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_1, i32 8, i32 23" [../MeanShiftFilter/MeanShiftFilter.cpp:54]   --->   Operation 139 'partselect' 'COLOR_DIST_SQ' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i16 %COLOR_DIST_SQ" [../MeanShiftFilter/MeanShiftFilter.cpp:55]   --->   Operation 140 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (2.31ns)   --->   "%icmp_ln55 = icmp_sgt  i25 %sext_ln55, i25 %shl_i_i_i_i1231_cast" [../MeanShiftFilter/MeanShiftFilter.cpp:55]   --->   Operation 141 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (1.91ns)   --->   "%iter_numb_1 = add i8 %iter_numb, i8 1" [../MeanShiftFilter/MeanShiftFilter.cpp:79]   --->   Operation 142 'add' 'iter_numb_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln8 = br void %x_window" [../MeanShiftFilter/MeanShiftFilter.cpp:8]   --->   Operation 143 'br' 'br_ln8' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%dy_1 = phi i64 %add_ln33, void %for.inc87, i64 %conv_i1995, void %do.body" [../MeanShiftFilter/MeanShiftFilter.cpp:33]   --->   Operation 144 'phi' 'dy_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%pixel_cnt = phi i32 %pixel_cnt_3, void %for.inc87, i32 0, void %do.body"   --->   Operation 145 'phi' 'pixel_cnt' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sum_r = phi i16 %sum_r_3, void %for.inc87, i16 0, void %do.body"   --->   Operation 146 'phi' 'sum_r' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%sum_g = phi i16 %sum_g_3, void %for.inc87, i16 0, void %do.body"   --->   Operation 147 'phi' 'sum_g' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%sum_b = phi i16 %sum_b_3, void %for.inc87, i16 0, void %do.body"   --->   Operation 148 'phi' 'sum_b' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i64 %dy_1" [../MeanShiftFilter/MeanShiftFilter.cpp:8]   --->   Operation 149 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 255" [../MeanShiftFilter/MeanShiftFilter.cpp:8]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../MeanShiftFilter/MeanShiftFilter.cpp:33]   --->   Operation 151 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (1.58ns)   --->   Input mux for Operation 152 '%empty = mul i32 %trunc_ln8, i32 %trunc_ln8'
ST_8 : Operation 152 [1/1] (6.92ns)   --->   "%empty = mul i32 %trunc_ln8, i32 %trunc_ln8" [../MeanShiftFilter/MeanShiftFilter.cpp:8]   --->   Operation 152 'mul' 'empty' <Predicate = true> <Delay = 6.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (2.55ns)   --->   "%empty_35 = add i32 %trunc_ln8, i32 %select_ln15_1" [../MeanShiftFilter/MeanShiftFilter.cpp:8]   --->   Operation 153 'add' 'empty_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln35 = br void %for.body38_ifconv" [../MeanShiftFilter/MeanShiftFilter.cpp:35]   --->   Operation 154 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%dx_1 = phi i32 %dy, void %x_window, i32 %dx_2, void %for.body38_ifconv"   --->   Operation 155 'phi' 'dx_1' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (1.58ns)   --->   Input mux for Operation 156 '%mul_ln37 = mul i32 %dx_1, i32 %dx_1'
ST_9 : Operation 156 [1/1] (6.92ns)   --->   "%mul_ln37 = mul i32 %dx_1, i32 %dx_1" [../MeanShiftFilter/MeanShiftFilter.cpp:37]   --->   Operation 156 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (2.55ns)   --->   "%xi = add i32 %dx_1, i32 %select_ln15" [../MeanShiftFilter/MeanShiftFilter.cpp:40]   --->   Operation 157 'add' 'xi' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln44)   --->   "%or_ln44 = or i32 %xi, i32 %empty_35" [../MeanShiftFilter/MeanShiftFilter.cpp:44]   --->   Operation 158 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln44)   --->   "%tmp_1 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln44, i32 9, i32 31" [../MeanShiftFilter/MeanShiftFilter.cpp:44]   --->   Operation 159 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (2.28ns) (out node of the LUT)   --->   "%icmp_ln44 = icmp_ne  i23 %tmp_1, i23 0" [../MeanShiftFilter/MeanShiftFilter.cpp:44]   --->   Operation 160 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (2.55ns)   --->   "%dx_2 = add i32 %dx_1, i32 1" [../MeanShiftFilter/MeanShiftFilter.cpp:35]   --->   Operation 161 'add' 'dx_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (2.55ns)   --->   "%icmp_ln35 = icmp_slt  i32 %dx_1, i32 %conv_i_i1992" [../MeanShiftFilter/MeanShiftFilter.cpp:35]   --->   Operation 162 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%pixel_cnt_1 = phi i32 %pixel_cnt, void %x_window, i32 %pixel_cnt_3, void %for.body38_ifconv"   --->   Operation 163 'phi' 'pixel_cnt_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%sum_r_1 = phi i16 %sum_r, void %x_window, i16 %sum_r_3, void %for.body38_ifconv"   --->   Operation 164 'phi' 'sum_r_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%sum_g_1 = phi i16 %sum_g, void %x_window, i16 %sum_g_3, void %for.body38_ifconv"   --->   Operation 165 'phi' 'sum_g_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%sum_b_1 = phi i16 %sum_b, void %x_window, i16 %sum_b_3, void %for.body38_ifconv"   --->   Operation 166 'phi' 'sum_b_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 255" [../MeanShiftFilter/MeanShiftFilter.cpp:8]   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../MeanShiftFilter/MeanShiftFilter.cpp:35]   --->   Operation 168 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %mul_ln37, i32 %empty" [../MeanShiftFilter/MeanShiftFilter.cpp:37]   --->   Operation 169 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (2.55ns)   --->   "%icmp_ln37 = icmp_ugt  i32 %add_ln37, i32 %conv_i_i1937" [../MeanShiftFilter/MeanShiftFilter.cpp:37]   --->   Operation 170 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (2.07ns)   --->   "%sum_b_2 = add i16 %sum_b_1, i16 %CURRENT_b" [../MeanShiftFilter/MeanShiftFilter.cpp:56]   --->   Operation 171 'add' 'sum_b_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (2.07ns)   --->   "%sum_g_2 = add i16 %sum_g_1, i16 %CURRENT_g" [../MeanShiftFilter/MeanShiftFilter.cpp:57]   --->   Operation 172 'add' 'sum_g_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (2.07ns)   --->   "%sum_r_2 = add i16 %sum_r_1, i16 %CURRENT_r" [../MeanShiftFilter/MeanShiftFilter.cpp:58]   --->   Operation 173 'add' 'sum_r_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (2.55ns)   --->   "%pixel_cnt_2 = add i32 %pixel_cnt_1, i32 1" [../MeanShiftFilter/MeanShiftFilter.cpp:59]   --->   Operation 174 'add' 'pixel_cnt_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_1)   --->   "%or_ln55 = or i1 %icmp_ln44, i1 %icmp_ln55" [../MeanShiftFilter/MeanShiftFilter.cpp:55]   --->   Operation 175 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln55_1 = or i1 %or_ln55, i1 %icmp_ln37" [../MeanShiftFilter/MeanShiftFilter.cpp:55]   --->   Operation 176 'or' 'or_ln55_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.80ns)   --->   "%sum_b_3 = select i1 %or_ln55_1, i16 %sum_b_1, i16 %sum_b_2" [../MeanShiftFilter/MeanShiftFilter.cpp:55]   --->   Operation 177 'select' 'sum_b_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.80ns)   --->   "%sum_g_3 = select i1 %or_ln55_1, i16 %sum_g_1, i16 %sum_g_2" [../MeanShiftFilter/MeanShiftFilter.cpp:55]   --->   Operation 178 'select' 'sum_g_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.80ns)   --->   "%sum_r_3 = select i1 %or_ln55_1, i16 %sum_r_1, i16 %sum_r_2" [../MeanShiftFilter/MeanShiftFilter.cpp:55]   --->   Operation 179 'select' 'sum_r_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.69ns)   --->   "%pixel_cnt_3 = select i1 %or_ln55_1, i32 %pixel_cnt_1, i32 %pixel_cnt_2" [../MeanShiftFilter/MeanShiftFilter.cpp:55]   --->   Operation 180 'select' 'pixel_cnt_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc87, void %for.body38_ifconv" [../MeanShiftFilter/MeanShiftFilter.cpp:35]   --->   Operation 181 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (3.52ns)   --->   "%add_ln33 = add i64 %dy_1, i64 1" [../MeanShiftFilter/MeanShiftFilter.cpp:33]   --->   Operation 182 'add' 'add_ln33' <Predicate = (!icmp_ln35)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (3.52ns)   --->   "%icmp_ln33 = icmp_slt  i64 %dy_1, i64 %zext_ln15" [../MeanShiftFilter/MeanShiftFilter.cpp:33]   --->   Operation 183 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln35)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.end90, void %x_window" [../MeanShiftFilter/MeanShiftFilter.cpp:33]   --->   Operation 184 'br' 'br_ln33' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 185 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_eq  i32 %pixel_cnt_3, i32 0" [../MeanShiftFilter/MeanShiftFilter.cpp:63]   --->   Operation 185 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %if.end.i.i.i1008, void %do.end_ifconv" [../MeanShiftFilter/MeanShiftFilter.cpp:63]   --->   Operation 186 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i16 %sum_b_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 187 'sext' 'sext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 188 [36/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 188 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln63)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %sum_g_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 189 'sext' 'sext_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 190 [36/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 190 'udiv' 'udiv_ln66' <Predicate = (!icmp_ln63)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %sum_r_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 191 'sext' 'sext_ln67' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 192 [36/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 192 'udiv' 'udiv_ln67' <Predicate = (!icmp_ln63)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (1.91ns)   --->   "%icmp_ln80 = icmp_ult  i8 %max_iter_read, i8 %iter_numb_1" [../MeanShiftFilter/MeanShiftFilter.cpp:80]   --->   Operation 193 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln63)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 194 [35/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 194 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [35/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 195 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [35/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 196 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 197 [34/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 197 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [34/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 198 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [34/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 199 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 200 [33/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 200 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [33/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 201 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [33/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 202 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 203 [32/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 203 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [32/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 204 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [32/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 205 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 206 [31/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 206 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [31/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 207 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [31/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 208 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 209 [30/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 209 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [30/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 210 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [30/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 211 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 212 [29/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 212 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [29/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 213 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [29/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 214 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 215 [28/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 215 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [28/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 216 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [28/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 217 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 218 [27/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 218 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [27/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 219 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [27/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 220 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 221 [26/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 221 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [26/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 222 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [26/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 223 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 224 [25/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 224 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [25/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 225 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [25/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 226 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 227 [24/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 227 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [24/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 228 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 229 [24/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 229 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 230 [23/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 230 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 231 [23/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 231 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [23/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 232 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 233 [22/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 233 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [22/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 234 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 235 [22/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 235 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 236 [21/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 236 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [21/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 237 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [21/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 238 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 239 [20/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 239 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 240 [20/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 240 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [20/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 241 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 242 [19/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 242 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 243 [19/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 243 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [19/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 244 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 245 [18/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 245 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [18/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 246 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 247 [18/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 247 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 248 [17/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 248 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 249 [17/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 249 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 250 [17/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 250 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 251 [16/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 251 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 252 [16/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 252 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 253 [16/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 253 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 254 [15/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 254 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [15/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 255 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 256 [15/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 256 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 257 [14/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 257 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 258 [14/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 258 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 259 [14/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 259 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 260 [13/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 260 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [13/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 261 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 262 [13/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 262 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 263 [12/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 263 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 264 [12/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 264 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 265 [12/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 265 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 266 [11/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 266 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 267 [11/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 267 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 268 [11/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 268 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 269 [10/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 269 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 270 [10/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 270 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 271 [10/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 271 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 272 [9/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 272 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 273 [9/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 273 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 274 [9/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 274 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 275 [8/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 275 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 276 [8/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 276 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 277 [8/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 277 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 278 [7/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 278 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 279 [7/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 279 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 280 [7/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 280 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 281 [6/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 281 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [6/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 282 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 283 [6/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 283 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 284 [5/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 284 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 285 [5/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 285 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 286 [5/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 286 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 287 [4/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 287 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 288 [4/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 288 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 289 [4/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 289 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.33>
ST_44 : Operation 290 [3/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 290 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 291 [3/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 291 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 292 [3/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 292 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.33>
ST_45 : Operation 293 [2/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 293 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 294 [2/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 294 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 295 [2/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 295 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.46>
ST_46 : Operation 296 [1/36] (4.33ns)   --->   "%udiv_ln65 = udiv i32 %sext_ln65, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 296 'udiv' 'udiv_ln65' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 297 [1/1] (0.00ns)   --->   "%MEAN_b = trunc i16 %udiv_ln65" [../MeanShiftFilter/MeanShiftFilter.cpp:65]   --->   Operation 297 'trunc' 'MEAN_b' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 298 [1/36] (4.33ns)   --->   "%udiv_ln66 = udiv i32 %sext_ln66, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 298 'udiv' 'udiv_ln66' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 299 [1/36] (4.33ns)   --->   "%udiv_ln67 = udiv i32 %sext_ln67, i32 %pixel_cnt_3" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 299 'udiv' 'udiv_ln67' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %MEAN_b" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 300 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i16 %CENTER_b_2" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 301 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 302 [1/1] (2.07ns)   --->   "%sub_ln70 = sub i17 %sext_ln70, i17 %sext_ln70_1" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 302 'sub' 'sub_ln70' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i17 %sub_ln70" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 303 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 304 [3/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln70 = mul i24 %sext_ln70_2, i24 %sext_ln70_2" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 304 'mul' 'mul_ln70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 3.12>
ST_47 : Operation 305 [1/1] (0.00ns)   --->   "%MEAN_g = trunc i16 %udiv_ln66" [../MeanShiftFilter/MeanShiftFilter.cpp:66]   --->   Operation 305 'trunc' 'MEAN_g' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 306 [1/1] (0.00ns)   --->   "%MEAN_r = trunc i16 %udiv_ln67" [../MeanShiftFilter/MeanShiftFilter.cpp:67]   --->   Operation 306 'trunc' 'MEAN_r' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i16 %MEAN_g" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 307 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i16 %CENTER_g_2" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 308 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 309 [1/1] (2.07ns)   --->   "%sub_ln71 = sub i17 %sext_ln71, i17 %sext_ln71_1" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 309 'sub' 'sub_ln71' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 310 [2/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln70 = mul i24 %sext_ln70_2, i24 %sext_ln70_2" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 310 'mul' 'mul_ln70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i16 %MEAN_r" [../MeanShiftFilter/MeanShiftFilter.cpp:72]   --->   Operation 311 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln72_1 = sext i16 %CENTER_r_2" [../MeanShiftFilter/MeanShiftFilter.cpp:72]   --->   Operation 312 'sext' 'sext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 313 [1/1] (2.07ns)   --->   "%sub_ln72 = sub i17 %sext_ln72, i17 %sext_ln72_1" [../MeanShiftFilter/MeanShiftFilter.cpp:72]   --->   Operation 313 'sub' 'sub_ln72' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln72_2 = sext i17 %sub_ln72" [../MeanShiftFilter/MeanShiftFilter.cpp:72]   --->   Operation 314 'sext' 'sext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 315 [3/3] (1.05ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i24 %sext_ln72_2, i24 %sext_ln72_2" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 315 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 7.68>
ST_48 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i17 %sub_ln71" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 316 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln70 = mul i24 %sext_ln70_2, i24 %sext_ln70_2" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 317 'mul' 'mul_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 318 [1/1] (5.58ns)   --->   "%mul_ln70_1 = mul i24 %sext_ln71_2, i24 %sext_ln71_2" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 318 'mul' 'mul_ln70_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 319 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i24 %mul_ln70_1, i24 %mul_ln70" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 319 'add' 'add_ln70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 320 [2/3] (1.05ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i24 %sext_ln72_2, i24 %sext_ln72_2" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 320 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 4.20>
ST_49 : Operation 321 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i24 %mul_ln70_1, i24 %mul_ln70" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 321 'add' 'add_ln70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 322 [1/3] (0.00ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i24 %sext_ln72_2, i24 %sext_ln72_2" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 322 'mul' 'mul_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 323 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71 = add i24 %add_ln70, i24 %mul_ln71" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 323 'add' 'add_ln71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 6.74>
ST_50 : Operation 324 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71 = add i24 %add_ln70, i24 %mul_ln71" [../MeanShiftFilter/MeanShiftFilter.cpp:71]   --->   Operation 324 'add' 'add_ln71' <Predicate = (!icmp_ln63)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 325 [1/1] (0.00ns)   --->   "%THRES_HOLD_DIST_SQ = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln71, i32 8, i32 23" [../MeanShiftFilter/MeanShiftFilter.cpp:70]   --->   Operation 325 'partselect' 'THRES_HOLD_DIST_SQ' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_50 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%xor_ln80 = xor i1 %icmp_ln80, i1 1" [../MeanShiftFilter/MeanShiftFilter.cpp:80]   --->   Operation 326 'xor' 'xor_ln80' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 327 [1/1] (2.07ns)   --->   "%icmp_ln80_1 = icmp_sgt  i16 %THRES_HOLD_DIST_SQ, i16 25" [../MeanShiftFilter/MeanShiftFilter.cpp:80]   --->   Operation 327 'icmp' 'icmp_ln80_1' <Predicate = (!icmp_ln63)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 328 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %xor_ln80, i1 %icmp_ln80_1" [../MeanShiftFilter/MeanShiftFilter.cpp:80]   --->   Operation 328 'and' 'and_ln80' <Predicate = (!icmp_ln63)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 329 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %and_ln80, void %do.end_ifconv, void %do.body" [../MeanShiftFilter/MeanShiftFilter.cpp:80]   --->   Operation 329 'br' 'br_ln80' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_50 : Operation 330 [1/1] (2.55ns)   --->   "%x_1 = add i32 %select_ln15, i32 1" [../MeanShiftFilter/MeanShiftFilter.cpp:17]   --->   Operation 330 'add' 'x_1' <Predicate = (!and_ln80) | (icmp_ln63)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 331 [1/1] (1.58ns)   --->   "%store_ln17 = store i64 %add_ln15, i64 %indvar_flatten" [../MeanShiftFilter/MeanShiftFilter.cpp:17]   --->   Operation 331 'store' 'store_ln17' <Predicate = (!and_ln80) | (icmp_ln63)> <Delay = 1.58>
ST_50 : Operation 332 [1/1] (1.58ns)   --->   "%store_ln17 = store i32 %select_ln15_1, i32 %y" [../MeanShiftFilter/MeanShiftFilter.cpp:17]   --->   Operation 332 'store' 'store_ln17' <Predicate = (!and_ln80) | (icmp_ln63)> <Delay = 1.58>
ST_50 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln17 = store i32 %x_1, i32 %x" [../MeanShiftFilter/MeanShiftFilter.cpp:17]   --->   Operation 333 'store' 'store_ln17' <Predicate = (!and_ln80) | (icmp_ln63)> <Delay = 1.58>

State 51 <SV = 50> <Delay = 5.24>
ST_51 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%CENTER_b_1 = phi i16 %CENTER_b_2, void %for.end90, i16 %MEAN_b, void %if.end.i.i.i1008"   --->   Operation 334 'phi' 'CENTER_b_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln84)   --->   "%CENTER_g_1 = phi i16 %CENTER_g_2, void %for.end90, i16 %MEAN_g, void %if.end.i.i.i1008"   --->   Operation 335 'phi' 'CENTER_g_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%CENTER_r_1 = phi i16 %CENTER_r_2, void %for.end90, i16 %MEAN_r, void %if.end.i.i.i1008"   --->   Operation 336 'phi' 'CENTER_r_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%sext_ln83 = sext i16 %CENTER_b_1" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 337 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 338 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln83 = add i17 %sext_ln83, i17 128" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 338 'add' 'add_ln83' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_cast = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln83, i32 8, i32 15" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 339 'partselect' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln83, i32 16" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 340 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i17 %add_ln83" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 341 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 342 [1/1] (1.91ns)   --->   "%icmp_ln83 = icmp_eq  i8 %trunc_ln83, i8 0" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 342 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 343 [1/1] (1.91ns)   --->   "%add_ln83_1 = add i8 %tmp_cast, i8 1" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 343 'add' 'add_ln83_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%select_ln83 = select i1 %icmp_ln83, i8 %tmp_cast, i8 %add_ln83_1" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 344 'select' 'select_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 345 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln83_1 = select i1 %tmp_3, i8 %select_ln83, i8 %tmp_cast" [../MeanShiftFilter/MeanShiftFilter.cpp:83]   --->   Operation 345 'select' 'select_ln83_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln84)   --->   "%sext_ln84 = sext i16 %CENTER_g_1" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 346 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 347 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln84 = add i17 %sext_ln84, i17 128" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 347 'add' 'add_ln84' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_2_cast = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln84, i32 8, i32 15" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 348 'partselect' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln84, i32 16" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 349 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i17 %add_ln84" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 350 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 351 [1/1] (1.91ns)   --->   "%icmp_ln84 = icmp_eq  i8 %trunc_ln84, i8 0" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 351 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 352 [1/1] (1.91ns)   --->   "%add_ln84_1 = add i8 %tmp_2_cast, i8 1" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 352 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%sext_ln85 = sext i16 %CENTER_r_1" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 353 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 354 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln85 = add i17 %sext_ln85, i17 128" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 354 'add' 'add_ln85' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_4_cast = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln85, i32 8, i32 15" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 355 'partselect' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln85, i32 16" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 356 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i17 %add_ln85" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 357 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 358 [1/1] (1.91ns)   --->   "%icmp_ln85 = icmp_eq  i8 %trunc_ln85, i8 0" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 358 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 359 [1/1] (1.91ns)   --->   "%add_ln85_1 = add i8 %tmp_4_cast, i8 1" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 359 'add' 'add_ln85_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%select_ln85 = select i1 %icmp_ln85, i8 %tmp_4_cast, i8 %add_ln85_1" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 360 'select' 'select_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 361 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln85_1 = select i1 %tmp_5, i8 %select_ln85, i8 %tmp_4_cast" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 361 'select' 'select_ln85_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_1)   --->   "%select_ln84 = select i1 %icmp_ln84, i8 %tmp_2_cast, i8 %add_ln84_1" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 362 'select' 'select_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 363 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln84_1 = select i1 %tmp_4, i8 %select_ln84, i8 %tmp_2_cast" [../MeanShiftFilter/MeanShiftFilter.cpp:84]   --->   Operation 363 'select' 'select_ln84_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln83_1, i8 %select_ln84_1, i8 %select_ln85_1" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 364 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %out_r, i24 %or_ln" [../MeanShiftFilter/MeanShiftFilter.cpp:85]   --->   Operation 365 'write' 'write_ln85' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body9" [../MeanShiftFilter/MeanShiftFilter.cpp:17]   --->   Operation 366 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ImageWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ImageHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0111111111111111111111111111111111111111111111111111]
y                     (alloca           ) [ 0111111111111111111111111111111111111111111111111111]
indvar_flatten        (alloca           ) [ 0111111111111111111111111111111111111111111111111111]
spectopmodule_ln3     (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
max_iter_read         (read             ) [ 0011111111111111111111111111111111111111111111111111]
cd_read               (read             ) [ 0000000000000000000000000000000000000000000000000000]
sd_read               (read             ) [ 0000000000000000000000000000000000000000000000000000]
ImageHeight_read      (read             ) [ 0000000000000000000000000000000000000000000000000000]
ImageWidth_read       (read             ) [ 0011111111111111111111111111111111111111111111111111]
conv3_i11_i_i2012     (zext             ) [ 0000000000000000000000000000000000000000000000000000]
dy_3                  (sub              ) [ 0000000000000000000000000000000000000000000000000000]
conv_i1995            (sext             ) [ 0011111111111111111111111111111111111111111111111111]
dy                    (sext             ) [ 0011111111111111111111111111111111111111111111111111]
conv_i_i1992          (zext             ) [ 0011111111111111111111111111111111111111111111111111]
sd_cast               (zext             ) [ 0000000000000000000000000000000000000000000000000000]
conv3_i1961           (mul              ) [ 0000000000000000000000000000000000000000000000000000]
conv_i_i1937          (zext             ) [ 0011111111111111111111111111111111111111111111111111]
cd_cast               (zext             ) [ 0000000000000000000000000000000000000000000000000000]
conv3_i1246           (mul              ) [ 0000000000000000000000000000000000000000000000000000]
shl_i_i_i_i           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
shl_i_i_i_i1231_cast  (zext             ) [ 0011111111111111111111111111111111111111111111111111]
zext_ln15             (zext             ) [ 0011111111111111111111111111111111111111111111111111]
in_r_read             (read             ) [ 0011111111111111111111111111111111111111111111111111]
zext_ln3              (zext             ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln3_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln3               (mul              ) [ 0011111111111111111111111111111111111111111111111111]
store_ln15            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln15            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln15            (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln15               (br               ) [ 0000000000000000000000000000000000000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln15             (icmp             ) [ 0011111111111111111111111111111111111111111111111111]
add_ln15              (add              ) [ 0001111111111111111111111111111111111111111111111110]
br_ln15               (br               ) [ 0000000000000000000000000000000000000000000000000000]
x_load                (load             ) [ 0000000000000000000000000000000000000000000000000000]
y_load                (load             ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln17             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
select_ln15           (select           ) [ 0001111111111111111111111111111111111111111111111110]
add_ln15_1            (add              ) [ 0000000000000000000000000000000000000000000000000000]
select_ln15_1         (select           ) [ 0001111111111111111111111111111111111111111111111110]
specpipeline_ln18     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln17     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
CURRENT_b             (bitconcatenate   ) [ 0011111111111111111111111111111111111111111111111111]
tmp_2                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
CURRENT_g             (bitconcatenate   ) [ 0011111111111111111111111111111111111111111111111111]
trunc_ln21            (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
CURRENT_r             (bitconcatenate   ) [ 0011111111111111111111111111111111111111111111111111]
br_ln27               (br               ) [ 0011111111111111111111111111111111111111111111111111]
ret_ln88              (ret              ) [ 0000000000000000000000000000000000000000000000000000]
CENTER_b_2            (phi              ) [ 0001111111111111111111111111111111111111111111111111]
db                    (sub              ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln54             (sext             ) [ 0000110000000000000000000000000000000000000000000000]
CENTER_g_2            (phi              ) [ 0001111111111111111111111111111111111111111111111111]
CENTER_r_2            (phi              ) [ 0001111111111111111111111111111111111111111111111111]
dg                    (sub              ) [ 0000010000000000000000000000000000000000000000000000]
dr                    (sub              ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln54_2           (sext             ) [ 0000011000000000000000000000000000000000000000000000]
sext_ln54_1           (sext             ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln54              (mul              ) [ 0000001000000000000000000000000000000000000000000000]
mul_ln54_1            (mul              ) [ 0000001000000000000000000000000000000000000000000000]
add_ln54              (add              ) [ 0000000100000000000000000000000000000000000000000000]
mul_ln54_2            (mul              ) [ 0000000100000000000000000000000000000000000000000000]
iter_numb             (phi              ) [ 0000000100000000000000000000000000000000000000000000]
specloopname_ln27     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
add_ln54_1            (add              ) [ 0000000000000000000000000000000000000000000000000000]
COLOR_DIST_SQ         (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln55             (sext             ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln55             (icmp             ) [ 0000000011100000000000000000000000000000000000000000]
iter_numb_1           (add              ) [ 0011111111111111111111111111111111111111111111111111]
br_ln8                (br               ) [ 0011111111111111111111111111111111111111111111111111]
dy_1                  (phi              ) [ 0000000011100000000000000000000000000000000000000000]
pixel_cnt             (phi              ) [ 0000000011100000000000000000000000000000000000000000]
sum_r                 (phi              ) [ 0000000011100000000000000000000000000000000000000000]
sum_g                 (phi              ) [ 0000000011100000000000000000000000000000000000000000]
sum_b                 (phi              ) [ 0000000011100000000000000000000000000000000000000000]
trunc_ln8             (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
speclooptripcount_ln8 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln33     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
empty                 (mul              ) [ 0000000001100000000000000000000000000000000000000000]
empty_35              (add              ) [ 0000000001100000000000000000000000000000000000000000]
br_ln35               (br               ) [ 0011111111111111111111111111111111111111111111111111]
dx_1                  (phi              ) [ 0000000001000000000000000000000000000000000000000000]
mul_ln37              (mul              ) [ 0000000000100000000000000000000000000000000000000000]
xi                    (add              ) [ 0000000000000000000000000000000000000000000000000000]
or_ln44               (or               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_1                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln44             (icmp             ) [ 0000000000100000000000000000000000000000000000000000]
dx_2                  (add              ) [ 0011111111111111111111111111111111111111111111111111]
icmp_ln35             (icmp             ) [ 0000000000100000000000000000000000000000000000000000]
pixel_cnt_1           (phi              ) [ 0000000000100000000000000000000000000000000000000000]
sum_r_1               (phi              ) [ 0000000000100000000000000000000000000000000000000000]
sum_g_1               (phi              ) [ 0000000000100000000000000000000000000000000000000000]
sum_b_1               (phi              ) [ 0000000000100000000000000000000000000000000000000000]
speclooptripcount_ln8 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln35     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
add_ln37              (add              ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln37             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
sum_b_2               (add              ) [ 0000000000000000000000000000000000000000000000000000]
sum_g_2               (add              ) [ 0000000000000000000000000000000000000000000000000000]
sum_r_2               (add              ) [ 0000000000000000000000000000000000000000000000000000]
pixel_cnt_2           (add              ) [ 0000000000000000000000000000000000000000000000000000]
or_ln55               (or               ) [ 0000000000000000000000000000000000000000000000000000]
or_ln55_1             (or               ) [ 0000000000000000000000000000000000000000000000000000]
sum_b_3               (select           ) [ 0011111111111111111111111111111111111111111111111111]
sum_g_3               (select           ) [ 0011111111111111111111111111111111111111111111111111]
sum_r_3               (select           ) [ 0011111111111111111111111111111111111111111111111111]
pixel_cnt_3           (select           ) [ 0011111111111111111111111111111111111111111111111111]
br_ln35               (br               ) [ 0011111111111111111111111111111111111111111111111111]
add_ln33              (add              ) [ 0011111111111111111111111111111111111111111111111111]
icmp_ln33             (icmp             ) [ 0011111111111111111111111111111111111111111111111111]
br_ln33               (br               ) [ 0011111111111111111111111111111111111111111111111111]
icmp_ln63             (icmp             ) [ 0011111111111111111111111111111111111111111111111111]
br_ln63               (br               ) [ 0011111111111111111111111111111111111111111111111111]
sext_ln65             (sext             ) [ 0000000000001111111111111111111111111111111111100000]
sext_ln66             (sext             ) [ 0000000000001111111111111111111111111111111111100000]
sext_ln67             (sext             ) [ 0000000000001111111111111111111111111111111111100000]
icmp_ln80             (icmp             ) [ 0000000000001111111111111111111111111111111111111110]
udiv_ln65             (udiv             ) [ 0000000000000000000000000000000000000000000000000000]
MEAN_b                (trunc            ) [ 0011111111110000000000000000000000000000000000011111]
udiv_ln66             (udiv             ) [ 0000000000000000000000000000000000000000000000010000]
udiv_ln67             (udiv             ) [ 0000000000000000000000000000000000000000000000010000]
sext_ln70             (sext             ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln70_1           (sext             ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln70              (sub              ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln70_2           (sext             ) [ 0000000000000000000000000000000000000000000000011000]
MEAN_g                (trunc            ) [ 0011111111110000000000000000000000000000000000001111]
MEAN_r                (trunc            ) [ 0011111111110000000000000000000000000000000000001111]
sext_ln71             (sext             ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln71_1           (sext             ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln71              (sub              ) [ 0000000000000000000000000000000000000000000000001000]
sext_ln72             (sext             ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln72_1           (sext             ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln72              (sub              ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln72_2           (sext             ) [ 0000000000000000000000000000000000000000000000001100]
sext_ln71_2           (sext             ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln70              (mul              ) [ 0000000000000000000000000000000000000000000000000100]
mul_ln70_1            (mul              ) [ 0000000000000000000000000000000000000000000000000100]
add_ln70              (add              ) [ 0011111111110000000000000000000000000000000000000011]
mul_ln71              (mul              ) [ 0011111111110000000000000000000000000000000000000011]
add_ln71              (add              ) [ 0000000000000000000000000000000000000000000000000000]
THRES_HOLD_DIST_SQ    (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
xor_ln80              (xor              ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln80_1           (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
and_ln80              (and              ) [ 0011111111111111111111111111111111111111111111111111]
br_ln80               (br               ) [ 0011111111111111111111111111111111111111111111111111]
x_1                   (add              ) [ 0000000000000000000000000000000000000000000000000000]
store_ln17            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln17            (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln17            (store            ) [ 0000000000000000000000000000000000000000000000000000]
CENTER_b_1            (phi              ) [ 0000000000000000000000000000000000000000000000000001]
CENTER_g_1            (phi              ) [ 0000000000000000000000000000000000000000000000000001]
CENTER_r_1            (phi              ) [ 0000000000000000000000000000000000000000000000000001]
sext_ln83             (sext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln83              (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_cast              (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_3                 (bitselect        ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln83            (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln83             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln83_1            (add              ) [ 0000000000000000000000000000000000000000000000000000]
select_ln83           (select           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln83_1         (select           ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln84             (sext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln84              (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_2_cast            (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_4                 (bitselect        ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln84            (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln84             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln84_1            (add              ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln85             (sext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln85              (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_4_cast            (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_5                 (bitselect        ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln85            (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln85             (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln85_1            (add              ) [ 0000000000000000000000000000000000000000000000000000]
select_ln85           (select           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln85_1         (select           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln84           (select           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln84_1         (select           ) [ 0000000000000000000000000000000000000000000000000000]
or_ln                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
write_ln85            (write            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln17               (br               ) [ 0000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ImageWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ImageHeight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageHeight"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sd">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sd"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cd">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cd"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_iter">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_iter"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_loop_Col_loop_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="x_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="y_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="max_iter_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_iter_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cd_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cd_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sd_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sd_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ImageHeight_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ImageHeight_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ImageWidth_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ImageWidth_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="in_r_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln85_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="0" index="2" bw="24" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/51 "/>
</bind>
</comp>

<comp id="163" class="1005" name="CENTER_b_2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="43"/>
<pin id="165" dir="1" index="1" bw="16" slack="43"/>
</pin_list>
<bind>
<opset="CENTER_b_2 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="CENTER_b_2_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="16" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CENTER_b_2/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="CENTER_g_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="43"/>
<pin id="175" dir="1" index="1" bw="16" slack="43"/>
</pin_list>
<bind>
<opset="CENTER_g_2 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="CENTER_g_2_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="2"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="16" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CENTER_g_2/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="CENTER_r_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="43"/>
<pin id="185" dir="1" index="1" bw="16" slack="43"/>
</pin_list>
<bind>
<opset="CENTER_r_2 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="CENTER_r_2_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="2"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="16" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CENTER_r_2/4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="iter_numb_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="5"/>
<pin id="195" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="iter_numb (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="iter_numb_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="5"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_numb/7 "/>
</bind>
</comp>

<comp id="204" class="1005" name="dy_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="2"/>
<pin id="206" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dy_1 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="dy_1_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="9" slack="7"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dy_1/8 "/>
</bind>
</comp>

<comp id="214" class="1005" name="pixel_cnt_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixel_cnt (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="pixel_cnt_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_cnt/8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sum_r_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_r (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="sum_r_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_r/8 "/>
</bind>
</comp>

<comp id="238" class="1005" name="sum_g_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_g (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="sum_g_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_g/8 "/>
</bind>
</comp>

<comp id="250" class="1005" name="sum_b_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_b (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="sum_b_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_b/8 "/>
</bind>
</comp>

<comp id="262" class="1005" name="dx_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="dx_1 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="dx_1_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="8"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dx_1/9 "/>
</bind>
</comp>

<comp id="271" class="1005" name="pixel_cnt_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="pixel_cnt_1 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="pixel_cnt_1_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_cnt_1/10 "/>
</bind>
</comp>

<comp id="281" class="1005" name="sum_r_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="283" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_r_1 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="sum_r_1_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="2"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_r_1/10 "/>
</bind>
</comp>

<comp id="291" class="1005" name="sum_g_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="293" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_g_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="sum_g_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="2"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="16" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_g_1/10 "/>
</bind>
</comp>

<comp id="301" class="1005" name="sum_b_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="303" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_b_1 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="sum_b_1_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="2"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="16" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_b_1/10 "/>
</bind>
</comp>

<comp id="311" class="1005" name="CENTER_b_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="313" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="CENTER_b_1 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="CENTER_b_1_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="48"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="16" slack="5"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CENTER_b_1/51 "/>
</bind>
</comp>

<comp id="321" class="1005" name="CENTER_g_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="323" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="CENTER_g_1 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="CENTER_g_1_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="47"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="16" slack="4"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CENTER_g_1/51 "/>
</bind>
</comp>

<comp id="331" class="1005" name="CENTER_r_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="333" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="CENTER_r_1 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="CENTER_r_1_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="47"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="16" slack="4"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CENTER_r_1/51 "/>
</bind>
</comp>

<comp id="341" class="1004" name="mul_ln3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/8 mul_ln37/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="conv3_i11_i_i2012_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i11_i_i2012/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="dy_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dy_3/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="conv_i1995_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i1995/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="dy_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dy/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="conv_i_i1992_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i_i1992/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sd_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sd_cast/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="conv3_i1961_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="conv3_i1961/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="conv_i_i1937_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i_i1937/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="cd_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cd_cast/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="conv3_i1246_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="conv3_i1246/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="shl_i_i_i_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="24" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_i_i_i_i1231_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="24" slack="0"/>
<pin id="407" dir="1" index="1" bw="25" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shl_i_i_i_i1231_cast/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln15_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln3_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln15_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln15_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln15_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="indvar_flatten_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln15_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="1"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln15_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="48"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="x_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="y_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln17_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln15_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln15_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln15_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="32" slack="0"/>
<pin id="481" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="24" slack="1"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="CURRENT_b_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="CURRENT_b/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="24" slack="1"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="0" index="3" bw="5" slack="0"/>
<pin id="507" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="CURRENT_g_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="CURRENT_g/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln21_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="24" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="CURRENT_r_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="CURRENT_r/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="db_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="1"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="db/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln54_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="dg_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="2"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dg/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="dr_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="2"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dr/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln54_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_2/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln54_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="1"/>
<pin id="555" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="mul_ln54_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_1/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="COLOR_DIST_SQ_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="24" slack="0"/>
<pin id="565" dir="0" index="2" bw="5" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="COLOR_DIST_SQ/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln55_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln55_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="0" index="1" bw="24" slack="6"/>
<pin id="578" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="iter_numb_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_numb_1/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln8_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="empty_35_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="6"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="xi_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="7"/>
<pin id="600" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="or_ln44_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="23" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln44_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="23" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="dx_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dx_2/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln35_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="8"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln37_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="32" slack="2"/>
<pin id="637" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln37_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="9"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sum_b_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="8"/>
<pin id="646" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_b_2/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sum_g_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="8"/>
<pin id="651" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_g_2/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sum_r_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="8"/>
<pin id="656" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_r_2/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="pixel_cnt_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_cnt_2/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_ln55_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="0" index="1" bw="1" slack="3"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln55_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55_1/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sum_b_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="0"/>
<pin id="677" dir="0" index="2" bw="16" slack="0"/>
<pin id="678" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_b_3/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sum_g_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="16" slack="0"/>
<pin id="685" dir="0" index="2" bw="16" slack="0"/>
<pin id="686" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_g_3/10 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sum_r_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="16" slack="0"/>
<pin id="693" dir="0" index="2" bw="16" slack="0"/>
<pin id="694" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_r_3/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="pixel_cnt_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="32" slack="0"/>
<pin id="702" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixel_cnt_3/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln33_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="2"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln33_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="2"/>
<pin id="714" dir="0" index="1" bw="8" slack="9"/>
<pin id="715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln63_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="39"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/11 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sext_ln65_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="1"/>
<pin id="728" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln65/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln66_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/11 "/>
</bind>
</comp>

<comp id="733" class="1004" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="1"/>
<pin id="736" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln66/11 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln67_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/11 "/>
</bind>
</comp>

<comp id="741" class="1004" name="grp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="1"/>
<pin id="744" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln67/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln80_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="10"/>
<pin id="748" dir="0" index="1" bw="8" slack="4"/>
<pin id="749" dir="1" index="2" bw="1" slack="39"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="MEAN_b_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="MEAN_b/46 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln70_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="0"/>
<pin id="756" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/46 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln70_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="43"/>
<pin id="760" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70_1/46 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sub_ln70_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="0" index="1" bw="16" slack="0"/>
<pin id="765" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln70/46 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sext_ln70_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="17" slack="0"/>
<pin id="770" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70_2/46 "/>
</bind>
</comp>

<comp id="772" class="1004" name="MEAN_g_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="1"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="MEAN_g/47 "/>
</bind>
</comp>

<comp id="775" class="1004" name="MEAN_r_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="1"/>
<pin id="777" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="MEAN_r/47 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln71_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/47 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln71_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="43"/>
<pin id="784" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_1/47 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sub_ln71_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="0" index="1" bw="16" slack="0"/>
<pin id="789" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln71/47 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sext_ln72_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72/47 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln72_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="43"/>
<pin id="798" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72_1/47 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sub_ln72_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="0" index="1" bw="16" slack="0"/>
<pin id="803" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln72/47 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln72_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="17" slack="0"/>
<pin id="808" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72_2/47 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln71_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="17" slack="1"/>
<pin id="812" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_2/48 "/>
</bind>
</comp>

<comp id="813" class="1004" name="mul_ln70_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="17" slack="0"/>
<pin id="815" dir="0" index="1" bw="17" slack="0"/>
<pin id="816" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70_1/48 "/>
</bind>
</comp>

<comp id="819" class="1004" name="THRES_HOLD_DIST_SQ_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="0" index="1" bw="24" slack="0"/>
<pin id="822" dir="0" index="2" bw="5" slack="0"/>
<pin id="823" dir="0" index="3" bw="6" slack="0"/>
<pin id="824" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="THRES_HOLD_DIST_SQ/50 "/>
</bind>
</comp>

<comp id="828" class="1004" name="xor_ln80_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="39"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/50 "/>
</bind>
</comp>

<comp id="833" class="1004" name="icmp_ln80_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="0"/>
<pin id="835" dir="0" index="1" bw="6" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_1/50 "/>
</bind>
</comp>

<comp id="839" class="1004" name="and_ln80_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/50 "/>
</bind>
</comp>

<comp id="845" class="1004" name="x_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="48"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/50 "/>
</bind>
</comp>

<comp id="850" class="1004" name="store_ln17_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="48"/>
<pin id="852" dir="0" index="1" bw="64" slack="49"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/50 "/>
</bind>
</comp>

<comp id="854" class="1004" name="store_ln17_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="48"/>
<pin id="856" dir="0" index="1" bw="32" slack="49"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/50 "/>
</bind>
</comp>

<comp id="858" class="1004" name="store_ln17_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="49"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/50 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sext_ln83_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="0"/>
<pin id="865" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/51 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln83_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="0"/>
<pin id="869" dir="0" index="1" bw="9" slack="0"/>
<pin id="870" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/51 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_cast_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="17" slack="0"/>
<pin id="876" dir="0" index="2" bw="5" slack="0"/>
<pin id="877" dir="0" index="3" bw="5" slack="0"/>
<pin id="878" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_cast/51 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="17" slack="0"/>
<pin id="886" dir="0" index="2" bw="6" slack="0"/>
<pin id="887" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/51 "/>
</bind>
</comp>

<comp id="891" class="1004" name="trunc_ln83_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="17" slack="0"/>
<pin id="893" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/51 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp_ln83_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/51 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln83_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/51 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln83_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="0" index="2" bw="8" slack="0"/>
<pin id="911" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/51 "/>
</bind>
</comp>

<comp id="915" class="1004" name="select_ln83_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="0" index="2" bw="8" slack="0"/>
<pin id="919" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/51 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sext_ln84_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="0"/>
<pin id="925" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/51 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln84_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="0"/>
<pin id="929" dir="0" index="1" bw="9" slack="0"/>
<pin id="930" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/51 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_2_cast_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="17" slack="0"/>
<pin id="936" dir="0" index="2" bw="5" slack="0"/>
<pin id="937" dir="0" index="3" bw="5" slack="0"/>
<pin id="938" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_cast/51 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_4_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="17" slack="0"/>
<pin id="946" dir="0" index="2" bw="6" slack="0"/>
<pin id="947" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/51 "/>
</bind>
</comp>

<comp id="951" class="1004" name="trunc_ln84_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="17" slack="0"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/51 "/>
</bind>
</comp>

<comp id="955" class="1004" name="icmp_ln84_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/51 "/>
</bind>
</comp>

<comp id="961" class="1004" name="add_ln84_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/51 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln85_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="0"/>
<pin id="969" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/51 "/>
</bind>
</comp>

<comp id="971" class="1004" name="add_ln85_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="0"/>
<pin id="973" dir="0" index="1" bw="9" slack="0"/>
<pin id="974" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/51 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_4_cast_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="0" index="1" bw="17" slack="0"/>
<pin id="980" dir="0" index="2" bw="5" slack="0"/>
<pin id="981" dir="0" index="3" bw="5" slack="0"/>
<pin id="982" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_cast/51 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_5_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="17" slack="0"/>
<pin id="990" dir="0" index="2" bw="6" slack="0"/>
<pin id="991" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/51 "/>
</bind>
</comp>

<comp id="995" class="1004" name="trunc_ln85_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="17" slack="0"/>
<pin id="997" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/51 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln85_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/51 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="add_ln85_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/51 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="select_ln85_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="0"/>
<pin id="1014" dir="0" index="2" bw="8" slack="0"/>
<pin id="1015" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/51 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="select_ln85_1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="0" index="2" bw="8" slack="0"/>
<pin id="1023" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_1/51 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="select_ln84_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="8" slack="0"/>
<pin id="1030" dir="0" index="2" bw="8" slack="0"/>
<pin id="1031" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/51 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="select_ln84_1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="8" slack="0"/>
<pin id="1038" dir="0" index="2" bw="8" slack="0"/>
<pin id="1039" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/51 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="or_ln_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="24" slack="0"/>
<pin id="1045" dir="0" index="1" bw="8" slack="0"/>
<pin id="1046" dir="0" index="2" bw="8" slack="0"/>
<pin id="1047" dir="0" index="3" bw="8" slack="0"/>
<pin id="1048" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/51 "/>
</bind>
</comp>

<comp id="1054" class="1007" name="grp_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="0"/>
<pin id="1056" dir="0" index="1" bw="16" slack="0"/>
<pin id="1057" dir="0" index="2" bw="24" slack="0"/>
<pin id="1058" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln54/3 add_ln54/5 "/>
</bind>
</comp>

<comp id="1062" class="1007" name="grp_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="0"/>
<pin id="1064" dir="0" index="1" bw="16" slack="0"/>
<pin id="1065" dir="0" index="2" bw="24" slack="0"/>
<pin id="1066" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln54_2/4 add_ln54_1/6 "/>
</bind>
</comp>

<comp id="1071" class="1007" name="grp_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="17" slack="0"/>
<pin id="1073" dir="0" index="1" bw="17" slack="0"/>
<pin id="1074" dir="0" index="2" bw="24" slack="0"/>
<pin id="1075" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln70/46 add_ln70/48 "/>
</bind>
</comp>

<comp id="1079" class="1007" name="grp_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="17" slack="0"/>
<pin id="1081" dir="0" index="1" bw="17" slack="0"/>
<pin id="1082" dir="0" index="2" bw="24" slack="0"/>
<pin id="1083" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln71/47 add_ln71/49 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="x_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="0"/>
<pin id="1090" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1095" class="1005" name="y_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1102" class="1005" name="indvar_flatten_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="0"/>
<pin id="1104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1109" class="1005" name="max_iter_read_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="10"/>
<pin id="1111" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="max_iter_read "/>
</bind>
</comp>

<comp id="1114" class="1005" name="ImageWidth_read_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ImageWidth_read "/>
</bind>
</comp>

<comp id="1119" class="1005" name="conv_i1995_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="64" slack="7"/>
<pin id="1121" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv_i1995 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="dy_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="8"/>
<pin id="1126" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="dy "/>
</bind>
</comp>

<comp id="1129" class="1005" name="conv_i_i1992_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="8"/>
<pin id="1131" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="conv_i_i1992 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="conv_i_i1937_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="9"/>
<pin id="1136" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="conv_i_i1937 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="shl_i_i_i_i1231_cast_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="25" slack="6"/>
<pin id="1141" dir="1" index="1" bw="25" slack="6"/>
</pin_list>
<bind>
<opset="shl_i_i_i_i1231_cast "/>
</bind>
</comp>

<comp id="1144" class="1005" name="zext_ln15_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="9"/>
<pin id="1146" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="in_r_read_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="24" slack="1"/>
<pin id="1151" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="in_r_read "/>
</bind>
</comp>

<comp id="1156" class="1005" name="mul_ln3_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="64" slack="1"/>
<pin id="1158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln3 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="add_ln15_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="64" slack="48"/>
<pin id="1166" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="select_ln15_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="7"/>
<pin id="1171" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="select_ln15_1_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="6"/>
<pin id="1177" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="CURRENT_b_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="1"/>
<pin id="1183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="CURRENT_b "/>
</bind>
</comp>

<comp id="1188" class="1005" name="CURRENT_g_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="16" slack="2"/>
<pin id="1190" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="CURRENT_g "/>
</bind>
</comp>

<comp id="1195" class="1005" name="CURRENT_r_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="16" slack="2"/>
<pin id="1197" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="CURRENT_r "/>
</bind>
</comp>

<comp id="1202" class="1005" name="sext_ln54_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="24" slack="1"/>
<pin id="1204" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="dg_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="1"/>
<pin id="1210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dg "/>
</bind>
</comp>

<comp id="1213" class="1005" name="sext_ln54_2_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="24" slack="1"/>
<pin id="1215" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_2 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="mul_ln54_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="24" slack="1"/>
<pin id="1221" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="add_ln54_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="24" slack="1"/>
<pin id="1226" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="icmp_ln55_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="3"/>
<pin id="1231" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="iter_numb_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="0"/>
<pin id="1236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="iter_numb_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="empty_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="2"/>
<pin id="1242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1245" class="1005" name="empty_35_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="1"/>
<pin id="1247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="mul_ln37_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="icmp_ln44_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="dx_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="0"/>
<pin id="1262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dx_2 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="icmp_ln35_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="1"/>
<pin id="1267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="sum_b_3_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="0"/>
<pin id="1271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum_b_3 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="sum_g_3_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="0"/>
<pin id="1278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum_g_3 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="sum_r_3_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="16" slack="0"/>
<pin id="1285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum_r_3 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="pixel_cnt_3_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="0"/>
<pin id="1292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pixel_cnt_3 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="add_ln33_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="64" slack="1"/>
<pin id="1302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="icmp_ln63_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="39"/>
<pin id="1310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="sext_ln65_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln65 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="sext_ln66_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="1"/>
<pin id="1319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="sext_ln67_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln67 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="icmp_ln80_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="39"/>
<pin id="1329" dir="1" index="1" bw="1" slack="39"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="MEAN_b_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="1"/>
<pin id="1334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MEAN_b "/>
</bind>
</comp>

<comp id="1338" class="1005" name="udiv_ln66_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="1"/>
<pin id="1340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln66 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="udiv_ln67_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="16" slack="1"/>
<pin id="1345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln67 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="sext_ln70_2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="24" slack="1"/>
<pin id="1350" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln70_2 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="MEAN_g_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="16" slack="1"/>
<pin id="1356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MEAN_g "/>
</bind>
</comp>

<comp id="1360" class="1005" name="MEAN_r_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="16" slack="1"/>
<pin id="1362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MEAN_r "/>
</bind>
</comp>

<comp id="1366" class="1005" name="sub_ln71_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="17" slack="1"/>
<pin id="1368" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln71 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="sext_ln72_2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="24" slack="1"/>
<pin id="1373" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln72_2 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="mul_ln70_1_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="24" slack="1"/>
<pin id="1379" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln70_1 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="add_ln70_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="24" slack="1"/>
<pin id="1384" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="106" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="182"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="192"><net_src comp="186" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="213"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="280"><net_src comp="214" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="290"><net_src comp="226" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="300"><net_src comp="238" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="310"><net_src comp="250" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="163" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="330"><net_src comp="173" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="340"><net_src comp="183" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="265" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="265" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="132" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="132" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="132" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="126" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="40" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="132" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="138" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="421"><net_src comp="144" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="26" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="438" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="26" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="452" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="455" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="14" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="458" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="471" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="455" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="485" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="40" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="510"><net_src comp="66" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="62" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="502" pin="4"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="40" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="527"><net_src comp="62" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="40" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="166" pin="4"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="176" pin="4"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="186" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="70" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="64" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="60" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="574"><net_src comp="562" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="197" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="72" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="207" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="596"><net_src comp="586" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="265" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="613"><net_src comp="84" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="86" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="621"><net_src comp="607" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="90" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="265" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="14" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="265" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="642"><net_src comp="634" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="304" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="294" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="284" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="274" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="14" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="672"><net_src comp="664" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="638" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="304" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="643" pin="2"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="668" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="294" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="648" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="668" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="284" pin="4"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="653" pin="2"/><net_sink comp="690" pin=2"/></net>

<net id="703"><net_src comp="668" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="274" pin="4"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="658" pin="2"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="204" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="46" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="204" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="26" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="753"><net_src comp="725" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="163" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="754" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="173" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="778" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="782" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="775" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="183" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="792" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="796" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="825"><net_src comp="70" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="64" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="827"><net_src comp="60" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="832"><net_src comp="94" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="819" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="96" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="828" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="14" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="862"><net_src comp="845" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="314" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="98" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="879"><net_src comp="100" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="64" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="882"><net_src comp="66" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="888"><net_src comp="102" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="867" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="58" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="867" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="891" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="40" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="873" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="72" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="895" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="873" pin="4"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="901" pin="2"/><net_sink comp="907" pin=2"/></net>

<net id="920"><net_src comp="883" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="907" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="873" pin="4"/><net_sink comp="915" pin=2"/></net>

<net id="926"><net_src comp="324" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="923" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="98" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="939"><net_src comp="100" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="927" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="64" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="66" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="948"><net_src comp="102" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="927" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="58" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="954"><net_src comp="927" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="40" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="933" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="72" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="334" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="98" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="983"><net_src comp="100" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="971" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="985"><net_src comp="64" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="986"><net_src comp="66" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="992"><net_src comp="102" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="971" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="58" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="971" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="995" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="40" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="977" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="72" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1016"><net_src comp="999" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="977" pin="4"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=2"/></net>

<net id="1024"><net_src comp="987" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="1011" pin="3"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="977" pin="4"/><net_sink comp="1019" pin=2"/></net>

<net id="1032"><net_src comp="955" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="933" pin="4"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="961" pin="2"/><net_sink comp="1027" pin=2"/></net>

<net id="1040"><net_src comp="943" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1027" pin="3"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="933" pin="4"/><net_sink comp="1035" pin=2"/></net>

<net id="1049"><net_src comp="104" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="915" pin="3"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="1035" pin="3"/><net_sink comp="1043" pin=2"/></net>

<net id="1052"><net_src comp="1019" pin="3"/><net_sink comp="1043" pin=3"/></net>

<net id="1053"><net_src comp="1043" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="1059"><net_src comp="535" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="535" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="556" pin="2"/><net_sink comp="1054" pin=2"/></net>

<net id="1067"><net_src comp="549" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="549" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="1054" pin="3"/><net_sink comp="1062" pin=2"/></net>

<net id="1070"><net_src comp="1062" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="1076"><net_src comp="768" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="768" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="813" pin="2"/><net_sink comp="1071" pin=2"/></net>

<net id="1084"><net_src comp="806" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="806" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="1071" pin="3"/><net_sink comp="1079" pin=2"/></net>

<net id="1087"><net_src comp="1079" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="1091"><net_src comp="108" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1094"><net_src comp="1088" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1098"><net_src comp="112" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1101"><net_src comp="1095" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1105"><net_src comp="116" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1108"><net_src comp="1102" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1112"><net_src comp="120" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1117"><net_src comp="144" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1122"><net_src comp="361" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1127"><net_src comp="365" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1132"><net_src comp="369" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1137"><net_src comp="383" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1142"><net_src comp="405" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1147"><net_src comp="409" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1152"><net_src comp="150" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1155"><net_src comp="1149" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1159"><net_src comp="341" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1167"><net_src comp="446" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1172"><net_src comp="463" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1178"><net_src comp="477" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1184"><net_src comp="494" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1187"><net_src comp="1181" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1191"><net_src comp="511" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1198"><net_src comp="522" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1201"><net_src comp="1195" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1205"><net_src comp="535" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1211"><net_src comp="539" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1216"><net_src comp="549" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1222"><net_src comp="556" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1227"><net_src comp="1054" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1232"><net_src comp="575" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1237"><net_src comp="580" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1243"><net_src comp="345" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1248"><net_src comp="592" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1253"><net_src comp="345" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1258"><net_src comp="617" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1263"><net_src comp="623" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1268"><net_src comp="629" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="674" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1275"><net_src comp="1269" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1279"><net_src comp="682" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1282"><net_src comp="1276" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1286"><net_src comp="690" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1293"><net_src comp="698" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1296"><net_src comp="1290" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1297"><net_src comp="1290" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1298"><net_src comp="1290" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1299"><net_src comp="1290" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1303"><net_src comp="706" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1311"><net_src comp="717" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1315"><net_src comp="722" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1320"><net_src comp="730" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1325"><net_src comp="738" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1330"><net_src comp="746" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1335"><net_src comp="750" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1341"><net_src comp="733" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1346"><net_src comp="741" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1351"><net_src comp="768" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1357"><net_src comp="772" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1363"><net_src comp="775" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1369"><net_src comp="786" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1374"><net_src comp="806" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1380"><net_src comp="813" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1385"><net_src comp="1071" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1079" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {51 }
 - Input state : 
	Port: MeanShiftFiltering : in_r | {1 }
	Port: MeanShiftFiltering : ImageWidth | {1 }
	Port: MeanShiftFiltering : ImageHeight | {1 }
	Port: MeanShiftFiltering : sd | {1 }
	Port: MeanShiftFiltering : cd | {1 }
	Port: MeanShiftFiltering : max_iter | {1 }
  - Chain level:
	State 1
		dy_3 : 1
		conv_i1995 : 2
		dy : 2
		conv3_i1961 : 1
		conv_i_i1937 : 2
		conv3_i1246 : 1
		shl_i_i_i_i : 2
		shl_i_i_i_i1231_cast : 3
		mul_ln3 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
	State 2
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		icmp_ln17 : 1
		select_ln15 : 2
		add_ln15_1 : 1
		select_ln15_1 : 2
		CURRENT_b : 1
		CURRENT_g : 1
		CURRENT_r : 1
	State 3
		db : 1
		sext_ln54 : 2
		mul_ln54 : 3
	State 4
		dg : 1
		dr : 1
		sext_ln54_2 : 2
		mul_ln54_2 : 3
	State 5
		mul_ln54_1 : 1
		add_ln54 : 2
	State 6
		add_ln54_1 : 1
	State 7
		COLOR_DIST_SQ : 1
		sext_ln55 : 2
		icmp_ln55 : 3
		iter_numb_1 : 1
	State 8
		trunc_ln8 : 1
		empty : 2
		empty_35 : 2
	State 9
		mul_ln37 : 1
		xi : 1
		or_ln44 : 2
		tmp_1 : 2
		icmp_ln44 : 3
		dx_2 : 1
		icmp_ln35 : 1
	State 10
		icmp_ln37 : 1
		sum_b_2 : 1
		sum_g_2 : 1
		sum_r_2 : 1
		pixel_cnt_2 : 1
		or_ln55_1 : 2
		sum_b_3 : 2
		sum_g_3 : 2
		sum_r_3 : 2
		pixel_cnt_3 : 2
		br_ln33 : 1
	State 11
		br_ln63 : 1
		udiv_ln65 : 1
		udiv_ln66 : 1
		udiv_ln67 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		MEAN_b : 1
		sext_ln70 : 2
		sub_ln70 : 3
		sext_ln70_2 : 4
		mul_ln70 : 5
	State 47
		sext_ln71 : 1
		sub_ln71 : 2
		sext_ln72 : 1
		sub_ln72 : 2
		sext_ln72_2 : 3
		mul_ln71 : 4
	State 48
		mul_ln70_1 : 1
		add_ln70 : 2
	State 49
		add_ln71 : 1
	State 50
		THRES_HOLD_DIST_SQ : 1
		icmp_ln80_1 : 2
		and_ln80 : 3
		br_ln80 : 3
		store_ln17 : 1
	State 51
		sext_ln83 : 1
		add_ln83 : 2
		tmp_cast : 3
		tmp_3 : 3
		trunc_ln83 : 3
		icmp_ln83 : 4
		add_ln83_1 : 4
		select_ln83 : 5
		select_ln83_1 : 6
		sext_ln84 : 1
		add_ln84 : 2
		tmp_2_cast : 3
		tmp_4 : 3
		trunc_ln84 : 3
		icmp_ln84 : 4
		add_ln84_1 : 4
		sext_ln85 : 1
		add_ln85 : 2
		tmp_4_cast : 3
		tmp_5 : 3
		trunc_ln85 : 3
		icmp_ln85 : 4
		add_ln85_1 : 4
		select_ln85 : 5
		select_ln85_1 : 6
		select_ln84 : 5
		select_ln84_1 : 6
		or_ln : 7
		write_ln85 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_725          |    0    |   2283  |   1738  |
|   udiv   |          grp_fu_733          |    0    |   2283  |   1738  |
|          |          grp_fu_741          |    0    |   2283  |   1738  |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln15_fu_446       |    0    |    0    |    71   |
|          |       add_ln15_1_fu_471      |    0    |    0    |    39   |
|          |      iter_numb_1_fu_580      |    0    |    0    |    15   |
|          |        empty_35_fu_592       |    0    |    0    |    39   |
|          |           xi_fu_597          |    0    |    0    |    39   |
|          |          dx_2_fu_623         |    0    |    0    |    39   |
|          |        add_ln37_fu_634       |    0    |    0    |    39   |
|          |        sum_b_2_fu_643        |    0    |    0    |    23   |
|          |        sum_g_2_fu_648        |    0    |    0    |    23   |
|    add   |        sum_r_2_fu_653        |    0    |    0    |    23   |
|          |      pixel_cnt_2_fu_658      |    0    |    0    |    39   |
|          |        add_ln33_fu_706       |    0    |    0    |    71   |
|          |          x_1_fu_845          |    0    |    0    |    39   |
|          |        add_ln83_fu_867       |    0    |    0    |    23   |
|          |       add_ln83_1_fu_901      |    0    |    0    |    15   |
|          |        add_ln84_fu_927       |    0    |    0    |    23   |
|          |       add_ln84_1_fu_961      |    0    |    0    |    15   |
|          |        add_ln85_fu_971       |    0    |    0    |    23   |
|          |      add_ln85_1_fu_1005      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln15_fu_441       |    0    |    0    |    71   |
|          |       icmp_ln17_fu_458       |    0    |    0    |    39   |
|          |       icmp_ln55_fu_575       |    0    |    0    |    31   |
|          |       icmp_ln44_fu_617       |    0    |    0    |    30   |
|          |       icmp_ln35_fu_629       |    0    |    0    |    39   |
|          |       icmp_ln37_fu_638       |    0    |    0    |    39   |
|   icmp   |       icmp_ln33_fu_712       |    0    |    0    |    71   |
|          |       icmp_ln63_fu_717       |    0    |    0    |    39   |
|          |       icmp_ln80_fu_746       |    0    |    0    |    15   |
|          |      icmp_ln80_1_fu_833      |    0    |    0    |    23   |
|          |       icmp_ln83_fu_895       |    0    |    0    |    15   |
|          |       icmp_ln84_fu_955       |    0    |    0    |    15   |
|          |       icmp_ln85_fu_999       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln15_fu_463      |    0    |    0    |    32   |
|          |     select_ln15_1_fu_477     |    0    |    0    |    32   |
|          |        sum_b_3_fu_674        |    0    |    0    |    16   |
|          |        sum_g_3_fu_682        |    0    |    0    |    16   |
|          |        sum_r_3_fu_690        |    0    |    0    |    16   |
|  select  |      pixel_cnt_3_fu_698      |    0    |    0    |    32   |
|          |      select_ln83_fu_907      |    0    |    0    |    8    |
|          |     select_ln83_1_fu_915     |    0    |    0    |    8    |
|          |      select_ln85_fu_1011     |    0    |    0    |    8    |
|          |     select_ln85_1_fu_1019    |    0    |    0    |    8    |
|          |      select_ln84_fu_1027     |    0    |    0    |    8    |
|          |     select_ln84_1_fu_1035    |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |          dy_3_fu_355         |    0    |    0    |    15   |
|          |           db_fu_530          |    0    |    0    |    23   |
|          |           dg_fu_539          |    0    |    0    |    23   |
|    sub   |           dr_fu_544          |    0    |    0    |    23   |
|          |        sub_ln70_fu_762       |    0    |    0    |    23   |
|          |        sub_ln71_fu_786       |    0    |    0    |    23   |
|          |        sub_ln72_fu_800       |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln3_fu_341        |    4    |    0    |    20   |
|          |          grp_fu_345          |    3    |    0    |    20   |
|    mul   |      conv3_i1961_fu_377      |    0    |    0    |    41   |
|          |      conv3_i1246_fu_391      |    0    |    0    |    41   |
|          |       mul_ln54_1_fu_556      |    1    |    0    |    6    |
|          |       mul_ln70_1_fu_813      |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln44_fu_602        |    0    |    0    |    32   |
|    or    |        or_ln55_fu_664        |    0    |    0    |    2    |
|          |       or_ln55_1_fu_668       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_1054         |    1    |    0    |    0    |
|  muladd  |          grp_fu_1062         |    1    |    0    |    0    |
|          |          grp_fu_1071         |    1    |    0    |    0    |
|          |          grp_fu_1079         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    xor   |        xor_ln80_fu_828       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln80_fu_839       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |   max_iter_read_read_fu_120  |    0    |    0    |    0    |
|          |      cd_read_read_fu_126     |    0    |    0    |    0    |
|   read   |      sd_read_read_fu_132     |    0    |    0    |    0    |
|          | ImageHeight_read_read_fu_138 |    0    |    0    |    0    |
|          |  ImageWidth_read_read_fu_144 |    0    |    0    |    0    |
|          |     in_r_read_read_fu_150    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln85_write_fu_156   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   conv3_i11_i_i2012_fu_351   |    0    |    0    |    0    |
|          |      conv_i_i1992_fu_369     |    0    |    0    |    0    |
|          |        sd_cast_fu_373        |    0    |    0    |    0    |
|          |      conv_i_i1937_fu_383     |    0    |    0    |    0    |
|   zext   |        cd_cast_fu_387        |    0    |    0    |    0    |
|          |  shl_i_i_i_i1231_cast_fu_405 |    0    |    0    |    0    |
|          |       zext_ln15_fu_409       |    0    |    0    |    0    |
|          |        zext_ln3_fu_413       |    0    |    0    |    0    |
|          |       zext_ln3_1_fu_418      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       conv_i1995_fu_361      |    0    |    0    |    0    |
|          |           dy_fu_365          |    0    |    0    |    0    |
|          |       sext_ln54_fu_535       |    0    |    0    |    0    |
|          |      sext_ln54_2_fu_549      |    0    |    0    |    0    |
|          |      sext_ln54_1_fu_553      |    0    |    0    |    0    |
|          |       sext_ln55_fu_571       |    0    |    0    |    0    |
|          |       sext_ln65_fu_722       |    0    |    0    |    0    |
|          |       sext_ln66_fu_730       |    0    |    0    |    0    |
|          |       sext_ln67_fu_738       |    0    |    0    |    0    |
|          |       sext_ln70_fu_754       |    0    |    0    |    0    |
|   sext   |      sext_ln70_1_fu_758      |    0    |    0    |    0    |
|          |      sext_ln70_2_fu_768      |    0    |    0    |    0    |
|          |       sext_ln71_fu_778       |    0    |    0    |    0    |
|          |      sext_ln71_1_fu_782      |    0    |    0    |    0    |
|          |       sext_ln72_fu_792       |    0    |    0    |    0    |
|          |      sext_ln72_1_fu_796      |    0    |    0    |    0    |
|          |      sext_ln72_2_fu_806      |    0    |    0    |    0    |
|          |      sext_ln71_2_fu_810      |    0    |    0    |    0    |
|          |       sext_ln83_fu_863       |    0    |    0    |    0    |
|          |       sext_ln84_fu_923       |    0    |    0    |    0    |
|          |       sext_ln85_fu_967       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      shl_i_i_i_i_fu_397      |    0    |    0    |    0    |
|          |       CURRENT_b_fu_494       |    0    |    0    |    0    |
|bitconcatenate|       CURRENT_g_fu_511       |    0    |    0    |    0    |
|          |       CURRENT_r_fu_522       |    0    |    0    |    0    |
|          |         or_ln_fu_1043        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_485          |    0    |    0    |    0    |
|          |         tmp_2_fu_502         |    0    |    0    |    0    |
|          |     COLOR_DIST_SQ_fu_562     |    0    |    0    |    0    |
|partselect|         tmp_1_fu_607         |    0    |    0    |    0    |
|          |   THRES_HOLD_DIST_SQ_fu_819  |    0    |    0    |    0    |
|          |        tmp_cast_fu_873       |    0    |    0    |    0    |
|          |       tmp_2_cast_fu_933      |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_977      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln21_fu_519      |    0    |    0    |    0    |
|          |       trunc_ln8_fu_586       |    0    |    0    |    0    |
|          |         MEAN_b_fu_750        |    0    |    0    |    0    |
|   trunc  |         MEAN_g_fu_772        |    0    |    0    |    0    |
|          |         MEAN_r_fu_775        |    0    |    0    |    0    |
|          |       trunc_ln83_fu_891      |    0    |    0    |    0    |
|          |       trunc_ln84_fu_951      |    0    |    0    |    0    |
|          |       trunc_ln85_fu_995      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_883         |    0    |    0    |    0    |
| bitselect|         tmp_4_fu_943         |    0    |    0    |    0    |
|          |         tmp_5_fu_987         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    13   |   6849  |   6788  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      CENTER_b_1_reg_311     |   16   |
|      CENTER_b_2_reg_163     |   16   |
|      CENTER_g_1_reg_321     |   16   |
|      CENTER_g_2_reg_173     |   16   |
|      CENTER_r_1_reg_331     |   16   |
|      CENTER_r_2_reg_183     |   16   |
|      CURRENT_b_reg_1181     |   16   |
|      CURRENT_g_reg_1188     |   16   |
|      CURRENT_r_reg_1195     |   16   |
|   ImageWidth_read_reg_1114  |   32   |
|       MEAN_b_reg_1332       |   16   |
|       MEAN_g_reg_1354       |   16   |
|       MEAN_r_reg_1360       |   16   |
|      add_ln15_reg_1164      |   64   |
|      add_ln33_reg_1300      |   64   |
|      add_ln54_reg_1224      |   24   |
|      add_ln70_reg_1382      |   24   |
|     conv_i1995_reg_1119     |   64   |
|    conv_i_i1937_reg_1134    |   32   |
|    conv_i_i1992_reg_1129    |   32   |
|         dg_reg_1208         |   16   |
|         dx_1_reg_262        |   32   |
|        dx_2_reg_1260        |   32   |
|         dy_1_reg_204        |   64   |
|         dy_reg_1124         |   32   |
|      empty_35_reg_1245      |   32   |
|        empty_reg_1240       |   32   |
|      icmp_ln35_reg_1265     |    1   |
|      icmp_ln44_reg_1255     |    1   |
|      icmp_ln55_reg_1229     |    1   |
|      icmp_ln63_reg_1308     |    1   |
|      icmp_ln80_reg_1327     |    1   |
|      in_r_read_reg_1149     |   24   |
|   indvar_flatten_reg_1102   |   64   |
|     iter_numb_1_reg_1234    |    8   |
|      iter_numb_reg_193      |    8   |
|    max_iter_read_reg_1109   |    8   |
|      mul_ln37_reg_1250      |   32   |
|       mul_ln3_reg_1156      |   64   |
|     mul_ln54_1_reg_1219     |   24   |
|     mul_ln70_1_reg_1377     |   24   |
|     pixel_cnt_1_reg_271     |   32   |
|     pixel_cnt_3_reg_1290    |   32   |
|      pixel_cnt_reg_214      |   32   |
|    select_ln15_1_reg_1175   |   32   |
|     select_ln15_reg_1169    |   32   |
|     sext_ln54_2_reg_1213    |   24   |
|      sext_ln54_reg_1202     |   24   |
|      sext_ln65_reg_1312     |   32   |
|      sext_ln66_reg_1317     |   32   |
|      sext_ln67_reg_1322     |   32   |
|     sext_ln70_2_reg_1348    |   24   |
|     sext_ln72_2_reg_1371    |   24   |
|shl_i_i_i_i1231_cast_reg_1139|   25   |
|      sub_ln71_reg_1366      |   17   |
|       sum_b_1_reg_301       |   16   |
|       sum_b_3_reg_1269      |   16   |
|        sum_b_reg_250        |   16   |
|       sum_g_1_reg_291       |   16   |
|       sum_g_3_reg_1276      |   16   |
|        sum_g_reg_238        |   16   |
|       sum_r_1_reg_281       |   16   |
|       sum_r_3_reg_1283      |   16   |
|        sum_r_reg_226        |   16   |
|      udiv_ln66_reg_1338     |   16   |
|      udiv_ln67_reg_1343     |   16   |
|          x_reg_1088         |   32   |
|          y_reg_1095         |   32   |
|      zext_ln15_reg_1144     |   64   |
+-----------------------------+--------+
|            Total            |  1727  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| pixel_cnt_reg_214 |  p0  |   2  |  32  |   64   ||    9    |
|   sum_r_reg_226   |  p0  |   2  |  16  |   32   ||    9    |
|   sum_g_reg_238   |  p0  |   2  |  16  |   32   ||    9    |
|   sum_b_reg_250   |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_345    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_345    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_725    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_733    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_741    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1054    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1054    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1062    |  p0  |   3  |  16  |   48   ||    14   |
|    grp_fu_1062    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1071    |  p0  |   3  |  17  |   51   ||    14   |
|    grp_fu_1071    |  p1  |   2  |  17  |   34   ||    9    |
|    grp_fu_1079    |  p0  |   3  |  17  |   51   ||    14   |
|    grp_fu_1079    |  p1  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   810  || 27.4732 ||   173   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |  6849  |  6788  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   27   |    -   |   173  |
|  Register |    -   |    -   |  1727  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   27   |  8576  |  6961  |
+-----------+--------+--------+--------+--------+
