# 10T-SRAM-Circuit-s-Implementation-and-Performance-Analysis.
In this project analyzed 10T cell topologies of SRAM. All the cells have been designed and implemented using Cadence software (crack version). Their respective delays and power consumption have been calculated in GPDK 90 nm technology.
https://github.com/mohsinislamrifat/10T-SRAM-Circuit-s-Implementation-and-Performance-Analysis.
