###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 12:02:03 2018
#  Design:            FIR
#  Command:           timeDesign -signoff -si -outDir reports/signoffTimingReports
###############################################################
Path 1: MET Setup Check with Pin MAC_inst_4/op_1_reg_0_/CK 
Endpoint:   MAC_inst_4/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.238
- Arrival Time                 12.418
= Slack Time                   37.821
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.216 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.238 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.370 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.373 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.624 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.624 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.722 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.722 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.153 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.155 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.217 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.217 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.441 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.442 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.751 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.753 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.957 | 
     | MAC_inst_4/U43/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.006 |  12.143 |   49.964 | 
     | MAC_inst_4/U43/ZN          |   ^   | MAC_inst_4/n210          | AOI22_X1  | 0.221 |  12.364 |   50.184 | 
     | MAC_inst_4/U41/A1          |   ^   | MAC_inst_4/n210          | NAND2_X1  | 0.000 |  12.364 |   50.184 | 
     | MAC_inst_4/U41/ZN          |   v   | MAC_inst_4/n144          | NAND2_X1  | 0.054 |  12.418 |   50.238 | 
     | MAC_inst_4/op_1_reg_0_/D   |   v   | MAC_inst_4/n144          | DFF_X1    | 0.000 |  12.418 |   50.238 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.821 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.819 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.702 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.699 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.571 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.571 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.127 |   0.376 |  -37.444 | 
     | MAC_inst_4/op_1_reg_0_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.377 |  -37.444 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MAC_inst_4/op_2_reg_2_/CK 
Endpoint:   MAC_inst_4/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.240
- Arrival Time                 12.419
= Slack Time                   37.821
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.216 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.238 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.370 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.373 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.624 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.624 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.722 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.722 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.153 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.155 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.217 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.217 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.441 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.442 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.751 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.753 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.957 | 
     | MAC_inst_4/U70/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.144 |   49.965 | 
     | MAC_inst_4/U70/ZN          |   ^   | MAC_inst_4/n187          | AOI22_X1  | 0.222 |  12.367 |   50.187 | 
     | MAC_inst_4/U68/A1          |   ^   | MAC_inst_4/n187          | NAND2_X1  | 0.000 |  12.367 |   50.187 | 
     | MAC_inst_4/U68/ZN          |   v   | MAC_inst_4/n134          | NAND2_X1  | 0.053 |  12.419 |   50.240 | 
     | MAC_inst_4/op_2_reg_2_/D   |   v   | MAC_inst_4/n134          | DFF_X1    | 0.000 |  12.419 |   50.240 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.821 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.819 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.702 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.122 |  -37.699 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.126 |   0.248 |  -37.573 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.248 |  -37.572 | 
     | clk__L3_I1/Z              |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.126 |   0.375 |  -37.446 | 
     | MAC_inst_4/op_2_reg_2_/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.001 |   0.376 |  -37.445 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MAC_inst_4/op_2_reg_1_/CK 
Endpoint:   MAC_inst_4/op_2_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.239
- Arrival Time                 12.419
= Slack Time                   37.821
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.217 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.238 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.371 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.374 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.624 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.624 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.722 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.722 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.153 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.155 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.217 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.217 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.442 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.443 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.752 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.753 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.958 | 
     | MAC_inst_4/U67/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.144 |   49.965 | 
     | MAC_inst_4/U67/ZN          |   ^   | MAC_inst_4/n189          | AOI22_X1  | 0.222 |  12.366 |   50.187 | 
     | MAC_inst_4/U65/A1          |   ^   | MAC_inst_4/n189          | NAND2_X1  | 0.000 |  12.366 |   50.187 | 
     | MAC_inst_4/U65/ZN          |   v   | MAC_inst_4/n135          | NAND2_X1  | 0.052 |  12.419 |   50.239 | 
     | MAC_inst_4/op_2_reg_1_/D   |   v   | MAC_inst_4/n135          | DFF_X1    | 0.000 |  12.419 |   50.239 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.821 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.820 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.703 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.122 |  -37.699 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.126 |   0.248 |  -37.573 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.248 |  -37.572 | 
     | clk__L3_I1/Z              |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.126 |   0.375 |  -37.446 | 
     | MAC_inst_4/op_2_reg_1_/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.001 |   0.376 |  -37.445 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MAC_inst_4/op_1_reg_4_/CK 
Endpoint:   MAC_inst_4/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.243
- Arrival Time                 12.420
= Slack Time                   37.822
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.218 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.240 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.372 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.375 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.626 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.626 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.724 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.724 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.155 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.157 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.219 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.219 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.443 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.444 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.753 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.754 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.959 | 
     | MAC_inst_4/U55/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.143 |   49.966 | 
     | MAC_inst_4/U55/ZN          |   ^   | MAC_inst_4/n199          | AOI22_X1  | 0.223 |  12.366 |   50.189 | 
     | MAC_inst_4/U53/A1          |   ^   | MAC_inst_4/n199          | NAND2_X1  | 0.000 |  12.366 |   50.189 | 
     | MAC_inst_4/U53/ZN          |   v   | MAC_inst_4/n140          | NAND2_X1  | 0.054 |  12.420 |   50.243 | 
     | MAC_inst_4/op_1_reg_4_/D   |   v   | MAC_inst_4/n140          | DFF_X1    | 0.000 |  12.420 |   50.243 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.822 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.821 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.704 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.701 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.573 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.573 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.128 |   0.378 |  -37.444 | 
     | MAC_inst_4/op_1_reg_4_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.001 |   0.379 |  -37.443 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MAC_inst_4/op_1_reg_2_/CK 
Endpoint:   MAC_inst_4/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.139
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.238
- Arrival Time                 12.410
= Slack Time                   37.828
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.224 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.246 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.378 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.381 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.631 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.631 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.729 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.729 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.160 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.163 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.224 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.224 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.449 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.450 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.759 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.760 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.965 | 
     | MAC_inst_4/U49/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.006 |  12.143 |   49.971 | 
     | MAC_inst_4/U49/ZN          |   ^   | MAC_inst_4/n203          | AOI22_X1  | 0.215 |  12.358 |   50.186 | 
     | MAC_inst_4/U47/A1          |   ^   | MAC_inst_4/n203          | NAND2_X1  | 0.000 |  12.358 |   50.186 | 
     | MAC_inst_4/U47/ZN          |   v   | MAC_inst_4/n142          | NAND2_X1  | 0.052 |  12.410 |   50.238 | 
     | MAC_inst_4/op_1_reg_2_/D   |   v   | MAC_inst_4/n142          | DFF_X1    | 0.000 |  12.410 |   50.238 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.828 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.827 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.710 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.707 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.579 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.579 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.127 |   0.376 |  -37.452 | 
     | MAC_inst_4/op_1_reg_2_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.377 |  -37.451 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MAC_inst_4/op_1_reg_1_/CK 
Endpoint:   MAC_inst_4/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.139
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.238
- Arrival Time                 12.409
= Slack Time                   37.829
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.225 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.246 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.379 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.382 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.632 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.632 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.730 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.730 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.161 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.163 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.225 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.225 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.450 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.450 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.760 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.761 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.965 | 
     | MAC_inst_4/U46/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.006 |  12.143 |   49.972 | 
     | MAC_inst_4/U46/ZN          |   ^   | MAC_inst_4/n205          | AOI22_X1  | 0.215 |  12.358 |   50.187 | 
     | MAC_inst_4/U44/A1          |   ^   | MAC_inst_4/n205          | NAND2_X1  | 0.000 |  12.358 |   50.187 | 
     | MAC_inst_4/U44/ZN          |   v   | MAC_inst_4/n143          | NAND2_X1  | 0.051 |  12.409 |   50.238 | 
     | MAC_inst_4/op_1_reg_1_/D   |   v   | MAC_inst_4/n143          | DFF_X1    | 0.000 |  12.409 |   50.238 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.829 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.828 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.711 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.707 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.580 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.579 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.127 |   0.376 |  -37.452 | 
     | MAC_inst_4/op_1_reg_1_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.376 |  -37.452 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MAC_inst_4/op_2_reg_6_/CK 
Endpoint:   MAC_inst_4/op_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.247
- Arrival Time                 12.416
= Slack Time                   37.830
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.226 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.248 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.380 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.383 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.634 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.634 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.732 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.732 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.163 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.165 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.227 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.227 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.451 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.452 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.761 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.762 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.967 | 
     | MAC_inst_4/U83/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.144 |   49.975 | 
     | MAC_inst_4/U83/ZN          |   ^   | MAC_inst_4/n179          | AOI22_X1  | 0.219 |  12.364 |   50.194 | 
     | MAC_inst_4/U80/A1          |   ^   | MAC_inst_4/n179          | NAND2_X1  | 0.000 |  12.364 |   50.194 | 
     | MAC_inst_4/U80/ZN          |   v   | MAC_inst_4/n130          | NAND2_X1  | 0.052 |  12.416 |   50.247 | 
     | MAC_inst_4/op_2_reg_6_/D   |   v   | MAC_inst_4/n130          | DFF_X1    | 0.000 |  12.416 |   50.247 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.830 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.829 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.712 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.709 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.581 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.250 |  -37.581 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.131 |   0.381 |  -37.449 | 
     | MAC_inst_4/op_2_reg_6_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.000 |   0.381 |  -37.449 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MAC_inst_4/op_1_reg_7_/CK 
Endpoint:   MAC_inst_4/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.242
- Arrival Time                 12.412
= Slack Time                   37.830
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.226 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.248 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.380 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.383 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.634 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.634 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.732 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.732 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.163 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.165 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.227 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.227 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.451 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.452 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.761 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.762 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.967 | 
     | MAC_inst_4/U40/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.144 |   49.974 | 
     | MAC_inst_4/U40/ZN          |   ^   | MAC_inst_4/n193          | AOI22_X1  | 0.218 |  12.361 |   50.192 | 
     | MAC_inst_4/U38/A1          |   ^   | MAC_inst_4/n193          | NAND2_X1  | 0.000 |  12.361 |   50.192 | 
     | MAC_inst_4/U38/ZN          |   v   | MAC_inst_4/n137          | NAND2_X1  | 0.051 |  12.412 |   50.242 | 
     | MAC_inst_4/op_1_reg_7_/D   |   v   | MAC_inst_4/n137          | DFF_X1    | 0.000 |  12.412 |   50.242 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.830 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.829 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.712 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.709 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.581 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.581 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.128 |   0.378 |  -37.452 | 
     | MAC_inst_4/op_1_reg_7_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.001 |   0.379 |  -37.451 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MAC_inst_4/op_1_reg_5_/CK 
Endpoint:   MAC_inst_4/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.245
- Arrival Time                 12.413
= Slack Time                   37.832
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.227 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.249 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.381 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.384 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.635 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.635 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.733 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.733 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.164 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.166 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.452 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.453 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.762 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.764 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.968 | 
     | MAC_inst_4/U58/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.144 |   49.975 | 
     | MAC_inst_4/U58/ZN          |   ^   | MAC_inst_4/n197          | AOI22_X1  | 0.218 |  12.362 |   50.193 | 
     | MAC_inst_4/U56/A1          |   ^   | MAC_inst_4/n197          | NAND2_X1  | 0.000 |  12.362 |   50.193 | 
     | MAC_inst_4/U56/ZN          |   v   | MAC_inst_4/n139          | NAND2_X1  | 0.052 |  12.413 |   50.245 | 
     | MAC_inst_4/op_1_reg_5_/D   |   v   | MAC_inst_4/n139          | DFF_X1    | 0.000 |  12.413 |   50.245 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.832 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.830 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.713 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.710 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.582 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.250 |  -37.582 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.131 |   0.381 |  -37.450 | 
     | MAC_inst_4/op_1_reg_5_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.382 |  -37.450 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MAC_inst_4/op_2_reg_5_/CK 
Endpoint:   MAC_inst_4/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.134
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.247
- Arrival Time                 12.416
= Slack Time                   37.832
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.227 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.249 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.382 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.384 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.635 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.635 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.733 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.733 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.164 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.166 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.452 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.453 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.763 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.764 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.968 | 
     | MAC_inst_4/U79/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.145 |   49.976 | 
     | MAC_inst_4/U79/ZN          |   ^   | MAC_inst_4/n181          | AOI22_X1  | 0.218 |  12.362 |   50.194 | 
     | MAC_inst_4/U77/A1          |   ^   | MAC_inst_4/n181          | NAND2_X1  | 0.000 |  12.362 |   50.194 | 
     | MAC_inst_4/U77/ZN          |   v   | MAC_inst_4/n131          | NAND2_X1  | 0.054 |  12.416 |   50.247 | 
     | MAC_inst_4/op_2_reg_5_/D   |   v   | MAC_inst_4/n131          | DFF_X1    | 0.000 |  12.416 |   50.247 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.832 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.830 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.713 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.710 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.582 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.250 |  -37.582 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.131 |   0.381 |  -37.450 | 
     | MAC_inst_4/op_2_reg_5_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.382 |  -37.450 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MAC_inst_4/op_2_reg_7_/CK 
Endpoint:   MAC_inst_4/op_2_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.245
- Arrival Time                 12.413
= Slack Time                   37.832
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.227 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.249 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.382 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.385 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.635 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.635 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.733 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.733 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.164 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.166 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.453 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.453 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.763 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.764 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.968 | 
     | MAC_inst_4/U27/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.144 |   49.976 | 
     | MAC_inst_4/U27/ZN          |   ^   | MAC_inst_4/n177          | AOI22_X1  | 0.217 |  12.361 |   50.193 | 
     | MAC_inst_4/U25/A1          |   ^   | MAC_inst_4/n177          | NAND2_X1  | 0.000 |  12.361 |   50.193 | 
     | MAC_inst_4/U25/ZN          |   v   | MAC_inst_4/n129          | NAND2_X1  | 0.052 |  12.413 |   50.245 | 
     | MAC_inst_4/op_2_reg_7_/D   |   v   | MAC_inst_4/n129          | DFF_X1    | 0.000 |  12.413 |   50.245 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.832 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.830 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.713 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.710 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.582 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.250 |  -37.582 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.131 |   0.381 |  -37.450 | 
     | MAC_inst_4/op_2_reg_7_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.000 |   0.381 |  -37.450 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MAC_inst_4/op_1_reg_6_/CK 
Endpoint:   MAC_inst_4/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.243
- Arrival Time                 12.411
= Slack Time                   37.832
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.228 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.250 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.382 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.385 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.635 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.635 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.733 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.733 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.164 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.167 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.228 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.453 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.454 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.763 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.764 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.969 | 
     | MAC_inst_4/U61/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.007 |  12.143 |   49.975 | 
     | MAC_inst_4/U61/ZN          |   ^   | MAC_inst_4/n195          | AOI22_X1  | 0.217 |  12.360 |   50.192 | 
     | MAC_inst_4/U59/A1          |   ^   | MAC_inst_4/n195          | NAND2_X1  | 0.000 |  12.360 |   50.192 | 
     | MAC_inst_4/U59/ZN          |   v   | MAC_inst_4/n138          | NAND2_X1  | 0.051 |  12.411 |   50.243 | 
     | MAC_inst_4/op_1_reg_6_/D   |   v   | MAC_inst_4/n138          | DFF_X1    | 0.000 |  12.411 |   50.243 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.832 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.831 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.714 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.710 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.583 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.582 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.128 |   0.378 |  -37.454 | 
     | MAC_inst_4/op_1_reg_6_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.001 |   0.379 |  -37.453 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MAC_inst_4/op_2_reg_0_/CK 
Endpoint:   MAC_inst_4/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.246
- Arrival Time                 12.414
= Slack Time                   37.832
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.228 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.250 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.382 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.385 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.636 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.636 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.734 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.734 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.165 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.167 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.229 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.229 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.453 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.454 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.763 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.764 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.969 | 
     | MAC_inst_4/U64/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.145 |   49.977 | 
     | MAC_inst_4/U64/ZN          |   ^   | MAC_inst_4/n191          | AOI22_X1  | 0.217 |  12.362 |   50.194 | 
     | MAC_inst_4/U62/A1          |   ^   | MAC_inst_4/n191          | NAND2_X1  | 0.000 |  12.362 |   50.194 | 
     | MAC_inst_4/U62/ZN          |   v   | MAC_inst_4/n136          | NAND2_X1  | 0.052 |  12.414 |   50.246 | 
     | MAC_inst_4/op_2_reg_0_/D   |   v   | MAC_inst_4/n136          | DFF_X1    | 0.000 |  12.414 |   50.246 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.832 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.831 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.714 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.711 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.583 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.250 |  -37.583 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.131 |   0.381 |  -37.451 | 
     | MAC_inst_4/op_2_reg_0_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.000 |   0.381 |  -37.451 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MAC_inst_4/op_2_reg_4_/CK 
Endpoint:   MAC_inst_4/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.247
- Arrival Time                 12.413
= Slack Time                   37.834
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.230 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.251 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.384 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.387 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.637 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.637 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.735 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.735 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.166 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.168 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.230 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.230 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.455 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.455 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.765 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.766 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.970 | 
     | MAC_inst_4/U76/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.145 |   49.978 | 
     | MAC_inst_4/U76/ZN          |   ^   | MAC_inst_4/n183          | AOI22_X1  | 0.217 |  12.362 |   50.195 | 
     | MAC_inst_4/U74/A1          |   ^   | MAC_inst_4/n183          | NAND2_X1  | 0.000 |  12.362 |   50.195 | 
     | MAC_inst_4/U74/ZN          |   v   | MAC_inst_4/n132          | NAND2_X1  | 0.052 |  12.413 |   50.247 | 
     | MAC_inst_4/op_2_reg_4_/D   |   v   | MAC_inst_4/n132          | DFF_X1    | 0.000 |  12.413 |   50.247 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.834 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.833 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.716 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.712 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.585 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.250 |  -37.584 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.131 |   0.381 |  -37.453 | 
     | MAC_inst_4/op_2_reg_4_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.382 |  -37.452 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MAC_inst_4/op_1_reg_3_/CK 
Endpoint:   MAC_inst_4/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.383
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.247
- Arrival Time                 12.413
= Slack Time                   37.834
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.230 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.252 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.384 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.387 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.637 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.637 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.735 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.735 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.166 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.169 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.230 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.230 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.455 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.456 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.765 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.766 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.971 | 
     | MAC_inst_4/U52/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.006 |  12.143 |   49.977 | 
     | MAC_inst_4/U52/ZN          |   ^   | MAC_inst_4/n201          | AOI22_X1  | 0.218 |  12.361 |   50.195 | 
     | MAC_inst_4/U50/A1          |   ^   | MAC_inst_4/n201          | NAND2_X1  | 0.000 |  12.361 |   50.195 | 
     | MAC_inst_4/U50/ZN          |   v   | MAC_inst_4/n141          | NAND2_X1  | 0.052 |  12.413 |   50.247 | 
     | MAC_inst_4/op_1_reg_3_/D   |   v   | MAC_inst_4/n141          | DFF_X1    | 0.000 |  12.413 |   50.247 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.834 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.833 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.716 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.713 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.585 | 
     | clk__L3_I10/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.251 |  -37.583 | 
     | clk__L3_I10/Z             |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.132 |   0.383 |  -37.451 | 
     | MAC_inst_4/op_1_reg_3_/CK |   ^   | clk__L3_N10 | DFF_X1    | 0.000 |   0.383 |  -37.451 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MAC_inst_4/op_2_reg_3_/CK 
Endpoint:   MAC_inst_4/op_2_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.247
- Arrival Time                 12.412
= Slack Time                   37.835
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.231 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.253 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.385 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.388 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.250 |  10.803 |   48.638 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.803 |   48.638 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.098 |  10.901 |   48.736 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.901 |   48.736 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.431 |  11.332 |   49.167 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.002 |  11.335 |   49.170 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.062 |  11.396 |   49.231 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.396 |   49.231 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.225 |  11.621 |   49.456 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.622 |   49.457 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.309 |  11.931 |   49.766 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  11.932 |   49.767 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.205 |  12.137 |   49.972 | 
     | MAC_inst_4/U73/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.008 |  12.145 |   49.980 | 
     | MAC_inst_4/U73/ZN          |   ^   | MAC_inst_4/n185          | AOI22_X1  | 0.216 |  12.361 |   50.196 | 
     | MAC_inst_4/U71/A1          |   ^   | MAC_inst_4/n185          | NAND2_X1  | 0.000 |  12.361 |   50.196 | 
     | MAC_inst_4/U71/ZN          |   v   | MAC_inst_4/n133          | NAND2_X1  | 0.051 |  12.412 |   50.247 | 
     | MAC_inst_4/op_2_reg_3_/D   |   v   | MAC_inst_4/n133          | DFF_X1    | 0.000 |  12.412 |   50.247 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.835 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.834 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.717 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.714 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.586 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.250 |  -37.585 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.131 |   0.381 |  -37.454 | 
     | MAC_inst_4/op_2_reg_3_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.382 |  -37.453 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MAC_inst_1/op_2_reg_2_/CK 
Endpoint:   MAC_inst_1/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.239
- Arrival Time                 12.399
= Slack Time                   37.841
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.237 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.259 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.391 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.394 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.647 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.647 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.741 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.741 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.165 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.165 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.227 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.227 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.450 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.450 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.757 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.758 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.963 | 
     | MAC_inst_1/U70/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.129 |   49.970 | 
     | MAC_inst_1/U70/ZN         |   ^   | MAC_inst_1/n70          | AOI22_X1  | 0.218 |  12.347 |   50.188 | 
     | MAC_inst_1/U68/A1         |   ^   | MAC_inst_1/n70          | NAND2_X1  | 0.000 |  12.347 |   50.188 | 
     | MAC_inst_1/U68/ZN         |   v   | MAC_inst_1/n123         | NAND2_X1  | 0.052 |  12.399 |   50.239 | 
     | MAC_inst_1/op_2_reg_2_/D  |   v   | MAC_inst_1/n123         | DFF_X1    | 0.000 |  12.399 |   50.239 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.841 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.840 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.723 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.122 |  -37.719 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.126 |   0.248 |  -37.593 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.249 |  -37.592 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.128 |   0.376 |  -37.465 | 
     | MAC_inst_1/op_2_reg_2_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.377 |  -37.464 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MAC_inst_1/op_2_reg_7_/CK 
Endpoint:   MAC_inst_1/op_2_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.240
- Arrival Time                 12.397
= Slack Time                   37.842
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.238 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.260 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.392 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.395 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.649 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.649 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.742 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.742 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.166 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.167 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.229 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.229 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.451 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.759 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.759 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.964 | 
     | MAC_inst_1/U27/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.128 |   49.970 | 
     | MAC_inst_1/U27/ZN         |   ^   | MAC_inst_1/n80          | AOI22_X1  | 0.218 |  12.346 |   50.188 | 
     | MAC_inst_1/U25/A1         |   ^   | MAC_inst_1/n80          | NAND2_X1  | 0.000 |  12.346 |   50.188 | 
     | MAC_inst_1/U25/ZN         |   v   | MAC_inst_1/n128         | NAND2_X1  | 0.052 |  12.397 |   50.240 | 
     | MAC_inst_1/op_2_reg_7_/D  |   v   | MAC_inst_1/n128         | DFF_X1    | 0.000 |  12.397 |   50.240 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.842 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.841 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.724 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.122 |  -37.721 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.126 |   0.248 |  -37.594 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.249 |  -37.594 | 
     | clk__L3_I3/Z              |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.126 |   0.375 |  -37.468 | 
     | MAC_inst_1/op_2_reg_7_/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.001 |   0.375 |  -37.467 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MAC_inst_1/op_1_reg_1_/CK 
Endpoint:   MAC_inst_1/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.242
- Arrival Time                 12.399
= Slack Time                   37.843
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.239 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.261 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.393 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.396 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.649 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.649 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.167 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.167 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.229 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.229 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.759 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.760 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.965 | 
     | MAC_inst_1/U46/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.127 |   49.970 | 
     | MAC_inst_1/U46/ZN         |   ^   | MAC_inst_1/n52          | AOI22_X1  | 0.220 |  12.347 |   50.190 | 
     | MAC_inst_1/U44/A1         |   ^   | MAC_inst_1/n52          | NAND2_X1  | 0.000 |  12.347 |   50.190 | 
     | MAC_inst_1/U44/ZN         |   v   | MAC_inst_1/n114         | NAND2_X1  | 0.052 |  12.399 |   50.242 | 
     | MAC_inst_1/op_1_reg_1_/D  |   v   | MAC_inst_1/n114         | DFF_X1    | 0.000 |  12.399 |   50.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.843 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.842 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.725 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.721 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.594 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.592 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.126 |   0.377 |  -37.466 | 
     | MAC_inst_1/op_1_reg_1_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.378 |  -37.465 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MAC_inst_1/op_2_reg_0_/CK 
Endpoint:   MAC_inst_1/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.242
- Arrival Time                 12.399
= Slack Time                   37.843
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.239 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.261 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.393 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.396 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.649 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.649 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.167 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.167 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.229 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.229 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.759 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.760 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.965 | 
     | MAC_inst_1/U64/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.129 |   49.972 | 
     | MAC_inst_1/U64/ZN         |   ^   | MAC_inst_1/n66          | AOI22_X1  | 0.219 |  12.347 |   50.190 | 
     | MAC_inst_1/U62/A1         |   ^   | MAC_inst_1/n66          | NAND2_X1  | 0.000 |  12.347 |   50.190 | 
     | MAC_inst_1/U62/ZN         |   v   | MAC_inst_1/n121         | NAND2_X1  | 0.051 |  12.399 |   50.242 | 
     | MAC_inst_1/op_2_reg_0_/D  |   v   | MAC_inst_1/n121         | DFF_X1    | 0.000 |  12.399 |   50.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.843 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.842 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.725 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.122 |  -37.721 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.126 |   0.248 |  -37.595 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.249 |  -37.594 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.128 |   0.376 |  -37.467 | 
     | MAC_inst_1/op_2_reg_0_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.377 |  -37.466 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MAC_inst_1/op_2_reg_3_/CK 
Endpoint:   MAC_inst_1/op_2_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.241
- Arrival Time                 12.398
= Slack Time                   37.843
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.239 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.261 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.393 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.396 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.649 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.649 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.167 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.168 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.230 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.230 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.759 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.760 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.965 | 
     | MAC_inst_1/U73/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.129 |   49.972 | 
     | MAC_inst_1/U73/ZN         |   ^   | MAC_inst_1/n72          | AOI22_X1  | 0.216 |  12.345 |   50.188 | 
     | MAC_inst_1/U71/A1         |   ^   | MAC_inst_1/n72          | NAND2_X1  | 0.000 |  12.345 |   50.188 | 
     | MAC_inst_1/U71/ZN         |   v   | MAC_inst_1/n124         | NAND2_X1  | 0.053 |  12.398 |   50.241 | 
     | MAC_inst_1/op_2_reg_3_/D  |   v   | MAC_inst_1/n124         | DFF_X1    | 0.000 |  12.398 |   50.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.843 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.842 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.725 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.122 |  -37.721 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.126 |   0.248 |  -37.595 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.249 |  -37.594 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.128 |   0.376 |  -37.467 | 
     | MAC_inst_1/op_2_reg_3_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.377 |  -37.466 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MAC_inst_1/op_2_reg_6_/CK 
Endpoint:   MAC_inst_1/op_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.238
- Arrival Time                 12.395
= Slack Time                   37.843
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.239 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.261 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.393 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.396 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.650 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.650 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.167 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.168 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.230 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.230 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.760 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.760 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.965 | 
     | MAC_inst_1/U83/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.001 |  12.123 |   49.966 | 
     | MAC_inst_1/U83/ZN         |   ^   | MAC_inst_1/n78          | AOI22_X1  | 0.220 |  12.343 |   50.186 | 
     | MAC_inst_1/U80/A1         |   ^   | MAC_inst_1/n78          | NAND2_X1  | 0.000 |  12.343 |   50.186 | 
     | MAC_inst_1/U80/ZN         |   v   | MAC_inst_1/n127         | NAND2_X1  | 0.052 |  12.395 |   50.238 | 
     | MAC_inst_1/op_2_reg_6_/D  |   v   | MAC_inst_1/n127         | DFF_X1    | 0.000 |  12.395 |   50.238 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.843 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.842 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.725 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -37.723 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.126 |   0.247 |  -37.597 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.247 |  -37.596 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.127 |   0.374 |  -37.469 | 
     | MAC_inst_1/op_2_reg_6_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.375 |  -37.469 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MAC_inst_1/op_1_reg_7_/CK 
Endpoint:   MAC_inst_1/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.134
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.243
- Arrival Time                 12.400
= Slack Time                   37.843
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.239 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.261 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.393 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.396 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.650 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.650 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.167 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.168 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.230 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.230 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.452 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.453 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.760 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.760 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.965 | 
     | MAC_inst_1/U40/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.127 |   49.971 | 
     | MAC_inst_1/U40/ZN         |   ^   | MAC_inst_1/n64          | AOI22_X1  | 0.219 |  12.346 |   50.190 | 
     | MAC_inst_1/U38/A1         |   ^   | MAC_inst_1/n64          | NAND2_X1  | 0.000 |  12.346 |   50.190 | 
     | MAC_inst_1/U38/ZN         |   v   | MAC_inst_1/n120         | NAND2_X1  | 0.054 |  12.400 |   50.243 | 
     | MAC_inst_1/op_1_reg_7_/D  |   v   | MAC_inst_1/n120         | DFF_X1    | 0.000 |  12.400 |   50.243 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.843 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.842 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.725 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.722 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.594 | 
     | clk__L3_I8/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.249 |  -37.594 | 
     | clk__L3_I8/Z              |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.128 |   0.377 |  -37.466 | 
     | MAC_inst_1/op_1_reg_7_/CK |   ^   | clk__L3_N8 | DFF_X1    | 0.001 |   0.378 |  -37.465 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MAC_inst_1/op_1_reg_6_/CK 
Endpoint:   MAC_inst_1/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.242
- Arrival Time                 12.398
= Slack Time                   37.844
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.239 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.261 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.393 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.397 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.650 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.650 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.743 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.167 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.168 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.230 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.230 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.453 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.453 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.760 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.761 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.965 | 
     | MAC_inst_1/U61/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.126 |   49.970 | 
     | MAC_inst_1/U61/ZN         |   ^   | MAC_inst_1/n62          | AOI22_X1  | 0.218 |  12.345 |   50.188 | 
     | MAC_inst_1/U59/A1         |   ^   | MAC_inst_1/n62          | NAND2_X1  | 0.000 |  12.345 |   50.188 | 
     | MAC_inst_1/U59/ZN         |   v   | MAC_inst_1/n119         | NAND2_X1  | 0.054 |  12.398 |   50.242 | 
     | MAC_inst_1/op_1_reg_6_/D  |   v   | MAC_inst_1/n119         | DFF_X1    | 0.000 |  12.398 |   50.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.844 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.842 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.725 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.722 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.594 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.593 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.127 |   0.378 |  -37.465 | 
     | MAC_inst_1/op_1_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.379 |  -37.465 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MAC_inst_1/op_2_reg_4_/CK 
Endpoint:   MAC_inst_1/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.242
- Arrival Time                 12.397
= Slack Time                   37.844
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.240 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.262 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.394 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.397 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.650 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.650 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.744 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.744 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.168 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.169 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.453 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.453 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.761 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.966 | 
     | MAC_inst_1/U76/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.129 |   49.973 | 
     | MAC_inst_1/U76/ZN         |   ^   | MAC_inst_1/n74          | AOI22_X1  | 0.218 |  12.347 |   50.191 | 
     | MAC_inst_1/U74/A1         |   ^   | MAC_inst_1/n74          | NAND2_X1  | 0.000 |  12.347 |   50.191 | 
     | MAC_inst_1/U74/ZN         |   v   | MAC_inst_1/n125         | NAND2_X1  | 0.051 |  12.397 |   50.242 | 
     | MAC_inst_1/op_2_reg_4_/D  |   v   | MAC_inst_1/n125         | DFF_X1    | 0.000 |  12.397 |   50.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.844 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.843 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.726 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.122 |  -37.723 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.126 |   0.248 |  -37.596 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.249 |  -37.596 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.128 |   0.376 |  -37.468 | 
     | MAC_inst_1/op_2_reg_4_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.377 |  -37.467 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MAC_inst_1/op_1_reg_3_/CK 
Endpoint:   MAC_inst_1/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.242
- Arrival Time                 12.398
= Slack Time                   37.844
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.240 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.262 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.394 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.397 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.651 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.651 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.744 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.744 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.168 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.169 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.453 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.454 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.761 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.966 | 
     | MAC_inst_1/U52/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.128 |   49.972 | 
     | MAC_inst_1/U52/ZN         |   ^   | MAC_inst_1/n56          | AOI22_X1  | 0.219 |  12.346 |   50.191 | 
     | MAC_inst_1/U50/A1         |   ^   | MAC_inst_1/n56          | NAND2_X1  | 0.000 |  12.346 |   50.191 | 
     | MAC_inst_1/U50/ZN         |   v   | MAC_inst_1/n116         | NAND2_X1  | 0.052 |  12.398 |   50.242 | 
     | MAC_inst_1/op_1_reg_3_/D  |   v   | MAC_inst_1/n116         | DFF_X1    | 0.000 |  12.398 |   50.242 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.844 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.843 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.726 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.723 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.595 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.595 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.128 |   0.377 |  -37.467 | 
     | MAC_inst_1/op_1_reg_3_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.001 |   0.379 |  -37.465 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MAC_inst_1/op_1_reg_0_/CK 
Endpoint:   MAC_inst_1/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.243
- Arrival Time                 12.398
= Slack Time                   37.844
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.240 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.262 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.394 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.397 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.651 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.651 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.744 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.744 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.168 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.169 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.453 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.454 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.762 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.966 | 
     | MAC_inst_1/U43/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.127 |   49.972 | 
     | MAC_inst_1/U43/ZN         |   ^   | MAC_inst_1/n47          | AOI22_X1  | 0.219 |  12.346 |   50.191 | 
     | MAC_inst_1/U41/A1         |   ^   | MAC_inst_1/n47          | NAND2_X1  | 0.000 |  12.346 |   50.191 | 
     | MAC_inst_1/U41/ZN         |   v   | MAC_inst_1/n113         | NAND2_X1  | 0.052 |  12.398 |   50.243 | 
     | MAC_inst_1/op_1_reg_0_/D  |   v   | MAC_inst_1/n113         | DFF_X1    | 0.000 |  12.398 |   50.243 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.844 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.843 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.726 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.723 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.595 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.595 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.128 |   0.377 |  -37.467 | 
     | MAC_inst_1/op_1_reg_0_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.001 |   0.379 |  -37.466 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MAC_inst_1/op_2_reg_1_/CK 
Endpoint:   MAC_inst_1/op_2_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.241
- Arrival Time                 12.396
= Slack Time                   37.844
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.240 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.262 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.394 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.397 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.651 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.651 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.744 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.744 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.168 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.169 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.231 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.453 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.454 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.762 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.966 | 
     | MAC_inst_1/U67/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.128 |   49.972 | 
     | MAC_inst_1/U67/ZN         |   ^   | MAC_inst_1/n68          | AOI22_X1  | 0.217 |  12.345 |   50.189 | 
     | MAC_inst_1/U65/A1         |   ^   | MAC_inst_1/n68          | NAND2_X1  | 0.000 |  12.345 |   50.189 | 
     | MAC_inst_1/U65/ZN         |   v   | MAC_inst_1/n122         | NAND2_X1  | 0.052 |  12.396 |   50.241 | 
     | MAC_inst_1/op_2_reg_1_/D  |   v   | MAC_inst_1/n122         | DFF_X1    | 0.000 |  12.396 |   50.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.844 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.843 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.726 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.122 |  -37.723 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.126 |   0.248 |  -37.596 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.249 |  -37.596 | 
     | clk__L3_I3/Z              |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.126 |   0.375 |  -37.470 | 
     | MAC_inst_1/op_2_reg_1_/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.001 |   0.375 |  -37.469 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MAC_inst_1/op_1_reg_5_/CK 
Endpoint:   MAC_inst_1/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.244
- Arrival Time                 12.399
= Slack Time                   37.845
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.241 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.263 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.395 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.398 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.651 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.651 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.745 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.745 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.169 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.170 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.454 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.454 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.762 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.967 | 
     | MAC_inst_1/U58/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.127 |   49.972 | 
     | MAC_inst_1/U58/ZN         |   ^   | MAC_inst_1/n60          | AOI22_X1  | 0.218 |  12.345 |   50.190 | 
     | MAC_inst_1/U56/A1         |   ^   | MAC_inst_1/n60          | NAND2_X1  | 0.000 |  12.345 |   50.190 | 
     | MAC_inst_1/U56/ZN         |   v   | MAC_inst_1/n118         | NAND2_X1  | 0.055 |  12.399 |   50.244 | 
     | MAC_inst_1/op_1_reg_5_/D  |   v   | MAC_inst_1/n118         | DFF_X1    | 0.000 |  12.399 |   50.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.845 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.844 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.727 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.724 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.596 | 
     | clk__L3_I14/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.251 |  -37.594 | 
     | clk__L3_I14/Z             |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.128 |   0.379 |  -37.466 | 
     | MAC_inst_1/op_1_reg_5_/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.001 |   0.380 |  -37.465 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin CONFIG_inst/h_7_reg_6_/CK 
Endpoint:   CONFIG_inst/h_7_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.165
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.213
- Arrival Time                 12.368
= Slack Time                   37.845
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.241 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.241 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.381 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.382 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.591 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.592 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.910 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.946 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.089 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.089 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.514 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.516 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.038 | 
     | CONFIG_inst/U32/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.027 |  12.220 |   50.065 | 
     | CONFIG_inst/U32/ZN          |   v   | CONFIG_inst/n214          | OAI221_X1 | 0.148 |  12.368 |   50.213 | 
     | CONFIG_inst/h_7_reg_6_/D    |   v   | CONFIG_inst/n214          | DFF_X1    | 0.000 |  12.368 |   50.213 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.845 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.844 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.727 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.724 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.596 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.594 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.126 |   0.377 |  -37.468 | 
     | CONFIG_inst/h_7_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.378 |  -37.467 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MAC_inst_1/op_1_reg_4_/CK 
Endpoint:   MAC_inst_1/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.244
- Arrival Time                 12.398
= Slack Time                   37.845
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.241 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.263 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.395 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.398 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.652 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.652 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.745 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.745 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.169 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.170 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.454 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.455 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.762 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.763 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.967 | 
     | MAC_inst_1/U55/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.127 |   49.972 | 
     | MAC_inst_1/U55/ZN         |   ^   | MAC_inst_1/n58          | AOI22_X1  | 0.219 |  12.346 |   50.191 | 
     | MAC_inst_1/U53/A1         |   ^   | MAC_inst_1/n58          | NAND2_X1  | 0.000 |  12.346 |   50.191 | 
     | MAC_inst_1/U53/ZN         |   v   | MAC_inst_1/n117         | NAND2_X1  | 0.053 |  12.398 |   50.244 | 
     | MAC_inst_1/op_1_reg_4_/D  |   v   | MAC_inst_1/n117         | DFF_X1    | 0.000 |  12.398 |   50.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.845 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.844 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.727 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.724 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.596 | 
     | clk__L3_I14/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.251 |  -37.595 | 
     | clk__L3_I14/Z             |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.128 |   0.379 |  -37.466 | 
     | MAC_inst_1/op_1_reg_4_/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.001 |   0.380 |  -37.465 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MAC_inst_1/op_2_reg_5_/CK 
Endpoint:   MAC_inst_1/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.243
- Arrival Time                 12.397
= Slack Time                   37.845
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.241 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.263 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.395 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.398 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.652 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.652 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.745 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.745 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.169 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.170 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.454 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.455 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.762 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.763 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.967 | 
     | MAC_inst_1/U79/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.128 |   49.974 | 
     | MAC_inst_1/U79/ZN         |   ^   | MAC_inst_1/n76          | AOI22_X1  | 0.218 |  12.346 |   50.191 | 
     | MAC_inst_1/U77/A1         |   ^   | MAC_inst_1/n76          | NAND2_X1  | 0.000 |  12.346 |   50.191 | 
     | MAC_inst_1/U77/ZN         |   v   | MAC_inst_1/n126         | NAND2_X1  | 0.052 |  12.397 |   50.243 | 
     | MAC_inst_1/op_2_reg_5_/D  |   v   | MAC_inst_1/n126         | DFF_X1    | 0.000 |  12.397 |   50.243 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.845 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.844 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.727 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.724 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.596 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.596 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.128 |   0.377 |  -37.468 | 
     | MAC_inst_1/op_2_reg_5_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.001 |   0.378 |  -37.467 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin CONFIG_inst/h_6_reg_6_/CK 
Endpoint:   CONFIG_inst/h_6_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.165
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.213
- Arrival Time                 12.367
= Slack Time                   37.846
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.242 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.242 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.381 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.383 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.591 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.593 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.910 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.947 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.090 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.090 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.514 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.516 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.038 | 
     | CONFIG_inst/U33/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.027 |  12.219 |   50.065 | 
     | CONFIG_inst/U33/ZN          |   v   | CONFIG_inst/n222          | OAI221_X1 | 0.148 |  12.367 |   50.213 | 
     | CONFIG_inst/h_6_reg_6_/D    |   v   | CONFIG_inst/n222          | DFF_X1    | 0.000 |  12.367 |   50.213 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.846 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.845 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.728 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.724 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.596 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.595 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.126 |   0.377 |  -37.469 | 
     | CONFIG_inst/h_6_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.000 |   0.377 |  -37.468 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MAC_inst_1/op_1_reg_2_/CK 
Endpoint:   MAC_inst_1/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.134
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.244
- Arrival Time                 12.398
= Slack Time                   37.846
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.242 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.022 |  10.418 |   48.264 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.132 |  10.550 |   48.396 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.003 |  10.553 |   48.399 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.253 |  10.806 |   48.652 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.806 |   48.652 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.094 |  10.900 |   48.746 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.900 |   48.746 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.424 |  11.324 |   49.170 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.001 |  11.325 |   49.170 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.062 |  11.387 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.387 |   49.232 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.222 |  11.609 |   49.455 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.609 |   49.455 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.307 |  11.916 |   49.762 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  11.917 |   49.763 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.205 |  12.122 |   49.968 | 
     | MAC_inst_1/U49/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.005 |  12.127 |   49.973 | 
     | MAC_inst_1/U49/ZN         |   ^   | MAC_inst_1/n54          | AOI22_X1  | 0.219 |  12.346 |   50.191 | 
     | MAC_inst_1/U47/A1         |   ^   | MAC_inst_1/n54          | NAND2_X1  | 0.000 |  12.346 |   50.191 | 
     | MAC_inst_1/U47/ZN         |   v   | MAC_inst_1/n115         | NAND2_X1  | 0.052 |  12.398 |   50.244 | 
     | MAC_inst_1/op_1_reg_2_/D  |   v   | MAC_inst_1/n115         | DFF_X1    | 0.000 |  12.398 |   50.244 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.846 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.845 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.728 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.724 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.597 | 
     | clk__L3_I8/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.249 |  -37.596 | 
     | clk__L3_I8/Z              |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.128 |   0.377 |  -37.468 | 
     | MAC_inst_1/op_1_reg_2_/CK |   ^   | clk__L3_N8 | DFF_X1    | 0.001 |   0.378 |  -37.468 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin CONFIG_inst/h_0_reg_6_/CK 
Endpoint:   CONFIG_inst/h_0_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.164
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.213
- Arrival Time                 12.367
= Slack Time                   37.846
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.242 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.242 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.382 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.383 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.592 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.594 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.911 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.948 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.091 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.091 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.515 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.517 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.039 | 
     | CONFIG_inst/U18/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.027 |  12.219 |   50.066 | 
     | CONFIG_inst/U18/ZN          |   v   | CONFIG_inst/n275          | OAI221_X1 | 0.147 |  12.367 |   50.213 | 
     | CONFIG_inst/h_0_reg_6_/D    |   v   | CONFIG_inst/n275          | DFF_X1    | 0.000 |  12.367 |   50.213 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.846 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.845 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.728 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.725 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.597 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.596 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.126 |   0.377 |  -37.469 | 
     | CONFIG_inst/h_0_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.377 |  -37.469 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin CONFIG_inst/h_5_reg_6_/CK 
Endpoint:   CONFIG_inst/h_5_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.164
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.215
- Arrival Time                 12.367
= Slack Time                   37.848
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.243 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.243 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.383 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.385 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.593 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.595 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.912 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.949 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.092 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.092 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.516 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.518 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.040 | 
     | CONFIG_inst/U34/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.027 |  12.219 |   50.067 | 
     | CONFIG_inst/U34/ZN          |   v   | CONFIG_inst/n230          | OAI221_X1 | 0.148 |  12.367 |   50.215 | 
     | CONFIG_inst/h_5_reg_6_/D    |   v   | CONFIG_inst/n230          | DFF_X1    | 0.000 |  12.367 |   50.215 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.848 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.846 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.729 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.726 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.598 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.597 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.127 |   0.378 |  -37.469 | 
     | CONFIG_inst/h_5_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.001 |   0.379 |  -37.469 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin CONFIG_inst/h_8_reg_6_/CK 
Endpoint:   CONFIG_inst/h_8_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.164
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.215
- Arrival Time                 12.360
= Slack Time                   37.855
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.251 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.251 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.391 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.393 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.601 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.603 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.920 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.957 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.100 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.100 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.524 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.526 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.048 | 
     | CONFIG_inst/U31/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.019 |  12.212 |   50.067 | 
     | CONFIG_inst/U31/ZN          |   v   | CONFIG_inst/n206          | OAI221_X1 | 0.148 |  12.360 |   50.215 | 
     | CONFIG_inst/h_8_reg_6_/D    |   v   | CONFIG_inst/n206          | DFF_X1    | 0.000 |  12.360 |   50.215 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.855 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.854 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.737 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.734 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.606 | 
     | clk__L3_I11/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.251 |  -37.605 | 
     | clk__L3_I11/Z             |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.128 |   0.379 |  -37.476 | 
     | CONFIG_inst/h_8_reg_6_/CK |   ^   | clk__L3_N11 | DFF_X1    | 0.001 |   0.380 |  -37.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin CONFIG_inst/h_2_reg_6_/CK 
Endpoint:   CONFIG_inst/h_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.161
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.217
- Arrival Time                 12.361
= Slack Time                   37.856
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.252 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.252 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.392 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.393 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.602 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.603 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.921 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.957 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.100 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.100 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.525 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.527 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.049 | 
     | CONFIG_inst/U37/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.018 |  12.211 |   50.067 | 
     | CONFIG_inst/U37/ZN          |   v   | CONFIG_inst/n254          | OAI221_X1 | 0.150 |  12.361 |   50.217 | 
     | CONFIG_inst/h_2_reg_6_/D    |   v   | CONFIG_inst/n254          | DFF_X1    | 0.000 |  12.361 |   50.217 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.856 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.855 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.738 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.735 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.607 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.605 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.127 |   0.378 |  -37.478 | 
     | CONFIG_inst/h_2_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.379 |  -37.477 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin CONFIG_inst/h_10_reg_6_/CK 
Endpoint:   CONFIG_inst/h_10_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable        (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.380
- Setup                         0.164
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.215
- Arrival Time                 12.358
= Slack Time                   37.857
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.253 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.253 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.393 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.394 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.603 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.604 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.922 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.958 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.101 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.101 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.526 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.528 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.050 | 
     | CONFIG_inst/U29/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.017 |  12.210 |   50.067 | 
     | CONFIG_inst/U29/ZN          |   v   | CONFIG_inst/n190          | OAI221_X1 | 0.148 |  12.358 |   50.215 | 
     | CONFIG_inst/h_10_reg_6_/D   |   v   | CONFIG_inst/n190          | DFF_X1    | 0.000 |  12.358 |   50.215 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                            |       |             |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk         |           |       |   0.000 |  -37.857 | 
     | clk__L1_I0/A               |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.856 | 
     | clk__L1_I0/Z               |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.739 | 
     | clk__L2_I2/A               |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.736 | 
     | clk__L2_I2/Z               |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.608 | 
     | clk__L3_I11/A              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.251 |  -37.606 | 
     | clk__L3_I11/Z              |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.128 |   0.379 |  -37.478 | 
     | CONFIG_inst/h_10_reg_6_/CK |   ^   | clk__L3_N11 | DFF_X1    | 0.001 |   0.380 |  -37.478 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin CONFIG_inst/h_1_reg_6_/CK 
Endpoint:   CONFIG_inst/h_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.161
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.216
- Arrival Time                 12.359
= Slack Time                   37.857
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.253 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.253 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.393 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.394 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.603 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.604 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.922 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.958 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.101 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.101 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.526 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.528 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.050 | 
     | CONFIG_inst/U38/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.017 |  12.210 |   50.067 | 
     | CONFIG_inst/U38/ZN          |   v   | CONFIG_inst/n262          | OAI221_X1 | 0.149 |  12.359 |   50.216 | 
     | CONFIG_inst/h_1_reg_6_/D    |   v   | CONFIG_inst/n262          | DFF_X1    | 0.000 |  12.359 |   50.216 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.857 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.856 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.739 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.736 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.608 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.607 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.126 |   0.377 |  -37.480 | 
     | CONFIG_inst/h_1_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.378 |  -37.480 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin CONFIG_inst/h_9_reg_6_/CK 
Endpoint:   CONFIG_inst/h_9_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.161
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.217
- Arrival Time                 12.358
= Slack Time                   37.859
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.255 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.255 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.395 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.396 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.605 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.606 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.924 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.960 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.103 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.103 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.528 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.530 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.052 | 
     | CONFIG_inst/U30/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.018 |  12.211 |   50.070 | 
     | CONFIG_inst/U30/ZN          |   v   | CONFIG_inst/n198          | OAI221_X1 | 0.147 |  12.358 |   50.217 | 
     | CONFIG_inst/h_9_reg_6_/D    |   v   | CONFIG_inst/n198          | DFF_X1    | 0.000 |  12.358 |   50.217 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.859 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.858 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.741 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.738 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.610 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.609 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.126 |   0.377 |  -37.482 | 
     | CONFIG_inst/h_9_reg_6_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.378 |  -37.482 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin CONFIG_inst/h_3_reg_6_/CK 
Endpoint:   CONFIG_inst/h_3_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.160
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.218
- Arrival Time                 12.359
= Slack Time                   37.859
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.255 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.255 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.395 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.396 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.605 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.606 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.924 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.960 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.103 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.103 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.528 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.530 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.052 | 
     | CONFIG_inst/U36/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.019 |  12.212 |   50.071 | 
     | CONFIG_inst/U36/ZN          |   v   | CONFIG_inst/n246          | OAI221_X1 | 0.147 |  12.359 |   50.218 | 
     | CONFIG_inst/h_3_reg_6_/D    |   v   | CONFIG_inst/n246          | DFF_X1    | 0.000 |  12.359 |   50.218 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.859 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.858 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.741 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.738 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.610 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.609 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.127 |   0.378 |  -37.481 | 
     | CONFIG_inst/h_3_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.379 |  -37.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin CONFIG_inst/h_11_reg_6_/CK 
Endpoint:   CONFIG_inst/h_11_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable        (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.162
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.217
- Arrival Time                 12.357
= Slack Time                   37.860
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.256 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.256 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.395 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.397 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.605 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.607 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.924 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.961 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.104 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.104 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.529 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.530 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.053 | 
     | CONFIG_inst/U28/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.018 |  12.211 |   50.070 | 
     | CONFIG_inst/U28/ZN          |   v   | CONFIG_inst/n182          | OAI221_X1 | 0.147 |  12.357 |   50.217 | 
     | CONFIG_inst/h_11_reg_6_/D   |   v   | CONFIG_inst/n182          | DFF_X1    | 0.000 |  12.357 |   50.217 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                            |       |            |           |       |  Time   |   Time   | 
     |----------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk        |           |       |   0.000 |  -37.860 | 
     | clk__L1_I0/A               |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |  -37.859 | 
     | clk__L1_I0/Z               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.117 |   0.118 |  -37.742 | 
     | clk__L2_I1/A               |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.121 |  -37.738 | 
     | clk__L2_I1/Z               |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.128 |   0.249 |  -37.611 | 
     | clk__L3_I6/A               |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.250 |  -37.610 | 
     | clk__L3_I6/Z               |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.128 |   0.378 |  -37.482 | 
     | CONFIG_inst/h_11_reg_6_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.001 |   0.379 |  -37.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin CONFIG_inst/h_4_reg_6_/CK 
Endpoint:   CONFIG_inst/h_4_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: config_data_enable       (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.162
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.217
- Arrival Time                 12.357
= Slack Time                   37.860
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | config_data_enable          |   v   | config_data_enable        |           |       |  10.396 |   48.256 | 
     | CONFIG_inst/U13/A1          |   v   | config_data_enable        | NAND2_X1  | 0.000 |  10.396 |   48.256 | 
     | CONFIG_inst/U13/ZN          |   ^   | CONFIG_inst/n297          | NAND2_X1  | 0.140 |  10.536 |   48.396 | 
     | CONFIG_inst/U5/A2           |   ^   | CONFIG_inst/n297          | NAND2_X2  | 0.001 |  10.537 |   48.397 | 
     | CONFIG_inst/U5/ZN           |   v   | CONFIG_inst/n280          | NAND2_X2  | 0.209 |  10.746 |   48.606 | 
     | CONFIG_inst/FE_OFC16_n280/A |   v   | CONFIG_inst/n280          | CLKBUF_X3 | 0.002 |  10.747 |   48.607 | 
     | CONFIG_inst/FE_OFC16_n280/Z |   v   | CONFIG_inst/FE_OFN16_n280 | CLKBUF_X3 | 0.318 |  11.065 |   48.925 | 
     | CONFIG_inst/U3/A1           |   v   | CONFIG_inst/FE_OFN16_n280 | NAND2_X1  | 0.036 |  11.101 |   48.961 | 
     | CONFIG_inst/U3/ZN           |   ^   | CONFIG_inst/n143          | NAND2_X1  | 0.143 |  11.244 |   49.104 | 
     | CONFIG_inst/FE_OFC19_n143/A |   ^   | CONFIG_inst/n143          | CLKBUF_X3 | 0.000 |  11.244 |   49.104 | 
     | CONFIG_inst/FE_OFC19_n143/Z |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.425 |  11.669 |   49.529 | 
     | CONFIG_inst/FE_OFC20_n143/A |   ^   | CONFIG_inst/FE_OFN19_n143 | CLKBUF_X3 | 0.002 |  11.671 |   49.530 | 
     | CONFIG_inst/FE_OFC20_n143/Z |   ^   | CONFIG_inst/FE_OFN20_n143 | CLKBUF_X3 | 0.522 |  12.193 |   50.053 | 
     | CONFIG_inst/U35/B1          |   ^   | CONFIG_inst/FE_OFN20_n143 | OAI221_X1 | 0.017 |  12.210 |   50.070 | 
     | CONFIG_inst/U35/ZN          |   v   | CONFIG_inst/n238          | OAI221_X1 | 0.147 |  12.357 |   50.217 | 
     | CONFIG_inst/h_4_reg_6_/D    |   v   | CONFIG_inst/n238          | DFF_X1    | 0.000 |  12.357 |   50.217 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.860 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.859 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.742 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.121 |  -37.738 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.128 |   0.249 |  -37.611 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.251 |  -37.609 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.127 |   0.378 |  -37.482 | 
     | CONFIG_inst/h_4_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.000 |   0.379 |  -37.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MAC_inst_3/op_1_reg_2_/CK 
Endpoint:   MAC_inst_3/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.236
- Arrival Time                 12.369
= Slack Time                   37.867
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.263 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.285 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.417 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.420 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.262 |  10.815 |   48.682 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.815 |   48.682 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.094 |  10.909 |   48.776 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.909 |   48.776 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.407 |  11.316 |   49.183 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.317 |   49.184 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.062 |  11.379 |   49.246 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.379 |   49.246 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.220 |  11.599 |   49.467 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.599 |   49.467 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.301 |  11.900 |   49.768 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.000 |  11.901 |   49.768 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.199 |  12.099 |   49.966 | 
     | MAC_inst_3/U49/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  12.103 |   49.970 | 
     | MAC_inst_3/U49/ZN          |   ^   | MAC_inst_3/n203          | AOI22_X1  | 0.214 |  12.316 |   50.184 | 
     | MAC_inst_3/U47/A1          |   ^   | MAC_inst_3/n203          | NAND2_X1  | 0.000 |  12.316 |   50.184 | 
     | MAC_inst_3/U47/ZN          |   v   | MAC_inst_3/n142          | NAND2_X1  | 0.052 |  12.369 |   50.236 | 
     | MAC_inst_3/op_1_reg_2_/D   |   v   | MAC_inst_3/n142          | DFF_X1    | 0.000 |  12.369 |   50.236 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.867 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.866 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.749 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -37.747 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.126 |   0.247 |  -37.621 | 
     | clk__L3_I17/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.247 |  -37.621 | 
     | clk__L3_I17/Z             |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.127 |   0.374 |  -37.494 | 
     | MAC_inst_3/op_1_reg_2_/CK |   ^   | clk__L3_N17 | DFF_X1    | 0.001 |   0.374 |  -37.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MAC_inst_3/op_2_reg_2_/CK 
Endpoint:   MAC_inst_3/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.240
- Arrival Time                 12.372
= Slack Time                   37.868
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.264 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.286 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.418 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.420 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.262 |  10.815 |   48.682 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.815 |   48.682 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.094 |  10.909 |   48.777 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.909 |   48.777 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.407 |  11.316 |   49.184 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.317 |   49.185 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.062 |  11.379 |   49.247 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.379 |   49.247 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.220 |  11.599 |   49.467 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.599 |   49.467 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.301 |  11.900 |   49.768 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.000 |  11.901 |   49.768 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.199 |  12.099 |   49.967 | 
     | MAC_inst_3/U70/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  12.102 |   49.970 | 
     | MAC_inst_3/U70/ZN          |   ^   | MAC_inst_3/n187          | AOI22_X1  | 0.218 |  12.320 |   50.187 | 
     | MAC_inst_3/U68/A1          |   ^   | MAC_inst_3/n187          | NAND2_X1  | 0.000 |  12.320 |   50.187 | 
     | MAC_inst_3/U68/ZN          |   v   | MAC_inst_3/n134          | NAND2_X1  | 0.052 |  12.372 |   50.240 | 
     | MAC_inst_3/op_2_reg_2_/D   |   v   | MAC_inst_3/n134          | DFF_X1    | 0.000 |  12.372 |   50.240 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.868 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.867 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.750 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -37.748 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.126 |   0.247 |  -37.621 | 
     | clk__L3_I16/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.247 |  -37.621 | 
     | clk__L3_I16/Z             |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.128 |   0.375 |  -37.493 | 
     | MAC_inst_3/op_2_reg_2_/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.001 |   0.376 |  -37.492 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin MAC_inst_3/op_1_reg_6_/CK 
Endpoint:   MAC_inst_3/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.237
- Arrival Time                 12.369
= Slack Time                   37.869
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.265 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.287 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.419 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.422 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.262 |  10.815 |   48.684 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.815 |   48.684 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.094 |  10.909 |   48.778 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.909 |   48.778 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.407 |  11.316 |   49.185 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.317 |   49.186 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.062 |  11.379 |   49.248 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.379 |   49.248 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.220 |  11.599 |   49.468 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.599 |   49.468 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.301 |  11.900 |   49.769 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.000 |  11.901 |   49.770 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.199 |  12.099 |   49.968 | 
     | MAC_inst_3/U61/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  12.103 |   49.972 | 
     | MAC_inst_3/U61/ZN          |   ^   | MAC_inst_3/n195          | AOI22_X1  | 0.212 |  12.315 |   50.183 | 
     | MAC_inst_3/U59/A1          |   ^   | MAC_inst_3/n195          | NAND2_X1  | 0.000 |  12.315 |   50.183 | 
     | MAC_inst_3/U59/ZN          |   v   | MAC_inst_3/n138          | NAND2_X1  | 0.054 |  12.369 |   50.237 | 
     | MAC_inst_3/op_1_reg_6_/D   |   v   | MAC_inst_3/n138          | DFF_X1    | 0.000 |  12.369 |   50.237 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.869 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.868 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.751 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -37.749 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.126 |   0.247 |  -37.622 | 
     | clk__L3_I16/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.247 |  -37.622 | 
     | clk__L3_I16/Z             |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.128 |   0.375 |  -37.494 | 
     | MAC_inst_3/op_1_reg_6_/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.001 |   0.375 |  -37.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MAC_inst_3/op_1_reg_1_/CK 
Endpoint:   MAC_inst_3/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.236
- Arrival Time                 12.366
= Slack Time                   37.870
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.266 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.288 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.420 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.423 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.262 |  10.815 |   48.685 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.815 |   48.685 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.094 |  10.909 |   48.779 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.909 |   48.779 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.407 |  11.316 |   49.187 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.317 |   49.188 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.062 |  11.379 |   49.250 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.379 |   49.250 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.220 |  11.599 |   49.470 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.599 |   49.470 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.301 |  11.900 |   49.771 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.000 |  11.901 |   49.771 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.199 |  12.099 |   49.970 | 
     | MAC_inst_3/U46/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  12.103 |   49.973 | 
     | MAC_inst_3/U46/ZN          |   ^   | MAC_inst_3/n205          | AOI22_X1  | 0.211 |  12.314 |   50.184 | 
     | MAC_inst_3/U44/A1          |   ^   | MAC_inst_3/n205          | NAND2_X1  | 0.000 |  12.314 |   50.184 | 
     | MAC_inst_3/U44/ZN          |   v   | MAC_inst_3/n143          | NAND2_X1  | 0.052 |  12.366 |   50.236 | 
     | MAC_inst_3/op_1_reg_1_/D   |   v   | MAC_inst_3/n143          | DFF_X1    | 0.000 |  12.366 |   50.236 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.870 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.869 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.752 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -37.750 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.126 |   0.247 |  -37.624 | 
     | clk__L3_I17/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.247 |  -37.624 | 
     | clk__L3_I17/Z             |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.127 |   0.374 |  -37.497 | 
     | MAC_inst_3/op_1_reg_1_/CK |   ^   | clk__L3_N17 | DFF_X1    | 0.000 |   0.374 |  -37.496 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MAC_inst_3/op_1_reg_7_/CK 
Endpoint:   MAC_inst_3/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.239
- Arrival Time                 12.368
= Slack Time                   37.870
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.266 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.288 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.420 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.423 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.262 |  10.815 |   48.685 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.815 |   48.685 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.094 |  10.909 |   48.779 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.909 |   48.779 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.407 |  11.316 |   49.187 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.317 |   49.188 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.062 |  11.379 |   49.250 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.379 |   49.250 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.220 |  11.599 |   49.470 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.599 |   49.470 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.301 |  11.900 |   49.771 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.000 |  11.901 |   49.771 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.199 |  12.099 |   49.970 | 
     | MAC_inst_3/U40/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  12.102 |   49.973 | 
     | MAC_inst_3/U40/ZN          |   ^   | MAC_inst_3/n193          | AOI22_X1  | 0.214 |  12.316 |   50.187 | 
     | MAC_inst_3/U38/A1          |   ^   | MAC_inst_3/n193          | NAND2_X1  | 0.000 |  12.316 |   50.187 | 
     | MAC_inst_3/U38/ZN          |   v   | MAC_inst_3/n137          | NAND2_X1  | 0.052 |  12.368 |   50.239 | 
     | MAC_inst_3/op_1_reg_7_/D   |   v   | MAC_inst_3/n137          | DFF_X1    | 0.000 |  12.368 |   50.239 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.870 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.869 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.752 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -37.750 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.126 |   0.247 |  -37.624 | 
     | clk__L3_I16/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.247 |  -37.623 | 
     | clk__L3_I16/Z             |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.128 |   0.375 |  -37.496 | 
     | MAC_inst_3/op_1_reg_7_/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.001 |   0.376 |  -37.495 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin MAC_inst_3/op_1_reg_3_/CK 
Endpoint:   MAC_inst_3/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.238
- Arrival Time                 12.367
= Slack Time                   37.871
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.267 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.022 |  10.418 |   48.289 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.132 |  10.550 |   48.421 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.003 |  10.553 |   48.424 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.262 |  10.815 |   48.686 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.815 |   48.686 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.094 |  10.909 |   48.780 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.909 |   48.780 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.407 |  11.316 |   49.187 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.317 |   49.188 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.062 |  11.379 |   49.250 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.379 |   49.250 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.220 |  11.599 |   49.471 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.599 |   49.471 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.301 |  11.900 |   49.771 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.000 |  11.901 |   49.772 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.199 |  12.099 |   49.970 | 
     | MAC_inst_3/U52/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  12.102 |   49.973 | 
     | MAC_inst_3/U52/ZN          |   ^   | MAC_inst_3/n201          | AOI22_X1  | 0.212 |  12.314 |   50.185 | 
     | MAC_inst_3/U50/A1          |   ^   | MAC_inst_3/n201          | NAND2_X1  | 0.000 |  12.314 |   50.185 | 
     | MAC_inst_3/U50/ZN          |   v   | MAC_inst_3/n141          | NAND2_X1  | 0.053 |  12.367 |   50.238 | 
     | MAC_inst_3/op_1_reg_3_/D   |   v   | MAC_inst_3/n141          | DFF_X1    | 0.000 |  12.367 |   50.238 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.871 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -37.870 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -37.753 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -37.751 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.126 |   0.247 |  -37.624 | 
     | clk__L3_I16/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.247 |  -37.624 | 
     | clk__L3_I16/Z             |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.128 |   0.375 |  -37.496 | 
     | MAC_inst_3/op_1_reg_3_/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.001 |   0.375 |  -37.496 | 
     +------------------------------------------------------------------------------------------+ 

