v 20130925 2
T 55400 40200 9 10 1 0 0 0 1
1
T 57000 40200 9 10 1 0 0 0 1
1
N 44800 43300 44800 47800 4
N 44900 48700 61700 48700 4
{
T 45000 48800 5 10 1 1 0 0 1
netname=VDD
}
N 45700 48700 45700 48300 4
N 45900 47800 45800 47800 4
N 45900 47800 45900 48700 4
N 44800 42400 61700 42400 4
{
T 45000 42500 5 10 1 1 0 0 1
netname=GND
}
C 45100 47300 1 0 0 asic-pmos-1.sym
{
T 46500 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 45900 48100 5 10 1 1 0 0 1
refdes=M1
T 45900 47900 5 8 1 1 0 0 1
model-name=pmos4
T 45900 47600 5 8 1 0 0 0 1
w='PNratio*Wunit'
T 45900 47400 5 8 1 0 0 0 1
l=1u
}
T 48100 41000 9 10 1 0 0 0 2
see LATP (Q + QN stages) which latches (low-active) Clock Enable signal
and Gated Clock / Clock Gating Buffer for concept
B 48000 40500 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 54800 40100 1 0 0 cvstitleblock-1.sym
{
T 55400 40500 5 10 1 1 0 0 1
date=2019-09-05
T 59300 40500 5 10 1 1 0 0 1
rev=$Revision$
T 59300 40200 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 55400 40800 5 10 1 1 0 0 1
fname=CGN2.sch
T 58600 41200 5 14 1 1 0 4 1
title=CGN2 - Clock Gating Buffer for negative Clock, Drive 2x
}
C 45700 48900 1 0 0 spice-model-1.sym
{
T 45800 49500 5 10 1 1 0 0 1
refdes=A1
T 47000 49200 5 10 1 1 0 0 1
model-name=nmos4
T 46200 49000 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 49000 48900 1 0 0 spice-model-1.sym
{
T 49100 49500 5 10 1 1 0 0 1
refdes=A2
T 50300 49200 5 10 1 1 0 0 1
model-name=pmos4
T 49500 49000 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 50300 45900 1 180 0 spice-subcircuit-IO-1.sym
{
T 50100 45900 5 10 1 1 0 0 1
refdes=P2
}
C 44700 45900 1 180 0 spice-subcircuit-IO-1.sym
{
T 44500 45900 5 10 1 1 0 0 1
refdes=P3
}
C 45100 49000 1 180 0 spice-subcircuit-IO-1.sym
{
T 45100 49000 5 10 1 1 0 0 1
refdes=P4
}
C 45000 42700 1 180 0 spice-subcircuit-IO-1.sym
{
T 45000 42700 5 10 1 1 0 0 1
refdes=P5
}
C 52300 49100 1 0 0 spice-subcircuit-LL-1.sym
{
T 52400 49500 5 10 1 1 0 0 1
refdes=A3
T 52400 49200 5 10 1 1 0 0 1
model-name=CGN2
}
C 55700 49100 1 0 0 spice-directive-1.sym
{
T 55800 49400 5 10 0 1 0 0 1
device=directive
T 55800 49500 5 10 1 1 0 0 1
refdes=A4
T 55800 49200 5 10 1 1 0 0 1
value=.PARAM Wunit=1.5u
}
C 58800 49100 1 0 0 spice-directive-1.sym
{
T 58900 49400 5 10 0 1 0 0 1
device=directive
T 58900 49500 5 10 1 1 0 0 1
refdes=A5
T 58900 49200 5 10 1 1 0 0 1
value=.PARAM PNratio=2
}
C 47100 47300 1 0 0 asic-pmos-1.sym
{
T 48500 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 47900 48100 5 10 1 1 0 0 1
refdes=M3
T 47900 47900 5 8 1 1 0 0 1
model-name=pmos4
T 47900 47600 5 8 1 0 0 0 1
w='PNratio*Wunit'
T 47900 47400 5 8 1 0 0 0 1
l=1u
}
C 47100 42800 1 0 0 asic-nmos-1.sym
{
T 48500 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47900 43600 5 10 1 1 0 0 1
refdes=M4
T 47900 43400 5 8 1 1 0 0 1
model-name=nmos4
T 47900 43100 5 8 1 0 0 0 1
w='Wunit'
T 47900 42900 5 8 1 0 0 0 1
l=1u
}
C 45100 42800 1 0 0 asic-nmos-1.sym
{
T 46500 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45900 43600 5 10 1 1 0 0 1
refdes=M2
T 45900 43400 5 8 1 1 0 0 1
model-name=nmos4
T 45900 43100 5 8 1 0 0 0 1
w='Wunit'
T 45900 42900 5 8 1 0 0 0 1
l=1u
}
N 44500 45600 44800 45600 4
{
T 44500 45700 5 10 1 1 0 0 1
netname=XI
}
N 44800 47800 45100 47800 4
N 44800 43300 45100 43300 4
N 45700 42800 45700 42400 4
N 45800 43300 45900 43300 4
N 45900 43300 45900 42400 4
N 45700 47300 45700 43800 4
N 46800 47800 47100 47800 4
N 46800 43300 47100 43300 4
N 46800 47800 46800 43300 4
N 45700 45600 46800 45600 4
{
T 46100 45700 5 10 1 1 0 0 1
netname=clk180
}
N 47700 47300 47700 43800 4
N 47700 48300 47700 48700 4
N 47700 42800 47700 42400 4
N 47800 47800 47900 47800 4
N 47900 47800 47900 48700 4
N 47800 43300 47900 43300 4
N 47900 43300 47900 42400 4
N 47700 45600 48500 45600 4
{
T 48000 45700 5 10 1 1 0 0 1
netname=clk360
}
C 50800 45800 1 0 0 asic-pmos-1.sym
{
T 52200 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51600 46600 5 10 1 1 0 0 1
refdes=M6
T 51600 46400 5 8 1 1 0 0 1
model-name=pmos4
T 51600 46100 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 51600 45900 5 8 1 0 0 0 1
l=1u
}
C 50800 44300 1 0 0 asic-nmos-1.sym
{
T 52200 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51600 45100 5 10 1 1 0 0 1
refdes=M7
T 51600 44900 5 8 1 1 0 0 1
model-name=nmos4
T 51600 44600 5 8 1 0 0 0 1
w='2*Wunit'
T 51600 44400 5 8 1 0 0 0 1
l=1u
}
C 50800 42800 1 0 0 asic-nmos-1.sym
{
T 52200 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51600 43600 5 10 1 1 0 0 1
refdes=M8
T 51600 43400 5 8 1 1 0 0 1
model-name=nmos4
T 51600 43100 5 8 1 0 0 0 1
w='2*Wunit'
T 51600 42900 5 8 1 0 0 0 1
l=1u
}
C 50800 47300 1 0 0 asic-pmos-1.sym
{
T 52200 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51600 48100 5 10 1 1 0 0 1
refdes=M5
T 51600 47900 5 8 1 1 0 0 1
model-name=pmos4
T 51600 47600 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 51600 47400 5 8 1 0 0 0 1
l=1u
}
N 50800 47800 49900 47800 4
{
T 50200 47900 5 10 1 1 0 0 1
netname=clk180
}
N 50800 43300 49900 43300 4
{
T 50200 43400 5 10 1 1 0 0 1
netname=clk360
}
N 50500 46300 50800 46300 4
N 50800 44800 50500 44800 4
N 50500 44800 50500 46300 4
N 50100 45600 50500 45600 4
{
T 50100 45700 5 10 1 1 0 0 1
netname=EN
}
N 51400 48300 51400 48700 4
N 51400 47300 51400 46800 4
N 51400 45800 51400 45300 4
N 51400 44300 51400 43800 4
N 51400 42800 51400 42400 4
T 45700 41700 9 10 1 0 0 0 3
Double Clock Buffering:
- de-coupling high load
- 2-phase clock generation
C 53200 45800 1 0 0 asic-pmos-1.sym
{
T 54600 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54000 46600 5 10 1 1 0 0 1
refdes=M9
T 54000 46400 5 8 1 1 0 0 1
model-name=pmos4
T 54000 46100 5 8 1 0 0 0 1
w='PNratio*Wunit'
T 54000 45900 5 8 1 0 0 0 1
l=1u
}
C 53200 44300 1 0 0 asic-nmos-1.sym
{
T 54600 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54000 45100 5 10 1 1 0 0 1
refdes=M10
T 54000 44900 5 8 1 1 0 0 1
model-name=nmos4
T 54000 44600 5 8 1 0 0 0 1
w='Wunit'
T 54000 44400 5 8 1 0 0 0 1
l=1u
}
N 52900 46300 53200 46300 4
N 53200 44800 52900 44800 4
N 52900 44800 52900 46300 4
N 53800 45800 53800 45300 4
C 55600 45800 1 0 0 asic-pmos-1.sym
{
T 57000 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56400 46600 5 10 1 1 0 0 1
refdes=M12
T 56400 46400 5 8 1 1 0 0 1
model-name=pmos4
T 56400 46100 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 56400 45900 5 8 1 0 0 0 1
l=1u
}
C 55600 44300 1 0 0 asic-nmos-1.sym
{
T 57000 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56400 45100 5 10 1 1 0 0 1
refdes=M13
T 56400 44900 5 8 1 1 0 0 1
model-name=nmos4
T 56400 44600 5 8 1 0 0 0 1
w='2*Wunit'
T 56400 44400 5 8 1 0 0 0 1
l=1u
}
C 55600 42800 1 0 0 asic-nmos-1.sym
{
T 57000 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56400 43600 5 10 1 1 0 0 1
refdes=M14
T 56400 43400 5 8 1 1 0 0 1
model-name=nmos4
T 56400 43100 5 8 1 0 0 0 1
w='2*Wunit'
T 56400 42900 5 8 1 0 0 0 1
l=1u
}
C 55600 47300 1 0 0 asic-pmos-1.sym
{
T 57000 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56400 48100 5 10 1 1 0 0 1
refdes=M11
T 56400 47900 5 8 1 1 0 0 1
model-name=pmos4
T 56400 47600 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 56400 47400 5 8 1 0 0 0 1
l=1u
}
N 55600 47800 54700 47800 4
{
T 55000 47900 5 10 1 1 0 0 1
netname=clk360
}
N 55600 43300 54700 43300 4
{
T 55000 43400 5 10 1 1 0 0 1
netname=clk180
}
N 55300 46300 55600 46300 4
N 55600 44800 55300 44800 4
N 55300 44800 55300 46300 4
N 53800 45600 55300 45600 4
N 56200 48300 56200 48700 4
N 56200 47300 56200 46800 4
N 56200 45800 56200 45300 4
N 56200 44300 56200 43800 4
N 56200 42800 56200 42400 4
N 55000 44100 55000 45600 4
N 51400 45600 52900 45600 4
N 52300 45600 52300 47100 4
N 52300 47100 57200 47100 4
{
T 54800 47200 5 10 1 1 0 0 1
netname=qn
}
N 56200 45600 57200 45600 4
N 57200 45600 57200 47100 4
T 50100 41700 9 10 1 0 0 0 3
Data input switch:
- (inverting) tri-state driver
- high-active transparent
T 53500 41900 9 10 1 0 0 0 2
Q Stage:
- inverter
T 54900 41700 9 10 1 0 0 0 3
QN Stage:
- (inverting) tri-state driver
- low-active transparent
N 51500 47800 51600 47800 4
N 51600 46300 51600 48700 4
N 51500 46300 51600 46300 4
N 56300 47800 56400 47800 4
N 56400 46300 56400 48700 4
N 56300 46300 56400 46300 4
N 56300 43300 56400 43300 4
N 56400 42400 56400 44800 4
N 56300 44800 56400 44800 4
N 53800 46800 53800 48700 4
N 53900 46300 54000 46300 4
N 54000 46300 54000 48700 4
N 53800 44300 53800 42400 4
N 53900 44800 54000 44800 4
N 54000 44800 54000 42400 4
N 51500 43300 51600 43300 4
N 51600 42400 51600 44800 4
N 51500 44800 51600 44800 4
C 58400 45800 1 0 0 asic-pmos-1.sym
{
T 59800 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 59200 46600 5 10 1 1 0 0 1
refdes=M16
T 59200 46400 5 8 1 1 0 0 1
model-name=pmos4
T 59200 46100 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 59200 45900 5 8 1 0 0 0 1
l=1u
}
C 58400 44300 1 0 0 asic-nmos-1.sym
{
T 59800 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 59200 45100 5 10 1 1 0 0 1
refdes=M17
T 59200 44900 5 8 1 1 0 0 1
model-name=nmos4
T 59200 44600 5 8 1 0 0 0 1
w='Wunit'
T 59200 44400 5 8 1 0 0 0 1
l=1u
}
C 60700 42800 1 0 1 asic-nmos-1.sym
{
T 59300 43600 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 59900 43600 5 10 1 1 0 6 1
refdes=M18
T 59900 43400 5 8 1 1 0 6 1
model-name=nmos4
T 59900 43100 5 8 1 0 0 6 1
w='Wunit'
T 59900 42900 5 8 1 0 0 6 1
l=1u
}
N 58100 44100 58100 46300 4
N 58100 46300 58400 46300 4
N 58100 44800 58400 44800 4
C 61900 45300 1 0 0 spice-subcircuit-IO-1.sym
{
T 62400 45900 5 10 1 1 180 0 1
refdes=P1
}
N 55000 44100 58100 44100 4
{
T 57100 44200 5 10 1 1 0 0 1
netname=\_enable\_
}
N 61500 42400 61500 44300 4
N 59100 44800 59200 44800 4
N 59200 44800 59200 42400 4
N 60100 42800 60100 42400 4
N 59000 44300 59000 42400 4
N 60000 43300 59900 43300 4
N 59900 43300 59900 42400 4
N 59000 45800 59000 45300 4
C 58400 47300 1 0 0 asic-pmos-1.sym
{
T 59800 48100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 59200 48100 5 10 1 1 0 0 1
refdes=M15
T 59200 47900 5 8 1 1 0 0 1
model-name=pmos4
T 59200 47600 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
T 59200 47400 5 8 1 0 0 0 1
l=1u
}
N 59000 46800 59000 47300 4
C 60900 45800 1 0 0 asic-pmos-1.sym
{
T 62300 46600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 61700 46600 5 10 1 1 0 0 1
refdes=M19
T 61700 46400 5 8 1 1 0 0 1
model-name=pmos4
T 61700 45900 5 8 1 0 0 0 1
l=1u
T 61700 46100 5 8 1 0 0 0 1
w='2*PNratio*Wunit'
}
C 60900 44300 1 0 0 asic-nmos-1.sym
{
T 62300 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 61700 45100 5 10 1 1 0 0 1
refdes=M20
T 61700 44900 5 8 1 1 0 0 1
model-name=nmos4
T 61700 44600 5 8 1 0 0 0 1
w='2*Wunit'
T 61700 44400 5 8 1 0 0 0 1
l=1u
}
N 60600 46300 60900 46300 4
N 60600 44800 60900 44800 4
N 61600 44800 61700 44800 4
N 61500 45800 61500 45300 4
N 62100 45600 61500 45600 4
{
T 61800 45700 5 10 1 1 0 0 1
netname=XO
}
N 60600 46300 60600 44800 4
N 59000 45600 60600 45600 4
N 60100 45600 60100 43800 4
N 61700 44800 61700 42400 4
N 61700 48700 61700 46300 4
N 61600 46300 61700 46300 4
N 61500 46800 61500 48700 4
N 59000 48300 59000 48700 4
N 58400 47800 58000 47800 4
{
T 58200 47900 5 10 1 1 0 0 1
netname=XI
}
N 60900 43300 60700 43300 4
{
T 60700 43400 5 10 1 1 0 0 1
netname=XI
}
N 59100 46300 59200 46300 4
N 59200 46300 59200 48700 4
T 57600 41700 9 10 1 0 0 0 3
Clock Gate:
- gate Clock input with latched Enable
   (via NOR)
T 61000 41900 9 10 1 0 0 0 2
Clock Output Buffer:
- higher driving strength
N 59100 47800 59200 47800 4
