// Seed: 1694982557
module module_0 #(
    parameter id_1 = 32'd90,
    parameter id_4 = 32'd3
) (
    input tri0 id_0,
    input wor _id_1,
    output supply0 id_2
);
  wire _id_4;
  assign module_1.id_1 = 0;
  logic [1 : {  id_1  }] id_5;
  ;
  assign id_5[id_4 : id_4] = -1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd42
) (
    output wand  id_0,
    output logic id_1,
    input  uwire id_2
);
  wire _id_4[1 : ""];
  always id_1 = 1;
  wire [id_4  +  1 : id_4] id_5;
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0
  );
  assign id_0 = -1'b0;
  logic [7:0] id_6, id_7;
  logic id_8;
  assign id_8 = -1;
  struct packed {logic id_9;} id_10;
  ;
  wire id_11;
  struct packed {
    logic id_12;
    logic id_13;
    id_14 id_15;
  } id_16;
  always
    if ('h0) id_7[id_4] = 1;
    else;
  generate
    begin : LABEL_0
      always @(posedge -1 or 1) if (-1) $clog2(id_4);
      ;
    end
  endgenerate
  parameter time id_17 = 1;
endmodule
