/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire [25:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[161] ? in_data[177] : in_data[168]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z | celloutsig_1_2z);
  assign celloutsig_0_0z = ~((in_data[29] | in_data[52]) & in_data[61]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_4z | celloutsig_0_6z) & (celloutsig_0_8z | celloutsig_0_5z));
  assign celloutsig_0_16z = { celloutsig_0_9z[5:1], celloutsig_0_0z } + { celloutsig_0_1z[13:9], celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 4'h0;
    else _00_ <= { in_data[54:52], celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[123:122], celloutsig_1_3z } / { 1'h1, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_3z = { in_data[167:166], celloutsig_1_1z, celloutsig_1_0z } == { celloutsig_1_0z[7:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[32:20] == { celloutsig_0_1z[12:1], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_6z[0], celloutsig_1_8z } <= celloutsig_1_10z[4:1];
  assign celloutsig_0_6z = { _00_[1:0], celloutsig_0_0z, _00_, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, _00_ } <= { celloutsig_0_1z[3:1], celloutsig_0_5z, celloutsig_0_4z, _00_, celloutsig_0_5z, celloutsig_0_5z, _00_ };
  assign celloutsig_0_8z = { _00_[0], celloutsig_0_7z } <= { celloutsig_0_7z[0], celloutsig_0_5z, celloutsig_0_6z, _00_ };
  assign celloutsig_1_7z = celloutsig_1_0z[4:2] <= in_data[166:164];
  assign celloutsig_0_5z = ! in_data[38:36];
  assign celloutsig_1_2z = { in_data[134:125], celloutsig_1_1z, celloutsig_1_1z } < { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[6] ? in_data[177:175] : celloutsig_1_0z[7:5];
  assign celloutsig_0_9z = - { celloutsig_0_7z[4:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_1z = - { in_data[36:19], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = - in_data[117:110];
  assign celloutsig_0_7z = in_data[89:84] | { _00_[1:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_8z & celloutsig_0_6z;
  assign celloutsig_0_17z = { celloutsig_0_1z[15:0], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_9z } ~^ { celloutsig_0_1z[11:3], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, _00_, celloutsig_0_10z };
  assign celloutsig_1_5z = { in_data[126:113], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } ~^ { in_data[109:99], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_0z[7:2], celloutsig_1_3z } ^ { celloutsig_1_6z[2:1], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_2z);
  assign { out_data[128], out_data[96], out_data[37:32], out_data[25:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
