<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p985" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_985{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_985{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_985{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_985{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_985{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_985{left:360px;bottom:585px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_985{left:70px;bottom:447px;letter-spacing:0.13px;}
#t8_985{left:70px;bottom:425px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#t9_985{left:70px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#ta_985{left:313px;bottom:408px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#tb_985{left:70px;bottom:391px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tc_985{left:70px;bottom:368px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#td_985{left:70px;bottom:351px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#te_985{left:70px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tf_985{left:70px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tg_985{left:70px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_985{left:70px;bottom:278px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ti_985{left:70px;bottom:255px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#tj_985{left:70px;bottom:238px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tk_985{left:70px;bottom:215px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tl_985{left:70px;bottom:199px;letter-spacing:-0.17px;word-spacing:-1.32px;}
#tm_985{left:70px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_985{left:70px;bottom:165px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_985{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tp_985{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tq_985{left:392px;bottom:1065px;letter-spacing:-0.14px;}
#tr_985{left:392px;bottom:1050px;letter-spacing:-0.18px;}
#ts_985{left:430px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tt_985{left:430px;bottom:1050px;letter-spacing:-0.14px;}
#tu_985{left:430px;bottom:1034px;letter-spacing:-0.13px;}
#tv_985{left:503px;bottom:1065px;letter-spacing:-0.12px;}
#tw_985{left:503px;bottom:1050px;letter-spacing:-0.12px;}
#tx_985{left:503px;bottom:1034px;letter-spacing:-0.12px;}
#ty_985{left:579px;bottom:1065px;letter-spacing:-0.13px;}
#tz_985{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_985{left:75px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t11_985{left:392px;bottom:1011px;}
#t12_985{left:430px;bottom:1011px;letter-spacing:-0.16px;}
#t13_985{left:503px;bottom:1011px;letter-spacing:-0.15px;}
#t14_985{left:579px;bottom:1011px;letter-spacing:-0.13px;}
#t15_985{left:579px;bottom:995px;letter-spacing:-0.12px;}
#t16_985{left:75px;bottom:972px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_985{left:75px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_985{left:392px;bottom:972px;}
#t19_985{left:430px;bottom:972px;letter-spacing:-0.18px;}
#t1a_985{left:503px;bottom:972px;letter-spacing:-0.16px;}
#t1b_985{left:579px;bottom:972px;letter-spacing:-0.13px;}
#t1c_985{left:579px;bottom:955px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1d_985{left:75px;bottom:932px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_985{left:75px;bottom:915px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1f_985{left:392px;bottom:932px;}
#t1g_985{left:430px;bottom:932px;letter-spacing:-0.16px;}
#t1h_985{left:503px;bottom:932px;letter-spacing:-0.14px;}
#t1i_985{left:579px;bottom:932px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_985{left:579px;bottom:915px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_985{left:75px;bottom:892px;letter-spacing:-0.13px;}
#t1l_985{left:75px;bottom:875px;letter-spacing:-0.14px;}
#t1m_985{left:392px;bottom:892px;}
#t1n_985{left:430px;bottom:892px;letter-spacing:-0.17px;}
#t1o_985{left:503px;bottom:892px;letter-spacing:-0.15px;}
#t1p_985{left:503px;bottom:875px;letter-spacing:-0.16px;}
#t1q_985{left:579px;bottom:892px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_985{left:579px;bottom:875px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1s_985{left:579px;bottom:858px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#t1t_985{left:579px;bottom:842px;letter-spacing:-0.11px;}
#t1u_985{left:579px;bottom:825px;letter-spacing:-0.13px;}
#t1v_985{left:75px;bottom:802px;letter-spacing:-0.13px;}
#t1w_985{left:75px;bottom:785px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1x_985{left:392px;bottom:802px;}
#t1y_985{left:430px;bottom:802px;letter-spacing:-0.17px;}
#t1z_985{left:503px;bottom:802px;letter-spacing:-0.15px;}
#t20_985{left:503px;bottom:785px;letter-spacing:-0.16px;}
#t21_985{left:579px;bottom:802px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t22_985{left:579px;bottom:785px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t23_985{left:579px;bottom:768px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#t24_985{left:579px;bottom:752px;letter-spacing:-0.11px;}
#t25_985{left:579px;bottom:735px;letter-spacing:-0.13px;}
#t26_985{left:75px;bottom:712px;letter-spacing:-0.13px;}
#t27_985{left:75px;bottom:695px;letter-spacing:-0.14px;}
#t28_985{left:392px;bottom:712px;}
#t29_985{left:430px;bottom:712px;letter-spacing:-0.18px;}
#t2a_985{left:503px;bottom:712px;letter-spacing:-0.15px;}
#t2b_985{left:579px;bottom:712px;letter-spacing:-0.12px;}
#t2c_985{left:579px;bottom:695px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2d_985{left:579px;bottom:678px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#t2e_985{left:579px;bottom:661px;letter-spacing:-0.11px;}
#t2f_985{left:579px;bottom:645px;letter-spacing:-0.13px;}
#t2g_985{left:87px;bottom:564px;letter-spacing:-0.14px;}
#t2h_985{left:159px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2i_985{left:284px;bottom:564px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2j_985{left:432px;bottom:564px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2k_985{left:585px;bottom:564px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2l_985{left:740px;bottom:564px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2m_985{left:102px;bottom:539px;}
#t2n_985{left:182px;bottom:539px;letter-spacing:-0.16px;}
#t2o_985{left:267px;bottom:539px;letter-spacing:-0.12px;}
#t2p_985{left:423px;bottom:539px;letter-spacing:-0.12px;}
#t2q_985{left:607px;bottom:539px;letter-spacing:-0.16px;}
#t2r_985{left:761px;bottom:539px;letter-spacing:-0.14px;}
#t2s_985{left:102px;bottom:515px;}
#t2t_985{left:182px;bottom:515px;letter-spacing:-0.17px;}
#t2u_985{left:273px;bottom:515px;letter-spacing:-0.13px;}
#t2v_985{left:428px;bottom:515px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2w_985{left:577px;bottom:515px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_985{left:761px;bottom:515px;letter-spacing:-0.12px;}
#t2y_985{left:102px;bottom:490px;}
#t2z_985{left:183px;bottom:490px;letter-spacing:-0.13px;}
#t30_985{left:273px;bottom:490px;letter-spacing:-0.13px;}
#t31_985{left:425px;bottom:490px;letter-spacing:-0.11px;}
#t32_985{left:577px;bottom:490px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t33_985{left:761px;bottom:490px;letter-spacing:-0.12px;}

.s1_985{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_985{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_985{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_985{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_985{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_985{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_985{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts985" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg985Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg985" style="-webkit-user-select: none;"><object width="935" height="1210" data="985/985.svg" type="image/svg+xml" id="pdf985" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_985" class="t s1_985">PCMPEQQ—Compare Packed Qword Data for Equal </span>
<span id="t2_985" class="t s2_985">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_985" class="t s1_985">Vol. 2B </span><span id="t4_985" class="t s1_985">4-251 </span>
<span id="t5_985" class="t s3_985">PCMPEQQ—Compare Packed Qword Data for Equal </span>
<span id="t6_985" class="t s4_985">Instruction Operand Encoding </span>
<span id="t7_985" class="t s4_985">Description </span>
<span id="t8_985" class="t s5_985">Performs an SIMD compare for equality of the packed quadwords in the destination operand (first operand) and the </span>
<span id="t9_985" class="t s5_985">source operand (second operand). </span><span id="ta_985" class="t s5_985">If a pair of data elements is equal, the corresponding data element in the desti- </span>
<span id="tb_985" class="t s5_985">nation is set to all 1s; otherwise, it is set to 0s. </span>
<span id="tc_985" class="t s5_985">128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The </span>
<span id="td_985" class="t s5_985">first source and destination operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM destination </span>
<span id="te_985" class="t s5_985">register remain unchanged. </span>
<span id="tf_985" class="t s5_985">VEX.128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The </span>
<span id="tg_985" class="t s5_985">first source and destination operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM register </span>
<span id="th_985" class="t s5_985">are zeroed. </span>
<span id="ti_985" class="t s5_985">VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register </span>
<span id="tj_985" class="t s5_985">or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="tk_985" class="t s5_985">EVEX encoded VPCMPEQQ: The first source operand (second operand) is a ZMM/YMM/XMM register. The second </span>
<span id="tl_985" class="t s5_985">source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector </span>
<span id="tm_985" class="t s5_985">broadcasted from a 64-bit memory location. The destination operand (first operand) is a mask register updated </span>
<span id="tn_985" class="t s5_985">according to the writemask k2. </span>
<span id="to_985" class="t s6_985">Opcode/ </span>
<span id="tp_985" class="t s6_985">Instruction </span>
<span id="tq_985" class="t s6_985">Op/ </span>
<span id="tr_985" class="t s6_985">En </span>
<span id="ts_985" class="t s6_985">64/32 bit </span>
<span id="tt_985" class="t s6_985">Mode </span>
<span id="tu_985" class="t s6_985">Support </span>
<span id="tv_985" class="t s6_985">CPUID </span>
<span id="tw_985" class="t s6_985">Feature </span>
<span id="tx_985" class="t s6_985">Flag </span>
<span id="ty_985" class="t s6_985">Description </span>
<span id="tz_985" class="t s7_985">66 0F 38 29 /r </span>
<span id="t10_985" class="t s7_985">PCMPEQQ xmm1, xmm2/m128 </span>
<span id="t11_985" class="t s7_985">A </span><span id="t12_985" class="t s7_985">V/V </span><span id="t13_985" class="t s7_985">SSE4_1 </span><span id="t14_985" class="t s7_985">Compare packed qwords in xmm2/m128 and </span>
<span id="t15_985" class="t s7_985">xmm1 for equality. </span>
<span id="t16_985" class="t s7_985">VEX.128.66.0F38.WIG 29 /r </span>
<span id="t17_985" class="t s7_985">VPCMPEQQ xmm1, xmm2, xmm3/m128 </span>
<span id="t18_985" class="t s7_985">B </span><span id="t19_985" class="t s7_985">V/V </span><span id="t1a_985" class="t s7_985">AVX </span><span id="t1b_985" class="t s7_985">Compare packed quadwords in xmm3/m128 </span>
<span id="t1c_985" class="t s7_985">and xmm2 for equality. </span>
<span id="t1d_985" class="t s7_985">VEX.256.66.0F38.WIG 29 /r </span>
<span id="t1e_985" class="t s7_985">VPCMPEQQ ymm1, ymm2, ymm3 /m256 </span>
<span id="t1f_985" class="t s7_985">B </span><span id="t1g_985" class="t s7_985">V/V </span><span id="t1h_985" class="t s7_985">AVX2 </span><span id="t1i_985" class="t s7_985">Compare packed quadwords in ymm3/m256 </span>
<span id="t1j_985" class="t s7_985">and ymm2 for equality. </span>
<span id="t1k_985" class="t s7_985">EVEX.128.66.0F38.W1 29 /r </span>
<span id="t1l_985" class="t s7_985">VPCMPEQQ k1 {k2}, xmm2, xmm3/m128/m64bcst </span>
<span id="t1m_985" class="t s7_985">C </span><span id="t1n_985" class="t s7_985">V/V </span><span id="t1o_985" class="t s7_985">AVX512VL </span>
<span id="t1p_985" class="t s7_985">AVX512F </span>
<span id="t1q_985" class="t s7_985">Compare Equal between int64 vector xmm2 </span>
<span id="t1r_985" class="t s7_985">and int64 vector xmm3/m128/m64bcst, and </span>
<span id="t1s_985" class="t s7_985">set vector mask k1 to reflect the zero/nonzero </span>
<span id="t1t_985" class="t s7_985">status of each element of the result, under </span>
<span id="t1u_985" class="t s7_985">writemask. </span>
<span id="t1v_985" class="t s7_985">EVEX.256.66.0F38.W1 29 /r </span>
<span id="t1w_985" class="t s7_985">VPCMPEQQ k1 {k2}, ymm2, ymm3/m256/m64bcst </span>
<span id="t1x_985" class="t s7_985">C </span><span id="t1y_985" class="t s7_985">V/V </span><span id="t1z_985" class="t s7_985">AVX512VL </span>
<span id="t20_985" class="t s7_985">AVX512F </span>
<span id="t21_985" class="t s7_985">Compare Equal between int64 vector ymm2 </span>
<span id="t22_985" class="t s7_985">and int64 vector ymm3/m256/m64bcst, and </span>
<span id="t23_985" class="t s7_985">set vector mask k1 to reflect the zero/nonzero </span>
<span id="t24_985" class="t s7_985">status of each element of the result, under </span>
<span id="t25_985" class="t s7_985">writemask. </span>
<span id="t26_985" class="t s7_985">EVEX.512.66.0F38.W1 29 /r </span>
<span id="t27_985" class="t s7_985">VPCMPEQQ k1 {k2}, zmm2, zmm3/m512/m64bcst </span>
<span id="t28_985" class="t s7_985">C </span><span id="t29_985" class="t s7_985">V/V </span><span id="t2a_985" class="t s7_985">AVX512F </span><span id="t2b_985" class="t s7_985">Compare Equal between int64 vector zmm2 </span>
<span id="t2c_985" class="t s7_985">and int64 vector zmm3/m512/m64bcst, and </span>
<span id="t2d_985" class="t s7_985">set vector mask k1 to reflect the zero/nonzero </span>
<span id="t2e_985" class="t s7_985">status of each element of the result, under </span>
<span id="t2f_985" class="t s7_985">writemask. </span>
<span id="t2g_985" class="t s6_985">Op/En </span><span id="t2h_985" class="t s6_985">Tuple Type </span><span id="t2i_985" class="t s6_985">Operand 1 </span><span id="t2j_985" class="t s6_985">Operand 2 </span><span id="t2k_985" class="t s6_985">Operand 3 </span><span id="t2l_985" class="t s6_985">Operand 4 </span>
<span id="t2m_985" class="t s7_985">A </span><span id="t2n_985" class="t s7_985">N/A </span><span id="t2o_985" class="t s7_985">ModRM:reg (r, w) </span><span id="t2p_985" class="t s7_985">ModRM:r/m (r) </span><span id="t2q_985" class="t s7_985">N/A </span><span id="t2r_985" class="t s7_985">N/A </span>
<span id="t2s_985" class="t s7_985">B </span><span id="t2t_985" class="t s7_985">N/A </span><span id="t2u_985" class="t s7_985">ModRM:reg (w) </span><span id="t2v_985" class="t s7_985">VEX.vvvv (r) </span><span id="t2w_985" class="t s7_985">ModRM:r/m (r) </span><span id="t2x_985" class="t s7_985">N/A </span>
<span id="t2y_985" class="t s7_985">C </span><span id="t2z_985" class="t s7_985">Full </span><span id="t30_985" class="t s7_985">ModRM:reg (w) </span><span id="t31_985" class="t s7_985">EVEX.vvvv (r) </span><span id="t32_985" class="t s7_985">ModRM:r/m (r) </span><span id="t33_985" class="t s7_985">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
