# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {alu.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:50 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." alu.vo 
# -- Compiling module alu
# -- Compiling module hard_block
# 
# Top level modules:
# 	alu
# End time: 17:12:51 on Nov 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/CA\ labs/Week\ 12/ex_1 {G:/CA labs/Week 12/ex_1/sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/CA labs/Week 12/ex_1" G:/CA labs/Week 12/ex_1/sub.v 
# -- Compiling module sub
# 
# Top level modules:
# 	sub
# End time: 17:12:51 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/CA\ labs/Week\ 12/ex_1 {G:/CA labs/Week 12/ex_1/srl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/CA labs/Week 12/ex_1" G:/CA labs/Week 12/ex_1/srl.v 
# -- Compiling module srl
# 
# Top level modules:
# 	srl
# End time: 17:12:51 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/CA\ labs/Week\ 12/ex_1 {G:/CA labs/Week 12/ex_1/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/CA labs/Week 12/ex_1" G:/CA labs/Week 12/ex_1/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 17:12:51 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/CA\ labs/Week\ 12/ex_1 {G:/CA labs/Week 12/ex_1/alu_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/CA labs/Week 12/ex_1" G:/CA labs/Week 12/ex_1/alu_testbench.v 
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 17:12:51 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/CA\ labs/Week\ 12/ex_1 {G:/CA labs/Week 12/ex_1/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/CA labs/Week 12/ex_1" G:/CA labs/Week 12/ex_1/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:12:51 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/CA\ labs/Week\ 12/ex_1 {G:/CA labs/Week 12/ex_1/add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:51 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/CA labs/Week 12/ex_1" G:/CA labs/Week 12/ex_1/add.v 
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 17:12:51 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  alu_testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" alu_testbench 
# Start time: 17:12:51 on Nov 19,2020
# Loading work.alu_testbench
# Loading work.alu
# Loading work.add
# Loading work.sub
# Loading work.srl
# Loading work.mux
# ** Warning: (vsim-3015) G:/CA labs/Week 12/ex_1/alu_testbench.v(11): [PCDPC] - Port size (5) does not match connection size (6) for port 'funct'. The port definition is at: G:/CA labs/Week 12/ex_1/alu.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu File: G:/CA labs/Week 12/ex_1/alu.v
# ** Warning: (vsim-3015) G:/CA labs/Week 12/ex_1/alu.v(13): [PCDPC] - Port size (7) does not match connection size (5) for port 'd'. The port definition is at: G:/CA labs/Week 12/ex_1/mux.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu/mux File: G:/CA labs/Week 12/ex_1/mux.v
# 
# do G:/CA labs/Week 12/ex_1/Tcl_script1.tcl
# ** Error: Cannot open macro file: G:/CA
# Error in macro ./alu_run_msim_gate_verilog.do line 19
# Cannot open macro file: G:/CA
#     while executing
# "do G:/CA labs/Week 12/ex_1/Tcl_script1.tcl"
run -all
# rs = 00000000000000000000000000000000 rt = 00000000000000000000000000000001 shamt = xxxxx funct = 100000 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000000111 rt = 00000000000000000000000000000011 shamt = xxxxx funct = 100010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000000111 rt = 00000000000000000000000000001000 shamt = 00010 funct = 000010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000001011 rt = 00000000000000000000000000000001 shamt = 00010 funct = 100000 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000000000 rt = 00000000000000000000000000000001 shamt = 00010 funct = 100010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# rs = 00000000000000000000000000000000 rt = 00000000000000000000000000001101 shamt = 00001 funct = 000010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# End time: 17:32:04 on Nov 19,2020, Elapsed time: 0:19:13
# Errors: 3, Warnings: 2
