Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sun Apr  3 11:09:12 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 355 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.100        0.000                      0                21680        0.012        0.000                      0                21680        2.000        0.000                       0                  8369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk                                           {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0        {0.000 5.000}        10.000          100.000         
  clk_out1_linebuffer_test_clk_wiz_0_1        {0.000 19.858}       39.716          25.179          
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk  {0.000 3.972}        7.943           125.893         
  clk_out2_linebuffer_test_clk_wiz_0_1        {0.000 3.972}        7.943           125.893         
  clkfbout_linebuffer_test_clk_wiz_0_0        {0.000 20.000}       40.000          25.000          
  clkfbout_linebuffer_test_clk_wiz_0_1        {0.000 20.000}       40.000          25.000          
clk_fpga_0                                    {0.000 5.000}        10.000          100.000         
sys_clk_pin                                   {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1      {0.000 5.000}        10.000          100.000         
  clk_out1_linebuffer_test_clk_wiz_0_1_1      {0.000 19.858}       39.716          25.179          
  clk_out2_linebuffer_test_clk_wiz_0_1_1      {0.000 3.972}        7.943           125.893         
  clkfbout_linebuffer_test_clk_wiz_0_0_1      {0.000 20.000}       40.000          25.000          
  clkfbout_linebuffer_test_clk_wiz_0_1_1      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                             2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0              4.539        0.000                      0                  427        0.167        0.000                      0                  427        4.500        0.000                       0                   127  
  clk_out1_linebuffer_test_clk_wiz_0_1             32.626        0.000                      0                  490        0.177        0.000                      0                  490       19.358        0.000                       0                   232  
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                    6.276        0.000                       0                     8  
  clk_out2_linebuffer_test_clk_wiz_0_1                                                                                                                                                          5.788        0.000                       0                     2  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                         12.633        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1                                                                                                                                                         37.845        0.000                       0                     3  
clk_fpga_0                                          0.100        0.000                      0                20319        0.027        0.000                      0                20319        3.750        0.000                       0                  7992  
sys_clk_pin                                                                                                                                                                                     2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0_1            4.541        0.000                      0                  427        0.167        0.000                      0                  427        4.500        0.000                       0                   127  
  clk_out1_linebuffer_test_clk_wiz_0_1_1           32.639        0.000                      0                  490        0.177        0.000                      0                  490       19.358        0.000                       0                   232  
  clk_out2_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                        5.788        0.000                       0                     2  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                       12.633        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                       37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1  clk_out1_linebuffer_test_clk_wiz_0_0          4.539        0.000                      0                  427        0.043        0.000                      0                  427  
clk_out1_linebuffer_test_clk_wiz_0_1_1  clk_out1_linebuffer_test_clk_wiz_0_1         32.626        0.000                      0                  490        0.012        0.000                      0                  490  
clk_out1_linebuffer_test_clk_wiz_0_0    clk_out1_linebuffer_test_clk_wiz_0_0_1        4.539        0.000                      0                  427        0.043        0.000                      0                  427  
clk_out1_linebuffer_test_clk_wiz_0_1    clk_out1_linebuffer_test_clk_wiz_0_1_1       32.626        0.000                      0                  490        0.012        0.000                      0                  490  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.080        0.000                      0                  444        0.139        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.491ns (30.390%)  route 3.415ns (69.610%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.953 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.328     2.577    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.500     7.953    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                         clock pessimism             -0.421     7.532    
                         clock uncertainty           -0.124     7.408    
    SLICE_X28Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.239    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.601%)  route 0.117ns (45.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.228    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/C
                         clock pessimism             -0.208    -0.470    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.075    -0.395    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.232    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/C
                         clock pessimism             -0.208    -0.470    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.070    -0.400    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.416%)  route 0.113ns (44.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.231    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/C
                         clock pessimism             -0.208    -0.471    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070    -0.401    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.487    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/Q
                         net (fo=2, routed)           0.111    -0.235    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
                         clock pessimism             -0.208    -0.471    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.066    -0.405    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.515    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.251    linebuffer_test_i/i_buf_controller_0/inst/o_data[7]
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.292    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.223    -0.515    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.070    -0.445    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.365%)  route 0.127ns (43.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.514    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/Q
                         net (fo=2, routed)           0.127    -0.223    linebuffer_test_i/i_buf_controller_0/inst/o_data[13]
    SLICE_X27Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.832    -0.291    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/C
                         clock pessimism             -0.188    -0.479    
    SLICE_X27Y9          FDRE (Hold_fdre_C_D)         0.047    -0.432    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.227%)  route 0.116ns (35.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.593    -0.485    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X42Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.321 f  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           0.116    -0.204    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]
    SLICE_X41Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.159 r  linebuffer_test_i/test_pattern_generator_0/inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/test_pattern_generator_0/inst/p_0_in
    SLICE_X41Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.862    -0.261    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X41Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
                         clock pessimism             -0.208    -0.469    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.378    linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.487    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/Q
                         net (fo=2, routed)           0.165    -0.181    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
                         clock pessimism             -0.208    -0.471    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070    -0.401    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.515    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.231    linebuffer_test_i/i_buf_controller_0/inst/o_data[23]
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.292    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism             -0.223    -0.515    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.063    -0.452    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.176    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/C
                         clock pessimism             -0.208    -0.471    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.072    -0.399    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y1     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y1     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y1     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y1     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y9     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y9     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y9     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y8     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y8     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y8     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y8     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y7     linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.626ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 1.064ns (15.557%)  route 5.775ns (84.443%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.820     6.032    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.156 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    38.782    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 32.626    

Slack (MET) :             32.691ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 1.064ns (15.587%)  route 5.762ns (84.413%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.807     6.019    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.143 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.143    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    38.834    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 32.691    

Slack (MET) :             32.760ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.952ns (15.268%)  route 5.283ns (84.732%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 38.431 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.094     4.149    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.262     5.536    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.547    38.431    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.904    
                         clock uncertainty           -0.166    38.739    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.296    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                 32.760    

Slack (MET) :             32.809ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.404%)  route 5.228ns (84.596%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.425 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.245     4.301    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.425 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.056     5.480    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.541    38.425    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.898    
                         clock uncertainty           -0.166    38.733    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.290    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 32.809    

Slack (MET) :             32.842ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.952ns (15.462%)  route 5.205ns (84.538%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.435 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.831     3.887    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.011 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.447     5.457    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.551    38.435    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.908    
                         clock uncertainty           -0.166    38.743    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.300    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                 32.842    

Slack (MET) :             33.133ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 1.031ns (16.279%)  route 5.302ns (83.721%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.446 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.042     3.814    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.119     3.933 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.524     4.457    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.789 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.737     5.526    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.650    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.562    38.446    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    38.919    
                         clock uncertainty           -0.166    38.754    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    38.783    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                 33.133    

Slack (MET) :             33.142ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.064ns (16.821%)  route 5.261ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.306     5.518    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.642 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.642    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031    38.784    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                 33.142    

Slack (MET) :             33.211ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.952ns (16.460%)  route 4.832ns (83.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 38.430 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.226     4.282    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.406 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.678     5.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y9          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.546    38.430    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.903    
                         clock uncertainty           -0.166    38.738    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.295    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 33.211    

Slack (MET) :             33.361ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.952ns (16.916%)  route 4.676ns (83.084%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.424 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.856     3.911    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.035 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.893     4.928    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.540    38.424    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.897    
                         clock uncertainty           -0.166    38.732    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.289    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 33.361    

Slack (MET) :             33.381ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.952ns (16.961%)  route 4.661ns (83.039%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.429 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.842     3.898    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.022 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.891     4.913    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.545    38.429    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.902    
                         clock uncertainty           -0.166    38.737    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.294    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 33.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/vde_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.589    -0.472    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  linebuffer_test_i/o_buf_controller/inst/vde_next_reg/Q
                         net (fo=1, routed)           0.099    -0.209    linebuffer_test_i/o_buf_controller/inst/vde_next
    SLICE_X41Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.859    -0.704    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_reg/C
                         clock pessimism              0.248    -0.456    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.070    -0.386    linebuffer_test_i/o_buf_controller/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.154%)  route 0.164ns (46.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.584    -0.477    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y86         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.336 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=3, routed)           0.164    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X38Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.127 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.852    -0.711    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y87         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.268    -0.443    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.121    -0.322    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.428%)  route 0.162ns (46.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.125 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.125    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.336    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/Q
                         net (fo=17, routed)          0.151    -0.157    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[5]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  linebuffer_test_i/o_buf_controller/inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    linebuffer_test_i/o_buf_controller/inst/v_count[3]
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.121    -0.336    linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.585    -0.476    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           0.152    -0.160    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.115 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.115    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1_n_0
    SLICE_X38Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.856    -0.707    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120    -0.339    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.409%)  route 0.169ns (47.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.586    -0.475    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.169    -0.165    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.120 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.437    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.345    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.898%)  route 0.123ns (37.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/Q
                         net (fo=4, routed)           0.123    -0.185    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  linebuffer_test_i/o_buf_controller/inst/vsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.140    linebuffer_test_i/o_buf_controller/inst/vsync_next0
    SLICE_X41Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/C
                         clock pessimism              0.248    -0.457    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091    -0.366    linebuffer_test_i/o_buf_controller/inst/vsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.904%)  route 0.179ns (49.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/Q
                         net (fo=17, routed)          0.179    -0.152    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[6]
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.107 r  linebuffer_test_i/o_buf_controller/inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    linebuffer_test_i/o_buf_controller/inst/v_count[5]
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121    -0.336    linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.586    -0.475    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.186    -0.148    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.103 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[1]
    SLICE_X42Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.857    -0.706    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120    -0.338    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.028%)  route 0.139ns (39.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X43Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.125 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.125    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X43Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.859    -0.704    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X43Y97         FDSE (Hold_fdse_C_D)         0.092    -0.364    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 19.858 }
Period(ns):         39.716
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X0Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X0Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X2Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.716      37.561     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.716      38.049     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.716      173.644    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X41Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X41Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X41Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y69     linebuffer_test_i/rgb2vga_0/U0/int_pData_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y69     linebuffer_test_i/rgb2vga_0/U0/int_pData_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X36Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X38Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X37Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X38Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X38Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X38Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk
  To Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         linebuffer_test_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.943
Sources:            { linebuffer_test_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.943       6.276      OLOGIC_X0Y98  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.943       6.276      OLOGIC_X0Y97  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.943       6.276      OLOGIC_X0Y96  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.943       6.276      OLOGIC_X0Y95  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.943       6.276      OLOGIC_X0Y74  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.943       6.276      OLOGIC_X0Y73  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.943       6.276      OLOGIC_X0Y92  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         7.943       6.276      OLOGIC_X0Y91  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.943
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.943       5.788      BUFGCTRL_X0Y17   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.943       6.694      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.943       205.417    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  linebuffer_test_i/tpg_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 1.710ns (18.222%)  route 7.674ns (81.778%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.341    10.027    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.151 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.618    10.769    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.893 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.765    11.659    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.783 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.580    12.363    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X7Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.500    12.692    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X7Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.205    12.463    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 1.710ns (18.222%)  route 7.674ns (81.778%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.341    10.027    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.151 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.618    10.769    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.893 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.765    11.659    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.783 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.580    12.363    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X7Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.500    12.692    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X7Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.205    12.463    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 1.710ns (18.319%)  route 7.625ns (81.681%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.341    10.027    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.151 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.618    10.769    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.893 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.765    11.659    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.783 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.531    12.314    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X6Y33          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X6Y33          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X6Y33          FDRE (Setup_fdre_C_CE)      -0.169    12.498    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 1.710ns (18.319%)  route 7.625ns (81.681%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.341    10.027    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.151 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.618    10.769    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.893 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.765    11.659    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.783 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.531    12.314    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X6Y33          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X6Y33          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X6Y33          FDRE (Setup_fdre_C_CE)      -0.169    12.498    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 1.710ns (18.319%)  route 7.625ns (81.681%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.341    10.027    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.151 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.618    10.769    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.893 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.765    11.659    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.783 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.531    12.314    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X6Y33          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X6Y33          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X6Y33          FDRE (Setup_fdre_C_CE)      -0.169    12.498    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 1.789ns (19.207%)  route 7.525ns (80.793%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.797    10.484    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X7Y30          LUT4 (Prop_lut4_I3_O)        0.119    10.603 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.716    11.318    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/sig_strb_reg_out_reg[0]_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.332    11.650 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.643    12.293    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.535    12.727    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X1Y28          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/C
                         clock pessimism              0.130    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    12.498    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 1.814ns (19.537%)  route 7.471ns (80.463%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.907    10.593    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.150    10.743 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.510    11.254    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_3
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.326    11.580 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.684    12.264    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.492    12.684    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X8Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[25]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.169    12.491    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[25]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 1.814ns (19.537%)  route 7.471ns (80.463%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.907    10.593    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.150    10.743 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.510    11.254    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_3
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.326    11.580 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.684    12.264    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.492    12.684    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X8Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.169    12.491    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 1.814ns (19.537%)  route 7.471ns (80.463%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.907    10.593    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.150    10.743 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.510    11.254    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_3
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.326    11.580 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.684    12.264    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.492    12.684    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X8Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.169    12.491    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 1.814ns (19.537%)  route 7.471ns (80.463%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.671     2.979    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X31Y38         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.419     3.398 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.044     4.442    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.299     4.741 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           1.076     5.817    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.941 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.575     6.516    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.640 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.955     7.595    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.046     8.766    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.890 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.673     9.562    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.686 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.907    10.593    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.150    10.743 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.510    11.254    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_3
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.326    11.580 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.684    12.264    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.492    12.684    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X8Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X8Y23          FDRE (Setup_fdre_C_CE)      -0.169    12.491    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.924%)  route 0.167ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.552     0.893    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y19         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.167     1.208    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[5]
    SLICE_X21Y18         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X21Y18         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y18         FDRE (Hold_fdre_C_D)         0.024     1.181    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.007%)  route 0.167ns (52.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.552     0.893    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y19         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.167     1.207    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[4]
    SLICE_X21Y18         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X21Y18         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y18         FDRE (Hold_fdre_C_D)         0.023     1.180    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.697%)  route 0.194ns (60.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.561     0.902    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X25Y48         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[2]/Q
                         net (fo=3, routed)           0.194     1.224    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_da_register_lsb_reg[31][2]
    SLICE_X17Y47         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.832     1.202    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X17Y47         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.023     1.191    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.108%)  route 0.229ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.555     0.896    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X23Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[10]/Q
                         net (fo=4, routed)           0.229     1.265    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[9]
    SLICE_X19Y14         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.826     1.196    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X19Y14         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.070     1.232    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.108%)  route 0.192ns (53.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.555     0.896    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X24Y33         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/Q
                         net (fo=4, routed)           0.192     1.251    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[11]
    SLICE_X20Y30         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.820     1.190    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X20Y30         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[11]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y30         FDRE (Hold_fdre_C_D)         0.059     1.215    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/Q
                         net (fo=25, routed)          0.128     1.168    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/GEN_SYNC_WRITE.axi2ip_wrce_reg[10][0]
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[10]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.131    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/Q
                         net (fo=25, routed)          0.128     1.168    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/GEN_SYNC_WRITE.axi2ip_wrce_reg[10][0]
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[11]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.131    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/Q
                         net (fo=25, routed)          0.128     1.168    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/GEN_SYNC_WRITE.axi2ip_wrce_reg[10][0]
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[13]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.131    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/Q
                         net (fo=25, routed)          0.128     1.168    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/GEN_SYNC_WRITE.axi2ip_wrce_reg[10][0]
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[14]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.131    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]/Q
                         net (fo=25, routed)          0.128     1.168    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/GEN_SYNC_WRITE.axi2ip_wrce_reg[10][0]
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[16]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.131    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y22   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y22   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y22   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y22   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y22   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y22   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y22   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.122     7.409    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.240    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.122     7.409    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.240    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.122     7.409    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.240    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.122     7.409    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.204    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.122     7.409    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.204    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.122     7.409    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.204    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.491ns (30.390%)  route 3.415ns (69.610%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.953 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.328     2.577    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.500     7.953    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                         clock pessimism             -0.421     7.532    
                         clock uncertainty           -0.122     7.410    
    SLICE_X28Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.241    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          7.241    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.122     7.413    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.208    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.122     7.413    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.208    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.122     7.413    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.208    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.601%)  route 0.117ns (45.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.228    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/C
                         clock pessimism             -0.208    -0.470    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.075    -0.395    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.232    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/C
                         clock pessimism             -0.208    -0.470    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.070    -0.400    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.416%)  route 0.113ns (44.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.231    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/C
                         clock pessimism             -0.208    -0.471    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070    -0.401    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.487    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/Q
                         net (fo=2, routed)           0.111    -0.235    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
                         clock pessimism             -0.208    -0.471    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.066    -0.405    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.515    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.251    linebuffer_test_i/i_buf_controller_0/inst/o_data[7]
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.292    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.223    -0.515    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.070    -0.445    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.365%)  route 0.127ns (43.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.514    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/Q
                         net (fo=2, routed)           0.127    -0.223    linebuffer_test_i/i_buf_controller_0/inst/o_data[13]
    SLICE_X27Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.832    -0.291    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/C
                         clock pessimism             -0.188    -0.479    
    SLICE_X27Y9          FDRE (Hold_fdre_C_D)         0.047    -0.432    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.227%)  route 0.116ns (35.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.593    -0.485    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X42Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.321 f  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           0.116    -0.204    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]
    SLICE_X41Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.159 r  linebuffer_test_i/test_pattern_generator_0/inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/test_pattern_generator_0/inst/p_0_in
    SLICE_X41Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.862    -0.261    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X41Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
                         clock pessimism             -0.208    -0.469    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.378    linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.487    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/Q
                         net (fo=2, routed)           0.165    -0.181    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
                         clock pessimism             -0.208    -0.471    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070    -0.401    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.515    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.231    linebuffer_test_i/i_buf_controller_0/inst/o_data[23]
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.292    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism             -0.223    -0.515    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.063    -0.452    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.176    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/C
                         clock pessimism             -0.208    -0.471    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.072    -0.399    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y1     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y1     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y1     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y1     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y9     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y9     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y9     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4     linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y8     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y8     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y8     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y8     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y7     linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y8     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       32.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.639ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 1.064ns (15.557%)  route 5.775ns (84.443%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.820     6.032    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.156 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.152    38.766    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    38.795    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 32.639    

Slack (MET) :             32.704ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 1.064ns (15.587%)  route 5.762ns (84.413%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.807     6.019    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.143 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.143    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.152    38.766    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    38.847    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 32.704    

Slack (MET) :             32.774ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.952ns (15.268%)  route 5.283ns (84.732%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 38.431 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.094     4.149    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.262     5.536    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.547    38.431    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.904    
                         clock uncertainty           -0.152    38.752    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.309    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.309    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                 32.774    

Slack (MET) :             32.823ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.404%)  route 5.228ns (84.596%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.425 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.245     4.301    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.425 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.056     5.480    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.541    38.425    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.898    
                         clock uncertainty           -0.152    38.746    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.303    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 32.823    

Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.952ns (15.462%)  route 5.205ns (84.538%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.435 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.831     3.887    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.011 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.447     5.457    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.551    38.435    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.908    
                         clock uncertainty           -0.152    38.756    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.313    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             33.146ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 1.031ns (16.279%)  route 5.302ns (83.721%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.446 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.042     3.814    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.119     3.933 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.524     4.457    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.789 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.737     5.526    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.650    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.562    38.446    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    38.919    
                         clock uncertainty           -0.152    38.767    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    38.796    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.796    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                 33.146    

Slack (MET) :             33.155ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.064ns (16.821%)  route 5.261ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.306     5.518    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.642 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.642    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.152    38.766    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031    38.797    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.797    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                 33.155    

Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.952ns (16.460%)  route 4.832ns (83.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 38.430 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.226     4.282    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.406 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.678     5.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y9          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.546    38.430    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.903    
                         clock uncertainty           -0.152    38.751    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.308    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.374ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.952ns (16.916%)  route 4.676ns (83.084%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.424 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.856     3.911    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.035 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.893     4.928    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.540    38.424    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.897    
                         clock uncertainty           -0.152    38.745    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.302    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 33.374    

Slack (MET) :             33.394ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.952ns (16.961%)  route 4.661ns (83.039%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.429 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.842     3.898    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.022 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.891     4.913    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.545    38.429    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.902    
                         clock uncertainty           -0.152    38.750    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.307    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 33.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/vde_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.589    -0.472    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  linebuffer_test_i/o_buf_controller/inst/vde_next_reg/Q
                         net (fo=1, routed)           0.099    -0.209    linebuffer_test_i/o_buf_controller/inst/vde_next
    SLICE_X41Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.859    -0.704    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_reg/C
                         clock pessimism              0.248    -0.456    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.070    -0.386    linebuffer_test_i/o_buf_controller/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.154%)  route 0.164ns (46.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.584    -0.477    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y86         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.336 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=3, routed)           0.164    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X38Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.127 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.852    -0.711    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y87         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.268    -0.443    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.121    -0.322    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.428%)  route 0.162ns (46.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.125 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.125    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.336    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/Q
                         net (fo=17, routed)          0.151    -0.157    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[5]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  linebuffer_test_i/o_buf_controller/inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    linebuffer_test_i/o_buf_controller/inst/v_count[3]
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.121    -0.336    linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.585    -0.476    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           0.152    -0.160    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.115 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.115    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1_n_0
    SLICE_X38Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.856    -0.707    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120    -0.339    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.409%)  route 0.169ns (47.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.586    -0.475    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.169    -0.165    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.120 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.437    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.345    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.898%)  route 0.123ns (37.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/Q
                         net (fo=4, routed)           0.123    -0.185    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  linebuffer_test_i/o_buf_controller/inst/vsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.140    linebuffer_test_i/o_buf_controller/inst/vsync_next0
    SLICE_X41Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/C
                         clock pessimism              0.248    -0.457    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091    -0.366    linebuffer_test_i/o_buf_controller/inst/vsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.904%)  route 0.179ns (49.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/Q
                         net (fo=17, routed)          0.179    -0.152    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[6]
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.107 r  linebuffer_test_i/o_buf_controller/inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    linebuffer_test_i/o_buf_controller/inst/v_count[5]
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121    -0.336    linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.586    -0.475    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.186    -0.148    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.103 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[1]
    SLICE_X42Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.857    -0.706    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120    -0.338    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.028%)  route 0.139ns (39.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X43Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.125 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.125    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X43Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.859    -0.704    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X43Y97         FDSE (Hold_fdse_C_D)         0.092    -0.364    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 19.858 }
Period(ns):         39.716
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X0Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X0Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X2Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.716      37.140     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.716      37.561     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.716      38.049     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.716      173.644    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X41Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X41Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X41Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y69     linebuffer_test_i/rgb2vga_0/U0/int_pData_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X42Y69     linebuffer_test_i/rgb2vga_0/U0/int_pData_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X36Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X38Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X37Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X38Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X38Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X38Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.858      19.358     SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.943
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.943       5.788      BUFGCTRL_X0Y17   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.943       6.694      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.943       205.417    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  linebuffer_test_i/tpg_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.491ns (30.390%)  route 3.415ns (69.610%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.953 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.328     2.577    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.500     7.953    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                         clock pessimism             -0.421     7.532    
                         clock uncertainty           -0.124     7.408    
    SLICE_X28Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.239    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.601%)  route 0.117ns (45.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.228    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/C
                         clock pessimism             -0.208    -0.470    
                         clock uncertainty            0.124    -0.346    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.075    -0.271    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.232    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/C
                         clock pessimism             -0.208    -0.470    
                         clock uncertainty            0.124    -0.346    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.070    -0.276    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.416%)  route 0.113ns (44.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.231    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/C
                         clock pessimism             -0.208    -0.471    
                         clock uncertainty            0.124    -0.347    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070    -0.277    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.487    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/Q
                         net (fo=2, routed)           0.111    -0.235    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
                         clock pessimism             -0.208    -0.471    
                         clock uncertainty            0.124    -0.347    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.066    -0.281    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.515    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.251    linebuffer_test_i/i_buf_controller_0/inst/o_data[7]
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.292    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.223    -0.515    
                         clock uncertainty            0.124    -0.391    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.070    -0.321    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.365%)  route 0.127ns (43.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.514    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/Q
                         net (fo=2, routed)           0.127    -0.223    linebuffer_test_i/i_buf_controller_0/inst/o_data[13]
    SLICE_X27Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.832    -0.291    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/C
                         clock pessimism             -0.188    -0.479    
                         clock uncertainty            0.124    -0.355    
    SLICE_X27Y9          FDRE (Hold_fdre_C_D)         0.047    -0.308    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.227%)  route 0.116ns (35.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.593    -0.485    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X42Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.321 f  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           0.116    -0.204    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]
    SLICE_X41Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.159 r  linebuffer_test_i/test_pattern_generator_0/inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/test_pattern_generator_0/inst/p_0_in
    SLICE_X41Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.862    -0.261    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X41Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
                         clock pessimism             -0.208    -0.469    
                         clock uncertainty            0.124    -0.345    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.254    linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.487    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/Q
                         net (fo=2, routed)           0.165    -0.181    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
                         clock pessimism             -0.208    -0.471    
                         clock uncertainty            0.124    -0.347    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070    -0.277    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.515    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.231    linebuffer_test_i/i_buf_controller_0/inst/o_data[23]
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.292    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism             -0.223    -0.515    
                         clock uncertainty            0.124    -0.391    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.063    -0.328    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.176    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/C
                         clock pessimism             -0.208    -0.471    
                         clock uncertainty            0.124    -0.347    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.072    -0.275    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.626ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 1.064ns (15.557%)  route 5.775ns (84.443%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.820     6.032    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.156 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    38.782    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 32.626    

Slack (MET) :             32.691ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 1.064ns (15.587%)  route 5.762ns (84.413%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.807     6.019    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.143 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.143    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    38.834    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 32.691    

Slack (MET) :             32.760ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.952ns (15.268%)  route 5.283ns (84.732%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 38.431 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.094     4.149    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.262     5.536    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.547    38.431    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.904    
                         clock uncertainty           -0.166    38.739    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.296    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                 32.760    

Slack (MET) :             32.809ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.404%)  route 5.228ns (84.596%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.425 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.245     4.301    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.425 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.056     5.480    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.541    38.425    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.898    
                         clock uncertainty           -0.166    38.733    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.290    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 32.809    

Slack (MET) :             32.842ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.952ns (15.462%)  route 5.205ns (84.538%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.435 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.831     3.887    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.011 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.447     5.457    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.551    38.435    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.908    
                         clock uncertainty           -0.166    38.743    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.300    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                 32.842    

Slack (MET) :             33.133ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 1.031ns (16.279%)  route 5.302ns (83.721%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.446 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.042     3.814    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.119     3.933 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.524     4.457    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.789 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.737     5.526    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.650    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.562    38.446    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    38.919    
                         clock uncertainty           -0.166    38.754    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    38.783    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                 33.133    

Slack (MET) :             33.142ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.064ns (16.821%)  route 5.261ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.306     5.518    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.642 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.642    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031    38.784    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                 33.142    

Slack (MET) :             33.211ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.952ns (16.460%)  route 4.832ns (83.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 38.430 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.226     4.282    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.406 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.678     5.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y9          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.546    38.430    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.903    
                         clock uncertainty           -0.166    38.738    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.295    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 33.211    

Slack (MET) :             33.361ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.952ns (16.916%)  route 4.676ns (83.084%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.424 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.856     3.911    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.035 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.893     4.928    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.540    38.424    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.897    
                         clock uncertainty           -0.166    38.732    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.289    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 33.361    

Slack (MET) :             33.381ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.952ns (16.961%)  route 4.661ns (83.039%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.429 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.842     3.898    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.022 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.891     4.913    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.545    38.429    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.902    
                         clock uncertainty           -0.166    38.737    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.294    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 33.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/vde_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.589    -0.472    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  linebuffer_test_i/o_buf_controller/inst/vde_next_reg/Q
                         net (fo=1, routed)           0.099    -0.209    linebuffer_test_i/o_buf_controller/inst/vde_next
    SLICE_X41Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.859    -0.704    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_reg/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.166    -0.290    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.070    -0.220    linebuffer_test_i/o_buf_controller/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.154%)  route 0.164ns (46.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.584    -0.477    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y86         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.336 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=3, routed)           0.164    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X38Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.127 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.852    -0.711    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y87         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.268    -0.443    
                         clock uncertainty            0.166    -0.277    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.121    -0.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.428%)  route 0.162ns (46.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.125 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.125    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.166    -0.291    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/Q
                         net (fo=17, routed)          0.151    -0.157    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[5]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  linebuffer_test_i/o_buf_controller/inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    linebuffer_test_i/o_buf_controller/inst/v_count[3]
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.166    -0.291    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.121    -0.170    linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.585    -0.476    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           0.152    -0.160    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.115 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.115    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1_n_0
    SLICE_X38Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.856    -0.707    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.166    -0.293    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120    -0.173    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.409%)  route 0.169ns (47.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.586    -0.475    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.169    -0.165    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.120 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.166    -0.271    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.179    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.898%)  route 0.123ns (37.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/Q
                         net (fo=4, routed)           0.123    -0.185    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  linebuffer_test_i/o_buf_controller/inst/vsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.140    linebuffer_test_i/o_buf_controller/inst/vsync_next0
    SLICE_X41Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.166    -0.291    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091    -0.200    linebuffer_test_i/o_buf_controller/inst/vsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.904%)  route 0.179ns (49.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/Q
                         net (fo=17, routed)          0.179    -0.152    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[6]
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.107 r  linebuffer_test_i/o_buf_controller/inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    linebuffer_test_i/o_buf_controller/inst/v_count[5]
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.166    -0.291    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121    -0.170    linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.586    -0.475    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.186    -0.148    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.103 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[1]
    SLICE_X42Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.857    -0.706    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.166    -0.292    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.028%)  route 0.139ns (39.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X43Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.125 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.125    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X43Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.859    -0.704    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.166    -0.290    
    SLICE_X43Y97         FDSE (Hold_fdse_C_D)         0.092    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[28]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.491ns (29.651%)  route 3.537ns (70.349%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.451     2.700    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.169     7.238    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.491ns (30.621%)  route 3.378ns (69.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.292     2.541    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.499     7.952    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                         clock pessimism             -0.421     7.531    
                         clock uncertainty           -0.124     7.407    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205     7.202    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.491ns (30.390%)  route 3.415ns (69.610%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.953 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.328     2.577    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.500     7.953    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                         clock pessimism             -0.421     7.532    
                         clock uncertainty           -0.124     7.408    
    SLICE_X28Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.239    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.491ns (31.792%)  route 3.199ns (68.208%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.329ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.754    -2.329    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518    -1.811 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.582    -0.229    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X37Y8          LUT4 (Prop_lut4_I1_O)        0.124    -0.105 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.105    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.431 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.505     0.936    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.313     1.249 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.112     2.361    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    12.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     6.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         1.503     7.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
                         clock pessimism             -0.421     7.535    
                         clock uncertainty           -0.124     7.411    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205     7.206    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.601%)  route 0.117ns (45.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.228    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/C
                         clock pessimism             -0.208    -0.470    
                         clock uncertainty            0.124    -0.346    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.075    -0.271    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.232    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[4]
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]/C
                         clock pessimism             -0.208    -0.470    
                         clock uncertainty            0.124    -0.346    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.070    -0.276    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.416%)  route 0.113ns (44.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.231    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/C
                         clock pessimism             -0.208    -0.471    
                         clock uncertainty            0.124    -0.347    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070    -0.277    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.487    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/Q
                         net (fo=2, routed)           0.111    -0.235    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
                         clock pessimism             -0.208    -0.471    
                         clock uncertainty            0.124    -0.347    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.066    -0.281    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.515    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.251    linebuffer_test_i/i_buf_controller_0/inst/o_data[7]
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.292    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X29Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.223    -0.515    
                         clock uncertainty            0.124    -0.391    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.070    -0.321    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.365%)  route 0.127ns (43.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.514    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/Q
                         net (fo=2, routed)           0.127    -0.223    linebuffer_test_i/i_buf_controller_0/inst/o_data[13]
    SLICE_X27Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.832    -0.291    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/C
                         clock pessimism             -0.188    -0.479    
                         clock uncertainty            0.124    -0.355    
    SLICE_X27Y9          FDRE (Hold_fdre_C_D)         0.047    -0.308    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.227%)  route 0.116ns (35.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.593    -0.485    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X42Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.321 f  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           0.116    -0.204    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]
    SLICE_X41Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.159 r  linebuffer_test_i/test_pattern_generator_0/inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/test_pattern_generator_0/inst/p_0_in
    SLICE_X41Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.862    -0.261    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X41Y9          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
                         clock pessimism             -0.208    -0.469    
                         clock uncertainty            0.124    -0.345    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.254    linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.487    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/Q
                         net (fo=2, routed)           0.165    -0.181    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
                         clock pessimism             -0.208    -0.471    
                         clock uncertainty            0.124    -0.347    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070    -0.277    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.515    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.231    linebuffer_test_i/i_buf_controller_0/inst/o_data[23]
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.292    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X28Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism             -0.223    -0.515    
                         clock uncertainty            0.124    -0.391    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.063    -0.328    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.176    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[9]
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.263    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]/C
                         clock pessimism             -0.208    -0.471    
                         clock uncertainty            0.124    -0.347    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.072    -0.275    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       32.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.626ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 1.064ns (15.557%)  route 5.775ns (84.443%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.820     6.032    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.156 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    38.782    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 32.626    

Slack (MET) :             32.691ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 1.064ns (15.587%)  route 5.762ns (84.413%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.807     6.019    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.143 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.143    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    38.834    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 32.691    

Slack (MET) :             32.760ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.952ns (15.268%)  route 5.283ns (84.732%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 38.431 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.094     4.149    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.273 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.262     5.536    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.547    38.431    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.904    
                         clock uncertainty           -0.166    38.739    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.296    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                 32.760    

Slack (MET) :             32.809ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.952ns (15.404%)  route 5.228ns (84.596%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.425 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.245     4.301    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.425 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.056     5.480    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.541    38.425    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.898    
                         clock uncertainty           -0.166    38.733    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.290    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 32.809    

Slack (MET) :             32.842ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.952ns (15.462%)  route 5.205ns (84.538%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.435 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.831     3.887    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.011 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.447     5.457    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.551    38.435    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.908    
                         clock uncertainty           -0.166    38.743    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.300    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                 32.842    

Slack (MET) :             33.133ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 1.031ns (16.279%)  route 5.302ns (83.721%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.446 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.042     3.814    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.119     3.933 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.524     4.457    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.789 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.737     5.526    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.650 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.650    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.562    38.446    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    38.919    
                         clock uncertainty           -0.166    38.754    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    38.783    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                 33.133    

Slack (MET) :             33.142ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.064ns (16.821%)  route 5.261ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.445 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.675    -0.684    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X27Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=21, routed)          4.249     4.021    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.153     4.174 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.707     4.881    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.331     5.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.306     5.518    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.642 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.642    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.561    38.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.473    38.918    
                         clock uncertainty           -0.166    38.753    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031    38.784    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                 33.142    

Slack (MET) :             33.211ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.952ns (16.460%)  route 4.832ns (83.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 38.430 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.226     4.282    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.406 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.678     5.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y9          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.546    38.430    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.903    
                         clock uncertainty           -0.166    38.738    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.295    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 33.211    

Slack (MET) :             33.361ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.952ns (16.916%)  route 4.676ns (83.084%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.424 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.856     3.911    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.035 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.893     4.928    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.540    38.424    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.897    
                         clock uncertainty           -0.166    38.732    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.289    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 33.361    

Slack (MET) :             33.381ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.716ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@39.716ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.952ns (16.961%)  route 4.661ns (83.039%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.429 - 39.716 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y57         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.244 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.977     0.733    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.124     0.857 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.974     1.831    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124     1.955 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.976     2.931    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.055 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          0.842     3.898    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.022 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.891     4.913    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     39.716    39.716 r  
    L16                                               0.000    39.716 r  clk (IN)
                         net (fo=0)                   0.000    39.716    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.137 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    42.299    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.391 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.793    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.884 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         1.545    38.429    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.902    
                         clock uncertainty           -0.166    38.737    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.294    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 33.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/vde_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.589    -0.472    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  linebuffer_test_i/o_buf_controller/inst/vde_next_reg/Q
                         net (fo=1, routed)           0.099    -0.209    linebuffer_test_i/o_buf_controller/inst/vde_next
    SLICE_X41Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.859    -0.704    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vde_reg/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.166    -0.290    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.070    -0.220    linebuffer_test_i/o_buf_controller/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.154%)  route 0.164ns (46.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.584    -0.477    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y86         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.336 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=3, routed)           0.164    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X38Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.127 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.852    -0.711    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y87         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.268    -0.443    
                         clock uncertainty            0.166    -0.277    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.121    -0.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.428%)  route 0.162ns (46.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.125 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.125    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.166    -0.291    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/Q
                         net (fo=17, routed)          0.151    -0.157    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[5]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  linebuffer_test_i/o_buf_controller/inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    linebuffer_test_i/o_buf_controller/inst/v_count[3]
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.166    -0.291    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.121    -0.170    linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.585    -0.476    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           0.152    -0.160    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.115 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.115    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1_n_0
    SLICE_X38Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.856    -0.707    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.166    -0.293    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120    -0.173    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.409%)  route 0.169ns (47.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.586    -0.475    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.169    -0.165    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.120 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.166    -0.271    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.179    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.898%)  route 0.123ns (37.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  linebuffer_test_i/o_buf_controller/inst/v_count_reg[3]/Q
                         net (fo=4, routed)           0.123    -0.185    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  linebuffer_test_i/o_buf_controller/inst/vsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.140    linebuffer_test_i/o_buf_controller/inst/vsync_next0
    SLICE_X41Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_next_reg/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.166    -0.291    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091    -0.200    linebuffer_test_i/o_buf_controller/inst/vsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.904%)  route 0.179ns (49.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X41Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[6]/Q
                         net (fo=17, routed)          0.179    -0.152    linebuffer_test_i/o_buf_controller/inst/v_count_reg_n_0_[6]
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.107 r  linebuffer_test_i/o_buf_controller/inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    linebuffer_test_i/o_buf_controller/inst/v_count[5]
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.858    -0.705    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X42Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.166    -0.291    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121    -0.170    linebuffer_test_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.586    -0.475    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.186    -0.148    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.103 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[1]
    SLICE_X42Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.857    -0.706    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.166    -0.292    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.120    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@19.858ns period=39.716ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.028%)  route 0.139ns (39.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.170    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X43Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.125 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.125    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X43Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=230, routed)         0.859    -0.704    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.166    -0.290    
    SLICE_X43Y97         FDSE (Hold_fdse_C_D)         0.092    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 0.575ns (9.639%)  route 5.391ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.531     9.029    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y1           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y1           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X7Y1           FDPE (Recov_fdpe_C_PRE)     -0.567    12.108    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 0.575ns (9.639%)  route 5.391ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.531     9.029    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y1           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y1           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X7Y1           FDPE (Recov_fdpe_C_PRE)     -0.567    12.108    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 0.575ns (9.769%)  route 5.311ns (90.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.451     8.949    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y12          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.547    12.740    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y12          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X2Y12          FDPE (Recov_fdpe_C_PRE)     -0.567    12.148    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 0.575ns (9.769%)  route 5.311ns (90.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.451     8.949    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y12          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.547    12.740    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y12          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X2Y12          FDPE (Recov_fdpe_C_PRE)     -0.567    12.148    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.575ns (10.083%)  route 5.128ns (89.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.268     8.766    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y2           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y2           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X9Y2           FDPE (Recov_fdpe_C_PRE)     -0.567    12.109    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.575ns (10.083%)  route 5.128ns (89.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.268     8.766    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y2           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y2           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X9Y2           FDPE (Recov_fdpe_C_PRE)     -0.567    12.109    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 0.575ns (10.159%)  route 5.085ns (89.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.225     8.723    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y13         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.502    12.694    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y13         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X13Y13         FDPE (Recov_fdpe_C_PRE)     -0.567    12.103    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 0.575ns (10.159%)  route 5.085ns (89.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.225     8.723    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y13         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.502    12.694    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y13         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X13Y13         FDPE (Recov_fdpe_C_PRE)     -0.567    12.103    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.575ns (10.272%)  route 5.023ns (89.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.163     8.661    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y13          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.546    12.738    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y13          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X2Y13          FDPE (Recov_fdpe_C_PRE)     -0.567    12.147    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.575ns (10.272%)  route 5.023ns (89.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.755     3.063    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.860     7.379    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.119     7.498 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.163     8.661    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y13          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.546    12.738    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y13          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X2Y13          FDPE (Recov_fdpe_C_PRE)     -0.567    12.147    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.373%)  route 0.170ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.170     1.201    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.373%)  route 0.170ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.170     1.201    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.373%)  route 0.170ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.170     1.201    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.373%)  route 0.170ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.170     1.201    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.373%)  route 0.170ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.170     1.201    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.373%)  route 0.170ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.170     1.201    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.373%)  route 0.170ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.170     1.201    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.613%)  route 0.224ns (61.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.224     1.256    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y20         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.819     1.189    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y20         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X21Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.613%)  route 0.224ns (61.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.224     1.256    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y20         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.819     1.189    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y20         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X21Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.613%)  route 0.224ns (61.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.224     1.256    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X21Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.819     1.189    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X21Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.196    





