__high-speed__
__on-chip__
__high_speed__
__low-power__
__signal_processing__
__low_power__
__design_methodology__
__fault_detection__
__power_dissipation__
__integrated_circuits__
__test_patterns__
__multi-layer__
__error_detection__
__test_generation__
__high_frequency__
__high-frequency__
__fault_diagnosis__
__integrated_circuit__
__High-speed__
__test_sequences__
__timing_analysis__
__leakage_power__
__test_vectors__
__circuit_design__
__power_supply__
__physical_design__
__design_space__
__design_techniques__
__Network-on-Chip__
__system_level__
__logic_synthesis__
__design_flow__
__high-density__
__integrated_circuits__.
__fixed-point__
__process_variations__
__supply_voltage__
__fault_simulation__
__high_density__
__data_path__
__gate-level__
__analog_circuits__
__flip-flops__
__fault_models__
__digital_systems__
__digital_circuits__
__digital_circuits__.
__power-efficient__
__Low-power__
__8-bit__
__CMOS_technology__.
__16-bit__
__sequential_circuits__
__benchmark_circuits__
__VLSI_design__
__VLSI_circuits__.
__sequential_circuits__.
__mixed-signal__
__logic_circuits__
__fault_injection__
__combinational_circuits__
__test_coverage__
__fault_model__
__On-chip__
__clock_skew__
__high-precision__
__threshold_voltage__
__logic_gates__
__VLSI_circuits__
__process_variation__
__CMOS_technology__
__Low_power__
__global_routing__
__leakage_current__
__built-in_self-test__
__flip-flop__
__voltage_scaling__
__self-checking__
__off-chip__
__manufacturing_process__
__multi-mode__
__analog_circuits__.
__transient_faults__
__combinational_circuits__.
__pseudo-random__
__process_parameters__
__asynchronous_circuits__
__RLC__
__power_estimation__
__single-chip__
__design_constraints__
__combinational_logic__
__test_generation__.
__critical_paths__
__high-level_synthesis__
__radio_frequency__
__power_dissipation__.
__Field_Programmable_Gate_Arrays__
__crosstalk_noise__
__transmission_line__
__design_automation__
__switching_activity__
__operating_conditions__.
__signal_integrity__
__scan_chain__
__SEU__
__power_efficient__
__buffer_insertion__
__logic_circuits__.
__design_methodology__.
__input_vectors__
__chip-level__
__critical_path__
__circuit_simulation__
__CAD_tools__
__IP_cores__
__dynamic_range__
__cell-based__
__power_density__
__process_variations__.
__current-mode__
__soft_errors__
__path_delay__
__power_grid__
__low-voltage__
__circuit_performance__
__fault_detection__.
__FPGA_based__
__feature_size__
__test_programs__
__design_flow__.
__control_signals__
__multiple-valued__
__circuit_design__.
__low-energy__
__logic_blocks__
__digital_systems__.
__mixed-mode__
__memory_cells__
__Power_consumption__
__nano-scale__
__interconnect_delay__
__BiCMOS__
__thermal_management__
__High_speed__
__fully_integrated__
__CMOS_circuits__
__design_space_exploration__.
__benchmark_circuits__.
__low_voltage__
__multi-phase__
__network-on-chip__
__dynamic_power__
__parameter_variations__
__circuit_simulation__.
__control_logic__
__test_pattern_generation__
__self-timed__
__technology_mapping__
__FIR_filter__
__timing_analysis__.
__low_power__,
__CMOS_circuits__.
__Book_reviews__.
__scan_chains__
__high-accuracy__
__self-test__
__static_timing_analysis__
__power_gating__
__power_analysis__
__arithmetic_circuits__
__power_distribution__
__power_reduction__.
__Gb/s__
__VLSI_design__.
__failure_analysis__
__high_voltage__
__delay_faults__
__FPGA_implementation__
__data-path__
__TFT-LCD__
__high_power__
__transmission_lines__
__test_pattern__
__logic_functions__
__analog_circuit__
__bit-serial__
__gate_sizing__
__dual-mode__
__SoC_design__
__standard_cells__
__synthesis_method__
__MOSFETs__
__clock_gating__
__high_speed__,
__chip_design__
__Experimental_data__
__deep_submicron__
__power_optimization__
__self-testing__
__lookup_table__
__routing_resources__
__inter-layer__
__a_10__
__low_energy__
__RAMs__
__Field_Programmable_Gate_Array__
__circuit_delay__
__sequential_circuit__
__a_4__
__test_vector__
__SRAMs__
__signal_propagation__
__on-chip_interconnect__
__behavioral_synthesis__
__low-power__,
__MOSFETs__.
__supply_voltages__
__test_patterns__.
__switched-capacitor__
__CAD_tool__
__soft_error__
__test_points__
__logic_design__
__VDD__
__high-speed__,
__fan-out__
__multi-bit__
__process_technology__
__IC_design__
__micro-architecture__
__stuck-at__
__design_exploration__
__timing-driven__
__asynchronous_circuits__.
__Finite_State_Machines__
__energy_model__
__Flash_memory__
__flip-flops__.
__FPGA_architecture__
__SRAMs__.
__functional_blocks__
__clock_period__
__logic_synthesis__.
__design_strategy__
__area-efficient__
__memory_cell__
__VLSI_implementation__
__transistor-level__
__delay_variations__
__design_style__
__test_sequence__
__routing_architecture__
__System-level__
__Networks-on-Chip__
__dynamic_power_management__
__design_verification__
__clock_distribution__
__stuck-at_faults__
__test_methods__
__energy_optimization__
__delay_model__
__SoC_design__.
__standard_cell__
__non-linearity__
__IP_blocks__
__performance-driven__
__output_voltage__
__field_programmable_gate_arrays__
__fault_location__
__power_supply__.
__sub-threshold__
__testability_analysis__
__supply_voltage__.
__simulation_technique__
__gate_level__
__low_power_consumption__
__cut-off__
__place_and_route__
__logic_gates__.
__three-stage__
__carbon_nanotube__
__multi-standard__
__lookup_tables__
__power_supply_noise__
__single-layer__
__video_applications__.
__power_delivery__
__VLSI_technology__
__logic_block__
__test_method__
__circuit-level__
__pipeline_stages__
__board-level__
__multi-cycle__
__Vdd__
__Cadence__
__CMOS_process__
__RCS__
__burn-in__
__embedded_memories__
__fault_detection__,
__failure_mechanisms__
__timing_closure__
__defect_tolerance__
__cell_library__
__logic_simulation__
__post-layout__
__pattern_generation__
__low_power__.
__simulation_methodology__
__state_assignment__
__design_technique__
__digital_design__
__bridging_faults__
__Built-In_Self-Test__
__functional_verification__
__multiple_faults__
__transistor_sizing__
__feature_sizes__
__circuit_complexity__
__IDDQ_testing__
__field-programmable_gate_arrays__
__pre-designed__
__design_flows__
__VLSI_architecture__
__large_area__
__synthesis_algorithm__
__high-voltage__
__fault_simulation__.
__transition_faults__
__SiC__
__input_vector__
__noise_immunity__
__SRAM_cell__
__white_space__
__CMOS_process__.
__thin-film__
__fault_analysis__
__statistical_timing_analysis__
__manufacturing_test__
__logic_elements__
__power_minimization__
__digital_circuit__
__physical_design__.
__field_programmable_gate_array__
__practical_implementation__
__An_FPGA-based__
__SPICE_simulation__
__fiber_optic__
__test_power__
__layout_design__
__look-up_table__
__test_application__
__multi-output__
__digital_signal_processing__.
__VLSI_implementation__.
__defect-free__
__clock_tree__
__SPICE_simulations__
__dual-rail__
__global_interconnect__
__digital_filters__
__microprocessor_design__
__flip-chip__
__self-repair__
__physical_synthesis__
__single-ended__
__scan-based__
__design_optimization__
__design_rule__
__wire_delay__
__FPGA_implementation__.
__fault_model__.
__detailed_routing__
__functional_testing__
__process_variations__,
__test_vectors__.
__test_scheduling__
__non-volatile_memory__
__digital_filters__.
__register-transfer_level__
__noise_analysis__
__on_chip__
__hazard-free__
__large_circuits__.
__critical_area__
__switching_elements__
__soft_errors__.
__solid-state__
__post-silicon__
__partial_reconfiguration__
__path_delay_faults__
__VLSI_systems__
__IP_core__
__concurrent_error_detection__
__circuit_performance__.
__architecture_exploration__
__SRAM-based__
__static_CMOS__
__memory_elements__
__transmission_lines__.
__performance_constraints__
__embedded_cores__
__low-speed__
__non-volatile__
__design_for_testability__
__radio-frequency__
__technology_scaling__
__synthesis_tools__
__bit-parallel__
__timing_errors__
__multiple-output__
__automatic_test_pattern_generation__
__synthesis_tool__
__threshold_voltages__
__delay-insensitive__
__scan_cells__
__test_methodology__
__multiple_output__
__domino_logic__
__full-chip__
__process_variability__
__gate_delays__
__substrate_noise__
__timing_models__
__delay_faults__.
__test_chip__
__symbolic_simulation__
__transistor_level__
__control_signal__
__circuit_analysis__
__repeater_insertion__
__time-multiplexed__
__design_procedure__
__fault_models__.
__InP__
__power_amplifier__
__VLSI_layout__
__leading_edge__
__design_examples__
__ASIC_design__
__partial_scan__
__electronic_circuits__
__scan_test__
__winner-take__-all
__voltage_drop__
__design_constraints__.
__floating-gate__
__arithmetic_units__
__RAMs__.
__look-up_tables__
__High_level__
__test_generator__
__programmable_logic__
__fully_differential__
__2.4_GHz__
__test_generation__,
__low_speed__
__measurement_techniques__
__transient_errors__
__testing_method__
__clock_network__
__logic_cells__
__EDA_tools__
__design_rules__.
__leakage_reduction__
__data_paths__.
__hearing_aid__
__false_paths__
__parameter_variations__.
__electronic_devices__.
__NoC_architecture__
__storage_elements__
__temperature_sensor__
__pressure_sensor__
__test_strategies__
__small_area__
__CMOS_circuit__
__CAD_tools__.
__video_encoder__
__delay_testing__
__microsystems__
__combinational_circuit__
__Interactive_presentation__:
__noise_figure__
__multi-port__
__logic_circuit__
__delay_models__
__supply_voltage__,
__logic_minimization__
__printed_circuit_board__
__boundary_scan__
__synthesis_techniques__
__switching_activities__
__VLSI_systems__.
__circuit_level__
__clock_frequency__.
__behavioral_synthesis__.
__production_test__
__high-power__
__radix-2__
__scan_flip-flops__
__circuit_design__,
__FPGA_design__
__electronic_components__
__state_encoding__
__FPGA_architectures__
__single_chip__
__gate_delay__
__process_variation__.
__digital_filter__
__coupling_capacitance__
__power_grids__
__layer_assignment__
__Gbit/s__
__ESD_protection__
__logic_gate__
__image_sensor__
__settling_time__
__embedded_memory__
__cross-coupled__
__supply_current__
__electronic_circuits__.
__single-bit__
__small-size__
__standard_cells__.
__static_power__
__field-programmable_gate_array__
__global_placement__
__RT-level__
__functional_test__
__double-gate__
__digit-serial__
__circuit_elements__
__VLSI_circuit__
__logic_function__
__transient_analysis__
__single-phase__
__wire_delays__
__variation-aware__
__delay_estimation__
__shift_register__
__power-gating__
__test_strategy__
__global_routing__.
__fault_model__,
__high-radix__
__gate_array__
__circuit_designs__
__delay_test__
__rail-to-rail__
__subthreshold_leakage__
__current_consumption__
__flash_memories__.
__data_bus__
__capacitance_extraction__
__Triple_Modular_Redundancy__
__output_signal__
__yield_improvement__
__encoding/decoding__
__SRAM_cells__
__signature_analysis__
__output_signals__
__VLSI_designs__.
__IP_cores__.
__metal_layers__
__transient_fault__
__cross-talk__
__clock_frequencies__
__gate_length__
__body_bias__
__S-Box__
__multi-frequency__
__two's_complement__
__defect_level__
__single_layer__
__power_electronics__
__timing_verification__
__threshold_logic__
__frequency_range__
__embedded_memories__.
__voltage-mode__
__totally_self-checking__
__bus_architecture__
__decoupling_capacitance__
__gate_leakage__
__IC_design__.
__video_decoder__
__fault_modeling__
__power/ground__
__core-based__
__non-destructive__
__parameter_extraction__
__Network_on_Chip__
__parametric_yield__
__switching_network__
__microprocessor_design__.
__Viterbi_decoder__
__current_mode__
__statistical_static_timing_analysis__
__SoC_designs__
__thermal_analysis__
__IR-drop__
__design_flow__,
__manufacturing_variations__
__primary_inputs__
__routing_congestion__
__pin_assignment__
__test_configurations__
__energy_storage__
__multi-chip__
__analog_and_mixed-signal__
__sleep_transistor__
__VLSI_chips__
__combinational_logic__.
__design_requirements__.
__digital_signal__
__Advanced_Encryption_Standard__
__wire_lengths__
__MEMS-based__
__memory_array__
__semiconductor_manufacturing__.
__single-output__
__power_supplies__
__voltage_assignment__
__fault_propagation__
__reliability_improvement__
__operating_frequency__
__path_delays__
__current_mirror__
__Register_Transfer_Level__
__mode_of_operation__.
__MCNC_benchmarks__
__networks-on-chip__
__digital_logic__
__SiGe_BiCMOS__
__SoC_designs__.
__die_size__
__power_estimation__.
__delay_defects__
__LUT-based__
__embedded_DRAM__
__full-custom__
__Low-voltage__
__sequential_machines__.
__CMOS_technology__,
__delay_fault__
__sub-micron__
__radix-4__
__VLSI_chips__.
__circuit_technique__
__timing_model__
__semiconductor_device__
__circuit_synthesis__
__noise-tolerant__
__leakage_currents__
__register_transfer_level__
__thermal_effects__
__design_flows__.
__active_power__
__low-leakage__
__heat_dissipation__
__Process_variations__
__Performance-driven__
__row-based__
__testing_technique__
__test_structures__
__8×8__
__design_techniques__.
__statistical_timing__
__combinational_logic_circuits__
__burst-mode__
__memory_devices__
__MOS_transistors__
__frequency_scaling__
__locally_synchronous__
__logic_cell__
__process_technology__,
__FPGA_architectures__.
__integrated_circuits__,
__current_source__
__Synopsys__
__MOS_transistor__
__RF_CMOS__
__flip-flops__,
__90_nm__
__model_order_reduction__
__semiconductor_devices__
__block_level__
__analog_integrated_circuits__.
__voltage_level__
__multi-terminal__
__CMOS_technologies__.
__FPGA_device__
__solar_cells__.
__circuit_model__
__scan_design__
__timing_violations__
__test_pattern_generation__.
__logic_optimization__
__dynamic_range__.
__test_architecture__
__chip_design__.
__A/D_converter__
__test_pattern_generators__
__circuit_simulator__
__process_technology__.
__clock_signal__
__process_parameters__.
__Test_generation__
__voltage_scaling__.
__power_supply__,
__power_network__
__test_program__
__short-circuit__
__scaled_down__
__scaling_down__
__data_retention__
__power_optimization__.
__Design_automation__
__memory_cells__.
__design_styles__
__area_efficient__
__CMOS_logic__
__yield_improvement__.
__don't_cares__
__Automatic_Test_Pattern_Generation__
__switch-level__
__A/D_converters__.
__multiple-valued_logic__
__Design_considerations__
__energy_estimation__
__digital_circuits__,
__VLSI_chip__
__high-efficiency__
__wave-pipelined__
__row/column__
__voltage_regulator__
__mixed_signal__
__CMOS_gates__
__sigma-delta__
__power_estimates__
__performance_limitations__
__bit-width__
__soft_errors__,
__digital_hardware__
__sequential_circuits__,
__power_measurements__
__fault_simulator__
__timing_optimization__
__VLSI_circuits__,
__array_processors__.
__synthesis_flow__
__CMOS_ICs__.
__memory_BIST__
__circuit_optimization__
__post-fabrication__
__channel_length__
__ultra-thin__
__gas_sensor__
__oxide_thickness__
__deep_sub-micron__
__dual-band__
__multiple_input__
__accurately_predicting__
__large-area__
__low-noise__
__power_source__
__layout_area__
__Xilinx_FPGAs__.
__design-for-testability__
__transient_response__
__logic_synthesis__,
__analog_design__
__fault_simulation__,
__low_noise__
__functional_tests__
__noise_margin__
__test_stimuli__
__pass/fail__
__opto-electronic__
__thermal_model__
__intra-die__
__multi-threshold__
__static_timing_analysis__.
__operational_amplifier__
__CMOS-based__
__gate_oxide__
__test_development__
__modular_arithmetic__
__combinational_logic_circuits__.
__optimization_methodology__
__topology_generation__
__read-out__
__circuit_simulations__
__signal_processor__
__assignment_algorithm__
__power_supply_voltage__
__signal_lines__
__deep-submicron__
__nanometer-scale__
__multi-function__
__HSPICE_simulations__
__primary_input__
__clock_signals__
__electro-thermal__
__test_equipment__
__IR_drop__
__memory_structures__
__dual-Vdd__
__ring_oscillator__
__test_costs__
__phase-locked_loop__
__synthesis_technique__
__technology_mapping__.
__error_free__
__parameter_variation__
__synthesis_tools__.
__very_large_scale_integration__
__threshold_gates__
__online_testing__
__fault_injection_experiments__
__clock_generation__
__on-chip_interconnects__.
__FPGA_interconnect__
__standard-cell__
__embedded_cores__.
__full_scan__
__signal_generation__
__detailed_placement__
__bridging_faults__.
__timing_analysis__,
__linear_feedback_shift_registers__
__clock-gating__
__fault_models__,
__automatic_test_equipment__
__reversible_logic__
__clock_trees__
__10_Gbps__
__test_procedure__
__full_adder__
__BIST_scheme__
__loop_filter__
__digital_computers__.
__interconnect_structures__
__failure_analysis__.
__IEEE_1149.1__
__yield_enhancement__
__Xilinx_FPGA__
__standard_cell_library__
__congestion_estimation__
__solar_cells__
__random_patterns__
__wide_band__
__fault_injection__.
__delay_elements__
__common-mode__
__switching_activity__.
__noise_effects__
__output_power__
__reliability_model__
__on_chip__.
__stuck-at_faults__.
__fabrication_process__
__high_gain__
__architectural-level__
__Fault_simulation__
__test_sequences__,
__electro-optical__
__design_method__,
__charge_pump__
__single-loop__
__pre-emphasis__
__pulse_width__
__design_cycle__
__structured_ASIC__
__test_data_compression__
__a_12__
__analog/RF__
__single-port__
__crossbar_switch__
__circuit_models__
__pattern_generators__
__manufacturing_defects__
__logic_blocks__.
__layout_style__
__CMOS_VLSI__
__logic_gates__,
__carry-save__
__clock_jitter__
__signed-digit__
__circuit_techniques__
__interconnect_delays__
__switched-current__
__Negative_Bias_Temperature_Instability__
__Software-based__
__wire_sizing__
__equivalent_circuit__
__power_supply_noise__.
__clock_routing__
__test_structure__
__ATPG-based__
__global_interconnects__
__intra-chip__
__cell_structure__
__distributed_arithmetic__
__quality_factor__
__CMOS_scaling__
__test_access_mechanism__
__frequency_range__.
__sense_amplifier__
__benchmark_circuits__,
__current_sources__
__power_lines__
__crosstalk_noise__.
__large_designs__
__soft_error_rate__
__symbolic_simulation__.
__mixed-level__
__correct_operation__
__test_response__
__Message_from_SIM__.
__CMOS_devices__
__physical_layout__
__on-chip_interconnects__
__operating_frequencies__
__division_algorithm__
__digital_microfluidic_biochips__.
__test_environment__.
__high_yield__
__force-directed__
__processor_chip__
__Quantum-dot_Cellular_Automata__
__fully_parallel__
__power_supplies__.
__dual-port__
__silicon-based__
__III-V__
__printed_circuit_boards__.
__linear_feedback_shift_register__
__voltage_levels__
__Computer_Society_Connection__.
__physical_design__,
__operating_modes__
__logic_functions__.
__custom_designed__
__shift_registers__
__temperature_variations__
__power_grids__.
__Rent's_rule__
__future_technologies__.
__flip_chip__
__LDPC_decoder__
__op-amp__
__device_characteristics__
__wide_range__
__voltage_islands__
__PCI_Express__
__system_level__.
__open_defects__
__synchronous_circuits__
__clock_skew_scheduling__
__logic_simulation__.
__linear_array__
__photonic_crystal__
__bit-line__
__CMOS_RF__
__DC-DC_converter__
__dynamic_threshold__
__circuit_blocks__
__IDDQ_test__
__delay_uncertainty__
__design_verification__.
__pull-down__
__high_performance_microprocessors__.
__timing_simulation__
__process_parameters__,
__leakage_current__.
__inductive_coupling__
__estimation_methodology__
__decoupling_capacitor__
__easily_testable__
__silicon_debug__
__passive_components__
__signal_transitions__
__SiGe_HBT__
__High-frequency__
__combinational_circuits__,
__synchronous_sequential_circuits__.
H.__264_encoder__
__fixed-width__
__circuit_components__
__CMOS_technologies__
__operating_voltage__
__stuck-at_fault__
__switching_power__
__standby_mode__
__VLSI_technology__.
__word-oriented__
__room_temperature__
__switched_capacitor__
__sequential_logic__
__quantum_computers__.
__FPGA_architecture__.
__Delta-Sigma__
__DCT/IDCT__
__flash_memories__
(__Field_Programmable_Gate_Array__)
__dynamic_faults__
__circuit_parameters__
__low_leakage__
__cache_memories__.
__circuit_designers__
__memory_technology__
__fault_dictionary__
__pattern_generator__
__redundant_faults__
__ground_bounce__
__test_compression__
__RF_signal__
__DACs__.
__technology_mapping__,
__RX__
__fault_effects__
__Field-Programmable_Gate_Arrays__
__multichip_module__
__array_multiplier__
__low_power_design__
__slew_rate__
__TX__
__device-level__
__FPGA_device__.
__technology-independent__
__A/D_conversion__
__parasitic_extraction__
__metal_layer__
__multiple-input__
__digital_designs__
__stress_test__
__High-density__
__FPGA_technology__.
__FFT_processor__
__scan_chains__.
__imaging_applications__.
__log-domain__
__standard_cell_library__.
__low_jitter__
__architectural_level__
__Simulation_results__,
__design_validation__
__circuit_structure__
__dynamic_circuits__
__global_router__
__system-on-chips__
__functional_verification__.
__test_conditions__
__layout_optimization__
__LFSR-based__
__&mu__;m
__full-scan__
__IC_designs__.
__dynamic_voltage_scaling__.
__design_exploration__.
__switching_times__
__design-for-test__
__thermal_sensors__
__NoC_design__
__sample_rate__
__sensor_applications__.
__multi-gigahertz__
__ultra_low_power__
__RLC_interconnect__
__silicon-on-insulator__
__coupling_effects__
__binary_decision_diagrams__.
__neural_recording__
__design_cycle__.
__test_pattern_generator__
__untestable_faults__
__self-calibrating__
__power_analysis__.
__layout_generation__
__Transaction_Level_Modeling__
__fixed-point_arithmetic__
__Power_dissipation__
__on-chip_buses__
__solar_cell__
__nano-CMOS__
__time-interleaved__
(__SEU__)
__circuit_operation__
__power_distribution_network__
__at-speed_test__
__mixed_mode__
__signal-processing__
__single_output__
__voltage_swing__
__microsystems__.
__Thermal-aware__
__tradeoff_analysis__
__I/sub_DDQ__/
__FPGA_designs__
__Digital_Signal_Processor__
__test_access__
__CMOS_IC__
__encoding_techniques__
__supply_noise__
__fault_masking__
__Leakage_power__
__circuit_designs__.
__test_responses__
__multiple_inputs__
__sleep_transistors__
__analog_VLSI__
__delta-sigma__
__small-signal__
__fault_coverages__
__Logic_BIST__
__sub-wavelength__
__Power_reduction__
__Soft_errors__
__random_variations__
__open_faults__
__random_access_memory__
__ultra-low__
__two_stage__
__fault_classes__
__functional_faults__
__fully_testable__
__test_compaction__
__at-speed_testing__
__digital_design__.
__semiconductor_devices__.
__compensation_scheme__
__nanoscale_CMOS__
__modes_of_operation__.
__serial_link__
__delay_lines__
__small_signal__
__structural_test__
__self-testable__
__logic_level__
__inter-die__
__hard_faults__
__multiplication_and_division__
__flip-flop__.
__spatial_correlations__.
__transient_simulation__
__noise_margins__
__circuit_topology__
__reversible_circuits__
__address_bus__
__architectural_exploration__
__VHDL-AMS__.
__high_level_synthesis__
__drain_current__
__Current-mode__
__low-volume__
__partial_product__
__ultra-fast__
__application-specific_integrated_circuits__
__lifetime_reliability__
__bus_lines__
__generation_techniques__
__cell-level__
__path_delay_faults__.
__MEMS_devices__
__FPGA_designs__.
__on-chip_inductance__
__device_models__
__electronic_equipment__
__output_buffer__
__wide_bandwidth__
__test_plan__
__operational_amplifiers__
__practical_constraints__
__observation_points__
__design_stages__
__single_faults__
__clock_cycle__.
__cell_design__
__switching_frequency__
__ultra-low_power__
__logic_levels__
__scan_cell__
__delay_line__
__functional_blocks__.
__clock_mesh__
__cycle-time__
__load_capacitance__
__logic_styles__
__successive_approximation__
__built-in_self-test__.
__transition_activity__
__decoupling_capacitors__
__finite-state_machine__
__MOS_transistors__.
__Hardware_Description_Language__
__Content_Addressable_Memory__
__CAMs__
__VLSI_designs__
__full_adders__
__resource_binding__
__System-on-Chips__
__low-power_design__
__microprocessor_designs__.
__voltage_scaling__,
__analog_signal__
__layout_synthesis__
__ring_oscillators__
__signal_generator__
__clock_networks__
__Area-efficient__
__test_generators__
__linear_arrays__.
__post-placement__
__timing_closure__.
__reduction_scheme__
__temperature_sensors__
__peak_current__
__cell_placement__
__feature_size__,
__system_level_design__
__test_circuit__
__synthesis_methodology__
__partial_products__
__buffer_insertion__.
__100_MHz__
__video_encoder__.
__active_devices__
__Montgomery_multiplier__
__long_wires__
__signal_processing_systems__.
__single-electron__
__Technology_scaling__
__low-temperature__
__Burn-in__
__logic_element__
__Automatic_Test_Equipment__
__architectural_synthesis__
__Design_examples__
__chip_level__
__delay_tests__
__pattern_generation__.
__logic_BIST__
__layout_design__.
__jitter_measurement__
__co-simulation__.
__inter-chip__
__digital_baseband__
__logic-level__
__CMOS_image_sensor__
__wafer-level__
__device_parameters__
__space_applications__.
__single-rail__
__delay_testing__.
__high-performance_microprocessors__.
__Self-checking__
__phase-shift__
__Boolean_satisfiability__.
__Low-overhead__
__pre-silicon__
__Cost_effective__
__mixed-signal_circuits__.
__All-optical__
__IC_layout__
__microprocessor_designs__
__leakage_power_reduction__
__CAD_flow__
__DC-DC_converters__.
__Power_analysis__
__radiation-induced__
__test_point_insertion__
__semi-conductor__
__zero_skew__
__on-chip__.
__self-tuned__
__critical_paths__,
__baseband_processing__
__operating_range__
__design_rules__,
__manufacturing_technology__
__logic_networks__
__mixed-signal_circuits__
__wire_segments__
__90°__
__table_look-up__
__gate_dielectric__
__low-distortion__
__class_AB__
__memory_test__
__5_GHz__
__triple_modular_redundancy__
__Timing_analysis__
__router_architecture__
__printed_circuit_boards__
__defect-tolerant__
__loop-back__
__RF_circuits__
__vector_generation__
__frequency_band__.
__Hamming_code__
__VLSI_technology__,
__functional_testing__.
__NAND_Flash__
__manufacturing_yield__
__ramp-up__
__programmable_logic_arrays__
__device_level__
__power_amplifiers__
__reliability_modeling__
__signal_acquisition__
__optical_switch__
__inductance_extraction__
__arithmetic_circuits__,
__function_blocks__
__temperature-aware__
__power-gated__
__test_schedule__
__addition/subtraction__
__clock_gating__.
__power_profile__
__single_stuck-at_faults__
__functional_block__
__24-bit__
__phase_detection__
__clock_domains__
__switching_circuits__
__circuit_implementation__
__short_circuit__
__fabrication_processes__
__accurately_modeling__
__signal_transition__
__Globally_Asynchronous_Locally_Synchronous__
__OTA-C__
__wear-out__
__An_area-efficient__
__logic_design__.
__temperature_variations__.
__intermittent_faults__
__mm-wave__
__standard_CMOS__
__random_logic__
__mixed-size__
__test_generator__.
__design_for_test__
__crosstalk-induced__
__circuit_timing__
__SRAM_cells__.
__multiple_faults__.
__high_linearity__
__soft-error__
__FIR_filter__.
__A_10__
__SRAM-based_FPGAs__.
__FPGA_placement__
__capacitively_coupled__
__65_nm__
__wide-range__
__memory_faults__
__timing_driven__
__multi-clock__
__signal_integrity__.
__voltage_control__
__on-chip_bus__
__capacitive_coupling__
__test_stimulus__
__leakage_power_consumption__
__network_on_chip__
__solid_state__
__antenna_design__
__high-performance_microprocessors__
__wirelength_estimation__
__design_for_manufacturability__
__supply_voltages__.
__built-in_test__
__delay_computation__
__analog_signals__
__signal_integrity__,
__power_densities__
__digitally_controlled__
__FFT/IFFT__
__tuning_range__
__behavioral_level__
__statistical_simulation__
__test_patterns__,
__switch_box__
__Programmable_Logic_Array__
__thermal_simulation__
__analog_filters__
__NoC_architectures__.
__digital_systems__,
__3.3_V__
__asynchronous_design__
__floating_gate__
__pre-characterized__
__body_biasing__
__cell_libraries__
__voltage_drops__
__control_circuits__
__scan_architecture__
__SAR_ADC__
__finite-precision__
__trace-back__
__line_width__
__simulation_approach__.
__interface_circuits__
__500_MHz__
__dual-Vt__
__90-nm__
__test_method__.
__net-list__
__mixed-signal_systems__.
__data_path__.
__SOC_design__
__analog_circuit_design__
__multiplier-less__
__Design_methodology__
__peak-to-peak__
__RF_front-end__
__wire_routing__
__path_delay_fault__
__Mixed-signal__
__analog_circuits__,
__intellectual_properties__
__optical_devices__
__RF_transceiver__
__impedance_matching__
__pulse_width_modulation__
__source/drain__
__power_factor__
__transient_errors__.
__circuit_simulations__.
__circuit_optimization__.
__BIST_architecture__
__test_technique__
__threshold_voltage__,
__optical_proximity_correction__
__transition_faults__.
__control_circuit__
__fabrication_technology__
__GPS_receiver__
__particle_strikes__
__power_hungry__
__transistor_sizes__
__pre-layout__
__cycle-based__
__focal_plane__
__reversible_circuits__.
__transient_analysis__.
__Physical_design__
__test_cubes__
__System_level__
__single_stuck-at_fault__
__integration_technology__
__delay_fault_testing__
__voltage_island__
__surface_mount__
__substrate_coupling__
__statistical_delay__
__current_densities__
__bandpass_filter__
__microprocessor_core__
__number_representations__
__capacitive_load__
__analog_test__
__clock_distribution_network__
__built-in_self-repair__
__circuit_structures__
__design_style__.
__tri-state__
__IP_blocks__.
__Fault_injection__
__10Gb/s__
__floorplanning_algorithm__
__multiple_configurations__
__Embedded_DRAM__
__input_current__
__power_distribution_networks__
__clock_buffers__
__fault-secure__
__sine_wave__
__active_mode__
__asynchronous_circuits__,
__DACs__
__nanometer_scale__
__multi-GHz__
__MOS_devices__
__circuit_synthesis__.
__A/D_converters__
__critical_dimensions__
__reliability_enhancement__
__Random_Access_Memory__
__Process_variation__
__carry-free__
__sea-of-gates__
__scan_paths__
__array_structure__
__power_networks__
__High-level_synthesis__
__temporal_redundancy__
__SRAM_design__
__Elmore_delay__
__900_MHz__
__routing_layers__
__functional_simulation__.
__metal_layers__.
__analog-to-digital_converters__
__65-nm__
__Test_Access_Mechanism__
__parasitic_capacitances__
__macro-cell__
__yield_enhancement__.
__LFSR_reseeding__
__bridging_fault__
__operating_speed__
__test_mode__
__sub-threshold_leakage__
__spike-based__
__arithmetic_units__.
__delay_minimization__
__area_optimization__
__base-band__
__power_gating__.
__electro-optic__
__Finite_Impulse_Response__
__configuration_bits__
__Look-Up_Table__
__lowpass_filter__
__power_grid__.
__front-ends__.
__PLA-based__
__synthesis_process__
__ISCAS_benchmarks__
(__short_paper__).
__micro-processor__
__yield_optimization__
__parity_prediction__
__DC-DC_converter_with__
__400_MHz__
__Network-on-Chips__
__transaction_level__
__VLSI_interconnect__
__optical_fibers__
__simultaneous_switching__
__input_voltage__
__optical_communications__.
__leakage_control__
__cell_library__.
__interconnect_power__
__analytical_placement__
__SRAM-based_FPGAs__
__routing_resources__.
__FPGA_routing__
__distribution_models__.
__FPGA_chip__
__pull-up__
__DFT_technique__
__static_compaction__
__advanced_technologies__.
__test_equipment__.
__process_variation__,
__module_selection__
__quiescent_current__
__bit_level__
__board_level__
__input_stage__
__Cost-efficient__
__failure_mechanism__
__sigma-delta_modulator__
__three_phase__
__logic_style__
__A/D_converter__.
__stuck-at__,
__domino_circuits__
__bridging_faults__,
__common_mode__
__electronic_circuit__
__mixed-signal_systems__
__deblocking_filter__
__FPGA_circuits__
__process_parameter_variations__
__Built-In_Self_Test__
__microelectromechanical_systems__
__critical_paths__.
__standby_mode__.
__VHDL-based__
__partially_reconfigurable__
__dummy_fill__
__analog_front-end__
__NBTI-induced__
__65nm_technology__
__clock_generator__
__RF_MEMS__
__design_stage__,
__low-pass_filter__
__domino_circuits__.
__leakage_energy_consumption__
__sequential_ATPG__
__switch_block__
__test_result__
__Circuit_design__
__Digital_Signal_Processors__
__fanout_optimization__
__MOSFET_model__
__dual-output__
__Power_gating__
__long_interconnects__
__CAMs__.
__power_integrity__
__scan_vectors__
__ring_oscillators__.
__fixed-outline__
__Buffer_insertion__
__analog_blocks__
__routing_congestion__.
__V-shaped__
__global_routing__,
__signal_nets__
__SOI_CMOS__
__global_placement__.
__variable_latency__
__operating_condition__
__delay_models__.
__circuit_sizing__
__current_testing__
__Viterbi_decoder__.
__programmable_logic_devices__
__stress_tests__
__Variation-aware__
__geometric_programming__.
__8T_SRAM__
__RT_level__
__switch_boxes__
__synchronous_circuits__.
__ultra-low-power__
__voltage_reference__
__sum-of-products__
__energy_recovery__
__integrated_circuit__.
__billion-transistor__
__semi-custom__
__domino_logic__.
__accurate_timing__
__residue_number_system__
__Low_voltage__
__bus_encoding__
__multiplexer-based__
__nanometer_technology__
__statistical_timing_analysis__.
__power_modeling__
__parametric_faults__
__processor_array__.
__spare_cells__
__portable_applications__.
__enhancement_techniques__
__successfully_verified__
__faults_affecting__
__quantum-dot_cellular_automata__
__IDDQ_testing__.
__reversible_gates__
__gated_clock__
__memory_tests__
__production_testing__
__DFT_techniques__
__SOC_test__
__hard_disk_drive__
__nonvolatile_memory__
__path_delay_fault_coverage__
__signal_flow__
__fault_list__
__mixed-domain__
__driver_model__
__GB/s__
__inductive_noise__
__NBTI_degradation__
__test_points__.
__ASIC_designs__
__global_interconnects__.
__circuit_layout__
__defect_tolerant__
__monitoring_technique__
__Dynamically_reconfigurable__
__C-testable__
__scan_chain__.
__resistive_opens__
__analog_integrated_circuits__
__target_faults__
__InGaP/GaAs__
__Network-on-chip__
__pseudo-exhaustive__
__intra-word__
__floating-point_adder__
__Low-energy__
__interconnect_lines__
__6T_SRAM__
__crossbar-based__
__carry_propagation__
__radix_2__
__parametric_variations__
__level_converter__
__testability_measure__
__shift-and-add__
__Floating-point__
__auto-calibration__
__fault_collapsing__
__semiconductor_memory__
__high_performance_microprocessors__
__gate_dielectrics__.
__Single_Event_Upsets__
__voltage_supply__
__transient_current__
__Carbon_Nanotubes__
__High_temperature__
__IP_reuse__
__circuit_topologies__
__memory_devices__.
__100_MHz__.
__array_structures__
__DC_voltage__
__transistor_counts__
__optical_technology__
__resource_estimation__
__CORDIC_algorithm__
__High_efficiency__
__mode_transition__
__Networks_on_Chip__
__memory_cores__
__compact_models__
__switching_noise__
__data_bus__.
__memory_arrays__
__electrostatic_discharge__
__random_pattern__
__optical_communications__
__NMOS_and_PMOS__
__8_bit__
__Built-in_self-test__
__digital_integrated_circuits__
__system_level_design__.
__memory_elements__.
__place-and-route__
__supply_voltage_scaling__
__nanoscale_devices__
__Linear_Feedback_Shift_Registers__
__parameter_variations__,
__analog-digital__
__cross-point__
__delay_calculation__
__voltage_mode__
__integrated_circuit_design__.
__Performance_improvement__
__chip_design__,
__defect_diagnosis__
__Self-timed__
__interconnect_architecture__
__parasitic_capacitance__
__speed-independent__
__an_area-efficient__
__temperature_compensation__
__bulk_CMOS__
__device_simulation__.
__design_closure__
__MCNC_benchmark_circuits__
__electromagnetic_radiation__
__synthesis_process__.
__ROM-based__
__high-speed_digital__
__optical_links__
__residue_arithmetic__
__internal_signals__
__fine_pitch__
__0.35µm_CMOS__
__return_loss__
__design_verification__,
__primary_outputs__
__power_measurement__
__optical_components__
__Design-for-Testability__
__high_performance_and_low_power__
__high_level_synthesis__.
__analog-to-digital_converters__.
__gate_arrays__
__SPICE_simulation__.
__CMOS_VLSI_circuits__.
__standby_power__
__circuit_analysis__.
__injection-locked__
__VLSI_layout__.
__NBTI-aware__
__multi-tone__
__logic_resources__
__fault_injection__,
__bit-sliced__
__power_amplifiers__.
__test_signals__
__signal_conditioning__
__carry_look-ahead__
__harmonic_distortion__
__circuit_simulation__,
__dual-threshold__
__built-in_self_test__
__test_setup__
__clock_buffer__
__output_current__
__multiple_voltage__
__power_minimization__.
__low_area__
__single-mode__
__low-jitter__
__adjacent_wires__
__nanometer_technologies__.
__yield_prediction__
__amorphous_silicon__
__interconnect_capacitance__
__phase_locked_loop__
__interconnect_circuits__
__logic_modules__
__synthesis_procedure__
__March_test__
__low-swing__
__VHDL_descriptions__
__test_benches__
__Temperature-aware__
__deep_submicrometer__
__BIST_technique__
__ASIC_design__.
__post-routing__
__optical_receiver__
__Reliability_analysis__
__performance_constraints__,
__STT-RAM__
__IP_blocks__,
__self-correction__
__transient_thermal__
__CMOS_ICs__
__subthreshold_leakage_current__
__asynchronous_pipeline__
__timing_errors__.
__near-threshold__
__integrated_circuit_design__
__ball_grid_array__
__timing_failures__
__area_constraints__.
__technology_scaling__.
__Measurement_results__
__scaled-down__
__video_decoder__.
__1.8_V__
__phase_change_memory__
__65nm_CMOS__
__45_nm__
__operating_frequency__.
__channel_routing__.
__function_based__
__routability-driven__
__VLSI_interconnects__.
__circuit_performance__,
__sequential_elements__
__field-programmable__
__multiplication_algorithm__
__content_addressable_memory__
__RAMs__,
__efficiency_improvement__.
__fast_switching__
__timing_optimization__.
__synthesis_tool__.
__switch_design__
__32_bits__
__double_gate__
__pre-fabricated__
__Digital_signal_processing__
__DC-DC__
__A_10__-bit
__power_converter__
__pin_count__
__control_logic__,
__power_amplifier__.
__Gm-C__
__GSM/EDGE__
__commonly_utilized__
__double-layer__
__form_factor__.
__high-performance_and_low-power__
__permanent_faults__.
__error_indicator__
__standing_wave__
__layout-driven__
__switching_scheme__
__form-factor__
__mask_layout__
__process_corners__
__Scan-based__
__multiple_outputs__
__MOS_circuits__
__stuck-open_faults__
__active_filter__
__molecular_scale__
__wire_width__
__GaN-based__
__wafer_level__
__delay_minimization__.
__threshold_gate__
__4H-SiC__
__32_nm__
__Bit-level__
__current_measurements__
__logic_simulation__,
__quantum_cellular_automata__
__reduced_area__
__estimation_tool__
__test_metrics__
__interconnect_wires__
__self-timed_circuits__
__noise_analysis__.
__digital_device__
__undetectable_faults__
__test_bus__
__logic_circuits__,
__very_deep_submicron__
__detecting_faults__
__transition_fault__
__test_synthesis__
__stuck-open__
__crosstalk-induced_delay__
__pseudorandom_test__
__bulk-driven__
__EXOR__
__ORCA__
__configurable_logic_blocks__
__synchronous_sequential_circuits__
__BIST_TPG__
__delay_element__
__layout_techniques__
__current_waveform__
__physical_level__
__software-defined_radio__
__timing_variations__
__mixed-radix__
__analog/mixed-signal__
__X-filling__
__ASIC_designs__.
__level_shifter__
__Unlike_previous_works__
__leakage_reduction__.
__BiCMOS_technology__.
__frequency_tuning__
__HSPICE_simulation__
__EDA_tool__
__crosstalk_faults__
__logic_cells__.
__circuit_reliability__
__power-up__
__Power_estimation__
__bias_voltage__
__device_sizes__
__transmission_lines__,
__two-pattern_test__
__leakage_currents__.
__mixed-size_placement__
__area_constraints__
__down-conversion__
__voltage-controlled_oscillator__
__Reed-Solomon_decoder__
__thermal_issues__
__digital_designs__.
__effective_capacitance__
__FPGA_design__.
__decoder_architecture__
__post-synthesis__
__90nm_technology__
__datapath_synthesis__
__CMOS_circuits__,
__radix-8__
__redundant_binary__
__parity_bit__
__field_programmable_gate_arrays__.
__timing-aware__
__wave_pipelining__
__event-driven_simulation__
__current_sensor__
__circuit_blocks__.
__Chip-level__
__pipelined_circuits__
__wafer_probe__
__crosstalk_analysis__
__complex_gates__
__modular_reduction__
__memory_cells__,
__Programmable_Logic_Arrays__
__at-speed_testing__.
__GaAs_MESFET__
__scan_path__
__average_and_peak_power__
__charge-based__
__statistical_static_timing_analysis__.
__low_noise_amplifier__
__RTL_designs__
__embedded_SRAMs__
__circuit_specifications__
__non-volatile_memory__.
__manufacturing_defects__.
__power_output__
__XOR_operations__
__chip_designs__.
__module_placement__
__master_and_slave__
__bit-slice__
__timing_window__
__spiral_inductor__
__thermal_sensor__
__data_path_synthesis__
__delay_variability__
__MEMS_accelerometer__
__single_sensor__
__sequence_generator__
__multi-million_gate__
__cellular_arrays__
__hazard_detection__
__fabrication_process__.
__transition_times__
__serial_communication__
__fault_detection_and_correction__
__pipelined_ADC__
__analog_components__
__timing_faults__
__Hardware_implementation__
__scan_design__.
__SW_and_HW__
__analog-to-digital_converter__
__analog-to-digital__
__crosstalk_effects__
__16_×_16__
__AlGaN/GaN_HEMT__
__load_flow__
__manufacturing_test__.
__design_criteria__,
__march_tests__
__Statistical_Static_Timing_Analysis__
__reference_voltage__
__interconnect_networks__
__stuck-at_faults__,
__Integrated_circuit__
__target_faults__.
__wafer-scale__
__test_environment__,
__macro_blocks__
__on-chip_buses__.
__partial_reset__
__small_delay_defects__
__rotary_clock__
__bus_structure__
__SRAM-based_FPGA__
__output_response__
__power_gated__
__receiver_front-end__
__bipolar_transistor__
__thermal_management__.
__pattern_count__
__crosstalk_reduction__
__hard_disk_drives__.
__skewed-load__
__cutoff_frequency__
__Computer-aided_design__
__data_buses__
__low_supply_voltage__
__crosstalk_noise__,
__circuit_simulators__
__lab-on-a-chip__
__source-synchronous__
__logic_implications__
__standard_CMOS_process__
__static_random_access_memory__
__mass-produced__
__signal_processing_algorithms__.
__Design-for-Test__
__low_sensitivity__
__reliability_challenges__
__0.35μm_CMOS__
__core_test__
__Software-Based_Self-Test__
__macro-modeling__
__self-heating__
__leakage_current__,
__test_coverage__,
__gate_sizing__.
__cell_layout__
__breakdown_voltage__
__switch_fabrics__
__standard_cell_libraries__.
__temperature_gradients__
__Si/SiGe__
__reducing_leakage_power__
__RF_IC__
__thermal_modeling__
__Timing-driven__
__random_jitter__
__storage_cells__
__crosstalk-free__
__test_schedules__
__path_sensitization__
__clock_distribution_networks__.
__Practical_issues__
__silicon_nanowire__
__switching_speed__
__interconnect_technology__
__diagnosis_procedure__
__basic_cells__
__pseudorandom_number_generator__
__metal_gate__
__LDPC_decoders__
__compaction_scheme__
__current_injection__
__pipelined_ADCs__.
__turn-off__
__0.18um_CMOS__
__Off-chip__
__single-track__
__memory_arrays__.
__class-AB__
__multiple_supply_voltages__
__simulation_method__.
__flash_ADC__
__partially_parallel__
__CA_based__
__average_power_dissipation__
__embedded_SRAM__
__radiation_induced__
__VLSI_placement__
__threshold_logic__.
__system-on-chips__.
__single_event_upsets__
__molecular_devices__
__Quartus_II__
__memory_cell__.
__power_switches__
__operating_temperature__
__Multiprocessor_System-on-Chip__
__reliability-oriented__
__multiply-add__
__Performance_optimization__
__0.35@mm__
__yield_analysis__
__false_paths__.
__internal_faults__
__pre-charge__
__test_bench__
__2D_DWT__
__physical_synthesis__.
__reliability_concern__
__scan_cells__.
__design_flows__,
__optical_interconnects__
__low-power_design__.
__direct_form__
__logic_blocks__,
__charge_recycling__
__pass-transistor__
__Low_overhead__
__Xilinx_XC4000__
__test_mode__.
__design_style__,
__modular_redundancy__
__track_assignment__
__RTL_models__
__dynamic_element_matching__
__Gate-level__
__signal_bandwidth__
__frequency_bandwidth__
__concurrent_error_detection__.
__clock_skew__,
__full_custom__
__Delay_testing__
__wire_delays__.
__automatic_tuning__
__signal_path__
__household_appliances__
__CMOS_image_sensor__.
__networks_on_chip__
__Virtex-4__
__compensation_technique__
__architecture_exploration__.
__voltage_levels__.
__LC-VCO__
__accurately_measuring__
__combinational_networks__
__timing-driven_placement__.
__detailed_routing__.
__sense_amplifiers__
__timing_estimation__
__embedded_DSP__
__Ultra-low_power__
__Energy_harvesting__
__configuration_memory__
__direct_digital_frequency_synthesizer__
__variation-tolerant__
__LUT-based_FPGAs__.
__pulse_generator__
__clock_timing__
__high_frequency__.
__negative_bias_temperature_instability__
__electrical_parameters__
__delay_optimization__
__reversible_logic__.
__negative_differential_resistance__
__pin-constrained__
__power_MOSFET__
__Place_and_Route__
__Mixed-mode__
__programmable_interconnect__
__defect_tolerance__.
__CMOS_VCO__
__timing-driven_placement__
__benchmark_circuit__
__image_processor__
__switch_modules__
__FPGA_circuits__.
__microarchitecture-level__
__&mgr__;m
__RF_power__
__VHDL_models__
__AlGaAs/GaAs__
__SRAM_array__
__parasitic_effects__
__buck-boost__
__printed_circuit__
__low_phase_noise__
__multichip_modules__
__energy_harvester__
__interconnect_structures__.
__scan-path__
__noise_coupling__
__design_for_testability__.
__transition_fault_test__
__clocking_scheme__
__dual_threshold_voltage__
__parallel_multipliers__
__path-delay__
__short_channel__
__parallel_multiplier__
__probability_calculation__
__accumulator-based__
__static_timing_analysis__,
__temperature_gradient__
__wide_dynamic_range__
__combinational_logic__,
__crosstalk_delay__
__processing_technology__
__bit-oriented__
__digital_signal_processing_systems__.
__16_bit__
__6T_SRAM_cell__
__Switched-capacitor__
__application-specific_integrated_circuit__
__logic_emulation__
__optimized_design__
__ultra_low_voltage__
__full-adder__
__parallel_multipliers__.
__clock_and_data_recovery__
__An_FPGA_based__
__sensitizable_paths__
__scan_registers__
__pipeline_registers__
__FPGA_device__,
__gate_sizing__,
__programmable_logic__.
__Altera_Stratix__
__low-power_CMOS__
__binary_logic__
__clock_domain__
__resistive_bridging_fault__
__silicon_debug__.
__gate_voltage__
__test_scheduling__.
__ultra_low-power__
__phase_detector__
__device_scaling__
__transistor_networks__
__random-access_memory__
__behavioral-level__
__Front-end__
__custom_design__
__clock_networks__.
__Built-in_Self-Test__
__WLAN_applications__.
__optical_waveguide__
__standard_CMOS_process__.
__bus_interface__
__standard_cell_libraries__
__random_access_memories__
__copper_interconnect__
__short-distance__
__detectable_faults__
__gate_delay__.
__electron-beam__
__Logic_synthesis__
__equivalence_checking__,
__manufacturing_costs__
__built-in_self-testing__
__CMOS_digital__
__direct_current__
__white_spaces__
__self-biased__
__regular_array__
__pressure_sensor__.
__normal_operation__,
__timed_circuits__
__cell_array__
__analog_VLSI__.
__MOS_circuits__.
__130nm_technology__
__placement_and_global_routing__
__cellular_automata_based__
__input_stimulus__
__SIMULINK__
__analog_filters__.
__cellular_structure__
__reliability_concerns__
__CMOS_LNA__
__control_circuits__.
__low-voltage_CMOS__
__VLSI_designs__,
__internal_scan_chains__
__manufacturing_yield__.
__di/dt__
__RTL_description__
__inter-instruction__
__layout_modification__
__ternary_logic__
__gate_resizing__
__supply_voltage_degradation__
__wire_density__
__microfluidic_chip__
__CMOS_analog__
__net_length__
__analog_integrated_circuit__
__march_test__
__RTL_circuits__
__correct_functionality__
__cyclic_convolution__
__pass_transistor_logic__
__regular_structure__,
__vertically_stacked__
__ultra-high__
__drive_current__
__test_signal__
__production_test__.
__VLSI/WSI__
__level_converters__
__property_checking__.
__High-voltage__
__CMOS_inverter__
__exclusive-OR__
__parallel_structure__
__transimpedance_amplifier__
__Test_Pattern_Generator__
__aliasing_probability__
__floor-planning__
__robustly_testable__
__phase_shifters__
__congestion-driven__
__asynchronous_logic__
__layout_optimization__.
__phase_shifter__
__13.56_MHz__
__parallel_counters__
__RC_interconnect__
__thermal_gradients__
__Pipeline_ADC__
__analog_layout__
__signature_analyzers__
__embedded_test__
__optical_fibers__.
__Crosstalk_noise__
__Wallace_tree__
__high_flexibility__.
__multiple-valued_current-mode__
__SRAM_memory__
__bit_line__
__field_programmable__
__gate_counts__
__full-chip_leakage__
__array_multipliers__
__design_productivity__.
__dual-Vth__
__mixed-signal_circuit__
__level-sensitive__
__wafer_test__
__timing_verification__.
__Symbolic_Trajectory_Evaluation__
__reference_circuit__
__large-scale_integration__
__energy_scavenging__
__PAL-based__
__non-volatile_memories__
__memory_circuits__
__Single-chip__
__Algorithm-based_fault_tolerance__
__Active_Pixel_Sensor__
__single_threshold__
__word_line__
__write_margin__
__very_large_scale_integrated__
__matrix-vector__
__physical_models__,
__micro-mechanical__
__detecting_defects__
__relative_delay__
__self-calibrated__
__floating_body__
__data_converters__.
__six-port__
__independent_gate__
__nanometer_technologies__
__pipeline_structure__
__temperature_sensing__
__CMOS_compatible__
__correlated_double_sampling__
__IEEE-754__
__CMOS_ASIC__
__field-programmable_gate_arrays__.
__poly-Si__
__edge-triggered__
__data_converters__
__linearity_test__
__repeater_insertion__.
__BIST_circuitry__
__circuit_implementation__.
__digital_CMOS__.
__adder_design__
__A_4__
__noise_generation__
__Post-silicon__
__Dynamic_voltage_and_frequency_scaling__
__macro_cells__
__individual_cores__
__power_devices__.
__single-event_upsets__
__10_GHz__
__circuit_block__
__MAC_unit__
__interconnect_delay__,
__CMOS_low_noise_amplifier__
__interconnect_parasitics__
__application_specific_integrated_circuits__
__SPICE-level__
__embedded_microprocessors__.
__arithmetic_logic_unit__
__RLC_interconnects__.
__low_power_design__.
__interconnect_models__
__low_swing__
__scaled_technologies__.
__data_path_synthesis__.
__minimization_technique__
__interconnect_structure__
__measurement_method__.
__analog_circuit__.
__short-channel__
__large-signal__
__pipelined_circuits__.
__MPEG-2_decoder__
__symbolic_analysis__.
__200_MHz__
__low_power_designs__.
__dynamic_voltage__
__local_interconnect__
__Exclusive-OR__
__phase-locked_loops__
__charge/discharge__
__interconnect_planning__
__logic_restructuring__
__variable_gain_amplifier__
__macro_block__
__electrical_circuits__.
__power_grids__,
__resolution_enhancement_techniques__
__synthesis_tools__,
__random_number_generation__.
__Application-driven__
__NoC_router__
__buck_converter__
__flicker_noise__
__standard_cells__,
__single_phase__
__current_mirrors__
__wafer_fabs__.
__block_RAMs__
__logic_array__
__Xilinx_Virtex-5_FPGA__
__globally_asynchronous__,
__performance_tests__.
__2D-DCT__
__Signal_integrity__
__circuit_modules__
__variable-latency__
__soft_error_tolerant__
__phase-shifted__
__DC-DC_converter__.
__CMOS_logic_circuits__
__false_path__
__RF_circuits__.
__worst-case_delay__
__RTL_synthesis__
__nano-scaled__
__circuit_simulator__.
__IC_manufacturing__
__circuit_structure__.
__thermal_sensing__
__doping_profile__
__datapath_circuits__.
__VLSI_circuit_design__
__layout-dependent__
__laser_diode__
__dual_Vt__
__RFID_reader__.
__yield-aware__
__40_Gb/s__
__minimal_area__
__loading_effect__
__optical_communication__.
__process-induced__
__test_configurations__.
__ISM_band__
__speed_independent__
__IEEE_1149.4__
__low_loss__
__sequential_test_generation__
__charge-sharing__
__bandpass_filter__.
__node_voltages__
__functional_vectors__
__global_signal__
__non-enumerative__
__clock_distribution_networks__
__physical_defects__
__A_12__-bit
__carry-save_adders__
__delay_fault_testing__.
__logic_circuit__.
__clock_latencies__
__highly_linear__
__wrapper_design__
__IEEE_1500__
__shift_registers__.
__circuit_representation__
__scan_chains__,
__final_test__
__standard_cell_design__
__buffer_insertion__,
__sensitivity-based__
__mask_cost__
__small-area__
__programmable_architectures__.
__heat_sink__
__circuit_operation__.
__gridless_routing__
__Multi-Threshold_CMOS__
__multi-operand__
__Berger_codes__
__catastrophic_fault__
__pre-bond__
__timing_uncertainty__
__sensor_interface__
__FPGA_architecture__,
__recovery_block__
__module_generation__
__0.18_μm__
__FFT_processors__
__VLSI_devices__
__synchronous_design__
__reliability_improvement__.
__RLC_interconnects__
__Fully_integrated__
__delay_metrics__
__mixed_analog-digital__
__detailed_router__
__maximum_frequency__
__output_stage__
__power_network__.
__transmission_gate__
__logic_minimization__.
__signal_wires__
__clock_scheduling__
__concurrent_checking__
__DC-DC_converters__
__integrated-circuit__
__variable_width__
__digital-to-analog_converter__
__DSP_cores__
__on-chip_interconnect__.
__inter-die_and_intra-die__
__don't-care__
__faulty_cell__
__fully-differential__
__subthreshold_swing__
__scan_test__.
__RTL_implementation__
__variation_tolerant__
__environmental_change__.
__logic_families__
__smart_power__
__wafer_sort__
__passive_elements__
__address-event__
__IC_technologies__
__PD-SOI__
__signal_delay__,
__Electro-thermal__
__power_factor_correction__
__load_regulation__
__network_on_chip__.
__carry_chain__
__ATPG_algorithm__
__wireless_transceiver__
__packaging_technology__
__division_algorithm__.
__full-swing__
__circuit_elements__.
__logic_module__
__programmable_logic_array__
__Circuit_simulation__
__analog_to_digital__
__self-oscillating__
__polarity_assignment__
__test_compression__.
__multiplier_blocks__
__pattern-dependent__
__coupling_faults__
__bandgap_reference__
__frequency_synthesizers__.
__variability_analysis__
__scan-based_BIST__
__output_swing__
__thermal_profile__
__generating_tests__
__delay_estimation__.
__dual-VDD__
__IP_block__
__based_design__
__current_steering__
__Field_programmable_gate_arrays__
__Negative_bias_temperature_instability__
__Infrastructure_IP__
__congestion_reduction__
(__LF__)
__Automatic_layout__
__Multiple-valued__
__signal_waveform__
__offset_voltage__
__memory_element__
__test_wrapper__
__transition_delay__
__manufacturing_variability__
__embedded_memory_blocks__
__coupling_noise__
__defect_rate__
__spot_defects__
__majority_gates__
__instrumentation_amplifier__
__high-pass_filter__
__body-driven__
__Field_Programmable_Analog_Array__
__spin-wave__
__n-detection_test_sets__
__built-in-self-test__
__10-Gbps__
__signal_processors__.
__dynamic_partial_reconfiguration__
__silicon_substrate__
__network_analyzer__
__resonant_tunneling__
__inductive_effects__
__extra_inputs__
__PD/SOI__
__production_testing__.
__deterministic_test_patterns__
__automatic_test_pattern_generator__
__coupling_faults__.
__test_generation_algorithms__
__bridge_faults__
__modular_multiplier__
__SoC_test__
__self-powered__
__intermittent_faults__.
__post-silicon_tuning__
__Leakage_current__
__test_chips__
__yield_estimation__
__Statistical_static_timing_analysis__
__regular_layout__
__global_router__.
__fault_grading__
__SRAMs__,
__electrical_characteristics__
__Physical_synthesis__
__multiple_voltages__
__timing_model__.
__high_radix__
__working_frequency__
__frequency_synthesizer__
__Wafer-level__
__A/D_conversion__.
__VLSI_processor__
__BIST_structure__
__MEMS_device__
__power_electronics__.
__sensing_scheme__
__high_performance_designs__.
__logic_functions__,
__Design_challenges__
__camera_systems__.
__functionally_untestable__
__driving_voltage__
__technology_scaling__,
__QCA_circuits__
__NAND_gate__
__full_chip__
__incremental_routing__
__address_buses__
__area_estimation__
__current_source__.
__LC-tank__
__extensible_processors__.
__pipelined_designs__.
__voltage_islands__.
__ATPG_tool__
__phase-locked_loops__.
__data_buses__.
__multiple-bit__
__total_capacitance__
__current_density__.
__parasitic_inductance__
(__VDD__)
__functional_blocks__,
__considering_process_variations__.
__low-voltage_low-power__
__Technology_mapping__
__LSI_design__
__FD-SOI__
__timing_margin__
__register_placement__
__CMOS_gate__
__interconnect_design__
__cell_based__
__adjacent_lines__
__defect-oriented__
__synthesis_algorithms__.
__process_variability__.
__PowerPC_microprocessor__
__switching_devices__
__capacitive_and_inductive__
__Integrated_circuits__
__pin-to-pin__
__electric_power_system__
__voltage-scalable__
__bus_lines__.
__portable_systems__.
__SW/HW__
__area-optimized__
__variable_frequency__
__RF_receiver__
__Low_energy__
__chemical_mechanical_polishing__
__800_MHz__
__memory_device__
__pseudo-random_number_generators__
__Field-Programmable_Gate_Array__
__dipole_antenna__
__clock_control__
__gate_dielectrics__
__HSPICE_simulation_results__
__library_characterization__
__VLSI_technologies__.
__power_supply_network__
__I/O_ports__
__channel_router__.
__power_dissipated__
__electromagnetic_analysis__
__behavioral_description__
__pipeline_ADC__
__power_domains__
__digital_integrated_circuits__.
__switch_level__
__sequential_logic_circuits__.
__wireless_transceivers__.
__90nm_CMOS__
__fault_testing__
__leakage_optimization__
__High_density__
__droplet-based__
__voltage_droop__
__module_generators__
__test_wrappers__
__device_layers__
__DLL-based__
__wafer-to-wafer__
__process_corners__.
__Berger_code__
__lifetime_improvement__
__soft-error_rate__
__boundary_scan__.
__direct_tunneling__
__soft_error_rates__
__thermal_stress__
__jitter_tolerance__
__analog_systems__
__sine-wave__
__45nm_technology__
__switch_matrix__
__standard_cell_based__
__test_set_embedding__
__LCD_TV__
__control_circuitry__
__lower_voltage__
__Electronic_Control_Units__
__NAND_gates__
__functional_failures__
__CMOS_cells__
__power_devices__
__defect_avoidance__
__dynamic_circuits__.
__weak_inversion__
__quadruple_precision__
__fixed_frequency__
__circuit_realization__
__pseudorandom_testing__
__ATPG_tools__
__gain_error__
__latch-based__
__CD_domino__
__scan_based__
__scan_tree__
__probe_card__
__path_delay_faults__,
__timing_resolution__
__Built-In-Self-Test__
__D_flip-flop__
__signal_lines__.
__code-disjoint__
__TSC_checkers__
__cellular_automata-based__
__operational_amplifiers__.
__combinational_circuit__.
__functional_test__.
__iterative_logic_arrays__
__IDDQ_measurement__
__analog_circuit_design__.
__Simulated_data__
__bundled-data__
__multiple-pass__
__partial_scan__.
__completion_detection__
__self-timed_circuits__.
__baseband_processor__
__RF_test__
__module_level__
__IEEE_Std__
__coarse-grain_reconfigurable__
__non-restoring__
__control_unit__.
__sidelobe_level__
__SOI_technology__.
__temperature_sensor__.
__0.35_µm__
__wire_planning__
__mixed-signal_test__
__scan_shift__
__link_insertion__
__adaptive_body_biasing__
__carry-propagate__
__field_solver__
__field-programmable_gate-array__
__fault_activation__
__Behavioral_synthesis__
__scan_designs__
__Statistical_timing_analysis__
__cell_libraries__.
__level_shifters__
__inter-stage__
__capacitance_extraction__.
__clocking_scheme__.
__CMOS_circuit__.
__timing-critical__
__BIST_circuit__
__Analog-to-Digital_Converter__
__microprocessor_core__.
__Constraint-driven__
__bias_voltages__
__synchronous_dataflow_graphs__.
__Rent_exponent__
__embedded_memories__,
__instruction_length__
__70_nm__
__spectrum_analyzer__
__over_GF__(p)
__spiral_inductors__
__IEEE_P1500__
__sleep_transistor_insertion__
__gate_sizes__
__IC_packaging__
__dual_VDD__
__standard_CMOS_technology__
__static_CMOS_circuits__.
__prototype_chip__
__high_fan-in__
__incremental_placement__
__loop_shifting__
__error_detection_and_correction__.
__operational_amplifier__.
__on-chip_decoupling_capacitors__
__power_delivery__.
__MOS_devices__.
__path_delay__.
__Pass_Transistor_Logic__
__scan_circuits__
__buffer_planning__
__leakage_estimation__
__technology_migration__
__power_distribution_networks__.
__manufacturing_variations__.
__statistical_optimization__
__circuit_leakage__
__development_board__.
__solder_joint_reliability__
__radix-10__
__chip_performance__
__Gm-C_filter__
__single_frequency__
__carrier-based__
__CMOS_OTA__
__interface_circuit__
__NULL_Convention_Logic__
__analog_signal_processing__
__50_MHz__
__vision_chip__
__threshold_voltage__.
__suitable_for_VLSI_implementation__
__driver_circuit__
__SPICE-based__
__clock_distribution__.
__self-resetting__
__quasi-cyclic_LDPC_codes__.
__frequency_divider__
__fabrication_technology__.
__low_power_CMOS__
__digital_circuitry__
__PMOS_transistors__
__VLSI_implementation__,
__CMOS-compatible__
__gate_oxide_thickness__
__analog-to-digital_converter__.
__layout_decomposition__
__stability_margins__
__multiplier_circuit__
__Booth_recoding__
__content-addressable_memory__
__Soft_error__
__UWB_receiver__
__humidity_sensor__
__optical_interconnects__.
__fully_digital__
__compact_test_sets__
__test_responses__.
__controller-datapath__
__64×64__
__current_conveyor__
__response_compaction__
__cut-off_frequency__
__address_decoder__
__complementary_metal-oxide-semiconductor__
__device_modeling__
__digital_logic__.
__self_test__
__pattern_generation__,
__bipolar_transistors__
__analogue_circuit__
__core-level__
__process_variation_aware__
__delay_test_generation__
__decompression_architecture__
__interconnect_performance__
__carry-select_adder__
__capacitive_crosstalk__
__op-amps__
__infrastructure_IP__
__MPEG-4_decoder__
__calibration_techniques__
__circuit_boards__.
__domino_logic_circuits__.
__thermal_sensors__.
__SOC_designs__.
__digital_logic_circuits__.
__low_area_overhead__
__analogue_circuits__.
__resonant_tunneling_diodes__
__bus_interface__.
__mm^2__
__mass_production__.
__Evolvable_hardware__
__circuit_topology__.
__Millimeter-wave__
__motion_estimation_algorithms__.
__degradation_model__
__subthreshold_circuits__
__oscillation_frequency__
__printed_wiring_boards__.
__interconnect_networks__.
__post-OPC__
__low-threshold__
__low_voltage__,
__gate_oxides__
__pass_transistor__
__CMOS_based__
__High-efficiency__
__Power_supply__
__clock_tree__.
__device_models__.
__algorithm-based_fault_tolerance__
__logical_elements__
__RLC_model__
__field-effect_transistors__
__gate_arrays__.
__power_supply_noise__,
__shield_insertion__
__FPGA_prototype__
__variation_effects__
__gate_delays__.
__analog_and_mixed_signal__
__noise_margins__.
__active_shielding__
__simultaneous_switching_noise__
__PVT_variations__
__inter-module_communication__
__ADL-based__
__symbolic_layout__
__channel_lengths__
__design_rule_checking__
__switch-level_simulation__
__static_CMOS_circuits__
__functional_cells__
__CORDIC_processor__
__bit_parallel__
__clock_domains__.
__measurement_unit__
__reliable_operation__.
__pipelined_designs__
__CMOS_integrated_circuits__.
__multiplier_architectures__
__Xilinx_Virtex-E__
__digit_serial__
__FPGA_core__
__Deep_Sub-Micron__
__latch-up__
__simulation_technique__,
__technology_generations__
__integrity_verification__.
__gate_delay_model__
__RTD-based__
__minimum_sized__
__injection_locking__
__variability-aware__
__throughput-optimized__
__supply_voltages__,
__CMOS_process__,
__logical_effort__
__nanoscale_technologies__.
__minimum_leakage_vector__
__bit-lines__
__post-CMP__
__low_volume__
__maze_routing__.
__150_MHz__
__SDRAM_memory__
__digital_circuit_design__.
__buffered_routing__
__a_10__-bit
__operating_voltages__
__scaled_down__,
__Single_Event_Upset__
__logic_simulator__.
__QCA_circuits__.
__subthreshold_current__
__0.35um_CMOS__
__Post-placement__
__synthesis_flow__.
__RC_circuit__
__IC_technology__
__mm_×__
__layout_patterns__
__speed-independent_circuits__.
__adder_tree__
__Σ-Δ__
__coupling_capacitance__.
__defect_screening__
__thermal_stability__
__critical_nets__
__diagnosis_methodology__
__extraction_tools__
__address_buses__.
__future_technology_nodes__.
__chip-package__
__fault-free_and_faulty__
__configuration_memory__.
__leaf_cell__
__Provably_good__
__Experimental_results_on_ISCAS__'89
__dynamic_power_estimation__
__soft_IP__
__wire_spacing__
__thermal_vias__
__thermal_behavior__
__thermal_distribution__
__circuit_elements__,
__CMOS_gates__.
__temperature_rise__
__junction_temperature__
__leakage_power_consumption__.
__Post-layout__
__Gate_sizing__
__transmission-line__
__HW/SW_interface__
__optical_device__
__fetch_and_decode__
__control_path__
__programmable_logic_arrays__.
__pinch-off__
__sleep_states__
__multi-port_memory__
__90nm_technology__.
__static_RAM__
__2.5_Gb/s__
__counter_based__
__single_electron__
__stringent_timing_constraints__
__million_transistors__
__tunneling_current__
__switched_current__
__clock_skews__.
__digitally_programmable__
__fault_detectability__
__high_frequency__,
__2.4-GHz__
__analog_circuitry__
__single_ended__
__dual_supply_voltages__
__analog_and_mixed-signal_circuits__.
__gate-oxide__
__low-power_operation__
__CMOS_current-mode__
__22_nm__
__datapath_circuits__
__multiplier_design__
__bulk_micromachining__
__carry-save_addition__
__baseband_receiver__
__error_masking__
__bandgap_voltage_reference__
__radix-16__
__polyphase_filter__
__register-transfer-level__
__thermal_resistance__
__delay_elements__.
__Xilinx_Virtex__
__UWB_pulse__
__voltage_scalable__
__speech-recognition__
__0.13_μm__
__functional_decomposition__,
__reduced_power_consumption__.
__UWB_applications__.
__turbo_decoder__.
__current_conveyors__
__optical_computing__
__power_transfer__
__array_architecture__.
__Gbit/s__.
__quantum-dot__
__subthreshold_circuits__.
__switching_circuit__
__continue_to_shrink__
__probing_technique__
__digital_simulation__.
__analog_IC__
__wide_tuning_range__
__logarithmic_number_system__
__microprocessor-based_systems__.
__circuit_boards__
__manufacturing_technology__.
__DC_power__
__capacitor_mismatch__
__pipelined_ADC__.
__2.5_Gbps__
__XOR_gate__
__passive_UHF_RFID__
__linear_feedback_shift_registers__.
__compressed_bitstream__
__pin-count__
__signal_processor__.
__XOR_gates__
__logic_faults__
__cross-coupling__
__test-per-scan__
__controllability_and_observability__.
__CMOS_logic_gates__
__delay_faults__,
__charging_and_discharging__
__parallel-plate__
__double_precision_floating_point__
__industrial_designs__,
__Fault_coverage__
__logic_design__,
__Architecture_design__
__FinFET-based__
__molecular-scale__
__hardware_efficient__
__clock_gating__,
__forward_body_bias__
__reverse_body_bias__
__measurement_circuit__
__common_centroid__
__test_strategy__,
__Architecture-level__
__thermal_analysis__.
__circuit_structures__.
__design_styles__,
__digital_CMOS_technology__.
__synthesis_method__,
__modern_designs__.
__complementary_metal_oxide_semiconductor__
__test_chip__.
__dummy_fills__
__pass-band__
__ASIC_implementation__
__temperature_estimation__
__power_estimation__,
__random_access_scan__
__deep_submicron_technologies__
__leakage_current_reduction__
__FFT_processors__.
__40_MHz__
__embedded_processor_core__
__wire_pipelining__
__logic_transformations__
__90nm_CMOS_technology__
__minimum_feature_size__
__solar_energy_harvesting__
__LC_VCO__
__mode-locked__
__timing_windows__
__linear_regulator__
__Application_Specific_Instruction_Set_Processors__
__bus_matrix__
__Static_Noise_Margin__
__testing_purposes__.
__output_voltages__
__reconfigurable_accelerator__
__65nm_and_45nm__
__Voltage_Controlled_Oscillator__
__hardware-efficient__
__model_order_reduction__.
__multiplier_architecture__
__transistor_sizing__.
__read-only_memory__
__device_sizing__
__&Delta__;__&Sigma__;
__conversion_efficiency__
__tiling_patterns__
__clock_network__.
__SoC_applications__.
__functional_mode__
__primary_outputs__.
__floorplanning_problem__
__cell_library__,
__total_harmonic_distortion__
__DSP_chip__
__Power_distribution__
__ultra-high_speed__
__Testability_analysis__
__data-flow_graph__
__within-die_variations__
__power-management__
__variable_load__
__path_delays__.
__delay_test__.
__VLSI/ULSI__
__power/ground_noise__
__test_response_compaction__.
__RS_encoder__
__LC_oscillator__
__capacitor_array__
__power-supply__
__power/ground_network__
__deep_submicron_technologies__.
__300mm_wafer__
__transfer_characteristics__
__0.18&mu__;m
__scaling_trends__
__switching_techniques__
__skew_reduction__
__Equivalence_checking__
__body_biasing__.
__logic_duplication__
__gate_length__,
__layout_density__
__Gb/s__.
__power_cycling__
__CMOS_transistor__
__digital_designs__,
__test-per-clock__
__Rent's_Rule__
__clock_delay__
__biomedical_application__.
__hardware_Trojans__
__color_interpolation__
__130_nm__
__critical_path_delays__
__Baugh-Wooley__
__placement_optimization__
__decimation_filter__
__operating_frequencies__,
__sinusoidal_oscillator__
__configurable_processor__
__CAD_tool__.
__circuit_implementations__
__silicon_die__
__deep_submicron_VLSI__
__low_supply_voltage__.
__optimally_designed__
__physical-level__
__output_signal__.
__CMOS_mixer__
__Power_savings__
__bias_current__
__current-sensing__
__analog_and_mixed-signal_circuits__
__boundary-scan__
__VLSI_layouts__
__free-running__
__serial_links__
__CMOS_inverters__
__variation_aware__
__charge_injection__
__test_escape__
__2.5_GHz__
__Ultra_low_power__
__reduced_precision__
__highly_testable__
__32-nm__
__Physically_Unclonable_Functions__
__flip-flop_based__
__LC_tank__
__floating-point_addition__
__non-volatile_memories__.
__low-noise_amplifier__
__power_grid_verification__
__scan_flip-flop__
__Operational_Transconductance_Amplifier__
__scan_testing__
__voltage_regulation__
__switched-capacitor_circuits__.
__aperture_jitter__
__aging_effects__.
__aging_effect__
__RFID_tag__.
__VHDL_description__
__over_GF__(2m).
__reliability_testing__.
__parity_checking__
__electromagnetic_compatibility__
__semiconductor_memories__
__Static_Random_Access_Memory__
__device_geometries__
__commercial_ATPG__
__sequential_circuit__.
__mass_production__,
__9T_SRAM__
__Phase_Change_Memory__
__delay_compensation__
__clock_pulse__
__functional_tests__.
__cellular_arrays__.
__realistic_faults__
__RTL_level__
__jitter_reduction__
__single-walled_carbon_nanotubes__
__state-variable__
__concurrent_test__
__SPICE_model__
__RF_transceivers__
__settling_time__.
__PVT_variations__.
__side-channel_leakage__
__fault_simulator__.
__noise_sources__,
__alternate_test__
__BIST_schemes__
__faulty_circuit__
__series_resistance__
__testable_design__
__power_supply_current__
__submicron_CMOS__
__ASIC_design_flow__
__diagnostic_fault_simulation__
__manufacturing_testing__
__multiple_scan_chains__
__cross_point__
__memory_testing__
__DRAM_cell__
__rise/fall__
__thermal_optimization__
__voltage_source__
__Failure_analysis__
__open_defects__.
__area_minimization__.
__soft-errors__
__multi-drop__
__flip-flop_selection__
__word-line__
__MOS-NDR__
__standard_CMOS_technology__.
__Scan_chain__
__post-manufacturing__
__Clock_gating__
__UHF_RFID_tag__
__driving_capability__
__Mentor_Graphics__
__single_event__
__switching_fabrics__.
__digital_calibration__
__CMOS_processes__
__RC_delay__
__clock_signals__.
__multigrid-based__
__logic_networks__.
__self-test__.
__500_MHz__.
__technology_mapper__
__logic_optimization__.
__domino_logic_circuits__
__Full-chip__
(__Intellectual_Property__)
__fault_injector__
__Layout-aware__
__reverse_biased__
__pipelined_multiplier__
__100_nm__
__discharge_current__
__Design-for-testability__
__Circuit-level__
__Test_scheduling__
__pixel_array__
__WSN_nodes__.
__compact_thermal_model__
__semiconductor_process__
__slack_budgeting__
__clock_generators__
__Toffoli_gates__.
__analog_systems__.
__interconnect_prediction__
__high_threshold_voltage__
__substrate_noise_coupling__
__65nm_technology__.
__state_assignment__.
__memory_structures__.
__leakage_power_reduction__.
__primary_inputs__.
__testing_strategy__,
__software-based_self-test__
__Software-based_self-test__
__storage_elements__.
__BIST_techniques__
__test_data_compression__.
__linear_analog_circuits__
__signal_delays__
__silicon_compiler__.
__parameter_extraction__.
__ring_oscillator__.
__highly_dense__
__million_gates__
__standard_cell_library__,
__TSMC_CMOS__
__supply_and_threshold_voltages__
__double-sampling__
__timing_analyses__
__synthesis_for_testability__
__Verilog_HDL__.
__statistical_timing_analysis__,
__microprocessor_core__,
__logic_circuitry__
__Application-independent__
__circuit_descriptions__
__sign_extension__
__Opto-VLSI__
__global_wiring__
__fault-detecting__
__8-bit__,
__clock_distribution__,
__latches_and_flip-flops__
__capacitive_coupling__.
__active_region__
__Area_efficient__
__partial_product_reduction__
__VLSI_device__
__Logic_design__
__adaptive_dynamic__
__series-connected__
__operating_frequencies__.
__diagnostic_capability__
__event_simulation__
__programmable_logic_devices__.
__gas_sensing__
__metal-gate__
__CMOS_implementations__
__multilevel_interconnect__
__phase-change_memory__
__Global_routing__
__digital_CMOS_circuits__.
__DFT_approach__
__device_characterization__
__ion_trap__
__parallel_adder__
__VLSI_architecture__.
__wave-pipelining__
__microneedle_array__
__shallow_trench_isolation__
__noise_generator__
__stress_effects__
__IP_cores__,
__current_mirror__.
__digital_electronics__
__reliably_detects__
__0.18_micron__
__memory_element__.
__embedded_cores__,
__power_optimization_techniques__
__segment_lengths__
__scan_testing__.
__VLSI_chip__.
__physical_design_methodology__
__test_methodology__.
__Application_specific__
__Test_patterns__
__dynamic_reconfigurable__
__multi-sector__
__device_reliability__
__automatic_fare_collection__
__Xilinx_Virtex_FPGA__
__unity-gain__
__current_waveforms__
__standby_leakage_power__
__digital_microfluidic_biochips__
__global_wire__
__pixel_images__
__DNA_analysis__,
__experimentally_demonstrated__.
__bus_voltage__
__micro-electro-mechanical_systems__
__post-silicon_validation__.
__Cu/low-k__
__glitching_activity__
__charge_recovery__
__RF_transmitter__
__global_bus__
__test_response_compaction__
__power_rails__
__gate_tunneling__
__through-silicon_vias__
__inductively_coupled__
__0.18@mm_CMOS__
__super-threshold__
__locking_range__
__buffer_planning__.
__channel_buffers__
__90nm_CMOS_process__.
__fabrication_process__,
__Test_data_compression__
__interconnect_design__.
__dynamic_random_access_memory__
__sub-wavelength_lithography__
__thin-film_transistors__
__handshake_circuits__
__fault_simulators__
__systematic_defects__
__0.13@mm__
__Design_tradeoffs__
__logical_gates__
__delay_noise__
__analogue_circuits__
__design_procedure__,
__input_waveforms__
__crosstalk_induced__
__state_elements__
__average_switching_activity__
__memory_array__.
__insertion_loss__
__edge_placement_error__
__CAM_cell__
__verification_platform__
__ΣΔ_modulator__
__voltage_controlled_oscillator__
__power_switch__
__signal_probability__
__quantum-dot_cellular_automata__.
__source_and_drain__
__a_4__-bit
__Schmitt_Trigger__
__Butterworth_filter__
__test_generation_procedure__
__TDM_switch__
__layout-level__
__digital_VLSI__
__test_technique__.
__supply_gating__
__built-in_current_sensor__
__electrical_measurements__
__voltage_range__
__total_leakage__
__CMOS_processes__.
__multiple-voltage__
__equivalent_circuits__
__functional_logic__
__interconnection_wires__
__Process_variation_aware__
__Analog_circuit__
__automated_test_equipment__
__bipolar_transistors__.
__switching_window__
__signature_analyzer__
__switching_delays__
__high-sensitivity__
__test_pattern_generation__,
__delta-sigma_modulator__
__power-sensitive__
__post-route__
__pseudo-random_sequences__
__An_area_efficient__
__test_scheduling__,
__scan-chain__
__testability_enhancement__
__power_networks__.
__combinational_cells__
__physical_synthesis__,
__logic_testing__
__serial_links__.
__pass-transistor_logic__
__SOI_technology__
__voltage_regulator__.
__detection_technique__.
__folded_cascode__
__high-density__,
__Designing_robust__
__analog_multiplier__
__address_decoders__
__Built-in-Self-Test__
__flash_memories__,
__repeater_insertion__,
__LUT_cascade__
__full_swing__
__test_strategy__.
__Static_timing_analysis__
__Virtex-II__
__passive_components__.
__Nyquist-rate__
__RMS_jitter__
__cryptographic_hardware__.
__fully_synchronous__
__power_supply_voltage__,
__variation-induced__
__driver_sizing__
__pattern_density__
__fully-integrated__
__chemical-mechanical_polishing__
__LCD_driver__
__electrical_properties__
__model_order_reduction_techniques__
__substrate_resistance__
__AES-GCM__
__accurately_forecast__
__differential_logic__
__low-power_high-speed__
__transaction_level__.
__datapath_synthesis__.
__interconnect_optimization__
__drive_strength__
__IEEE_Std_1149.1__
__rotary_clocking__
__device_simulations__
__true_random_number_generator__
__Logic_simulation__
__power_generator__
__code_checker__
__module_generator__
__scan_cells__,
__error_indication__
__timing_critical__
__voltage-scaling__
__Interconnect_delay__
__SoC-based__
__digital_microfluidic__
__90nm_process__
__test_access_architecture__
__70nm_technology__
__thermal_runaway__
__cell_layouts__
__minimum_width__
__SRAM_memories__.
__programmable_routing__
__partial-scan__
__Design_for_testability__
__cryptographic_device__
__scan_designs__,
__intra-gate__
__CMOS-MEMS__
__CMOS_LC__
__concurrent_fault_detection__
__commercial_FPGAs__.
__temperature_dependence__
__Inductive_Fault_Analysis__
__technology_generations__.
__test_architecture__.
__enabling_fast__
__Functional_testing__
__ultrahigh-speed__
__current_controlled__
__digital_CMOS__
__domino_gates__
__Domino_logic__
__DCT_architecture__
__BIST_methodology__
__layout-aware__
__Statistical_simulation__
__Massey-Omura__
__microfluidic_biochips__.
__cell_count__
__high-yield__
__VLSI_testing__
__memory_tests__.
__layout_retargeting__
__sub-90nm__
__bus_line__
__Si-based__
__detailed_routing__,
__wire_widths__
__fabrication_technology__,
__fabrication_technologies__
__VLIW-based__
__DSP_core__.
__transparent_BIST__
__dynamic_power_consumption__.
__parallel_pattern__
__instruction_decoder__
__polycrystalline_silicon__
__CMOS_devices__.
__CMOS_transistors__
__current-mode_CMOS__
__single-crystal__
__hazard_free__
__molecular_QCA__
__output_voltage_swing__
__dual-path__
__gate_capacitance__
__DC_current__
__SAW-less__
__BIST-based__
__hardening_techniques__
__Pentium®_4__
__jumper_insertion__
__1.6_GHz__
__direct_digital__
__multiple_clock_domains__
__Quasi_Delay_Insensitive__
__gate_level__.
__OpenRISC_1200__
__RTL_verification__
__self-repairable__
__parameter_fluctuations__
__voltage_transients__
__reversible_circuit__
__mitigation_techniques__.
__voltage-controlled__
__cell_structures__
__MEMS_gyroscope__
__virtually_eliminate__
__efficiency_enhancement__
__aware_placement__
__gate_oxide_breakdown__
__nanowire_crossbar__
__measurement_setup__
__TMR-based__
__interconnect_resources__
__VLSI_circuit_design__.
__modular_structures__
__folding_technique__
__test_structures__.
__voltage_levels__,
__mutual_inductance__
__logic_elements__.
__array_designs__
__metal-oxide-semiconductor__
__current_monitoring__
__circuit_analysis__,
__fault_emulation__
__finite_field_multiplier__
__transient_and_permanent_faults__
__a_12__-bit
__recursive_digital_filters__.
__filter_implementation__
__medium_voltage__
__power_line__.
__communication_backbone__
__peripheral_circuits__
__routing_architectures__
__delay_effects__
__reliability_characteristics__
__Thermo-mechanical__
__temperature_fluctuations__
__High_reliability__
__electrical_networks__
__gate_level__,
__layout_information__,
__signal_processors__
__test_pattern_generators__.
__transmission_gates__
__adiabatic_logic__
__clock_skew_scheduling__.
__3.3-V__
__Total_Harmonic_Distortion__
__High_voltage__
__tuning_range__.
__current_reference__
__adiabatic_circuits__
__chip_set__
__active-matrix__
__RF_applications__.
__quantum_information_processing__.
__operational_transconductance_amplifier__
__power_supply_voltages__
__MOS_current_mode_logic__
__Low-noise__
__Cycle_time__
__InP-based__
__monolithically_integrated__
__Test_Access_Port__
__fully_integrated_CMOS__
/__spl_mu/m_CMOS__
__output_ripple__
__residue-to-binary_converter__
__gate_delays__,
__Muthukrishnan-Stroud__
__Accurate_models__
__read_stability__
__cell_stability__
__minimum_operating_voltage__
__sub-micrometer__
__low-frequency_noise__
__thermal_conduction__
__gate_insulator__
__high-level_power_estimation__
__observability_and_controllability__
__reduced_power__
__multichip_modules__.
__address_bits__
__power_delivery_network__
__SAR_ADCs__.
__microelectronic_devices__
__failure_criteria__
__fast-settling__
__twiddle_factors__
__transmission_line__.
__1.8_GHz__
__copper_interconnects__.
H.__264/AVC_decoder__.
__switching_power_converters__.
__interconnect_technologies__
__decoupling_capacitors__.
__power_conversion__
__MOS_capacitors__
__linear_transconductor__
__low_voltage_CMOS__
__fast_transient_response__
__polar_transmitter__
__level_conversion__
__wireless_receivers__.
__5-GHz__
__field_programmable_analog_array__
__microarchitecture_design__
__temperature_sensors__.
__mixed_radix__
__ion-trap__
__two-rail_checker__
__degradation_models__
__MEMS_sensor__
__gallium_arsenide__
__point_insertion__
__Memristor-based__
__Single-stage__
__gas_sensor__.
__self-testing__.
__front_end__.
__wafer_scale__
__test_vehicle__
__256_x_256__
__AC-coupled__
__residue_arithmetic__.
__environmental_variations__.
__power-awareness__
__phase_change_memory__.
__bit-slices__
__high-speed_bus__
__reconfiguration_techniques__
__very_large-scale_integration__
__bus_encoding_scheme__
__magnetic_sensors__.
__energy-harvesting__
__Power_PC__
__flip_flops__
__asynchronous_sequential_circuits__
__Dependency_analysis__
__error_detecting_codes__
__parallel_array__
__complex-number__
__array_multipliers__.
__IEEE_rounding__
__circuit_techniques__.
__leading_zero__
__microprocessor_chip__
__CMOS_sensor__
__energy-recovery__
__Silicon-On-Insulator__
__FIR_filter__,
__PMOS_and_NMOS__
__adiabatic_switching__
__fundamental_mode__
__circuit_designs__,
__parallel-prefix__
__custom_circuits__
__floating_gates__
__1.5_GHz__
__range_reduction__
__data-reuse__
__billion_transistor__
__area-time_efficient__
__systematic_design_procedure__
__Spartan-3__
__multipliers_and_adders__
__short-length__
__RF_power_amplifier__
__statistical_leakage__
__current_comparator__
__capacitive_and_inductive_coupling__
__minimizing_power_consumption__
__interconnect-centric__
__Substrate_noise__
__SiGe_BiCMOS__.
__parasitic-aware__
__CMOS_integrated__
__noise-aware__
__intellectual-property__
__wirelength-driven__
__switch_blocks__
__circuit_simulator__,
__Logic_optimization__
__an_area_efficient__
__test_cost_reduction__
__pre-routed__
__sigma-delta_modulation__
__test_power_reduction__
__delay_fault_models__
__false_loop__
__IC_industry__
__logic_family__
__pulse-mode__
__guard_ring__
__loop_gain__
__high-Vt__
__logic_function__.
__DLX_processor__
__channel_length__,
__IP_core__.
__charge-pump__
__RF-CMOS__
__Reduced_Ordered_Binary_Decision_Diagrams__
__chip_layout__
__voltage_waveform__
__MTCMOS_circuits__.
__timing_criticality__
__computation_unit__
__RF_circuit__
__thermal_gradient__
__optical_lithography__.
__software_radios__.
__test_application__,
__delay-locked_loop__
__L1/L2__
__clock_tree_synthesis__
__timing_driven_placement__
__lossy_transmission_lines__
__300_MHz__
__charge_sharing__
__sense_amplifiers__,
__ATPG_tool__.
__ESD_protection_circuit__
__frequency_tuning__.
__AES_cipher__
__threshold_voltages__.
__binary_adder__
__low_noise_amplifiers__
__static_timing__
__Decoupling_capacitance__
__slew-rate__
__CNOT-based__
__NBTI_induced__
__sizing_and_spacing__
__current_sources__.
__90nm_CMOS_technology__.
__clock_frequencies__,
__nanometer_IC__
__90nm_and_65nm__
__1024-bit_RSA__
__Test_vector__
__SIMD_architecture__.
__scaled_CMOS__
__aggressively_scaled__
__testing_strategy__.
__asynchronous_design__.
__Spice_simulations__
__double-rail__
__single_stuck-at_faults__.
__transistor_widths__
__circuit_realizations__
__ultra-low_energy__
__parametric_variations__,
__device_under_test__
__fanout_free__
__embedded_DRAMs__.
__high_volume_production__
__pattern_generators__.
__BIST_design__
__vector_restoration__
__functional_fault__
__interconnect_testing__
__linked_faults__
__functional_faults__.
__wireless_receiver__
__SPICE_models__
__compaction_procedure__
__at-speed_test__.
__functional_test__,
__static_compaction_procedure__
__weighted_random_pattern__
__process_variation_tolerant__
__small_delay_defects__.
__scan_tests__
__delay-line__
__timing_characterization__
__circuit_under_test__
__butterfly_units__
__memory_cores__.
__test_pattern_generator__.
__pseudo-exhaustive_test__
__pulse-driven__
__temporal_encoding__
__RFID_transponder__
__915_MHz__
__performance_variability__.
__application-specific_instruction_set_processors__
__TFT_LCD__
__leakage_control_techniques__
__RTL-level__
__Thermal_modeling__
__magnetic_bubble__
__adaptive_voltage_scaling__
__CMOS_camera__
__sequential_logic__.
__DPA-resistant__
__microstrip_antenna__
__triple-mode__
__rapid_recovery__
__power_measurements__.
__RF_devices__
__micro-controller__.
__Modern_FPGAs__
__RTL_code__
__yield_optimization__.
__compaction_technique__
__low-loss__
__transient_pulses__
__1.2_GHz__
__imaging_technology__.
__globally_asynchronous__
__device_parameters__.
__memory_elements__,
__high-performance_microprocessor__
__output_resistance__
__MOS_circuit__
__macromodeling_technique__
__Switching_activity_estimation__
__variation_tolerance__.
__energy_estimation__.
__dual_Vth__
__functional_mode__.
__process_parameter_variations__.
__external_testers__
__wire_segment__
__signal_nets__.
__mixed_analog/digital__
__digital_switching_noise__
__power/ground_networks__.
__bus_structures__
__timing_models__,
__digital_electronics__.
__radiation_hardened__
__Application_Specific_Integrated_Circuit__
__delay_insertion__
__product_cost__.
__coupled_interconnects__.
__Multi-threshold_CMOS__
__digital_ICs__
__area_and_power_dissipation__
__interconnect_synthesis__
__sub-65nm__
__topology_selection__
__circuit_delay__,
__interconnect_modeling__
__high-speed_interconnects__.
__tested_separately__
__combinational_equivalence_checking__
__high-speed_serial__
__fractional-N_synthesizer__
__multiple_supply_voltage__
__power_management_policy__
__short_faults__
__storage_elements__,
__low_Vt__
__power_grid_noise__
__bulk_CMOS__.
__structured_ASICs__
__storage_element__
__power_macro-modeling__
__arithmetic_components__
__nodal_analysis__
__input_space_adaptive__
__defect_data__.
__voltage_regulators__
__metal_interconnect__
__CNTFET-based__
__bus_routing__
__Ultra-low-power__
__subthreshold_operation__.
__SPICE_simulation_results__
__RLC_circuits__
__static_noise_margin__
__complementary_metal-oxide_semiconductor__
__random_dopant__
__low_impedance__
__SystemC_models__.
__radiation_tolerant__
__precision_arithmetic__
__low_threshold_voltage__
__signal-level__
__photonic_devices__
__CMOS_integrated_circuit__
__engineering_change_order__
__IDDQ_measurements__
__Defect_tolerance__
__data-paths__.
__catastrophic_faults__
__resistive_shorts__
__carrier_mobility__
__interconnect_capacitances__
__power-optimized__
__current-source__
__deep_sub-micron_CMOS__
__analog_circuitry__.
__maximum_clock_frequency__
__during_scan_testing__
__RF_BIST__
__RF-powered__
__ADCs_and_DACs__
__op-amp__.
__micro-machined__
/__spl_Sigma//spl_Delta__/
__fully_reconfigurable__
__Schottky_diode__
__bulk_silicon__
__0.18ìm_CMOS__
__temperature_coefficient__
__electric_power_system__.
__layout_level__.
__debug_support__
__missing_material__
__signal_variations__
__delay_path__
__redundancy_repair__
__related_failures__
__function_generators__
__line_driver__
__Xilinx_Spartan__
__full_wave__
__0.18_µm__
__Montgomery_modular__
__Programmable_Logic_Devices__
__Stratix_II__
__SOI_MOSFET__
__VCO-based__
__ΔΣ_ADC__
__field_effect_transistors__
__fault_pattern__
__Optical_Proximity_Correction__
__Fault_modeling__
__logic_mapping__
__circuit_topologies__.
__Monte_Carlo_analysis__.
__Xilinx_Virtex-4__
__multiplicative_inversion__
__gm/ID__
__2.2_GHz__
__CAD_flow__.
__VLSI_hardware__
__circuit_breaker__
__VLSI_arrays__
__TSMC_0.18μm__
__variable-latency_units__
__RTL_power__
__output_buffer__.
__0.35_μm_CMOS__
__current_sensing__
__power_distribution_systems__
__metal_thickness__
__analog_CMOS__
__test_mode__,
__adders_and_multipliers__
__High-temperature__
__charge-recycling__
__nano-devices__
__power_conscious__
__STI_stress__
__soft-edge_flip-flops__
__RDL_routing__
__NAND_Flash_memory__
__Xilinx_FPGA__.
__bit-parallel_multipliers__
__Speed_scaling__
__FFT_architecture__
__state_transition_table__
__power_harvesting__
__Energy_Consumption_Ratio__
__timing_generator__
__wafer_lot__
__VLV_testing__
__temperature_range__.
__spatially-correlated__
__PD_SOI__
__dynamic_frequency_clocking__
__transition_faults__,
__CMOS_differential__
__noise_figure__.
__integer_multipliers__
__encoder_architecture__
__CMOS_DAC__
__carry_propagation__.
__degradation_mechanisms__
__diagnosis_algorithm__.
__sequential_elements__.
__voltage_controlled__
__temperature_compensated__
__glitch-free__
__digital-to-analog_converters__.
__crosstalk_effects__.
__power-gating__.
__modeled_faults__
__CMOS_logic__.
__virtual_ground__
__mass_produced__
__µm_×__
__faulty_and_fault-free__
__dynamically_re-configurable__
__buck_converters__
__digital_system_design__.
__multiplier_and_divider__
__Quantum-dot_cellular_automata__
__CMOS_0.35__
__Trojan_detection__
__double_patterning__
__IP_components__
__Feasibility_study__
__0.25_micron__
__one's_complement__
__DDR_SDRAM__
__digital_circuit__.
__transition_fault_model__
__quantum_error_correction__
__current_reuse__
__Design_constraints__
__power_distribution_grids__
__0.13_mum__
__VLSI_array__
__modular_multiplication_algorithm__
__digital_FIR_filters__
__Altera_Cyclone_II__
__CMOS_monolithic__
__Altera's_Stratix__
__embedded_multipliers__
__TSV-based__
__fixed-point_arithmetic__.
__frame_buffers__
__serial/parallel__
__logic_devices__
__hot-carrier_induced__
__delay_and_power_dissipation__
__Flash_memories__.
__area-constrained__
__clock_generation__.
__circuit_technology__
__FPGA_implementation__,
__crystal_oscillator__
__CORDIC_based__
__fully_depleted_SOI__
__high_torque__
__a_4__-level
__optoelectronic_devices__
__performance_limits__.
__parallel_adders__
__diagnosing_faults__
__static_CMOS__.
__transition_tests__
__bridging_defects__
__filter_structures__
__SRAM_cell__.
__field-effect_transistors__.
__interconnect_wire__
__standard_cell_circuits__
__floating-gate_MOS__
__low_hardware_overhead__
__Low_power__,
__130nm_CMOS_technology__.
__ultralow-power__
__Carbon_nanotube__
__combinational_and_sequential_logic__
__digital_CMOS_process__.
__sub-50nm__
__DG_devices__
__accurate_timing_analysis__
__device_mismatch__
__mixed-signal_ICs__.
__ASIC_chip__
__test_methodology__,
__0.18μm_CMOS__
__analog_design__.
__guaranteed_passive__
__inductive_and_capacitive__
__supply_voltage_variation__
__pole/zero__
__differential_amplifier__
__equivalence_verification__
__tuning_technique__
__charge_pump_circuit__
__Switch-level__
__SRAM_memories__
__Cellular_automata_based__
__RF_transceivers__.
__RTL_models__.
__Test_sequences__
__multilevel_circuits__
__clock_jitter__.
__realistic_fault_models__
__Scan_based__
__scan_enable__
__Reliability_challenges__
__hardware_realization__.
__device_modeling__.
__timing_specifications__.
__DC_gain__
__defect_diagnosis__.
__programmable_logic_blocks__
__parametric_variations__.
__Thin-film__
__â__¢
__LUT-based_FPGA__
__single-event_upset__
__test_stimuli__.
__test_set_compaction__
__dual-damascene__
__variability_compensation__
__charge_based__
__aggressor_alignment__
__nanometer_technology__.
__post-layout_simulations__
__0.35_μm__
__signal_transition_graph__
__carry_lookahead__
__carrier_velocity__
__dI/dt__
__self-test__,
__software-based_self-testing__
__interface_circuitry__
__Vdd_and_Vth__
__ripple_carry_adder__
__spurious-free_dynamic_range__
__pipelined_ADCs__
__charge_storage__
__resonant_clock__
__BIRA_scheme__
__parametric_tests__
__Dual-rail__
__high-speed_communication__
__mixed-signal_IC__
__test_point_selection__
__analog_to_digital_converters__
__Evaluation_techniques__
__0.18um_CMOS_technology__.
__contradictory_requirements__
__handshake_protocol__.
__extended_burst-mode__
__multiple_clock__
__delay_buffers__
__Laser_Stimulation__
__voltage_noise__
__Booth_multiplier__
__PMOS_devices__
__Variation_tolerant__
__long_wire__
__clock_generator__.
__operating_mode__.
__Single-ended__
__combinational_block__
__device_simulation__
__floor_planning__
__linear_analog_circuits__.
__Kogge-Stone__
__Simulink-based__
__ballistic_transport__
__logic_devices__.
__analog-to-digital_conversion__
__dual_damascene__
__VLSI_testing__.
__defect_clustering__
__voltage_variation__
__logic_levels__.
__short-circuit_power__
__Built-in_Self_Test__
__TSMC_0.18µm__
__test_infrastructure__
__0.18@mm__
__fully_associative__
__power_optimized__
__pre-placement__
__yield-driven__
__packaging_technology__.
__BIST_architectures__
__tunnel_diode__
__testability_features__
__Test_sets__
__PV_cells__
__substrate_noise__.
__interconnect_effects__
__Configurable_Logic_Blocks__
__IR-OBIRCH__
ISCAS'__89_benchmark_circuits__.
__organic_light-emitting_diode__
__inductive-coupling__
__parasitic_elements__
__nano-meter__
__sensitivity_computation__
__GALS-based__
__layout_verification__
__sequential_designs__
__stuck-open_fault__
__functional_failures__.
__don't-cares__
__silicon_chips__.
__macro_placement__
__interface_board__
__bit_flips__
__practical_deskew_schemes__
__Low_power_consumption__
__IC_package__
__screening_method__
__electronic_equipment__.
__carrier_transport__
__pow_er__
__gate-level_netlist__
__flip-flop__,
__high_defect_coverage__.
__Editor's_Endnotes__.
__sampling_frequencies__
__functionally_redundant__
__NMOS_transistors__
__ultra_low-voltage__
__test_controller__
__Voltage_stability__
__input_vector_control__
__inverter_chain__
__calling-context__
__CMOS_VLSI__.
__CMOS_imagers__.
__four_quadrant__
__tight_restrictions__
__purely_digital__
__voltage_gain__
__output_impedance__
__microwave_power__
__quadrature_oscillator__
__multiple_scan_chains__.
__digital_pixel_sensor__
__RF_ICs__.
__Single_Event_Transients__
__baud-rate__
__voltage_overscaling__
__multi-clock_domain__
__90nm_CMOS_process__
__tunable_capacitor__
__dual_threshold__
__minimal_power__
__manufacturing_defects__,
__generation_units__
__switching_speeds__
__direct_bonding__
__SOC_design__.
__single_crystal_silicon__
__fault_injection_technique__
__Fault_models__
__clustered_microarchitectures__.
__portable_applications__,
__high-performance_designs__
__intrinsic_body__
__Locally_Synchronous__
__alpha_particles__
__operation_modes__.
__fixed-frequency__
__current_conveyor__.
__production_test__,
__test-pattern_generation__
__Ultra-Low-Voltage__
__SEC-DED_codes__
__logic_cells__,
__Yield_enhancement__
__22nm_technology__
__512_×_512__
__fabrication_cost__
__fault_repair__
__worst-case_timing__
__thermal_noise__,
__coupling_effect__
__test_access_mechanisms__
__multi-chip_module__
__patch_antennas__
__clock_control__.
__transient_error__
__stuck-open__,
__multiple_input_switching__
__operating_voltage__,
__real_measurements__.
__dual_output__
__Virtex-5__
__impedance_extraction__
__cell_placement__.
__Reliability_issues__
__high-speed_and_low-power__
__layout_sensitivity__
__single_event_upset__
__Architectural_Vulnerability_Factor__
__feature_sizes__.
__thermal_via_planning__
__VLSI_fabrication__
__Single_Event__
__high-speed_low-power__
__multi-million__
__data-paths__
__short_circuit_current__
__metal_wires__
__power_estimator__
__sensing_circuit__
__communication_fabrics__
__fail_safe__
__scan-based_testing__
__RLC_model__.
__BIST_hardware__
__fast-response__
__application_specific_integrated_circuit__
__error_correction_codes__.
__garbage_outputs__
__accurate_interconnect__
__test_set_generation__
__analog_to_digital_converter__
__finite_word-length__
__arithmetic_datapaths__
__ultra-high-speed__
__circuit_model__,
__IIR_filter__.
__reducing_test_application_time__
__random_access_memory__.
__calibration_circuit__
__low-IF_receiver__
__built-in_self-test__,
__piecewise_approximation__
__RS_decoder__
__test_cost_reduction__.
__cross-talk__,
__cyclic_redundancy__
__directed_test_generation__
__300-mm__
__multiplier_circuits__
__compiler-managed__
__through-silicon-via__
__power_meter__
__internal_clock__
__40Gb/s__
__QCA_cells__
__passive_components__,
__readout_circuit__
__Timing_driven__
__code_conversion__
__stuck-at_and_bridging_faults__
__boolean_satisfiability__.
__architectural_levels__.
__wire-bond__
__IBM_POWER6™__
__Hardware/software_partitioning__
__digital_ICs__.
__partially_depleted__
__transient_simulations__
__ΔΣ_modulator__
__voltage_supply__.
__insertion_method__
__residue_number_systems__
__source_synchronous__
__circuit_parameters__,
__1P6M_CMOS__
__layout_dependent__
__Multiple_Valued_Logic__
__0.13_micron__
__frame_memory__
__single-electron_transistors__
__switching_converter__
__droplet-based_microfluidic__
__Field_Programmable_Analog_Arrays__
__adaptive_body_bias__
__circuit_graphs__.
__silicon_technologies__
__minimum_supply_voltage__
__32nm_technology__
__noise_sensitive__
__sequential_equivalence_checking__.
__0.5_mm__
__pass-fail__
__CMOS_voltage_reference__
__voltage_reference__.
__synthesized_designs__
__VLSI_interconnects__
__transistor_feature_sizes__
__0.13-µm_CMOS__
__redundancy_addition_and_removal__
__microprocessor_cores__.
__LC_oscillators__.
__static_test_compaction__
__130-nm__
__layout_compaction__
__CMOS_power_amplifier__
__fully_differential_CMOS__
__wave_digital__
__fixed_coefficient__
__physical_planning__
__timing_margins__
__space_compactors__
__circuit_architecture__
__formal_property_verification__
__inter-_and_intra-die__
__temperature_gradient__.
__soft_macros__
__ESD_protection__.
__embedded_memory__.
__timing_variation__
__waveform_shape__
__preserving_transformations__
__current-feedback__
__relaxation_oscillator__
__LFSR_based__
__fractional-N_frequency_synthesizer__
__high-linearity__
__32-bits__
__Ogg_Vorbis__
__architectural_template__
__thermal_constraints__
__crosstalk-aware__
__multiterminal_net__
__gate-level_simulation__
__low-power_low-voltage__
__optical_technologies__.
__65nm_CMOS_technology__.
__low_power_and_high_speed__
__bus-invert_coding__
__XOR-XNOR__
__ADC_testing__.
__temperature_variation_insensitive__
__differential_pair__
__RTL_power_estimation__
__process_parameter__
__allpass_filter__
__SEU_tolerant__
__power_sensitive__
__combinational_switching__
__continue_to_shrink__,
__constant-gm__
__quantum_rotation__
__hierarchical_design__.
__LNA_design__
__Alternative_methods__
__performance_and_power_dissipation__
__circuit_testability__
__nanometer_CMOS__
__low-power_designs__.
__gate_matrix_layout__
__global_buses__
__gate-oxide_reliability__
__surface_micromachining__
__interconnect_pipelining__
__GHz_CMOS__
__intermediate_voltage__
__electrical_energy__.
__CMOS_logic_circuits__.
__buffered_clock__
__down-conversion_mixer__
__cycle-based_simulation__
__window_comparator__
__0.35_µm_CMOS__
__pre-silicon_verification__
__integer_multiplier__
__HDTV_decoder__
__device_variability__
__voltage-scaled__
__wafer_bonding__
__high_performance_designs__
__molecular_electronic__
__scan_forest__
__power_supplies__,
__operation_chaining__
__molecular_electronics__
__0.35&mu__;m
__high_speed_digital__
__synthesis_environment__.
__library_cells__
__test_generator__,
__circuit_state_information__
__multi-threshold_CMOS__
__low-pass__,
__Manufacturing_process__
__SoC_testing__
__FPGA_families__
__thermal_effects__.
__multiplier-accumulator__
__modulo_operations__
__drain-source__
__Field_Programmable_Analogue__
__0.18_micron_CMOS__
__core_generator__
__million_transistors__.
__fabrication_defects__
__retiming-based__
__180_nm__
__dual-mode_quadruple_precision__
__SRAM_cells__,
__RTL_descriptions__.
__reliability_enhancement__.
__testability_measurement__
__massively_coupled__
__standard_cell_layout__
__Timing_optimization__
__layout_design__,
__coupling_effects__.
__timing_simulation__.
__clock-gated__
__LDPC_decoder_architecture__
__multimedia_processor__.
__IC_technologies__.
__multi-cycle_false__
__memory_architecture_exploration__
__pipeline_ADCs__.
__voltage_and_frequency_scaling__
__BIST_synthesis__
__dummy_feature__
__input_dependent__
__Routability-driven__
__body-bias__
__thermal_effects__,
__Software_defined_radio__
__SOC_testing__
__NAND_flash_memories__.
__timing_budget__
__logarithmic_number_systems__.
__charge_pumps__
__receiver_circuit__
__wire_crossings__
__optical_clock_distribution__
__series_connected__
(__Register_Transfer_Level__)
__fully_balanced__
__dummy_metal_fills__
__tuning_fork__
__gate_bias__
__quaternary_logic__
__tree_multipliers__
__power_semiconductor_devices__.
__divide-and-concatenate__
__microelectromechanical_system__
__electrical_noise__
__Reed-Solomon_decoder__.
__cell_defects__
__adjoint_sensitivity_analysis__
__decoupling_technique__
__operating_temperature__.
__switching_current__
__voltage_conversion__
__Variation-tolerant__
__current_sensors__
__sleep_modes__.
__memory_testing__.
__net_ordering__
__adaptive_supply_voltage__
__Reduced_Instruction_Set_Computer__
__wire_shaping__
__frequency_synthesizer__.
__metal_interconnects__
__buffer_planning_algorithm__
__global_buses__.
__synthesis_process__,
__steady-state_analysis__
__FinFET_based__
__core_cells__
__rounding_algorithms__
__concurrent_testing__
__voltage_island_generation__
__interconnect_delay_and_slew__
__ADC_test__
__short-channel_effects__
__input_pairs__
__cross_talk__
__supply_noise__.
__content_addressable_memories__
__scan_circuits__.
__analog/digital__
__datapath_width__
__band_pass_filter__
__temperature_cycling__
__logic_block__.
__high-performance_circuits__
__circuit_delays__
__gate_leakage_currents__
__active-RC__
__multiple_scan_chain__
__railway_track__
__low-power_high-performance__
__circuit_descriptions__.
__VLSI_processors__.
__transistor_sizing__,
__high-Vth__
__worst-case_delays__
__idle_mode__.
__gate_circuits__
__ramp_generator__
__250_MHz__
__256_bits__
__low-cost_test__
__algorithmic_level__
__lower_supply_voltages__
__particle_strike__
__path_delay_fault_testability__
__high_impedance__
__full-adder_circuit__
__clock_skew_scheduling__,
__stuck-open_faults__.
__simultaneous_bidirectional__
__adder/subtractor__
__active_inductor__
__constant_voltage__
__subthreshold_leakage_currents__
__bit_lines__.
__Current_mode__
__embedded_core__
__output_conductance__
__transient_simulation__.
__dual-VT__
__DSP_platform__.
__high-kappa__
__high-volume_manufacturing__
__CMOS_imager__
__verilog__
__voltage_references__
__Booth_encoding__
__single-walled_carbon_nanotube__
__power-ground__
__ppm/°C__
__globally_asynchronous_locally_synchronous__
__double_patterning_lithography__.
__packaging_design__
__high_speed_and_low_power__
__Delay-insensitive__
__Turbo_decoder__
__current_conveyors__.
__low_Vdd__
__CAD_tool__,
__microfluidic_chips__
__high-speed_circuits__.
__chip_fabrication__
__rail-to-rail_CMOS__
__speed-independent_circuits__
__component_matching__
__volume_compression__
__noise_mitigation__
__compacted_test__
__Power_grid__
__partial_product_generation__
__transition_delay_fault__
__FFT_processor__.
__grounded_capacitors__
__Pin_assignment__
__wide-bandwidth__
__Magnetic_RAM__
__programmable_analog__
__Experimental_results_for_ISCAS__
__four-quadrant__
__carry_look-ahead_adder__
__code_checkers__
__delay_tests__.
__Buffer_size__
__speeds_approaching__
__VDD__.
__interconnect_delays__.
__approximate_string_matching_algorithms__
__defect_tolerance__,
__test_circuitry__
__stored_in_compressed_form__
__6T_and_8T__
__pipeline_architecture__.
__DNA_self-assembly__.
__fixed-width_multiplier__
__aggressor_nets__
__response_surface_methods__
__unique_identification__
__temperature_dependent__
__resistive_bridging_faults__
__nanowire_crossbars__
__proximity_effect__
__anti-alias__
__conventional_6T__
__0.35_um__
__large_grain__
__FinFET_technology__.
__Finite_field__
__manufacturing_tolerances__
__shifting_technique__
__Partial_reconfiguration__
__number_representation__.
__error_detection_codes__
__Godson-3__
__40_Gbps__
__pass_gate__
__parametric_defects__
__matrix_multiplier__
__large-scale_integrated__
__delay_prediction__
__interconnection_technology__.
__0.25_µm_CMOS__
__current-steering_D__/A
__small_hardware_overhead__
__BiCMOS__.
__defect_free__
__analog_filter__
__switch_fabric__.
__mask_set__
__area_array__
__combinational_networks__.
__soft_error_mitigation__
__pass_transistors__.
__shrinking_feature_size__
__long-path__
__Board_level__
__ASIC_technology__
__ring_VCO__
__short-circuit_current__
__concurrent_fault_simulation__
__fault_characterization__
__temperature_compensation__.
__spatial_light_modulator__
__passive_devices__
__critical-path__
__output_jitter__
__regular_arrays__.
__sequential_cores__
__SiGe_FPGA__
__low-Vt__
__diagnostic_fault_simulator__
__boost_converter__
__programmable_logic_device__
__multilevel_logic__
__slope_compensation__
__low_power_dissipation__
__semiconductor_fabrication__.
__current-mode_logic__
__RTL_level__.
__look_up_table__
__PowerPC_604__
__electromigration_reliability__
__Power_density__
__FIR_filter_structures__
__read_channel__
__Power_modeling__
__device_characteristics__,
__enhanced_scan__
__condition_monitoring_and_fault_diagnosis__
__Switching_activity__
__gate-count__
__deep_sub-micron_designs__.
__automated_material_handling_system__
__module_library__
__SPICE_simulations__,
__memory_circuits__.
__majority_logic__
__Transient_Signal_Analysis__
__high_volume_manufacturing__
__Yield_improvement__
__Schottky-barrier__
__RAM_modules__
__Bit-serial__
__MOSFETs__,
__A/D_conversion__,
__DSP_chip__.
__manufacturing_process_variations__
__Pentium®__
__circuit_models__.
__circular_ring__
__full-adders__
__Configurable_Logic_Block__
__IP-core__
__serial_multiplier__
__standby_current__
__bridging_faults_in_CMOS__
__very_low_voltage__
__secure_embedded_systems__.
__gate_lengths__
__defect_map__
__electrical_stress__
__static_CMOS__,
__nano-architectures__.
__Efficient_hardware__
__nanoscale_devices__.
__adder_designs__
__UHF_RFID_reader__
__embedded_FPGA__
__slow-speed__
__Schmitt_trigger__
__electronic_circuit__.
__test_equipment__,
__high-performance_low-power__
__dynamic_RAM__
__QDI_circuits__
__mixed_Vt__
__Givens_rotation__
__common_subexpression_elimination__.
__interconnect_scaling__
__bilateral_testing__
__cross-regulation__
__Optimal_allocation__
__Xeon®__
__ladder_filters__.
__Self-testing__
__datapath_units__
__silicon-germanium__
__clock_edge__
__timing_closure__,
__quad-band__
__single_event_transient__
__pad_assignment__
__non-scan_sequential_circuits__.
__fault_grading__.
__silicon_chip__
__multi-core_SoCs__.
__NoC-based_systems__
__TSMC_0.25__
__semi-custom_design__
__gate_leakage_current__
__moderate_inversion__
__custom_ASIC__
__poly-silicon__
__STT-MRAM__
__composite_field__
__custom_processor__
__speed_binning__
__Josephson_junction__
__temperature-compensated__
__majority_voter__
__carry-save_adder__
__parasitic_effects__.
__test_signals__.
__holographic_memory__
__VHDL_based__
__DNA_self-assembled__
__scan_designs__.
__machine_cushion__
__UWB_LNA__
__consume_less_power__
__static_RAMs__
__redundant_arithmetic__
__Design_techniques__
__CMOS_temperature_sensor__
__on-chip_decoupling_capacitance__
__low-skew__
__signature_checking__
__aliasing_effects__
__transformer-based__
__segmented_channel__
__baseband_processor__.
__Thermal_aware__
__array_multiplier__.
__Functional_units__
__Verilog__-A
__digital_signal_processing_applications__
__clock_gated__
__soft_start__
__threshold_voltage_variation__
__multiplication_unit__
__DC-DC_buck_converter__
__VLSI_systems__,
__clock_distribution_network__.
__layout_effects__
__deep_sub-micrometer__
__delay_testing__,
__Hall_sensor__
__pattern_dependent__
__layout_generation__.
__sequential_logic_circuits__
__PowerPC_601__
__future_technology_generations__.
__Micro-Electro-Mechanical_Systems__
__simultaneous_scheduling__,
__layout_styles__
__Failure_mechanisms__
__addition/subtraction__,
__on-chip_cache__.
__deep_submicron_design__.
__Address_Decoder__
__Optical_fiber__
__off-chip_data_buses__.
__macro-based__
__silicon_substrate__.
__circuit_modification__
__radix-4_butterfly__
__frame_grabber__
__quantum_wires__
__ROM-less__
__test_requirements__,
__RC_interconnects__
__pass_transistors__
__total_power_dissipation__
__high_capacitance__
__speed_enhancement__
__integral_nonlinearity__
__current-steering__
__functional_fault_models__
__radiation_hardening__
__error_susceptibility__
__interconnect_test__
__electronically_tunable__
__carbon-based__
__ATPG_tools__.
__cell_array__.
__insertion_technique__
__sleep_signal__
__low-area__
__wire_bonding__
__list_processing__.
__carry_lookahead_adder__
__low_power_SRAM__
__Low_Noise_Amplifier__
__logic_elements__,
__analog_blocks__.
__Power-constrained__
__Bit-parallel__
__test_data_compression_technique__
__modern_VLSI_designs__
__two_sided__
__static_CMOS_gates__.
__0.13_µm__
__current_mirrors__.
__programmable_interconnect__.
__linked_faults__.
__CMP_variation__
__configuration_generation__
__shelf_life__
__field-effect_transistor__
__common-gate__
__circuit_testing__.
__pseudo-differential__
__differential_input__
__Pentium_4_processor__
__clocking_schemes__
__heat_removal__
__logic_synthesis_tool__
__CMOS_image_sensors__
__coupled_noise__
__gridless_detailed__
__neural_interface__
__bus_configuration__
__wire_sizing__.
__open_faults__.
__future_technology_nodes__
__noise_susceptibility__
__Electrical_characterization__
__microcontroller_based__
__frequency_compensation__
__multilayer_ceramic__
__maximum_instantaneous_current__
__feedback_bridging_faults__
__wide_fan-in__
__basic_retiming__
__k-CNOT__
__low_power_and_low__
__RF_components__
__short_defects__
__event_reconstruction__
__embedded_processor_cores__
__synchronous_sequential__
__clock_skew_minimization__
__Look-Up_Tables__
__pseudo-random_testing__
__capacitive_sensor__
__SiGe_BiCMOS_technology__.
__crosstalk_faults__.
__semiconductor_technologies__.
__multi-touch_sensing__
__fewer_transistors__
__standard_cell_designs__.
__timing_faults__.
__Micro_Electro_Mechanical_Systems__
__sub-100_nm__
__MTCMOS_circuits__
__datapath_designs__.
__VLSI_architectures__.
__lookup-table__
__compressor_trees__
__gate_stacks__
__warp_processing__
__micro-operation__
__low_power_operation__
__multiplexer_based__
__carry-skip_adders__
__GHz_range__
__charge_loss__
__down-converter__
__clock_recovery_circuit__
__interconnect_structure__.
__cross-talk__.
__high_resistance__
__sacrificial_layer__
__AC_voltage__
__spurious_transitions__
__input_stimulus__.
__SPICE_compatible__
__scan-based_testing__.
__CMOS_logic_gate__
__temperature-induced__
__TAP_controller__
__nanoscale_circuits__.
__peripheral_cores__
__signal_swing__
__interlock_collapsing__
__oversampling_ratio__
__dynamically_reconfigurable_architecture__.
__high_defect_coverage__
__CNFET-based__
__broadside_tests__
__power_macromodeling__
__Binary_Coded_Decimal__
__DRAM_main_memory__
__embedded_tutorial__.
__domino_logic__,
__resistive_bridges__
__analytical_delay_model__
__asynchronous_control_circuits__
__expansion_scheme__
__high-speed_circuits__
__power_bus__
__DSP_cores__.
__Phased_Logic__
__nanometer_technology__,
__nano_scale__
__input_capacitance__
__power_gating__,
__pulse_width__,
__PC_board__
__Function_inlining__
__Montgomery_multiplications__
__bus-invert__
__sequential_test_generator__
__multipole-accelerated__
__dynamic_thermal__
__cell_design__.
__input-referred_noise__
__lifetime_prediction__
__multiple-valued_logic_circuits__.
__fault_sampling__
__fault_dictionaries__
__radio_frequencies__
__schematic_capture__
__functional_density__
__fault_modes__
__0.5_micron__
__supply_currents__
__application_specific_processors__
__permanent_errors__
__aging_effects__,
__clock-powered__
__high-capacitance__
__nanoelectronic_circuits__.
__equivalent_resistance__
__random_number_generation__,
__implantable_biomedical__
__column-parallel__
__AER-based__
__cross-contamination__
__Predictive_Technology_Model__
__COSMOS__.
__key_expansion__
__frequency_divider__.
__adiabatic_circuit__
__logic_diagnosis__
__180_nm_CMOS__
__low-dropout_regulator_with__
__bare_die__
__standard-cell_library__
__Variability-aware__
__parasitic_capacitance__.
__An_ultra-low-power__
__true_single-phase__
__An_ultra_low_power__
__subthreshold_region__
__signal_generation__.
__combinational_or_sequential__
__soft_error_tolerance__
__copper_interconnects__
__logic_circuit__,
__low_power_operation__.
__leakage_power_dissipation__.
__Power_constrained__
__low-power_and_high-speed__
__soft_error_protection__
__standard-cells__
__power_management_unit__
__8-bit_microcontroller__
__dynamic_frequency_scaling__
__Test_power__
__electrical_simulation__
__FPGA_interconnects__.
__layout_level__
__PLA-style_logic__
__on-chip_inductance__.
__photonic_devices__.
__chip-scale__
__transceiver_architecture__
__transient_energy__
__temperature_independent__
__array_processor__,
__differential_cascode_voltage_switch__
__Transaction_level_modeling__
__scan_enable_signals__
__delay_fault_coverage__.
__long_interconnects__.
__bit-serial_multiplier__
__frequency_conversion__
__reduced_pin-count__
__density_constraints__.
__BiCMOS_technology__
__Cadence_Design__
__AC-DC_transfer__
__test_point_insertion__.
__BIST_environment__.
__Analog_design__
__SPICE_simulation__,
__video_signal_processing__
__shift_register_based__
__circuit_structure__,
__central_electronic_complex__
__deterministic_BIST__
__load_capacitance__,
__domino_gate__
__threshold-voltage__
__resistive_defects__
__resource_binding__,
__macro_blocks__.
__Flip-flop__
__test_vector_generation__.
__QCA_implementation__.
__flip-chip_package__
__compressed_test_data__
__wireless_receivers__
__Transistor-level__
__nonvolatile_memories__
__design_kit__
__printed_wiring_board__
__clock_trees__.
__proximity_effects__
__multi-standard_wireless__
__cell_layout__.
__load_capacitances__
__defect_probabilities__
__digital_compensation__
__hybrid_BIST__
__Starter_Kit__
__Elmore_delay_model__.
__audio_signal_processing__.
__System_on_Chips__
__series_FPGAs__
__logic_testing__.
__threshold_voltage_variations__
__fault_occurs__
__GALS_systems__
__memory_read__
__datapath-oriented__
__variable-frequency__
__45nm_CMOS__
__digital_logic_circuits__
__acyclic_sequential_circuits__
__sub-100nm_CMOS__
__testable_circuits__
__offset_error__
__iterative_logic_array__
__embedded_memory_arrays__
__loopback_test__
__low_noise__,
__Booth_multipliers__
__fault_modeling__,
__energy_measurements__
__replacement_technique__
__gain-bandwidth_product__
__sub-sampling__.
__interconnect_fabrics__
__scalability_analysis__.
__fault_equivalence__
__CMOS_operational_amplifier__.
__power_sensitivity__
__gate_networks__
__color_filter__
__minimal_hardware_overhead__
__complex_gates__.
__100-nm__
__test_application_scheme__
__electro-thermal_simulation__
__block_level__,
__permanent_and_transient_faults__
__combinational_logic_blocks__
__LTPS_TFTs__
__delay_measurement__.
__structural_tests__
__leaf_cells__
__embedded_memory_cores__.
__permanent_faults__,
__boundary_scan_cells__
__realistic_faults__.
__bias_voltages__.
__space_compactor__
__switching_devices__.
__fully_scanned__
__random-access_memories__
__low_noise_amplifiers__.
__path_delay_fault_testing__
__untestable_fault__
__electronic_circuit__,
__conventional_ATPG__
__common-mode_feedback__
__high-volume_production__
__dual-rail_circuits__
__scan_clock__
__self-timed_circuits__,
__steady-state_thermal__
__CMOS_quadrature__
__comparator_circuit__
__0.35_micron__
__LSI_Logic__
__arrayed_waveguide_grating__
__binary_coded_decimal__
__invalid_states__
__related_failures__.
__scan-based_BIST__.
__dielectric_spectroscopy__
__180nm_CMOS__
__process_corner__
__asynchronous_pipelines__.
__error_vector_magnitude__
__scan_technique__
__decoder_implementation__
__future_microprocessor__
__video_signal_processing__.
__layout_tools__.
__Xilinx_Virtex_FPGAs__.
__place_and_route__.
__FPGA_routing_architecture__
__standard_cell-based__
__dynamic_power_supply_current__
__BiCMOS_process__.
__post-silicon_timing__
__fault_modeling__.
__Rapid_Single_Flux_Quantum__
__optical_ring__
__RTL_simulation__.
__thermally_constrained__
__MOSFET_device__
__pulse-width_modulation__
__NoC_topologies__
__domino_circuit__
__scaled_technologies__
__SAR_ADC__.
__electronic_designs__
__circuit_level__.
__energy_storage__.
__functional_descriptions__.
__RAM_chips__
__device_sizes__,
__input_range__
__built-in_redundancy_analysis__
__standard_cell_technology__.
__single-inductor_dual-output__
__embedded_memory_blocks__.
__Circuit_simulations__
__embedded_SRAMs__.
__analog_ICs__
__analog_ICs__.
__IC_chips__
__clock_lines__
__transistor-level_circuit__
__RAM_blocks__
__die_temperature__
__envelope_detector__
__content-addressable_memory__.
__setup/hold__
__logic_block__,
__voltage_swings__
__repeater_size__
__evaluation_board__
__differential-pair__
__Field_Programmable_Transistor_Array__
__CMOS_inverter__.
__analog_parts__
__saturation_arithmetic__
__Clock_tree__
__read_only_memory__
__placement_contest__
__logic_verification__.
__HDL_models__
__mixed-voltage_I/O__
__delay_optimization__.
__latch_design__
__logic_modules__.
__redundancy_techniques__,
__fault_classification__,
__gate-array__
__operation_mode__.
__LSI_circuits__.
__FPGA-based_emulation__
__interconnect_circuits__.
__Large-signal__
__at-speed_scan_testing__.
__common_source__
__pseudorandom_pattern_generator__
__Experimental_resultson__
__SRAM_yield__
__CMOS_digital_circuit__
__multi-level_cell__
__redundancy_scheme__,
__Circuit_optimization__
__artificial_retina__
__IDDQ_tests__.
__care_bits__
__wakeup_scheduling__
__power_mode_transition__
__Innovative_practices__
__schematic_diagrams__
__current_comparator__.
__fully-depleted_SOI__
__stuck_faults__
__signal_correlations__
__output_signals__.
__gate_delay_fault__
__clock_tree_synthesis__.
__ADC_testing__
__floorplan-aware__
__0.18µm_CMOS_technology__.
__dynamic_random-access_memory__
__identical_blocks__
__heterojunction_bipolar_transistor__
__gate_placement__
__Threshold_voltage__
__reversible_logic_gates__
__water-drop__
__buck_regulator__
__silicon_technology__.
__nonlinear_circuit__
__mass-production__
__integration_technology__.
__circuit_sizing__.
__crosspoint_faults__
__current_testing__.
__reliability_concerns__.
__synthesis_techniques__,
__NAND/NOR__
__core_based__
__low_hardware_overhead__.
__datapath_merging__
__microcode-based__
__400-MHz__
__CMOS_circuit_design__
__differential_signaling__
__130nm_CMOS__
__wake-up_receiver__
__capacitive_loads__
__permanent_or_transient__
__jitter_measurement__.
__90_nm_CMOS_technology__.
__electrical_simulations__
__combinatorial_logic__
__transistor_dimensions__
__high_output_impedance__
__power_grid__,
__random_dopant_fluctuations__
__graphene_nanoribbon__
__standard-cell_based__
__comparator-based__
__GDDR5__
__mixed-signal_design__
__nonlinear_activation_functions__
__transistor_reordering__
__hardware_IPs__
__tele-conference__
__output_power__.
__3.1-10.6_GHz__
__liquid_cooling__
__background_calibration__.
__macro_cell__
__de-skewing__
__wafer-probe__
__Automated_Test_Equipment__
__switching_converters__.
__BIST_resources__
__dynamically_reconfigurable_processors__
__shaping_filter__
__strongly_fault-secure__
__maximum_power_point__
__offset_cancellation__
__state_retention__
__cardiac_pacemaker__
__timing_speculation__.
__wire_length_distributions__
__layout_parasitics__
__off-chip__.
__integrated_circuit__,
__optical_link__
__radiation_effects__
__decompression_hardware__
__leading-zero__
__failure_mechanisms__,
__analog_signal_processing__.
__path_delay_testing__
__cellular_differentiation__.
__CMOS_MEMS__
__S-Box__.
__re-_duce__
__synchronous_digital_systems__.
__asynchronous_sequential_circuits__.
__Reliability_studies__
__total_leakage_current__
__Molecular_communication__
__interconnect_pipelining__.
(__CAMs__)
__DNA_detection__.
__thin_film_transistor__
__retargetable_code_generation__
__instruction_set_simulation__
__CMOS_VLSI_circuits__
__Area_optimization__
__clustered_faults__
__voltage_regulators__.
__chip_size__.
__electrical_stress__.
__0.18µm_CMOS__
__dual-gate__
__substrate_bias__
__digital_receiver__
__ASIP_synthesis__
__Transistor_level__
__timing-critical_paths__
__smaller_feature_sizes__
__0.18-µm_CMOS_technology__
__successive_approximation_ADC__
__0.18_&mu__;m
__UIO_sequences__.
__charge_pumps__.
__parallel_counters__.
__GRAPE__-DR
__DCT/IDCT_processor__
__directional_coupler__
__IC_design__,
__lithography_process__
__audio_effects__
__dynamic_memory_managers__
__1280_×__
__binary_adders__.
__nanoscale_CMOS__.
__linearity_testing__
__considering_process_variations__
__self-checking_circuits__
__frequency_measurement__
__universal_literal__
__gate-drain__
__Hardware_architecture__
__leakage_reduction_technique__
__SoC_testing__.
__combinational_logic_synthesis__
__LUT-based_FPGAs__
__baseband_signal__
__FPGA_routing_architectures__
__block_placement__,
__22nm_CMOS__
__interconnection_opens__
__processor_cache__
__Virtex-E__
__device_scaling__.
__QCA_devices__
__dual-supply__
__wireless_microsensor__
__active_pixel_sensor__
__induced_errors__
__deterministic_test__
__faulty_module__
__heat_sinks__
__Design_exploration__
__soft-error-tolerant__
__low-phase-noise__
__strained_Si__
__Berger_codes__.
__Carnegie_Mellon_University__;
__process_variation-aware__
__high_defect__
__switched-opamp__
__carry_select_adder__
__signal_flow_graphs__.
__Concurrent_error_detection__
__Built-in_Self-test__
__coupling_faults__,
__An_ultra_low-power__
__QCA_cells__,
__power_consumption_estimation__
__TSMC_0.18_μm__
__MCM_substrate__
__Embedded_tutorial__:
__3.6_GHz__
__response_analysis__
__CNT-based__
__electrical_interconnects__
__optical_waveguides__.
__minimal_test_sets__
__CMOS_implementation__
__Voltage-mode__
__device_layers__.
__variable_voltage__
__programmable_DSP__
__Silicon-based__
__layout_based__
__nanometer_regime__,
__0.5_µm__
__storage_ring__
__short_wires__
__power_grid_verification__.
__low_input_impedance__
__SRAM_based__
__70nm_process__
__all-digital_PLL__
__UHF_RFID_tags__.
__sub-1V__
__multiple_constant_multiplication__
__substrate_noise_analysis__
__RF/microwave__
__constraint_graphs__.
__sub-100nm__
__power_generators__
__VHDL_language__
__low-power_consumption__
__0.13um_CMOS__
__nanometer_technologies__,
__power_domains__.
__fine-pitch__
__PTL_circuits__
__noise-immune__
__pipelined_A/D_converters__.
__V-I_converter__
__clock_skew_optimization__
__RAID_storage_systems__
__clock_network__,
__wire_load__
__SOI_CMOS__.
__RLC_tree__
__optimization_methodology__.
__nonlinear_analog_circuits__
__micro-power__
__static_noise_analysis__
__90nm_technology__,
__NoC_designs__.
__SEU-tolerant__
__distributed_RC__
__single-Vdd__
__equivalent_circuit_model__
__nanometer-scale_devices__
__digital_CMOS_circuits__
__memory_cell_array__
__scan_chain__,
__CMOS_transconductor__
__IR_drop_analysis__
__compact_MOSFET__
__passive_filter__
__Battery_lifetime__
__nanometre__
__chaotic_oscillator__
__vertical_interconnects__
__regular_logic__
__delay_line__.
__dual_ported__
__CML_buffers__
__FlexRay_communication_controller__
__active_leakage_power__
__independent_circuit__
__real_estate__.
__Wave-pipelined__
__flash_ADCs__.
__Power_supply_noise__
__Charge-based__
__0.25-μm__
__Thermal_analysis__
__RC_trees__
__global_router__,
__adiabatic_logic__.
__energy_harvesting_devices__
__Xilinx_4000__
__power_envelope__
__Look_Up_Table__
__logic_optimization__,
__hardware_emulation__.
__DLL_based__
__Bose-Lin__
__low-power_design__,
__ultra_high-speed__
__SRAM_cell_design__
__future_nanoscale__
__clock_deskew__
__wafer_dicing__
__spectral_purity__
__SoC_bus__
__Redundant_via_insertion__
__hybrid_circuits__
AB__^2__
__Circuit_partitioning__
__Maze_routing__
__gm-C__
__TSMC_0.18__
__gate_current__
__strong_inversion__
__Board-level__
__2.6_GHz__
__moduli_set__.
__transient_power__
__device_physics__
__extremely_low_power__
__bond_pad__
__single-photon__
__embedded_DRAM__.
__wire-bonding__
__fault_analysis__,
__600_MHz__
__long_BCH__
__macromodeling_techniques__
__SRAM_designs__.
__hot_carrier_effects__
__Reliability_enhancement__
__thermal_effect__
__low-radix__
__lumped_element__
__circuit_tuning__
__parasitic_bipolar__
__Area_minimization__
__fractional-N_PLL__
__body-biasing__
__charge_sampling__
__programmable_gain_amplifier__
__end-around_carry__
__hybrid_circuit__
__thickness_variation__
__SRAM_designs__
__CMOS_technologies__,
__wirelessly_powered__
__Dynamic_thermal_management__
__CMOS_current__
__thermal_sensor__.
__embedded_SRAM__.
__multiple_input_signature_register__
__LDPC_decoder_design__
__anti-aliasing_filter__
__through_silicon_vias__
__short-circuit_power_consumption__
__bridging_fault_simulation__
__sparsely_interconnected__
__Finite_state_machine__
__drive_circuit__
__circuit_families__
__independently_controlled__
__embedded_compression__
__Dual_Rail__
__CMOS_amplifier__
__bus_structure__.
__binary_arithmetic__
__RF_power_amplifiers__
__localize_faults__
__low_power_designs__
__skew_compensation__
__operational_transconductance_amplifiers__
__analytical_placer__
__floating-point_division__
__synthesized_circuits__.
__parametric_failures__
__ultra_fast__
__self-resetting_stage_logic__
__victim_net__
__parallel_prefix_adders__
__equivalent_circuit_models__
__state_encoding__.
__subthreshold_and_gate_oxide__
__net_routing__
__interconnection_delays__
__component_level__.
__A_12__
__based_design__.
__bus_synthesis__
__channel_length__.
__operand_isolation__
__ball_grid_array_packages__.
__Mb/s__,
__GSM/GPRS/EDGE__
__Application-Specific_Integrated_Circuits__
__mismatch_errors__
__modulo_2n-1__
__DSP_circuits__
__ternary_CAM__
__optically_reconfigurable_gate_arrays__
__FinFET_circuits__
__printed_circuit_board__.
__digital_VLSI_circuits__.
__biquad_filter__
__variation-aware_timing__
__bus_invert__
__floating_mode__
__differential_difference__
__post-bond__
__self-clocked__
__wavelet_image_compression__.
__width_ratio__
__spare_cells__.
__standard_CMOS__.
__frames/sec__.
__subthreshold_CMOS__
__N-modular_redundancy__
__gigascale_integration__
__CMOS_VLSI_chip__
__Low_noise__
__submicron_technology__.
__highly_scaled__
__Redundancy_Addition_and_Removal__
__SRAM_arrays__.
__spot_defects__.
__transparent-scan__
__unknown_output_values__
__automatic_test_pattern_generation__.
__thin-film_multijunction_thermal__
__nonvolatile_memories__.
__hybrid_FPGA__
__BiCMOS_process__
__synchronous_circuit__
__nanowire-based__
__IC_testing__.
__IC_layout__.
__Test_cost_reduction__
__general-purpose_microprocessors__
__pre-characterization__
__Altera_Stratix_II_FPGA__
__die_temperatures__
__printed_wiring_boards__
__dual-core_processor__
__buffered_tree_construction__
__leakage_power_optimization__
__standard-cell-based__
__gate_arrays__,
__WLAN_application__.
__space_compaction__
__antenna_avoidance__
__standby_leakage_current__
__signal_integrity_verification__
__parasitic_extraction__.
__power/ground_networks__
__bipolar_circuits__.
__Double-gate__
__Test_pattern_generation__
__clocking_schemes__.
__copper_wires__
__single-electron_tunneling__
__operating_temperatures__.
__test_structures__,
__AHB_bus__
__DSM_technologies__.
__true_random_number_generators__
__temperature_aware__
__routability-driven_placement__
__Timing_yield__
__word-length_optimization__
__Graphene_nanoribbon__
__defect_site__
__RTL_VHDL__
__Through_Silicon_Vias__
__parameterized_interconnect__
__mask-programmable__
__high_sampling_rate__
__chaotic_circuit__.
__optical_wireless_links__
__event_coded__
__synthesizing_circuits__
__current_mode_logic__
__embryonic_array__
__mode_control__
__pseudoexhaustive_test__
__mixed-signal_and_RF__
__comparator_design__
__internal_faults__.
__electrical_simulation__.
__hierarchical_testability__
__analog_components__.
__hierarchical_test_generation__
__embedded_RAMs__
__carry_save_adder__
__Fault_location__
__switched_capacitor_circuits__.
__BIST_technique__.
__Boundary_scan__
__circuit_board__.
__pseudo-deterministic__
__error_checker__
__square_law__
__wireless_transceiver__.
__single-threshold__
__interconnect_lines__.
__inductance_modeling__
__circuit_testing__
__residue_codes__.
__fault_secure__
__Test_access__
__mixed-signal_integrated_circuits__.
__scan-cell__
__digital_controlled__
__single-poly__
__power_supply_voltage__.
__transition_counts__
__low_voltage__.
__temperature_sensitivity__
__IP-based_designs__
__pipeline_stage__.
__very_low-voltage__
__soft-error_tolerance__
__physical_design_flow__.
__signature_analyzer__.
__self_checking__
__low_power_BIST__
__noise_injection__.
__Test_vectors__
__fault_set__.
__wide_temperature_range__
__deeply_scaled__
__test_stimulus__.
__Yield-aware__
__successfully_fabricated__
__look_up_tables__
__parallel_fault_simulation__
__NAND-type_flash_memory__
__digital_circuit__,
__interconnection_scheme__.
__don't-cares__.
__circuit_performances__.
__nonlinear_analog_circuits__.
__cell_libraries__,
__active_devices__.
__data_path_allocation__
__0.35_&mu__;m
__VCO_based__
__BIST_circuits__
__pipelined_A/D_converter__
__deep_submicron_technology__
__oscillation-based_test__
__JPEG_compressor__
__2.5-Gb/s__
__test_signal_generation__
__crosstalk_fault__
__deep-submicron_CMOS__
__structural_test__.
__transistor-level_simulations__
__multiple_word-length__
__random-pattern-resistant__
__complex_ASICs__
__standard_cell_ASIC__
__VLSI_design_flow__
__power-saving_techniques__
__skew_scheduling__
__Production_test__
__CMOS_low-noise_amplifier__
__library_characterization__.
__Fault_model__
__steady-state_and_dynamic__
__high_volume_production__.
__wire_segments__.
__die-level__
__open-circuit__
__source-drain__
__frequency-independent__
__voltage-frequency_island__
__dual-slope__
__parametric_fault__
__output_voltage__.
__Self-test__
__device_parameters__,
__at-speed_testing__,
__address_decoders__,
__disturb_faults__
__digital-to-analog_converters__
__embedded_systems__;
__defect_level__.
__random_jitter__.
__signal_generator__,
__clock_and_data_recovery_circuit__
__Scan_test__
__phase_detector__.
__Software-defined_radio__
__fabricated_chips__
__test_signal__.
__constraint_driven__
__signal_cancellation__
__doping_concentration__,
__path_delay_fault_coverage__.
__low-voltage__,
__regulated_cascode__
__circuit-level_simulation__
__analog_layouts__.
__CMOS_inverters__.
__BIST_insertion__
__enhancement_technique__.
__saturation_region__
__power_droop__
__precharge-evaluate__
__A_4__-bit
__scan_latch__
__primary_input_vectors__
__circuit_under_test__.
__Test_Configurations__
__test_pattern_generator__,
__Verilog__-A.
__Battery-powered__
__consecutive_transparency__
__LSI_chips__.
__efficiency_evaluation__
__mum_CMOS__
__coverage_calculation__
__transistor_stacks__
__forward_traversal__
__NoC_router__.
__silicon_wafers__.
__dynamic_supply_current__
__AC_power__
__Cell_Fault_Model__
__software-defined_radios__.
__dB_dynamic_range__
__scan_shifts__
__DC/DC_converter__
__frequency_domain_analysis__
__Maximum_power__
__wireless_power_transfer__.
__dual_supply_voltage__
__self-testing__,
__16-bit__,
__carry-lookahead_adder__
__Signature_analysis__
__path-delay_faults__
__interconnect_load__
__performance_and_power_dissipation__.
__buck-boost_converter__
__multiconductor_transmission_lines__
__high-impedance__
__diagnostic_test_sets__
__stuck-fault__
__functional-level__
__launch-off-capture__
__external_tester__
__spectrum_analyzer__.
__output_voltage_ripple__
__pseudorandom_testing__.
__0.13µm_CMOS__
__analog_testing__
__operation-region_model__
__crosstalk_coupling__
__scan-shifting__
__majority_gate__
__compact_test_sets__.
__voltage_stress__
__0.25_µm__
__fault_tolerant_designs__
__carry_logic__
__neural_circuit__.
__transition_fault_testing__
__voltage_stress__.
__small_buffers__,
__product-sum__
__analog_to_digital_converters__.
__dynamic_compaction__
__meander_line__
__threshold_logic_gates__
__adaptive_cancellation__
__forward_body_biasing__
__clock-free__
__periodic_structure__
__defect_maps__
__scan_shifting__
__nanometer_scale__.
__bit_cell__
__error_detection_schemes__
__reverse_bias__
__cellular_array__.
__Higher_performance__
__particle_strikes__.
__reconfigurable_computing_platform__
__bulk-Si__
__ΔΣ_modulator__.
__6T-SRAM__
__FFT_core__
__RTL_circuits__.
__RF_frequency__
__FIR_filter_architecture__
__standard_cell_technology__
__measurement_technique__.
__digital_IC__
__voltage-island__
__substring_search__
__dual_Vdd__
__PTL_circuits__.
__error_correcting_codes__,
__architectural_synthesis__.
__PCB_design__
__event_detector__
__inter-connect__
__control_flow_errors__.
__magnetic_storage__
__Odin_II__
__magnetic_film__
__&deg__;C
__circuit_topology__,
__LSI_circuits__
__noise_filtering__.
__bandwidth_reduction__.
__FPGA_interconnect__.
__error_correction_code__,
__Binary_translation__
__fully-pipelined__
__lookup-table_based__
__Behavioral_simulation__
__threshold_detector__
__optical_switches__,
__force_calculation__
__chain_management__
__observability-based__
__successfully_tested__.
__oscillator_phase_noise__
__block_turbo_decoder__
__residue_number__
__radix-2_signed-digit__
__short-path__
__Clock_distribution__
__PowerPC_microprocessors__.
__leakage_power_minimization__
__source-coupled_logic__
__back_end__.
__synchronous_mode__
__transistor_width__
__full_adders__.
__carry_free__
__binary_floating_point__
__Wallace-tree__
__IR_scene__
__verification_flow__.
__digit-recurrence__
__defect-aware__
__multiplier_designs__
__floating-point_multiplier__.
__wireless_telemetry__
__overflow_detection__.
__package_design__.
__package_design__
__High-radix__
__near_threshold__
__reference_clock__
__recoding_technique__
__FinFET_technology__
__manufacturing_facilities__.
__layout_synthesis__.
__die-stacking__
__analytical_method__,
__HDTV_decoder__.
__embedded_DSP_processors__.
__Design_for_manufacturability__
__CMOS_chip__
__structural_transformations__.
__Preliminary_test_results__
/__spl_mu/m_CMOS_technology__.
__level-clocked_circuits__
__power-driven__
__supply_rails__
__deep_submicron_CMOS__
__LDO_regulator__
__Fully_digital__
__double-poly__
__hot-electron__
__SIA_roadmap__
__broadband_applications__.
__microprocessor_chips__
__fine-resolution__
__SRAM-based_Field_Programmable_Gate_Arrays__
__High-performance_and_low-power__
__ASIC_implementation__.
__quotient-digit_selection__
__intra-task_dynamic_voltage_scaling__
__LNS_addition/subtraction__
__quadrature_VCO__
__NTSC_video__
__MEMS_devices__,
__injection-locking__
__65nm_technology__,
__hardware_reuse__
__maximum_power_point_tracker__
__phase_shifters__.
__improved_reliability__.
__inverter-based__
__adder_cell__
__pulsed-latch__
__cosmic_radiation__
__pipeline_ADCs__
__AES_round__
__current-steering_DACs__.
__counterexample_generation__
__look-up_tables__,
__double-gate_MOSFETs__
__ASIC_design__,
__identifying_redundant__
__SOI-CMOS__.
__limited_area__
__switched-capacitor_circuit__
__constrained_random__
__tunable_filter__
__driving_circuit__
__DCT/IDCT__.
__lossy_transmission_line__
__optical_receivers__
__low-noise_CMOS__
__audio_decoder__.
__timing_variability__
__sensitivity_calculation__
__Gm-C_filters__.
__number_representation__,
__Clock_buffer__
__neural_stimulator__
__digital_phase-locked_loop__
__silicon_micromachining__
__Through-Silicon-Via__
__biquadratic_filter__
__An_analog_VLSI__
__heat_flow__.
__PLL_design__
__power-rail__
__thin_gate_oxide__
__0.18-um__
__EEPROM_cell__
__device/circuit__
__power-sum__
__RF_receiver_front-end__
__optical_OFDM__
__neuromorphic_computing__
__decision_making__)
__thermal_isolation__
__unequal_length__
__high-precision__,
__CMOS_fully_differential__
__lithography_simulation__
__LC_oscillators__
__SOI_CMOS_technology__.
__vector_compaction__
(__ROSE__)
__mesh_architectures__.
__subthreshold_MOS__
__wide-swing__
__CPU_chip__
__generation_phase__.
__CMOS_bandgap_reference__
__transconductance_amplifier__
__coarse-grained_reconfigurable_architecture__.
__current_steering_DAC__
__power_distribution_network__.
__broadband_communications__.
__localized_heating__
__relaxation_oscillator__.
__integrated_circuits__:
__full_adder_cell__
__PMOS_transistor__
__digitally-calibrated__
__RF_LDMOS__
__path-delay_fault__
__electrostatic_discharge_protection__
__differential_mode__
__low_noise_amplifier__.
__CMOS_active__
__6H-SiC__
__memory_cell__,
__low_standby_power__
__charge_pumping__
__electronic_nose__.
__modulo_operations__.
__placement_tool__.
__flip_chip_on_flex__
__current_sensing__.
__Miller_compensation__
__Gm-C_filters__
__gate_oxide_breakdown__.
__spiral_inductors__.
__power_networks__,
__SPICE-compatible__
__Nyquist_frequency__.
__quasi-resonant__
__threshold_logic_gates__.
__digital-analog__
__doping_concentration__
__multimedia_SoC__
__reseeding_technique__
__elliptic_curve_cryptographic_processor__
__coupled_interconnects__
__threshold_voltages__,
__deep_submicron_circuits__.
__self-compacting__
__XOR_based__
__content_addressable_memory__.
__resonant_tunneling_diode__
__frequency_doubler__
__high_performance_microprocessor__
__Design_For_Testability__
__gate_leakage__.
__high_power_LED__
__oscillation_amplitude__
__Reliability_assessment__
__path_testing__
__complexity_grows__,
__bandgap_voltage_reference__.
__Gate_Arrays__
__circuit_level_techniques__
__sense_amplifiers__.
__nanoscale_circuits__
__First_In_First_Out__
__CMOS_ring_oscillator__
__cell_layout__,
__curvature-compensated__
__double-sampled__
__bandpass_sigma-delta_modulator__
__analog_portion__
__integer_motion_estimation__
__comparator_circuits__
__epileptic_seizure_detection__
__content_addressable_memories__.
__generating_test_vectors__
__Chien_search__
__wire_bonding_process__
__excess_loop_delay__
__CADENCE__
__ultra_deep_sub-micron__
__metal_lines__
__care_bit__
__IP_protection__.
__DSP_blocks__
__source_degeneration__
__biomedical_implants__.
__distributed_shared-memory_systems__.
__128×128__
__readout_architecture__
__interconnect_optimization__.
__flash_ADC__.
__temperature-sensitive__
__wide_dynamic_range__.
__An_ultra-low_power__
__electromagnetic_radiation__,
__Test_compression__
__Pre-layout__
__switch_boxes__.
__CMOS_LNA__.
__extraction_tools__.
__pin_electronics__
__thermal_model__.
__log-domain_filters__
__Rail-to-rail__
__semi-floating-gate__
__four-quadrant_analog__
__early-phase__
__Optimum_design__
__wafer_testing__.
__static_random_access_memories__
__IEEE_1149.1_boundary_scan__
__wire_connections__
__test_power_reduction__.
__CMOS_receiver__
__Timing-driven_placement__
__SC_filters__
__class_D_amplifiers__.
__FM_demodulator__
__digital_PLL__
__automatic_layout_generation__
__crosstalk_elimination__
__interconnect_circuit__
__independent-gate__
__multi-context_FPGA__
__ladder_filter__
__Digital_filter__
__transition_test__
__wideband_speech_coding__
__non-zero_clock_skew__
__peak_power_estimation__
__self_repair__
__PLD_architecture__
__add/subtract__
__Propagation_delay__
__reduced_power_dissipation__
__layout_aware__
__IIR_filters__,
__design_validation__.
__device_sizes__.
__reluctance_extraction__
__quantum_wire__
__clock_meshes__
__ring_resonator__.
__bit_count__
__terahertz_imaging__
__transistor_counts__,
__short-channel_effect__
__air-cooled__
__process_capability_index__
__directed_random__
__peripheral_interface__
__hole-injection__
__glass-ceramic__
__deep_sub-micron_technologies__
__low_supply_voltages__.
__non-scan_DFT__
__control_circuit__.
__through_silicon_via__
__very_large-scale_integrated__
__throughput-driven__
__voltage_scaled__
__power-line__
__power_amplifier__,
__decreasing_feature_size__
__voltage-controlled_oscillator__.
__0.18µm_CMOS_process__.
__functional_tests__,
__continuous-time_bandpass__
__Ball_Grid_Array__
__combinational_logic_circuits__,
__process-variation__
__transfer_characteristic__
__twisted-bundle__
__dual_supply_voltages__.
__quadrature_mixer__
__continuous-time_filters__
__core_wrapper_design__
__crosstalk_reduction__.
__load_capacitance__.
__topography_variation__
__fault_insertion__
__polyphase_filters__
__SIMD_type__
__bus_faults__
__SRAM_cell__,
__custom_circuits__.
__byte_errors__
__component_replacement__.
__0.18_mum_CMOS__
__smaller_area__.
__core/shell__
__bias_circuit__
__parallel_multiplier__.
__transistor_scaling__
__leakage_power_estimation__
__noise_figure__,
__potable_water__
__45nm_technology__.
__metal_fill__
__dynamic_fault__
__Soft_error_rate__
__output_driver__
__adder_trees__
__volume_production__
__HDL_simulation__
__hardware/software_partition__
__3.2_Gbps__
__signal_integrity_analysis__
__module_placement__.
__random_logic__.
__CMOS_operational_amplifier__
__Circuit_level__
__wafer-level_testing__
__voltage_waveforms__
__million-gate__
__diagnosis_capability__
__abort-on-fail__
__multi-site_testing__
__gate-level_circuits__
__SRAM_stability__
__total_jitter__
__semiconductor_devices__,
__finite_field_multipliers__
__supply_voltage_scaling__.
__ALU_design__
__integrated_optical__
__bus_architectures__.
__network-on-chips__.
__process_parameter_variations__,
__0.13_&mu__;m
__late-stage__
__reducing_leakage__
__injection_mold__
__variability-driven__
__arithmetic_bit_level__
__Multiple-output__
__Parametric_yield__
__soft-error_rates__
__poses_great_challenges__
__elliptic_filter__
__LUT_based__
__Flex_Power_FPGA__
__island-style__
__SC_circuits__
__ZigBee_standard__
__organic_thin-film_transistors__
__WSN_platform__
__photovoltaic_cells__
__fixed-point__,
__gate_density__
__Critical_path__
__modern_VLSI__
__Hardware-software__
__data_flow_graph__.
__battery-powered_embedded_systems__.
__pipelined_reconfigurable__
__network_synthesis__
__Cycle-accurate__
__physical_placement__
__metal-insulator-metal__
__transistor_size__
__single_electron_transistor__
__state-table__
__CPU_core__.
__ring-oscillator__
__electric_network__
__optical_interconnection__
__high_resistivity__
__ionizing_dose__
__cache_subsystem__
__Verilog_HDL__,
__combinational_switching_circuits__
__Easily_testable__
__semiconductor_lasers__
__binary-search__
__65_nm_CMOS__
__IP_core_design__
__wiring_density__
__source_code_analysis__.
__criticality_analysis__
__optically_reconfigurable_gate_array__.
__timing_parameters__.
__single-switch__
__electric_and_magnetic_fields__
__heterojunction_bipolar_transistors__
__microstrip_patch_antenna__
__associative_processor__
__systolic_architecture__.
__serial_interface__.
__digital_ICs__,
__Wheatstone_bridge__
__constant_multiplier__
__iterative_decoder__
__small_volume__
__digital_clock__
__MATLAB_based__
__heat_sink__.
__crypto_chip__
__wave_pipelining__.
__sub-nanosecond__
__bit_multiplier__
__DVS_scheduling__
__DPA_resistant__
__logical_effort__.
__inter-chip_communication__
__delay-insensitive_circuits__
__1.8_V__,
__circuit_netlist__
__low_power_circuits__.
__multiple_processor_systems__.
__current_mode_signaling__
__thin-oxide__
__capacitor_arrays__
__array_structure__.
__photonic_NoC__
__RF_MEMS_switches__.
__Newly_developed__
__SEU_hardened__
__Single_Input_Change__
__gate_driver__
__0.13-μm__
__timing-dependent__
__output_power__,
__torus_topology__
__signal_processing_circuits__
__library_cells__.
__simultaneously_switching__
__wiring_complexity__
__total_power_dissipation__.
__deep_submicron_designs__.
__layout_synthesis__,
__intra-die_process_variations__
__micro_controller__
__semiconductor_device__.
__Xilinx_ISE__
__manufacturing_testing__.
__baud_rate__
__saturation_effects__.
__Input_vector_control__
__timing_model__,
__gate_oxide_leakage__
__AMBA_AHB__
__multilevel_circuits__.
__aggressive_technology_scaling__,
__data_converters__,
__molecular_switches__
__voltage_fluctuations__
__datapath-intensive__
__based_designs__
__gate-length__
__congestion_estimation__.
__critical_nets__.
__slew_rate__,
__Field_programmable__
__Leakage-aware__
__force_directed__
__macro-cells__
__capacitance_matrix__
__layout_regularity__
__regular_fabrics__.
__critical_timing_paths__
__power_supply_variations__.
__physical_failures__
__iterative_array__
__standard_cell_layouts__
__systolic_architectures__.
__optimizing_power_consumption__
__circuit_block__,
__pipelined_interconnects__.
__intra-die_variations__.
__die_level__
__post_layout__
__optical_transmission_systems__.
__CMOS_chips__
__temperature_sensitive__
__detectable_faults__.
__parameter_variability__
__Globally_Asynchronous__,
__wire_widths__,
__reliability_issues__,
__resistance_and_inductance__
__skin_effect__
__response_compactor__
__NoC_links__
__soft_core__
__random_process_variations__
__testability_properties__
__sub-picosecond__
__drain_voltage__
__Boolean_comparison__
__bipolar_devices__.
__ASIC_synthesis__
__SoC_interconnect__
__L1-L2__
__0.5-µm__
Pentium__&reg__;
__interconnect_load__.
__BCD_adders__
__control_point_insertion__
__resistive_network__
__low-pass_filters__.
__FPGA_circuit__
__CMOS_programmable__
__memory_technology__,
__rail-to-rail_input__
__logic_circuit_design__
__third-order_intercept__
__current_mismatch__
__battery_charger__
__ultra-sensitive__
__RAM_cells__
__active_inductors__.
__datapath_design__
__soft-macro__
__low-band__
__interface_circuit__.
__ULSI_circuits__.
__adaptive_bandwidth_control__
__gate_sizes__,
__full-wave_rectifier__
__carbon_nanotubes__,
__layout_tool__
__switching_mode__
__output_transition__
__capacitance_calculation__
__routing_area__.
__Gb/s/pin__
__mode_operation__.
__logic_transformations__.
__readily-available__
__triple-band__
__pseudoexhaustive_testing__
__Nanometer-scale__
__histogram_test__
__low-power_low-noise__
__fanout_optimization__.
__Application_Specific_Instruction-set_Processor__
__silicon_on_insulator__
__phase_detectors__.
__wirelength_minimization__
__full-chip_gridless__
__detailed_router__.
__0.18-µm_CMOS_process__.
__circuit-under-test__
__multiple_clock_cycles__.
__MIMO_decoder__
__silicon_neuron__
__instruction_set_processor__
__wire_bonds__
__SRAM-based_field_programmable_gate_arrays__
__DC-DC_switching__
__early_floorplanning__
__chip_planning__
__MP3_audio__.
__address_bus__.
__tri-gate__
__pipelined_analog-to-digital_converter__.
__bootstrapped_switch__
__strained-Si__
__core-based_systems__
__field-programmable_gate_arrays__,
__voltage_follower__
__literal_circuit__
__heat_dissipation__.
__UWB_transceiver__
__multiplier_blocks__.
__input_operands__.
__super_fast__
__hot-carrier__
__buffer_insertion_and_wire_sizing__
__FPGA-based_designs__.
__wire_sizing__,
__driver_resistance__
__analog_circuit_performance__
__test_relaxation__
__sequential_logic_optimization__
__pipelined_analog-to-digital_converter__
__high-end_microprocessor__
__gracefully_degradable__
__frequency_multiplier__
__thermal_gradients__.
__supply_variations__
__binary_sequence_generator__
__latency-insensitive_systems__.
__CLB_architecture__
__UWB_transmitter__
__subthreshold_SRAM__
__PWM_DC-DC_converter__
__fractional-N_frequency__
__phase-change_memories__.
__MSample/s__
__double-balanced__
__multi-cycle_paths__
__0.18_um_CMOS__
__Parity_prediction__
__erroneous_outputs__
__dual_threshold_voltage_assignment__
__Low-voltage_CMOS__
__CMOS_charge_pump__
__high_linearity__.
__transconductance_amplifiers__
__compensation_filter__
__silicon_debug__,
__hot_carrier_injection__
__interconnect_capacitance__.
__microprocessor_architecture__.
__benchmark_suite__:
__comparison_faults__
__PLL_design__.
__network-on-chips__
__delta_modulator__
__coefficient_multipliers__.
__complex_systems__-on-a-chip
__CMOS_chip__.
__Clock_mesh__
__Behavioral-level__
__self-checking_circuits__.
__redundant_logic__
__net_list__
__dual_phase__
__bridge_fault__
__Accurate_modeling__
__Dual-loop__
__hierarchical_designs__
__hearing_aid__.
__National_Semiconductor__
__voltage_supplies__
__multicore_computing__.
__operating_voltage__.
__0.18_um__
__Module_placement__
__reduced_area__.
__LSI_chip__
(__SIDO__)
__Post-routing__
__SRAM_circuit__
__sampling_switch__
__optical_lithography__
__open_faults__,
__advanced_microprocessors__
__processor_chip__.
__Elmore_delay_model__
__FPGA_power_reduction__
__100nm_technology__.
__reconfigurable_cores__
__silicon_devices__.
__supply_voltage_assignment__
__secret_image_sharing__.
__modern_VLSI_designs__,
__hybrid_circuits__.
__test-chip__
__DC-DC_conversion__
__inductor_current__
__high_electron_mobility_transistors__.
__body_biases__
__digital_still_camera__
__end-around-carry__
low-__pass_and_high-pass__
__bit-width_optimization__
__fail_maps__
__input_vector_monitoring_concurrent_BIST__
__source_follower__
__Circuit_performance__
__numerical_function_generators__
__0.35-µm__
__latch_circuits__
__low-resistivity__
__mixed-signal_ICs__
__polymorphic_circuits__
__central_composite__
__MOSFET_devices__
__dielectric_films__
__1000Base-T__
__polymorphic_gates__
__500-MHz__
__IC_layouts__.
__wafer-scale_integration__
__Pb-free__
__extreme_temperatures__.
__magnetic_tunnel_junction__
__ASIC/SoC__
__flip-chip_design__.
__0.18-µm__
__transient_errors__,
__pulse-frequency-modulation__
__coupling_mechanisms__
__nonlinear_effects__.
multi-__clock_cycle__
__phase_change_memories__.
__FMCW_radar__
__testing_embedded_cores__
__multi-port_memories__.
__optimal_sizing__
__transistor_stacks__.
(__Electronic_Design_Automation__)
__hierarchical_compaction__
__fault_simulator__,
__thermal_gradient__.
__dBc/Hz__
__IC_designs__,
__pipeline_ADC__.
__Bridging_fault__
__coupling_delay__
__Crosstalk_analysis__
__obstacle-aware__
__Instruction_set__
__clock-tree__
__error_detection_codes__.
__accurate_power_estimation__
__image-reject__
__interconnect-driven__
__semicustom_design__
__pass_transistors__,
__monolithic_CMOS__
__body_voltage__
__variation_tolerance__
__PAL-based_CPLDs__.
__gate_driving__
__Design_flow__
__circuit_block__.
__electrical_signals__.
__rechargeable_battery__
__manufactured_chip__
__Montgomery's_algorithm__
__lifetime_estimation__
__platform-based_SoC__
__scaled_down__.
__sequential_ATPG__.
__programmable_BIST__
__chip-package_co-design__.
__inter-wire_coupling__
__linear_analog_systems__.
__crosstalk_avoidance__.
__Process_integration__
__dynamically_reconfigurable_logic__
__sensitizable_paths__.
__reconfigurable_FPGA__
__low-density_parity-check_code__
__Low-leakage__
__Programmable_logic_arrays__
__low-level_image_processing__.
__IP_core__,
__Critical_area__
__RC_networks__.
__frequency-directed_run-length__
__doping_profiles__
__test_set_compaction__.
__programmable_logic_devices__,
__logic_families__.
__serial_link__.
__delay-induced__
__fault_detection_mechanism__
__test_program_generation__
__sequential_circuit__,
__scan_compression__.
__global_interconnect__.
__microstrip_line__
__&Sgr__;__&Dgr__;
__output_pins__
__adaptive_biasing__
__sizing_and_buffer_insertion__
__power_converter__.
__RC_networks__
__lower_supply_voltages__,
__ultra-low_voltage__
__ASIC_designs__,
__multi-cycle_paths__.
__robustness_evaluation__
__scan_compression__
__Power-delay__
__FinFET-based_SRAM__
__gain_cell__
__system-level_power_management__
__scaling_down__,
__million_gate__
__180-nm__
__metal_filling__
__variability-tolerant__
__frequency_dependent__.
__launch_off_shift__
__automatic_test_equipment__.
__signal_integrity_analysis__.
__baseband_signal_processing__
__GSM/WCDMA__
__power_supply_lines__
__mechanical_faults__
__coupled_RLC__
__BCD_adder__
__redundancy_addition_and_removal__.
__Clock_skew_scheduling__
__Synopsys_Design_Compiler__
__binary_tree_architecture__
__protection_circuit__
__differential_logic__.
__RLC_circuits__,
__0.18\mu__
__32nm_CMOS__
__circuit_level__,
__analog_front_end__
__conversion_gain__
__chemical_mechanical__
__micro_power__
__dynamic_thermal_management__.
__MPEG_decoder__
__Multiprocessor_System-on-Chips__
(__Integrated_Circuit__)
__short_channel_effect__
__solid_state_disks__
__input_impedance__,
__multiple_constant_multiplications__.
__capture_power_reduction__
__clock_phase__
__yield_prediction__.
__standard_CMOS_technology__,
__higher_clock_rates__
__Global_interconnect__
__MEMS_accelerometers__
__nanoscale_memory__
__Through-Silicon_Vias__
__RNS_based__
__analog_to_digital_converter__.
__parametric_yield_prediction__
__parametric_yield_estimation__
__state_holding_elements__
__high_clock_frequencies__
__embedded_RAM__
__pessimism_reduction__
__body-biased__
__diagnostic_technique__
__technology_progresses__
__triple-modular_redundancy__
__embedded_memory_arrays__.
__continuous-time_filters__.
__transistor_threshold_voltage__
__active_element__
__gate-delay__
__signal_transmission__,
__primary_inputs_and_outputs__
__Design_validation__
__nonlinear_loads__
__Altera_Stratix_II__
__fault_coverage_metric__
__scan_architecture__.
__single_event_transients__
__CAM_based__
__identical_circuits__.
__identical_circuits__
__microstrip_antennas__
__multi-context_FPGAs__.
__soft_error_susceptibility__
__soft_faults__.
__testability_improvement__
__reducing_power_dissipation__
/__spl_mu__/
__communication_transceivers__.
__Programmable_logic__
__scan_shifting__.
__fewer_switches__
__single_error_correcting__
__switch_design__.
__scalar_values__.
__threshold_voltage_control__
__linear_phase_detector__
__bus_drivers__,
__shot_noise__,
__testable_path_delay_faults__
__programmable_logic_cores__.
__energy-recovering__
__area_minimization__,
__timing_mismatch__
__Low_Noise_Amplifiers__
__frequency_domain_analysis__.
__DRAM_interface__.
__multiplier_generator__
__LI-BIST__
__Single-bit__
__digital_correction__
__digital_finite_impulse_response__
__SEU_fault__
__NoC_links__.
__single_error_correction__
__early-life__
__data_retention_faults__
__gate_dielectric__.
__organic_light-emitting_diodes__
__error_removal__
__Specially_designed__
__power_delivery__,
__ST_Microelectronics__
__dynamic_memories__
__custom_instruction_set__
__CNT_bundle__
__drain-induced_barrier_lowering__
__clock_power__.
__power_virus__
__heterogeneous_FPGAs__.
__Carry_Skip_BCD__
__Row-based__
__launch-on-capture__
__MOS_networks__
__photonic_integration__
__soft_IP__.
__during_high_level_synthesis__.
__variable-clock__
__frequency_synthesizers__
__digital_to_analog_converter__
__digital-to-analog_conversion__
__Formal_synthesis__
__Block-oriented__
__current_flattening__
__signal-processing_algorithms__
__Intel®_Itanium®__
__parametric_yield_loss__
__NoC_router_architecture__
__power_regulation__
__technology_generations__,
__information-lossless__
__mesh_NoC__
__leakage_variability__
__CMOS_chips__.
__gate_stack__
__scattering_parameters__.
__interconnection_scheme__,
__synchronous_digital_circuits__.
__impedance_spectroscopy__
__EBCOT_Tier__-1
__floating-body__
__processing_technology__.
__read-only_memories__.
__ΣΔ_modulators__.
__combinational_logic_networks__
__transistor_widths__,
non-__series-parallel__
__mixed-signal_integrated_circuits__
__Thin_film__
__FPGA_technology_mapping__.
__an_NP_complete_problem__
__high_electron_mobility_transistor__
__nanoscale_architectures__
__dynamically_reconfigurable_processor__.
__direct_conversion_receiver__
__residue_code__
__hybrid-CMOS__
__residue_generators__
__0.25_μm__
__bulk_CMOS_technology__.
__dipole_antenna__.
__deep-submicrometer__
__SOI_nMOSFETs__.
__band-pass_filter__,
__coupling_effects__,
__metal_oxide__
__AMBA-based__
__DSP_implementation__
__test_data_generator__.
__machining_processes__.
__lock-in_amplifier__
__frequency_dividers__
__latches_and_flip-flops__.
__high-performance_CMOS__
__asynchronous_sequential_machines__
__timing_driven_placement__.
__resistive_bridges__.
__SRAM_bitcell__
__flat_panel_displays__.
__short-range_wireless_communication__.
__input_pins__
__CMOS_imager__.
__switching_frequency__.
__shorts_and_opens__
__resistor_string__
__64_Mb__
__tunneling_leakage__
__flat_panel_displays__
__optimal_repeater_insertion__
__magnetic_random_access_memory__
__spin-torque_transfer__
__single-precision_floating_point__
__silicon-photonic__
__Circuit-switched__
__SEU_induced__
__SEU-induced__
__noise_analysis__,
__MPEG-2__/4
__high-VT__
__low-ripple__
__shift_register__.
__power-supply_voltage__
__bridge_defects__
__Gbits/sec__
__guard_bands__
non-__scan_BIST__,
__Analog_and_mixed_signal__
__asynchronous_datapath__
__physical_defect__
__wireless_baseband__
__testable_circuits__.
__interconnection_lines__
__ADC_BIST__
__Direct_access__
__SOC_applications__.
__device_simulator__.
__core-based_designs__
__clock_tree__,
__band-to-band_tunneling__
__behavioral_specification__,
__interconnect_structures__,
__Virtex_II__
__semiconductor_product__
__microstrip_lines__.
__high_testability__
__Electronically_tunable__
__port_order_fault__
__test_frequencies__
__p1_and_p2__
__wire_bonding_process__.
__Scratch_Pad_Memory__
__power_supply_noise_effects__.
__fault_locations__
__delay_faults_in_combinational_circuits__.
__distribution_network__,
__loading_effects__
__read_static_noise_margin__
__induced_skew__
__0.18μm_CMOS_technology__.
__test_vehicle__.
__multiplier-free__
__modern_high_performance__
__dynamic_CMOS_logic__
__design_defects__.
__partitioning-based_placement__
__combinational_equivalence_checking__.
__statistical_gate_sizing__
__inductor-less__
__bounded_skew__
__embedded_Java_virtual_machines__.
(__two-level__
__missing-gate__
__Multi-Processor_System-On-Chip__
__fault_dropping__.
__vector_generator__.
__synchronous_clock__
__analog_building_blocks__.
__fault-tolerant_circuits__.
__fanout_branches__
__low_power__:
__BIST_environment__
__full_adder_circuit__
__transition_fault__,
__parallel_CRC__
(__VHSIC_hardware_description_language__)
__PSPICE_simulation__
__CMOS_digital_circuits__
__automotive_communication_systems__.
__partial_dynamic_reconfiguration__.
__CAM_architecture__
__solder_bumps__.
__global_clock_distribution__
__configuration_bit__
__nanometer_designs__.
__fast_adders__
__nanometer_VLSI__
__multiplication_circuits__
__hold_time_violations__
__computer_arithmetic__,
__CMOS_operational_amplifiers__.
__intersymbol_interference__,
__multi-FPGA_systems__
__read_margin__
__logic_cores__
__scan_trees__
__JPEG2000_encoding__
__design_rule_checking__.
__floating_gate_transistor__
__pre-synthesis__
__JEDEC__
__complementary_circuits__
__edge_triggered__
__board_level__.
__string_matching_circuit__
__self-heating__.
__floating_gate_defects__
__inter-port__
__GPS/Galileo__
__sizing_rules__
__defect_localization__
__timing_speculation__
__figure_of_merit__,
__Structural_test__
__CMOS_digital_circuits__.
__CMOS_circuitry__
__cross_coupled__
__High_speed__,
__jitter_testing__
__signal_source__.
__CMOS_imagers__
__partially_depleted_silicon-on-insulator__
__building-block_layout__
__laser_source__
__low_power_dissipation__.
__semiconductor_chips__.
__device_parameter_variations__
__defective_devices__.
__linear_regulators__
__shift_register__,
__electromagnetic_emission__
__logical_circuits__.
__pulse_width_modulator__
__multiplier_structures__
__Increasing_reliability__
__small_dimensions__.
__Benchmark_circuits__
__analog_baseband__
__custom_macros__
__microfluidic_biochip__
__state_registers__
__high_speed_serial__
__Huffman_decoder__
__UHF_RFID__.
__functional_symmetries__.
__bus_drivers__
__HSPICE_simulations__,
__voltage_sources__,
__fundamental-mode__
__post_placement__
__clock_signal__,
__switching_activities__,
__match_line__
__erbium-doped_fiber__
__asynchronous_FIFO__
__flip_flops__,
__mesh_NoCs__.
__leakage_optimization__.
__crosstalk_defect__
__power-safe__
__LC-VCO__.
__double-via_insertion__
__low-cost_testers__.
__deterministic_test_pattern_generation__
__SOI_circuits__
__ARM_microprocessor__
__memory_arrays__,
__content-addressable_memories__
__variable_background__
__distributed_embedded_systems__,
__lowpass_filter__,
__Programmable_Gate_Arrays__
__reference_clock__.
__serial_link_transceiver__
__pseudo-random_patterns__.
__higher-density__
__FPGA_power_reduction__.
__Early_evaluation__
__8051_microcontroller__
__fault_tests__
__defect_aware__
__circuit_extraction__
__VHDL_description__.
__biochemical_analysis__.
__microfluidics-based_biochips__
__test_compression__,
__thin_oxide__
__clock_trees__,
__random_simulation__.
__generating_test_patterns__
__MEMS_technologies__
__Dynamic_power__
__Chemical_Mechanical_Polishing__
__interconnect_technology__.
__dc-dc_converter__
__crosstalk_induced_delay__
__mixed_synchronous/asynchronous__
__global_interconnects__,
__electrical_characterization__
__RTL_data_paths__
__CMOS_designs__.
__gate_networks__.
__cross-coupling_capacitance__
__deep_submicron_design__
__PowerPC_microprocessor__.
__ultra_high__
__testable_faults__
__return-to-zero__
__0.18µm_CMOS_technology__
__timing-closure__
__buffer_placement__
__circuit_simulations__,
__pixel_pitch__
__multiple_seeds__
__metal_oxide_semiconductor__
__built-in_current_sensors__
__Ultra-thin__
__operating_temperature__,
__online_evolution__.
__scan_flip-flops__.
__distributed_amplifier__
__catastrophic_and_parametric_faults__
__robust_path_delay_fault_testability__.
__SEU_effects__
__gate_matrix__
__noise_propagation__
__crosstalk_aware__
__design_aid__.
__signal-integrity__
__floorplan_design__.
__scan-paths__
__inductive_fault_analysis__
__SystemC_based__
__Leakage_power_reduction__
__High_level_synthesis__
__logic_gate__,
__temperature_dependency__
__high-frequency__,
__CMOS_OTA__.
__cell_sizing__
__CMOS_90nm__
__softcore_processor__
__faulty_switches__
__Register-Transfer-Level__
__regression_suite__
__synthesized_circuit__.
__MOS_transistors__,
__circuit_design__:
__receiver_front-end__.
__common-source__
__testing_costs__.
__background_calibration__
__particle_strike__.
__binary_counter__
__deterministic_test_patterns__.
__path_analysis__,
__static_timing_analyzer__
__interconnect_resistance__,
__analog_cells__
__functional_test_vectors__
__Totally_Self_Checking__
(__Built-In_Self_Test__)
__low-k_dielectrics__.
__virtual_channel_allocation__
__priority_encoder__
__ATE_memory__
MAC/__co-processor__
__Static_RAMs__.
__normal_basis_multiplier__
__BIST_controller__
__broadside_tests__.
__latency_insensitive_systems__
__standard_cell_design__.
__analog_BIST__
__LDPC_code_decoder__
__VLSI_circuit__.
__wrapped_cores__
__P1500_compliant__
__look-up-table__
__automated_fault_diagnosis__
__low-leakage_SRAM__
__JPEG2000_encoder__
__analog_IC_design__
__on-chip_buses__,
__S-parameter_measurements__
__CAVLC_decoder__
__Ultra_low_voltage__
__field_effect_transistors__.
__physical_defects__,
__Scaling_down__
__Wave_pipelining__
__Microelectromechanical_systems__
__off_chip__
__capacitor_switching__
__velocity_saturation__
__sub-micron_CMOS__
__CABAC_decoder__
__transistor_level_simulations__
__response_compactors__.
(__radio_frequency__)
__Don't_care__
__multiplier_core__
__message-passing_schedule__.
__NBTI_effect__
__performance_requirement__,
__current_sources__,
__chipless_RFID__
__continuous-time_delta-sigma_modulator__
__frequency_reference__
__folding_amplifier__
__fast_transient_response__.
__pipelined_implementation__
__quartz_crystal__
__compiled_simulation__.
__energy_estimates__
__asynchronous_controllers__
__VHDL_implementation__
__layout_compaction__.
__noise_filters__
__test_volume__
__Bulk-driven__
__scan-based_test__
__circuit_styles__
__frequency_multiplication__
__single-qubit__
__routing_lookup__
__single-electron_transistor__
__coprocessor_board__
__quadrature_oscillator__.
__interconnect_complexity__
__dual_loop__
__process_corners__,
__register_insertion__
__ASIC_library__
__charge_recovery_logic__
__mixed-signal_designs__
__pulse_generation__
__dB_SFDR__
__FPGA_realization__
__CMOS_operational_amplifiers__
__word_width__.
__Layout-driven__
__level-sensitive_latches__
__scan_register__
__implantable_cardiac__
__delay_defects__,
__high_sensitivity__,
__temporal_contrast__
__self_testing__
__Analytic_methods__
__delay-fault_testing__
__error_containment__
__through-silicon_via__
__ground_bounce__,
__dB_DR__
__transistor_stuck-open_faults__
__RC_lines__
__channel_characterization__
__Reducing_code_size__
__cell_fault_model__
__Code_density__
__switched-capacitor_circuits__
__0.6_micron__
__transistor_aging__
__multiple_dielectrics__.
__low-power_operation__.
__floating-point_cores__
__soft_error_rate_analysis__
__power_rail__
__multiport_memories__
__zero_aliasing__
__logical_masking__
__Soft-core__
__unity_gain__
__basic_cells__.
__band-to-band-tunneling__
__synchronous_clocking__
power/__ground_planes__
__adder_circuit__
__skew-tolerant__
__phase_macromodels__.
__twisted-ring__
__supply-voltage_scaling__
__register-exchange__
__inrush_current__
__Energy_recovery__
__optoelectronic_applications__.
__Decoupling_capacitor__
__semiconductor_laser__
__rule_checking__
__advanced_encryption_standard__
__high-speed_CMOS__
__physical-design__
__DDR-SDRAM__
__switch-mode__
__power_load__.
__logic_circuits__:
__temperature-dependent_leakage__
__multiplication_factor__
__digital_control__.
__static_CMOS_logic__
__burn-in__,
__analog_circuits__:
__pseudo_random__
__current-controlled__
__decimation_filters__
__control-flow_intensive__
__phase_shifter__.
__ultra_low__
__traveling-wave__
__minimally_redundant__
__white_LED__
__mesh_optimization__.
__low-power_SRAM__
__reduced_swing__
__compact_models__.
__cell_circuit__
__swing_voltage__
__CR-ROM__
__ring-connected__
__low_area_overhead__,
__nanometer_design__
__power_integrity__.
__noise_source__.
__data_format_converters__
__eye_diagram__
__buck_DC-DC_converter__
__logarithmic_converter__
__structural_regularity__.
__DDR3_SDRAM__
__45nm_SOI__
__testable_designs__
__multiplication_and_division__.
__multiphase_clock__
__InGaAs/InP__
__Link_based__
__Statistical_sampling__
__wave_digital_filters__
__quotient_selection__
__multiplier_circuits__.
__CMOS_op-amp__
__Verilog-HDL__
__current-reuse__
__diagnostic_test_generation__
__test_preparation__
__line_terminal__
__low-stress__
__ultra-low-voltage__
__CMOS_amplifiers__
__test-per-scan_BIST__
__High-level_design__
__receiver_architecture__.
__noise_measurements__.
__image_processor__.
__pre-amplifier__
__wafer_level_packaging__
__microelectronic_devices__.
__current_sensor__.
__spray_pyrolysis__
__Montgomery_modular_multiplication_algorithm__
__field-plate__
__high-speed_communication_systems__.
__level-shifter__
__45nm_CMOS_technology__
__column_compression__
__CMOS-nano__
__drop_impact__.
__Low-power__,
__Booth_encoded__
__RF/wireless__
__low-power_microcontroller__
__carry-lookahead__
__low-noise_amplifiers__
__LNA-mixer__
__carry_select__
__rounding_unit__
__flagged_prefix__
__leakage_variation__
__clock_distribution_scheme__
__setup_and_hold_times__
__LSI_chips__
__45nm_node__
__MEMS_capacitive_switches__.
__antenna_structures__
__current_injection__.
__charge_sensitive__
__Spectral_shaping__
__reliability_calculations__
__self-timed_pipeline__
__1.8-V__
__Residue_arithmetic__
__short_channel_effects__
__FinFET_devices__
__multiple-valued_logic_circuits__
__partially_depleted_SOI__
__DC-DC_boost__
__transient_responses__.
__capacitance_variation__
__amplifier_circuit__
__die-stacked__
__maximum_voltage_drop__
__Decoupling_capacitors__
__wideband_CMOS__
__delay_computation__.
__defective_devices__
__RC_circuits__.
__RF_transceiver__,
__device_identification__
__45nm_CMOS_technology__.
__dual_threshold_voltage_domino_logic__
__carry-lookahead_adders__
__flicker_noise__.
__Design_For_Test__
__clock-skew__
__MOS_Current_Mode_Logic__
__Simultaneous_switching_noise__
__radix-2__,
__test_compaction__.
__pass-gate__
__Layer_assignment__
__frequency_stability__
__guarded_evaluation__
__custom_design__,
__analog_RF__
__large_signal__
__PVT-aware__
__fiber_optic_network__.
__low-voltage_operation__
__gate-level_faults__
__transmission_losses__
__mode_control__.
__microstrip_lines__
__Cadence_Design_Systems__
__On-chip_buses__
__subthreshold_region__.
__GNSS_receiver__
__BIST_architecture__.
__CMOS_combinational_circuits__.
__PMOS_devices__.
__package_parasitics__.
__dual_threshold_voltages__
__silicon_based__
__analog_cores__.
__analog_devices__
__Timing_variation-aware__
__FPGA_circuit__.
__flash_analog-to-digital_converter__
__intermediate_layer__
__regular_meshes__.
__0.13-µm__
__RF_amplifier__
__MPEG-2_video_encoder__
__SRAM_design__.
__rated-clock__
__structured_ASIC__.
__regular_pattern__.
__operating_voltages__.
__flexible_electronics__.
__memory_module__,
__LCD_controller__,
__data_path_circuits__.
__high-_performance__
__standing-wave__
__portable_electronic_devices__.
__delay_calculation__.
__continues_to_shrink__,
__mixed_signal__,
__high_performance_CMOS__
__division_and_square-root__
__bit_resolution__
__parity_checkers__
__sign-extension__
__MPEG-2_video_decoder__.
__instruction-level_power__
__finite_field_inversion__
__pattern_modification__
__pseudo-random_bit__
__voltage_comparator__
__bipolar_devices__
__transaction_level_model__
__carry-lookahead_adder__.
__cantilever-based__
__bit_extraction__
__synthetic_gene__
__0.18_µm_CMOS_process__
__parameter_fluctuations__.
__Class-D_amplifier__
__word-oriented_memories__
__simulation-based_validation__
__Matlab®__
__TRIAC__
__test_architecture_design__
__low-noise_amplifiers__.
__short_faults__.
__voltage-controlled_oscillators__.
__IEEE_single_precision__
__Collecting_data__
__flow_sensor__.
__clock_distribution_networks__,
__supply_gating__.
__SAT-based_model_checking__.
__MOSFET_model__.
__Blu-ray__
__coordinate_rotation_digital_computer__
__scan_insertion__
__fault_test_sets__
__PC_boards__.
__chip_testing__
__soft_error_rate_estimation__
__DFT_techniques__.
__DFT_insertion__
__control_circuitry__,
__UMC_0.18__
__circuit_technology__.
__full-scan__.
__temperature_monitoring__.
__analog_to_digital_conversion__.
__ATPG_technique__
__switched-capacitor_filters__
__logic_circuitry__.
__scan-based_designs__
__5_GHz__.
__parasitic_components__
__medical_implant__
__fault-simulation__
major/__minor_loop__
__fast-lock__
__micro-flow__
(__SEU__),
__chemical-mechanical__
__Low_cost__,
__switching_converters__
__through-silicon-vias__
__failure_criteria__,
__gate_oxide_reliability__.
__network_controller__
__an_ultra_low-power__
__small-delay_defects__
__experimental_demonstrations__
__placement_and_global_routing__.
__embedded_RAMs__,
__IR-UWB_receiver__
__0.13μm_CMOS__
__Asynchronous_control__
__functional-unit__
__metal-insulator__-semiconductor
__Universal_quantum_computation__
__fault-tolerant_processor_arrays__.
(__SRAMs__)
__analogue_and_mixed-signal__
__Statistical_delay__
__reduced_cost__.
__speed_independent_circuits__
__sense_amplifier__.
__Tradeoff_analysis__
__phased_logic__
__trajectory_piecewise-linear__
__hot-carrier_degradation__
__supply_voltage_range__.
__full_scan__.
__floorplan_optimization__
__high_yield__.
__70nm_technology__.
__analog_circuit__,
__high_yield__,
__MEMS_resonator__
__multiplier_block__
__CMOS_cells__.
__wide_bandwidth__.
__topology_synthesis__
__variable_length_decoder__
__100-MHz__
__parallel_sparse_matrix__
__test_access_mechanism__.
__configuration_memory__,
__atomic-scale__
__advanced_CMOS__
__CORDIC_algorithms__
__checksum-based__
__highly_associative__
__non-scan_sequential_circuits__
__floating-gate_transistors__.
__mixed-signal_SoC__
__frequency_separation__
__Redundancy_reduction__
__based_architectures__
__layout_editor__
__path_delay_test_generation__
__Sequential_logic__
__transparent-scan__.
__opens_and_shorts__
__ADC_architecture__
__gm-C_filter__
__mixer_for_direct_conversion__
__FPGA_design__,
__vector_restoration__.
__digital_controllers__.
__SoC_interconnects__.
__temperature-sensing__
__infant_mortality__.
__Fault_insertion__
__interconnect_defects__.
__Omega_Networks__
__minimum_power__.
__Configurable_computing__
__Switch-level_simulation__
__70-nm__
__transition_fault_testing__.
__parasitic_extraction__,
__deterministic_test_pattern_generator__
__core-cells__
__simulink__.
__single-line__
__locked_loop__
__64_×_64__
__analogue-to-digital_converter__
__direct_injection__.
__0.6_um__
__floating-point_to_fixed-point_conversion__
__DSP_code_generation__.
__processor_SoC__
__amplifier_design__
__Process_variation_tolerant__
__lithium-ion__
__impedance_matching_networks__
__VLIW_DSPs__
__characterization_methodology__
__active_noise_cancellation__
__low-voltage_analog__
__design_space_exploration_and_optimization__
__Non-volatile_memory__
__read-out_circuit__
(__op-amp__)
__silicon_integration__
__metal_CMOS_technology__
__array_processing__,
__crosstalk_effects__,
__Virtex_2_Pro__
__harmonic_distortion__.
__Process_technology__
__wideband_RF__
__ASICs_and_FPGAs__
__STT_MRAM__
(__STT_MRAM__)
__post_fabrication__
__voltage_transfer__
__multilevel_full-chip_routing__
__gate_array__.
__interface_circuits__.
__carry-propagation__-free
__linearity_test__.
__controller_IC__
__quasi-planar__
__circuit_delays__.
__width_quantization__
__delay_uncertainty__.
(__processing_element__)
__HD_Photo__
__Timed_circuits__
__photonic_networks-on-chip__
__peak_constrained__
__Threshold_logic__
__device_scaling__,
__device_physics__,
__tri-mode__
__combinational_logic_circuit__
__transparent_latches__
__variable-voltage__
__cell_layouts__.
__stochastic_logic__.
__Translation_Look-aside_Buffer__
__timing_specifications__,
__current_limiter__
__circuit_board__,
__SOC_applications__
__power_supply_variations__
__net_list__,
__random_sampling_technique__.
__digit-set__
__low_area__,
__0.35µm_CMOS__.
__carry-chain__
__double_gate_MOSFET__.
(__RAMs__)
__Post-fabrication__
__flip-flop_designs__
__64-bits__
__Memory_optimization__
__supply_voltage_reduction__,
__test_equipments__
__subthreshold_voltage__
__parametric_faults__,
__Pattern_Sensitive_Faults__
__data_retention_voltage__
__logic_levels__,
__double_edge__
__forward_and_backward__.
__multi_frequency__
__image_perception__.
__stuck-open_faults__,
__VLSI/WSI_arrays__.
__limited_depth__
__Low_frequency_noise__
__threshold_neurons__
__solder_joint_reliability__.
__error_detection_capability__.
__Test_set_compaction__
__symmetrical_FPGAs__.
(__Field_Programmable__
__semiconductor_optical_amplifier__
__GALS_architectures__.
__Image_encryption__
__circuit_topologies__,
__decoder_architectures__
__full-search_vector_quantization__
__locally_clocked__
__workload_behavior__,
__0.18µm_technology__
__802.11n_MIMO__
__high-speed_serial_links__.
__baseband_processing__.
__CMOS_front-end__
__scan_based_BIST__
__digitally_controlled_oscillator__
__frequency_synthesis__
__CMOS_transconductance__
__guarded_atomic_actions__
__pseudo-random_BIST__
__low-power_synthesis__
__space-domain__
a-__Si_TFT__
__thermal_aware__
__memory_chip__.
__low_profile__
__technology_migration__.
__stacked_DRAM__
__smart_recompilation__
__temperature_coefficient__.
__stress-aware__
__Design-For-Testability__
__BiCMOS_circuits__.
__switch-level_timing__
__900_MHz__.
__serial_interfaces__
__reversible_computing__.
__fault_tolerant_circuits__
__MPEG_encoder__
__dynamic_optically_reconfigurable_gate_array__
__duty_cycle_corrector__.
__single_symbol__
__high-activity__
__performance_and_resource_usage__.
__timing_resolution__.
__LFSR_reseeding_based__
[__IC_layout__].
__opamp-sharing__
__Gallium_Nitride__
__optically_reconfigurable_gate_array__
__Queuing_network_models__
__operational_transconductance_amplifiers__.
__CMOS_mixer__.
__performance_variability__,
__5.9_GHz__
__path_delay_fault_testing__.
__SOI_wafer__
__delay_degradation__.
__test_stimulus__,
__computer-aided-design__
__circuit_tuning__.
__random_pattern_testable__
__32×32__
__input_range__.
__low_sensitivity__.
__related_defects__
__power_supply_network__.
__LP_CMOS__.
__zero_voltage_switching__
__silicon_wafer__.
__op-amps__.
__low_power_technology_mapping__
__wide_frequency_range__
__Architectural_simulation__
__defect_characterization__
__sigma_delta__
__PLA_implementation__.
__Verilog_Hardware_Description_Language__
__direct-conversion_receiver__
__Op-amp__
__Parallel_architecture__
__Structural_modeling__
__Josephson_junctions__
__carbon_nanotube_field_effect_transistors__
__Reliability_aware__
__high-performance_ICs__.
__latched_comparator__
__substrate_parasitics__
__FPGA_fabrics__.
__GHz_range__.
__ripple-carry_adder__
__quadruple-precision__
__test_planning__.
__FFT_processor__,
__digital_to_analog_converters__
__neighborhood_pattern_sensitive_faults__
__AlGaN/GaN_high_electron_mobility__
__100nm_technology__
__one_bit_transform_based__
two-__port_SRAM__
__Partial_scan_design__
__maze_router__.
__interconnect_crosstalk__
__algorithmic_ADC__
__dB_SFDR__.
__Domino_circuits__
__resonant-tunneling_diodes__
__Bridging_defects__
__Band-pass__
__signed-digit_adder__
__silicon_photonic__
__gain_bandwidth__
__band-switching__
__ladder_filters__
__clocked_circuits__
__adder_circuit__.
__switched-resistor__
__chopper_stabilized__
__reducing_switching_activity__
__wire_crossing__
__quasi-delay-insensitive__
__short_read_mapping__
__modular_multipliers__
__RF_devices__.
__leakage_dominant__
__screen_printing__
__Multi-Vt__
__I{DDQ__}
__Binary_decision_diagram__
__analog_synthesis__.
(__path-oriented__
__verification_methodologies__.
__MLC_NAND_flash_memory__
__AES_S-Box__
__automatic_test-pattern_generation__
__dual-rail_logic__
__Reliability_testing__
__Taguchi_methods__.
__voltage_gain__,
__voltage-to-current_converter__
__output_stage__.
__physical_unclonable_functions__.
__rule_checker__
__Linear_feedback_shift_registers__
__HD-DVD__
__CMOS_transceiver__
__body_effect__.
__circuit_realization__.
__Common-mode__
__shortest_path_search__
__energy_consumption_ratio__
__Statistical_optimization__
__readout_circuit__.
__double_poly__
__post-silicon_debugging__.
__delay_insertion__.
__mixed-signal/RF__
__configuration_generation__.
__locating_faults__
__CMOS_op-amps__
__PLA_based__
__gate-sizing__
__50_MHz__.
__complex_bandpass__
__domino_logic_circuit__
__interconnect_loads__
__adiabatic_circuits__.
__Delta-Sigma_modulators__
__arbitrary_waveform__
__redundant_binary_representation__
__iterative_logic_arrays__.
__Architectural_synthesis__
__voltage_overscaling__.
__CMOS_realization__
__thermal_transient__
__bit_width__
__dB_dynamic_range__.
__CMOS_comparator__
__flexible_substrate__
__voltage_tuning__
__hard_errors__,
__fault_simulator_for_synchronous_sequential_circuits__.
__CMOS_amplifiers__.
__nanometer_designs__,
__cell-based_designs__.
__dual-field__
__input_transitions__.
__matrix_converters__
__during_scan_testing__.
__testability_analysis__,
__deterministic_jitter__
__delay_times__,
__current-density__
__tunable_filters__.
__window_selection__
__circuit_degradation__
__delay_fault_detection__
__phase_locked_loops__.
__logic_BIST__,
__current-mirror__
__Retiming-based__
__low_dynamic_power__
__low_leakage_power__
__power-on_reset__
__failure_criteria__.
__SEU__.
__resonant_supply_noise__
__low_power_circuits__
__MEMS_structures__
__manufacturing_test_cost__
__write-ability__
__direct_conversion_receiver__.
__micro-electro-mechanical__
__buffered_clock_tree__
__built-in_self-diagnosis__
__MAP_decoder__
__equivalent_circuit_parameters__
__structural_faults__
__successive_approximation_analog-to-digital_converter__
__Full-custom__
__selective_hardening__
__sensitized_paths__
__master-slave_configuration__.
__IR_drop__.
__feedback_amplifier__.
__intra-die_process_variations__.
__nanoscale_devices__,
__oscillator_circuits__.
__schmitt_trigger__
__peripheral_cores__.
__improved_energy_efficiency__
__printed_wiring__
__fault_testing__.
__multiple-input_switching__
__Automated_abstraction__
__thermal-aware_floorplanning__
__Voltage_islands__
__issue-width__
__Process-induced__
__latch_based__
__variable_gain_amplifier__.
__stability_improvement__
__voltage_fluctuation__
__aware_timing_analysis__
__reducing_test_data_volume__
__high_PSRR__
__carry-save_addition__.
(__RAMs__).
__single_clock__
__threshold_variation__.
__clock-control__
__rectilinear_Steiner_minimum_tree__
__delay_fault_test__
__carbon_nanotube-based__
__data_path_circuits__
__Vth_assignment__
__phase_detectors__
__temperature_fluctuations__.
__N-Modular_Redundancy__
__SiGe_technology__.
__scan_chain_ordering__
__deep-submicron_VLSI__
__SC_filters__.
over-__the-cell_channel_routing__
__variable_threshold_voltage__
__CMOS_logic_cells__
__NBTI_degradation__.
__sequential_designs__.
__current_reference__.
__wire_widths__.
__Flip-chip__
__Low-swing__
__circuit_structures__,
__system-level_power_management__.
__heterogeneous_wireless_sensor_network__.
__class-D_amplifier__
__binary-weighted__
__high_performance_microprocessor_designs__.
__random-access_memories__.
__converter_circuit__
__adjustable_delay__
__linear_systolic_arrays__
__high_speed_CMOS__
__gated-Ground__
__digital_differential_analyzer__
__interconnect_test__.
__statistical_circuit_analysis__
__analog/RF_circuits__
__standby_modes__
__binary_adder__.
__thermal_stress__.
__pausible_clocking__
__criticality-aware__
__hard_faults__,
__elementary_logic__
__faults_in_synchronous_sequential_circuits__.
__combinational_logic_networks__.
__trailing_edge__
__antifuse-based__
__multi-chip_modules__.
__polynomial_basis_multiplier__
__CMOS_logic_style__
__Switching_activity_analysis__
__Test_points__
__phase-frequency_detector__
__space_vector__
__resonant_H-tree_clock_distribution_networks__
__carry-save-adder__
__gate_oxide__.
__Xilinx's_Virtex__
__peripheral_circuits__.
__loop_antenna__
__Register-transfer_level__
__MHz_CMOS__
__area-array__
__1.8V_supply__
__motor_vehicles__.
__testability_measure__,
__test_pattern_generators__,
__scan_operations__,
__deep-submicron_CMOS_technology__.
__high-performance_VLSI__
__Gigabit_per_second__
__chip_set__.
__neuron_circuit__
__multiple_input__,
__ramp_inputs__.
__inductive_crosstalk__
__mixed-signal_ASICs__
__hardware_structure__.
__um_CMOS_technology__
__interconnect_wires__,
__partial_product_generation__.
__rapid_thermal_annealing__
__embedded_DRAMs__
__full_scan__,
__clock_tuning__
__pseudorandom_patterns__
__Banyan_networks__.
__majority_logic__.
__0.18-um_CMOS__
__full_adder__.
__electronic_ballast__
__electrical_discharge_machining__.
__GNU_radio__
__offset_compensation__.
__multi-processor_system-on-chip__.
__Clock_skew_optimization__
__threshold_logic_gate__
__interconnect_diagnosis__
__remapping_technique__
__large_scale_integration__.
__sizing_and_buffer_insertion__.
__variable_clock__
__oscillation_ring__
__functional_test_program_generation__
__Quiescent_Signal_Analysis__
__oxide_layer__
__subtle_defects__.
__chip_implementation__
__functional_test_sequences__
__gate_oxide_thickness__,
__engineering_change__.
__embedded_deterministic_test__
__fault-tolerant_circuits__
__CMOS_transistors__.
__oxide-tunneling__
__substrate_coupling__.
__scan-based_delay__
__signal_correlation__.
__partitioned_circuits__.
__Probabilistic_Risk_Assessment__
__supply-voltage__
__propagation_path__.
__circuit_families__.
__test_generation_tool__.
__driven_placement__
__output_signal__,
__device_design__.
__linear_threshold_elements__
__library_design__.
__Defect-oriented__
__fast_design_space_exploration__.
__dc-dc_converters__
__loopback_testing__
__Fredkin_gate__
__full_adders__,
__array_multiplier__,
(__Vdd__)
__optical_probing__
__radio_receiver__
__Soft-errors__
__multilevel_hierarchical__
__Optical_frequency__
__analog_multiplexer__
__boundary_scan__,
__topology_selection__,
__carry_save_adders__
__ring_oscillator_based__
(__DACs__)
__spurious_free_dynamic_range__
__field_solver__.
__circuit_schematics__
__RF_module__
__Design_for_test__
__digital-signal-processing__
__adder_cells__.
__Automatic_test__
__signed_digit_number__
__large_FPGAs__.
__ring_counter__
__Community_Atmosphere_Model__
__logic_cell__,
__test_chip__,
__dynamic_graph_algorithms__.
__Scan_chains__
__energy_efficient_data_transmission__
__bus_controller__
__heterojunction_bipolar__
__on-chip_spiral_inductors__
__fault-tolerant_VLSI__
__layout_techniques__.
__input_voltage__.
__scan_path__.
__combinational_modules__
__multi_phase__
__PLA_folding__
__logic_device__.
__cost_minimization__,
__low-power_FPGA__
__carry-look-ahead__
__VDD_and_VTH__
__IDDQ_measurements__.
__DSP_designs__
__smart-power__
__SATORI__
__crossbar_memory__
__specific_hardware__,
__PWM_control__
__Optimal_experimental_design__
__CMOS_fabrication_process__.
__65nm_CMOS__.
__sea_level__.
__metal-oxide__
__thermal_monitoring__
__number_representations__.
__VHDL_synthesis__
__waveform_approximation__
__high-k_metal-gate__
__test_fixture__
__PE_array__
__Mixed_signal__
__test-benches__
__output_voltages__.
__test_effort__.
__pin-limited__
__ISCAS_benchmark_circuits__,
__Distributed_arithmetic__
__timing-driven_routing__
__hybrid_FPGA__.
__microarchitecture_synthesis__.
__thermally-aware__
__AES_processor__
__equivalent_gates__.
__current_mode__.
__behavioral_simulation__.
__analog_designs__.
__Verilog/VHDL__
__chip_level__.
__temperature_increase__,
__phase_margin__,
__Virtex_5__
__biomedical_monitoring__
__RTL_synthesis__.
__logic_arrays__
__nano_CMOS__
__bulk_CMOS_process__.
__thermal_measurements__
__Electrical_power__
__variable_length_decoding__
__gated-clock__
__fault_tracing__
__low_voltage_operation__.
__voltage_domains__.
__FSM_design__
__power_characterization__
__DC-DC_boost_converter__
__single_stuck-line__
__Parameter_variation__
__pure_logic__
__RF_receivers__.
__IDDT_testing__.
__Leakage_control__
__IDDT_testing__
__routing_fabric__.
__Digitally_assisted__
__Mechanical_reliability__
__mixed-signal__,
__unity_gain_frequency__
__gain_enhancement__
__two-rail_checkers__
__single_supply__
__hard_macros__
__energy_metering__
__Self-biased__
__highly-reliable__
__scaling_technique__.
__phase_frequency_detector__
__at-speed_scan_test__
__transistor_sizes__,
__circuit_representation__.
__energy_harvester__.
__deep_sub-micron_era__
__conversion_gain__,
__output_resistance__,
__0.18_μm_CMOS_technology__.
__radiation-hardened__
__Ultra-low_voltage__
__controlled_rectifier__
__Test_cost__
__standard_cell_libraries__,
__mixed-signal_cores__
__DPA_countermeasure__
(__Built-In_Self-Test__)
__RTL_design__.
__power_electronic_systems__
__Based_onthe__
__nanoelectronic_systems__.
__Designing_reliable__
__high_power_factor__
__discrete_fourier_transform__
__Algorithmic_aspects__
__Soft_Error_Resilience__
__0.25µm_CMOS__
__DRAM_devices__.
__delay_trade-offs__
__IR-drop_reduction__
__hysteretic_control__
__path_construction__.
__Ultra_low-power__
__VLSI_architecture__,
__resistance_extraction__.
__chip_multi-processors__.
__input_waveforms__,
(__PD-SOI__)
__Architecture_evaluation__
__parallel_counter__
__silicon_die__.
__combinational_digital_circuits__
__Action_refinement__
__square_root_unit__
__carbon_nanotube_field_effect_transistor__
__ISM_bands__.
__high_compression_efficiency__.
__testing_delay_faults__
__BIST_technique__,
__noise_effects__,
__circuit_styles__,
__Optical_proximity_correction__
__fault_dictionary__.
__reducing_test_application_time__.
__clock_skew_variations__.
__DSP_circuits__.
__delay_fault_model__
__high_performance_circuits__.
__Increasing_power_densities__
__Virtex-4_FPGA__
__RC_extraction__
__300_MHz__.
__netlist-level__
__GALS_design__
__spare-cell__
__table-look-up__
__reduced_noise_margins__
__inverse_S-boxes__
__OTA-based__
__multipole_accelerated__
__scan_design__,
__configurable_logic_block__
__6T_SRAM__.
__AMBA_AHB_bus__
__delay-locked_loops__
__Full-wave__
__coupled_transmission_lines__
__0.18_ìm__
__bulk_Si__
__coupled_transmission_lines__.
__Floating_gate__
__defect_level__,
__high_performance_and_low_power__.
__Electrical_simulations__
__frequency_ranges__.
__Hot_Carrier_Injection__
__built-in_test__.
__suppression_technique__
__high_performance_architectures__
__issue_queue_design__.
__moderate_inversion__.
__timing_convergence__
__electrical_noise__.
__transaction_level_modelling__
__LSI_design__.
__peak_current_reduction__
__write_driver__
__test_structure__.
__pMOS_transistor__
__power_supply_current__.
__at-speed_scan_testing__
__RC_oscillator__
__Thermal_distribution__
__scan_latches__
__primitive_gates__.
__bundle_interconnect__
__leakage_aware__
__CNT_growth__
__printed_circuits__
__Dynamic_Random_Access_Memory__
__delay_fault_testability__
__high-level_test_synthesis__
__macro-cells__.
__voltage_variations__
__DAB_receiver__.
__temperature_reduction__,
__CMOS_bridging_faults__.
__phase-locked_loops__,
__Temperature_aware__
__digitally_assisted__
__interconnect_technologies__.
__track-and-hold_amplifier__
(__RCs__)
__life_prediction__
__low_cost_test__
__parametric_faults__.
__coverage_testing__,
__video_signal_processor__.
__chip_scale_package__
__vertical_channel__
__triple_modular_redundant__
__clustered_defects__.
__high_performance_VLSI__
__test_set__)
__design_rule__.
__RF_applications__
__sonar_ring__.
__microwave_devices__.
__silicon_wafers__,
__low_density_parity_check_code__
__reconvergent_fan__-out
__XOR_gates__,
__redundant_arithmetic__.
__binary_addition__.
tied-__gate_FinFET__
__Design-for-test__
__chip_placement__
__nano-scale_technologies__
__logic_device__
__bit-level_pipelined__
__Capacitive_crosstalk__
__SHA-256_and_SHA__-512
__nanometer_circuits__
__dc_bus__
__communication_bus__.
__active_filters__.
__Crosstalk_effects__
__SIMM__
__scan_tests__.
__resistive_bridge__
__multi-gate__
__digital_hardware_design__
__voltage_regulators__,
__increasing_operating_frequencies__
__frequency_independent__
__lumped-element__
__multi-Vdd__
__nanoscale_technology__
__parametric_failures__.
__platform_based_design__
__scan_chain_disable__.
__impedance_matching__,
__power_attacks__,
__bit_lines__,
__split-path__
__density_variation__.
__boost_DC-DC_converter__
__Control_unit__
__primitive_gates__
__leakage_faults__
__energy_consumption__:
__transistor_size__,
__sub-wavelength_lithography__,
__SoC_cores__
__stereo_audio__
__low-k_dielectrics__
__Design_reuse__
__silicon-on-sapphire__
/__spl_Delta__//__spl_Sigma__/
__quantum_cascade_lasers__
__input_delays__
__low-power_DSP__
__two's-complement__
__scattering_parameter__
__IC_technology__.
__partial_scan_designs__
__ATPG_based__
__operational_faults__.
__floorplan-based__
__low_power_design__,
__spice_simulation__
__carry-chains__
__neuromorphic_hardware__.
__compressor_tree__
__off-chip_buses__.
__tunable_CMOS__
__low-swing_signaling__
__Multi-operand__
__metal-oxide_semiconductor__
__mixed-mode_BIST__
__90nm_CMOS_technology__,
__measurement_devices__.
__transimpedance_amplifier__.
__logic_gate__.
__coarse-grained_reconfigurable__
__clock-gating__,
__dynamic_stability__.
__multi-clocked__
__majority_voter__.
__VDD_scaling__
__mass_memories__
__BIST_techniques__.
__single_event_upsets__.
__nanotechnology_based__
__Area_estimation__
__body_bias__.
__droplet_routing__,
__fuel_cell_power__
__oscillator-based__
__SPICE_level__
__Logic_circuits__
__cache_decay__
__high-power__,
__rectifier_circuit__
__smaller_feature_sizes__,
__combinational_circuit__,
__successive_approximation_register__
__multiple_phases__,
__multiple_clocks__,
__CMOS_cell__
__140_MHz__
__Li-ion_battery__
__Test_methods__
__EMI_noise__
__clock_signal__.
__dual-rail_encoding__
__BIST_circuit__.
__area_improvement__
__optical_switch__.
__combinational_and_sequential_circuits__,
__weighted_pseudo-random__
__analog_cores__
__mixed-signal_SOCs__
__Deep_submicron__
__thin_film_transistors__.
__Hot_topic__
__carry_skip_adder__
__Variation_aware__
__voltage_reference_circuit__
__resistance_measurement__
__Test_challenges__
__nominal_voltage__
__readily_adapted__
__multi-Vt__
__circuit_extractor__
__step_down__
__electromagnetic_modeling__
__bond_pads__.
__ground_planes__
__GHz-range__
__SRAM_leakage__
__Synopsys__.
__spare_rows_and_columns__
__circuit_components__,
__RF_switch__
__aggressive_technology_scaling__
__experimental_set-ups__.
__stuck_fault__
__power_supply_rejection__
__defective_circuits__.
__interconnection_network_topology__
__Specification-driven__
__breakdown_voltage__.
__Topological_routing__
__vision_processor__
__complex_gates__,
__chip_integration__
__Development_Board__.
__sampling_mixer__
__Cadence__,
__Vulnerability_Factor__
__CMOS_designs__
__1.4_GHz__
__functional_sensitizable__
__FPGA_emulation__
__Charge_sharing__
__SER_estimation__
__Power_consumption_reduction__
__yield_analysis__.
__hardened_latch__
__GALS_systems__.
__CMOS_LSIs__
__Test_compaction__
__full-scan_circuits__.
__125_MHz__
__pulse_signaling__
__analog_array__
__multi-port_memories__
__ESD_protection_devices__
__coupling-aware__
__Silicon_on_Insulator__
__instrumentation_amplifier__.
__data_dependent_jitter__
__Hierarchical_test_generation__
__spare_columns__,
__QCA_circuit__
__low-cost_FPGAs__.
__digital_FIR__
__current_sensing_technique__
__supply_rails__.
__random_variation__.
__multiple_configurations__.
__Transistor_sizing__
__Shared_resources__
__Rapidly_increasing__
__spare_rows__,
__high_stability__.
__nano-photonic__
__interconnect_process_variations__
__surface_mount_technology__
__transient_fault_injection__
__Berger_codes__,
__stator_winding__
__Accumulator-based__
__sinusoidal_jitter__
__parametric_test__
__Parametric_Test__
__Procedural_Interface__
__left-edge_algorithm__
__power_supply_transient__
__nano_technology__.
__routability_driven__
__noise_reduction_techniques__.
(__Application_Specific_Integrated_Circuit__)
__electrical_parameters__,
__6th_order__
__wireless_connected__
__CAD_algorithms__.
__pull_down__
__Delta_IDDQ__
__high_dynamic_range__,
__laboratory_scale__
__electron_devices__.
__test_time_reduction__.
__state_assignment__,
__speed_degradation__.
__D_flip-flop__.
__Xilinx_Virtex-II_Pro_FPGA__
__interconnect_synthesis__.
__crypto_coprocessor__
__active_pixel__
__optical_receivers__.
__Energy_optimal__
__Scaling_issues__
__QCA_devices__,
__external_memories__
__macro_cells__.
__Time_Domain_Reflectometry__
__circuit_layouts__
__noise_characterization__
__array_structures__.
__realistic_fault__
__fault_sampling__.
__fault_coverage_estimation__
__BIST_circuitry__.
__FPGA-based_embedded_systems__
__physical-synthesis__
__wave_pipeline__
__escape_probability__.
__Gate_leakage_current__
__0.18_µm_CMOS_process__.
__interconnect_faults__.
__serializer/deserializer__
__interconnect_models__.
__mixed_signal_circuits__
__jitter_injection__
__spare_columns__
(__printed_circuit_board__)
__Dynamic_reconfigurable__
__Dynamic_RAM__
__radiation_environment__.
__full-HD__
__DC-link__
__parasitic_coupling__
__high_input_impedance__
__control-flow_errors__
__defect_and_fault_tolerance__
__rapid_tooling__.
__stacked_chip__
__soft_error_rate__.
__leakage_faults__.
__fully_functional__.
__MEMS_resonators__.
__fabricated_chips__.
__capacitively-coupled__
__pulsed_latch__
__Defect-tolerant__
__launch-off-shift__
__capacitance_measurement__
__dynamic_CMOS_circuits__
__list_sphere_detector__
__low_area_overhead__.
__QMF_bank__
__clockless_circuits__
__intensive_signal_processing_applications__.
__UWB_radios__.
__voltage_sensor__
__Power_consumption__,
__Power_Islands__
__datapath_scheduling__
__bus_encoding_technique__
__skin_effect__.
__path-delay-fault_testable__
__standard-cell_design__
__datapath_designs__
__high_gain__,
__RNS-based__
__printed-circuit_board__
__quantization_noise__,
__Thermal_simulation__
__Hspice_simulations__
__interconnect_testing__.
__partial_scan_selection__
__equivalent_waveform__
__failure_analysis__,
__relevance_determination__
__ultra_low_power_consumption__
__sleep_switch__
__Forward-looking__
__VFX__
__clock-gating__.
__SET-based__
__test_subsequences__.
__Engineering_change__
