0.6
2019.1
May 24 2019
15:06:07
D:/VIVADO/EJER5/Ejercicio_5/EJER5/EJER5.sim/sim_1/synth/timing/xsim/sim_full_adder_8bits_time_synth.v,1659820999,verilog,,,,full_adder_8bits;glbl,,,,,,,,
D:/VIVADO/EJER5/Ejercicio_5/src/simulation/sim_full_adder_8bits.sv,1659820140,systemVerilog,,,,sim_full_adder_8bits,,,,,,,,
