{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 00:04:32 2020 " "Info: Processing started: Fri Oct 23 00:04:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "address\[1\] " "Info: Assuming node \"address\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 216 40 208 232 "address\[2..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "enable " "Info: Assuming node \"enable\" is a latch enable. Will not compute fmax for this pin." {  } { { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 232 40 208 248 "enable" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "address\[2\] " "Info: Assuming node \"address\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 216 40 208 232 "address\[2..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "address\[0\] " "Info: Assuming node \"address\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 216 40 208 232 "address\[2..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 34 11 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode18w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode18w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 33 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode18w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 36 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 37 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 38 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 39 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 40 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] data\[0\] address\[0\] 1.770 ns register " "Info: tsu for register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"data\[0\]\", clock pin = \"address\[0\]\") is 1.770 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.825 ns + Longest pin register " "Info: + Longest pin to register delay is 6.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns data\[0\] 1 PIN PIN_D10 16 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 16; PIN Node = 'data\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 32 104 272 48 "data\[8..0\]" "" } { 296 520 577 312 "data\[8..0\]" "" } { 176 520 577 192 "data\[8..0\]" "" } { 56 520 577 72 "data\[8..0\]" "" } { 24 272 319 40 "data\[8..0\]" "" } { 656 520 577 672 "data\[8..0\]" "" } { 536 520 577 552 "data\[8..0\]" "" } { 416 520 577 432 "data\[8..0\]" "" } { 896 520 577 912 "data\[8..0\]" "" } { 776 520 577 792 "data\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.517 ns) + CELL(0.546 ns) 6.825 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X17_Y3_N17 1 " "Info: 2: + IC(5.517 ns) + CELL(0.546 ns) = 6.825 ns; Loc. = LCFF_X17_Y3_N17; Fanout = 1; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.063 ns" { data[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.308 ns ( 19.16 % ) " "Info: Total cell delay = 1.308 ns ( 19.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.517 ns ( 80.84 % ) " "Info: Total interconnect delay = 5.517 ns ( 80.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.825 ns" { data[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "6.825 ns" { data[0] {} data[0]~combout {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 5.517ns } { 0.000ns 0.762ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address\[0\] destination 5.145 ns - Shortest register " "Info: - Shortest clock path from clock \"address\[0\]\" to destination register is 5.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns address\[0\] 1 CLK PIN_AB13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 8; CLK Node = 'address\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 216 40 208 232 "address\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.272 ns) 2.287 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\] 2 COMB LCCOMB_X19_Y11_N10 11 " "Info: 2: + IC(1.206 ns) + CELL(0.272 ns) = 2.287 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 11; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { address[0] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.000 ns) 3.580 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]~clkctrl 3 COMB CLKCTRL_G2 9 " "Info: 3: + IC(1.293 ns) + CELL(0.000 ns) = 3.580 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.667 ns) 5.145 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X17_Y3_N17 1 " "Info: 4: + IC(0.898 ns) + CELL(0.667 ns) = 5.145 ns; Loc. = LCFF_X17_Y3_N17; Fanout = 1; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.748 ns ( 33.97 % ) " "Info: Total cell delay = 1.748 ns ( 33.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.397 ns ( 66.03 % ) " "Info: Total interconnect delay = 3.397 ns ( 66.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { address[0] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.145 ns" { address[0] {} address[0]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.206ns 1.293ns 0.898ns } { 0.000ns 0.809ns 0.272ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.825 ns" { data[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "6.825 ns" { data[0] {} data[0]~combout {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 5.517ns } { 0.000ns 0.762ns 0.546ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { address[0] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.145 ns" { address[0] {} address[0]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.206ns 1.293ns 0.898ns } { 0.000ns 0.809ns 0.272ns 0.000ns 0.667ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "address\[2\] 111\[7\] lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 9.567 ns register " "Info: tco from clock \"address\[2\]\" to destination pin \"111\[7\]\" through register \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 9.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address\[2\] source 5.738 ns + Longest register " "Info: + Longest clock path from clock \"address\[2\]\" to source register is 5.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns address\[2\] 1 CLK PIN_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 8; CLK Node = 'address\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 216 40 208 232 "address\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.272 ns) 2.433 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\] 2 COMB LCCOMB_X19_Y11_N4 11 " "Info: 2: + IC(1.297 ns) + CELL(0.272 ns) = 2.433 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 11; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { address[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 40 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.000 ns) 4.166 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]~clkctrl 3 COMB CLKCTRL_G9 9 " "Info: 3: + IC(1.733 ns) + CELL(0.000 ns) = 4.166 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 40 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.667 ns) 5.738 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X15_Y22_N17 1 " "Info: 4: + IC(0.905 ns) + CELL(0.667 ns) = 5.738 ns; Loc. = LCFF_X15_Y22_N17; Fanout = 1; REG Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.803 ns ( 31.42 % ) " "Info: Total cell delay = 1.803 ns ( 31.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.935 ns ( 68.58 % ) " "Info: Total interconnect delay = 3.935 ns ( 68.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { address[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.738 ns" { address[2] {} address[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.297ns 1.733ns 0.905ns } { 0.000ns 0.864ns 0.272ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.735 ns + Longest register pin " "Info: + Longest register to pin delay is 3.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X15_Y22_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y22_N17; Fanout = 1; REG Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(2.134 ns) 3.735 ns 111\[7\] 2 PIN PIN_H4 0 " "Info: 2: + IC(1.601 ns) + CELL(2.134 ns) = 3.735 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = '111\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] 111[7] } "NODE_NAME" } } { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 912 776 952 928 "111\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 57.14 % ) " "Info: Total cell delay = 2.134 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.601 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.601 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] 111[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "3.735 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} 111[7] {} } { 0.000ns 1.601ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { address[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.738 ns" { address[2] {} address[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.297ns 1.733ns 0.905ns } { 0.000ns 0.864ns 0.272ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.735 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] 111[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "3.735 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} 111[7] {} } { 0.000ns 1.601ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "address\[2\] eq\[6\] 8.214 ns Longest " "Info: Longest tpd from source pin \"address\[2\]\" to destination pin \"eq\[6\]\" is 8.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns address\[2\] 1 CLK PIN_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 8; CLK Node = 'address\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 216 40 208 232 "address\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.272 ns) 2.438 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\] 2 COMB LCCOMB_X19_Y11_N10 11 " "Info: 2: + IC(1.302 ns) + CELL(0.272 ns) = 2.438 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 11; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { address[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.622 ns) + CELL(2.154 ns) 8.214 ns eq\[6\] 3 PIN PIN_V22 0 " "Info: 3: + IC(3.622 ns) + CELL(2.154 ns) = 8.214 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'eq\[6\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] eq[6] } "NODE_NAME" } } { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 344 200 376 360 "eq\[7..0\]" "" } { 336 376 424 352 "eq\[7..0\]" "" } { 160 384 424 176 "eq\[0\]" "" } { 176 384 424 192 "eq\[1\]" "" } { 192 384 424 208 "eq\[2\]" "" } { 208 384 424 224 "eq\[3\]" "" } { 224 384 424 240 "eq\[4\]" "" } { 240 384 424 256 "eq\[5\]" "" } { 256 384 424 272 "eq\[6\]" "" } { 272 384 424 288 "eq\[7\]" "" } { 136 632 666 152 "eq\[0\]" "" } { 256 632 666 272 "eq\[1\]" "" } { 376 632 666 392 "eq\[2\]" "" } { 496 632 666 512 "eq\[3\]" "" } { 616 632 666 632 "eq\[4\]" "" } { 736 632 666 752 "eq\[5\]" "" } { 856 632 666 872 "eq\[6\]" "" } { 976 632 666 992 "eq\[7\]" "" } { 873 728 744 904 "eq\[7\]" "" } { 753 728 744 784 "eq\[6\]" "" } { 634 726 744 664 "eq\[5\]" "" } { 512 728 744 544 "eq\[4\]" "" } { 393 728 744 424 "eq\[3\]" "" } { 273 728 744 304 "eq\[2\]" "" } { 153 728 744 184 "eq\[1\]" "" } { 32 728 744 64 "eq\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.290 ns ( 40.05 % ) " "Info: Total cell delay = 3.290 ns ( 40.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.924 ns ( 59.95 % ) " "Info: Total interconnect delay = 4.924 ns ( 59.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "8.214 ns" { address[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] eq[6] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "8.214 ns" { address[2] {} address[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] {} eq[6] {} } { 0.000ns 0.000ns 1.302ns 3.622ns } { 0.000ns 0.864ns 0.272ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] data\[7\] address\[2\] 1.100 ns register " "Info: th for register \"lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"data\[7\]\", clock pin = \"address\[2\]\") is 1.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address\[2\] destination 5.799 ns + Longest register " "Info: + Longest clock path from clock \"address\[2\]\" to destination register is 5.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns address\[2\] 1 CLK PIN_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 8; CLK Node = 'address\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 216 40 208 232 "address\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.272 ns) 2.440 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\] 2 COMB LCCOMB_X19_Y11_N14 11 " "Info: 2: + IC(1.304 ns) + CELL(0.272 ns) = 2.440 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 11; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { address[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.000 ns) 4.248 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]~clkctrl 3 COMB CLKCTRL_G7 9 " "Info: 3: + IC(1.808 ns) + CELL(0.000 ns) = 4.248 ns; Loc. = CLKCTRL_G7; Fanout = 9; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.667 ns) 5.799 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X1_Y21_N1 1 " "Info: 4: + IC(0.884 ns) + CELL(0.667 ns) = 5.799 ns; Loc. = LCFF_X1_Y21_N1; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.803 ns ( 31.09 % ) " "Info: Total cell delay = 1.803 ns ( 31.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.996 ns ( 68.91 % ) " "Info: Total interconnect delay = 3.996 ns ( 68.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.799 ns" { address[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.799 ns" { address[2] {} address[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.304ns 1.808ns 0.884ns } { 0.000ns 0.864ns 0.272ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.848 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns data\[7\] 1 PIN PIN_G21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G21; Fanout = 16; PIN Node = 'data\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "regs.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/regs.bdf" { { 32 104 272 48 "data\[8..0\]" "" } { 296 520 577 312 "data\[8..0\]" "" } { 176 520 577 192 "data\[8..0\]" "" } { 56 520 577 72 "data\[8..0\]" "" } { 24 272 319 40 "data\[8..0\]" "" } { 656 520 577 672 "data\[8..0\]" "" } { 536 520 577 552 "data\[8..0\]" "" } { 416 520 577 432 "data\[8..0\]" "" } { 896 520 577 912 "data\[8..0\]" "" } { 776 520 577 792 "data\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.472 ns) + CELL(0.546 ns) 4.848 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X1_Y21_N1 1 " "Info: 2: + IC(3.472 ns) + CELL(0.546 ns) = 4.848 ns; Loc. = LCFF_X1_Y21_N1; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.018 ns" { data[7] lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 28.38 % ) " "Info: Total cell delay = 1.376 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.472 ns ( 71.62 % ) " "Info: Total interconnect delay = 3.472 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { data[7] lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { data[7] {} data[7]~combout {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.472ns } { 0.000ns 0.830ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.799 ns" { address[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.799 ns" { address[2] {} address[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.304ns 1.808ns 0.884ns } { 0.000ns 0.864ns 0.272ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { data[7] lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { data[7] {} data[7]~combout {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.472ns } { 0.000ns 0.830ns 0.546ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 00:04:33 2020 " "Info: Processing ended: Fri Oct 23 00:04:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
