// Seed: 4113475802
module module_0;
  reg id_1;
  id_2(
      .id_0(1'h0)
  );
  parameter id_3 = 1;
  always id_1 <= -1;
  module_2 modCall_1 ();
endmodule
macromodule module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  assign id_1 = -1;
  wire id_4;
endmodule
module module_2 ();
  wire id_1, id_2;
  module_3 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
endmodule
