make \
  DESIGN=MinimalBoot \
  DESIGN_SRC=../../rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd \
  iCEBreaker
make[1]: se entra en el directorio '/home/leon/neorv32/setups/osflow'
make \
  BITSTREAM=neorv32_iCEBreaker_MinimalBoot.bit \
  NEORV32_MEM_SRC="devices/ice40/neorv32_imem.ice40up_spram.vhd devices/ice40/neorv32_dmem.ice40up_spram.vhd" \
  run
make[2]: se entra en el directorio '/home/leon/neorv32/setups/osflow'
make -f common.mk \
  BOARD_SRC=./board_tops/neorv32_iCEBreaker_BoardTop_MinimalBoot.vhd \
  TOP=neorv32_iCEBreaker_BoardTop_MinimalBoot \
  ID=MinimalBoot \
  clean neorv32_iCEBreaker_MinimalBoot.bit
make[3]: se entra en el directorio '/home/leon/neorv32/setups/osflow'
Setting constraints and implementation args for BOARD iCEBreaker
rm -rf *.{asc,bit,cf,dfu,history,json,o,svf} *-report.txt
ghdl -a --std=08 --work=work ../../rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd ./board_tops/neorv32_iCEBreaker_BoardTop_MinimalBoot.vhd
yosys -m ghdl \
  -p \
  "ghdl --std=08 --no-formal neorv32_iCEBreaker_BoardTop_MinimalBoot; \
  synth_ice40 \
  -top neorv32_iCEBreaker_BoardTop_MinimalBoot -dsp \
  -json neorv32_iCEBreaker_MinimalBoot.json"  2>&1 | tee yosys-report.txt

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 0ccc7229, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `ghdl --std=08 --no-formal neorv32_iCEBreaker_BoardTop_MinimalBoot;   synth_ice40   -top neorv32_iCEBreaker_BoardTop_MinimalBoot -dsp   -json neorv32_iCEBreaker_MinimalBoot.json' --

1. Executing GHDL.
devices/ice40/neorv32_imem.ice40up_spram.vhd:94:3:warning: instance "imem_spram_lo_inst" of component "sb_spram256ka" is not bound [-Wbinding]
  imem_spram_lo_inst : SB_SPRAM256KA
  ^
devices/ice40/neorv32_imem.ice40up_spram.vhd:48:14:warning: (in default configuration of neorv32_imem(neorv32_imem_rtl))
devices/ice40/neorv32_imem.ice40up_spram.vhd:108:3:warning: instance "imem_spram_hi_inst" of component "sb_spram256ka" is not bound [-Wbinding]
  imem_spram_hi_inst : SB_SPRAM256KA
  ^
devices/ice40/neorv32_imem.ice40up_spram.vhd:48:14:warning: (in default configuration of neorv32_imem(neorv32_imem_rtl))
devices/ice40/neorv32_dmem.ice40up_spram.vhd:93:3:warning: instance "imem_spram_lo_inst" of component "sb_spram256ka" is not bound [-Wbinding]
  imem_spram_lo_inst : SB_SPRAM256KA
  ^
devices/ice40/neorv32_dmem.ice40up_spram.vhd:48:14:warning: (in default configuration of neorv32_dmem(neorv32_dmem_rtl))
devices/ice40/neorv32_dmem.ice40up_spram.vhd:107:3:warning: instance "imem_spram_hi_inst" of component "sb_spram256ka" is not bound [-Wbinding]
  imem_spram_hi_inst : SB_SPRAM256KA
  ^
devices/ice40/neorv32_dmem.ice40up_spram.vhd:48:14:warning: (in default configuration of neorv32_dmem(neorv32_dmem_rtl))
../../rtl/core/neorv32_top.vhd:343:3:(assertion note): NEORV32 PROCESSOR IO Configuration: GPIO MTIME UART0 PWM WDT 
../../rtl/core/neorv32_top.vhd:366:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).
../../rtl/core/neorv32_top.vhd:277:17:warning: no assignment for offsets 104:107 of signal "i_cache"
  signal cpu_i, i_cache, cpu_d, p_bus : bus_interface_t;
                ^
../../rtl/core/neorv32_cpu.vhd:169:3:(assertion note): NEORV32 CPU ISA Configuration (MARCH): RV32IMAC_Zicsr_Zicntr
../../rtl/core/neorv32_cpu.vhd:191:3:(assertion note): NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default, might reduce area). Set package constant <dedicated_reset_c> = TRUE to configure a DEFINED reset value for all CPU registers.
../../rtl/core/neorv32_cpu.vhd:200:3:(assertion warning): NEORV32 CPU CONFIG WARNING! Implementing CPU <cycle> and <instret> CSRs with reduced size (34-bit instead of 64-bit). This is not RISC-V compliant and might have unintended SW side effects.
devices/ice40/neorv32_imem.ice40up_spram.vhd:81:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Using iCE40up SPRAM-based IMEM.
devices/ice40/neorv32_dmem.ice40up_spram.vhd:81:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Using iCE40up SPRAM-based DMEM.
../../rtl/core/neorv32_boot_rom.vhd:79:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).
../../rtl/core/neorv32_boot_rom.vhd:96:25:note: found ROM "n1566", width: 32 bits, depth: 1024
        rdata <= mem_rom(to_integer(unsigned(addr)));
                        ^
../../rtl/core/neorv32_wishbone.vhd:136:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: External Bus Interface - Implementing STANDARD Wishbone protocol.
../../rtl/core/neorv32_wishbone.vhd:140:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: External Bus Interface - Implementing auto-timeout (255 cycles).
../../rtl/core/neorv32_wishbone.vhd:144:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: External Bus Interface - Implementing LITTLE-endian byte order.
../../rtl/core/neorv32_wishbone.vhd:148:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: External Bus Interface - Implementing registered RX path.
../../rtl/core/neorv32_cpu_regfile.vhd:74:10:note: found RAM "reg_file", width: 32 bits, depth: 32
  signal reg_file     : reg_file_t;
         ^
../../rtl/core/neorv32_fifo.vhd:85:10:warning: no assignment for offsets 5:36 of signal "fifo"
  signal fifo : fifo_t;
         ^
../../rtl/core/neorv32_fifo.vhd:85:10:warning: no assignment for offsets 5:14 of signal "fifo"
  signal fifo : fifo_t;
         ^
../../rtl/core/neorv32_fifo.vhd:85:10:warning: no assignment for offsets 76:109 of signal "fifo"
  signal fifo : fifo_t;
         ^
../../rtl/core/neorv32_cpu_cp_shifter.vhd:76:10:warning: no assignment for offsets 40:71 of signal "shifter"
  signal shifter : shifter_t;
         ^
Importing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Importing module neorv32_top_12000000_0_34_2_0_65536_0_40_65536_8192_4_64_1_255_0_0_1_1_0_1_1_1_1_3_32_32_1_6b7feb92c2d7830eba4789f60962e7231c3a2bbb.
Importing module wb_regs_16_29818f39fffc3c2125c2827cd4fcf545cf8848fa.
Importing module calculadora.
Importing module neorv32_cpu_0_34_2_0_65536_0_40_4cc83de7e387957347286d8991aa538567b4ce0e.
Importing module neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546.
Importing module neorv32_bus_keeper_65536_8192_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7.
Importing module neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3.
Importing module neorv32_dmem_8192_34d7de1b571aa545cf571b84dc4b40d1f42fed39.
Importing module neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77.
Importing module neorv32_wishbone_65536_8192_255_7f0a19b7c7a0127bb18fabfd1dbfc28ddde3a3a6.
Importing module neorv32_gpio.
Importing module neorv32_wdt.
Importing module neorv32_mtime.
Importing module neorv32_uart_1_1_bf8b4530d8d246dd74ac53a13471bba17941dff7.
Importing module neorv32_pwm_3.
Importing module neorv32_sysinfo_12000000_34_0_65536_8192_4_64_1_3_0_bf5357083177d4cf111d52d8f85b3f857acc2657.
Importing module neorv32_cpu_control_0_34_2_0_65536_0_40_41d3a321dd5d3f3c4a4f0bd684882ff0bda6e00f.
Importing module neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Importing module neorv32_cpu_alu_e0bda39b603285e67760adb6b0aff252a074825e.
Importing module neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326.
Importing module SB_SPRAM256KA.
Importing module neorv32_fifo_1_32_3f29546453678b855931c174a97d6c0894b8f546.
Importing module neorv32_fifo_1_10_3f29546453678b855931c174a97d6c0894b8f546.
Importing module neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29.
Importing module neorv32_cpu_decompressor.
Importing module neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Importing module neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Replacing existing blackbox module `\SB_SPRAM256KA' at /home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:2496.1-2557.10.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \neorv32_iCEBreaker_BoardTop_MinimalBoot
Used module:     \calculadora
Used module:     \wb_regs_16_29818f39fffc3c2125c2827cd4fcf545cf8848fa
Used module:     \neorv32_top_12000000_0_34_2_0_65536_0_40_65536_8192_4_64_1_255_0_0_1_1_0_1_1_1_1_3_32_32_1_6b7feb92c2d7830eba4789f60962e7231c3a2bbb
Used module:         \neorv32_sysinfo_12000000_34_0_65536_8192_4_64_1_3_0_bf5357083177d4cf111d52d8f85b3f857acc2657
Used module:         \neorv32_pwm_3
Used module:         \neorv32_uart_1_1_bf8b4530d8d246dd74ac53a13471bba17941dff7
Used module:             \neorv32_fifo_1_10_3f29546453678b855931c174a97d6c0894b8f546
Used module:             \neorv32_fifo_1_32_3f29546453678b855931c174a97d6c0894b8f546
Used module:         \neorv32_mtime
Used module:         \neorv32_wdt
Used module:         \neorv32_gpio
Used module:         \neorv32_wishbone_65536_8192_255_7f0a19b7c7a0127bb18fabfd1dbfc28ddde3a3a6
Used module:         \neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77
Used module:         \neorv32_dmem_8192_34d7de1b571aa545cf571b84dc4b40d1f42fed39
Used module:         \neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3
Used module:         \neorv32_bus_keeper_65536_8192_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7
Used module:         \neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546
Used module:         \neorv32_cpu_0_34_2_0_65536_0_40_4cc83de7e387957347286d8991aa538567b4ce0e
Used module:             \neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326
Used module:             \neorv32_cpu_alu_e0bda39b603285e67760adb6b0aff252a074825e
Used module:                 \neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546
Used module:                 \neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_control_0_34_2_0_65536_0_40_41d3a321dd5d3f3c4a4f0bd684882ff0bda6e00f
Used module:                 \neorv32_cpu_decompressor
Used module:                 \neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29

2.2.2. Analyzing design hierarchy..
Top module:  \neorv32_iCEBreaker_BoardTop_MinimalBoot
Used module:     \calculadora
Used module:     \wb_regs_16_29818f39fffc3c2125c2827cd4fcf545cf8848fa
Used module:     \neorv32_top_12000000_0_34_2_0_65536_0_40_65536_8192_4_64_1_255_0_0_1_1_0_1_1_1_1_3_32_32_1_6b7feb92c2d7830eba4789f60962e7231c3a2bbb
Used module:         \neorv32_sysinfo_12000000_34_0_65536_8192_4_64_1_3_0_bf5357083177d4cf111d52d8f85b3f857acc2657
Used module:         \neorv32_pwm_3
Used module:         \neorv32_uart_1_1_bf8b4530d8d246dd74ac53a13471bba17941dff7
Used module:             \neorv32_fifo_1_10_3f29546453678b855931c174a97d6c0894b8f546
Used module:             \neorv32_fifo_1_32_3f29546453678b855931c174a97d6c0894b8f546
Used module:         \neorv32_mtime
Used module:         \neorv32_wdt
Used module:         \neorv32_gpio
Used module:         \neorv32_wishbone_65536_8192_255_7f0a19b7c7a0127bb18fabfd1dbfc28ddde3a3a6
Used module:         \neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77
Used module:         \neorv32_dmem_8192_34d7de1b571aa545cf571b84dc4b40d1f42fed39
Used module:         \neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3
Used module:         \neorv32_bus_keeper_65536_8192_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7
Used module:         \neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546
Used module:         \neorv32_cpu_0_34_2_0_65536_0_40_4cc83de7e387957347286d8991aa538567b4ce0e
Used module:             \neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326
Used module:             \neorv32_cpu_alu_e0bda39b603285e67760adb6b0aff252a074825e
Used module:                 \neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546
Used module:                 \neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_control_0_34_2_0_65536_0_40_41d3a321dd5d3f3c4a4f0bd684882ff0bda6e00f
Used module:                 \neorv32_cpu_decompressor
Used module:                 \neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1330$3406 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1274$3399 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1199$3395 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1143$3388 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1074$3385 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1026$3382 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:957$3379 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:909$3376 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:753$3368 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:697$3361 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:622$3357 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:566$3350 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:497$3347 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:449$3344 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:380$3341 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:332$3338 in module SB_DFFSR.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 22 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3409'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3405'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3398'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3394'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3387'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3384'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3381'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3378'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3375'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3373'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3371'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3367'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3360'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3356'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3349'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3346'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3343'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3340'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3337'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3335'.
  Set init value: \Q = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1330$3406'.
Found async reset \R in `\SB_DFFNER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1199$3395'.
Found async reset \S in `\SB_DFFNS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1074$3385'.
Found async reset \R in `\SB_DFFNR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:957$3379'.
Found async reset \S in `\SB_DFFES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:753$3368'.
Found async reset \R in `\SB_DFFER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:622$3357'.
Found async reset \S in `\SB_DFFS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:497$3347'.
Found async reset \R in `\SB_DFFR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:380$3341'.

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3409'.
Creating decoders for process `\SB_DFFNES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1330$3406'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3405'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1274$3399'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3398'.
Creating decoders for process `\SB_DFFNER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1199$3395'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3394'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1143$3388'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3387'.
Creating decoders for process `\SB_DFFNS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1074$3385'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3384'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1026$3382'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3381'.
Creating decoders for process `\SB_DFFNR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:957$3379'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3378'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:909$3376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3375'.
Creating decoders for process `\SB_DFFNE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:866$3374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3373'.
Creating decoders for process `\SB_DFFN.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:830$3372'.
Creating decoders for process `\SB_DFFES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3371'.
Creating decoders for process `\SB_DFFES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:753$3368'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3367'.
Creating decoders for process `\SB_DFFESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:697$3361'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3360'.
Creating decoders for process `\SB_DFFER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:622$3357'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3356'.
Creating decoders for process `\SB_DFFESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:566$3350'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3349'.
Creating decoders for process `\SB_DFFS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:497$3347'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3346'.
Creating decoders for process `\SB_DFFSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:449$3344'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3343'.
Creating decoders for process `\SB_DFFR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:380$3341'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3340'.
Creating decoders for process `\SB_DFFSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:332$3338'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3337'.
Creating decoders for process `\SB_DFFE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:289$3336'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3335'.
Creating decoders for process `\SB_DFF.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:253$3334'.

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1330$3406'.
  created $adff cell `$procdff$3590' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1274$3399'.
  created $dff cell `$procdff$3591' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1199$3395'.
  created $adff cell `$procdff$3592' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1143$3388'.
  created $dff cell `$procdff$3593' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1074$3385'.
  created $adff cell `$procdff$3594' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1026$3382'.
  created $dff cell `$procdff$3595' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:957$3379'.
  created $adff cell `$procdff$3596' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:909$3376'.
  created $dff cell `$procdff$3597' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:866$3374'.
  created $dff cell `$procdff$3598' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:830$3372'.
  created $dff cell `$procdff$3599' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:753$3368'.
  created $adff cell `$procdff$3600' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:697$3361'.
  created $dff cell `$procdff$3601' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:622$3357'.
  created $adff cell `$procdff$3602' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:566$3350'.
  created $dff cell `$procdff$3603' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:497$3347'.
  created $adff cell `$procdff$3604' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:449$3344'.
  created $dff cell `$procdff$3605' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:380$3341'.
  created $adff cell `$procdff$3606' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:332$3338'.
  created $dff cell `$procdff$3607' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:289$3336'.
  created $dff cell `$procdff$3608' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:253$3334'.
  created $dff cell `$procdff$3609' with positive edge clock.

2.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3409'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1330$3406'.
Removing empty process `SB_DFFNES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1330$3406'.
Removing empty process `SB_DFFNESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3405'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1274$3399'.
Removing empty process `SB_DFFNESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1274$3399'.
Removing empty process `SB_DFFNER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3398'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1199$3395'.
Removing empty process `SB_DFFNER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1199$3395'.
Removing empty process `SB_DFFNESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3394'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1143$3388'.
Removing empty process `SB_DFFNESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1143$3388'.
Removing empty process `SB_DFFNS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3387'.
Removing empty process `SB_DFFNS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1074$3385'.
Removing empty process `SB_DFFNSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3384'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1026$3382'.
Removing empty process `SB_DFFNSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:1026$3382'.
Removing empty process `SB_DFFNR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3381'.
Removing empty process `SB_DFFNR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:957$3379'.
Removing empty process `SB_DFFNSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3378'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:909$3376'.
Removing empty process `SB_DFFNSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:909$3376'.
Removing empty process `SB_DFFNE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3375'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:866$3374'.
Removing empty process `SB_DFFNE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:866$3374'.
Removing empty process `SB_DFFN.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3373'.
Removing empty process `SB_DFFN.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:830$3372'.
Removing empty process `SB_DFFES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3371'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:753$3368'.
Removing empty process `SB_DFFES.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:753$3368'.
Removing empty process `SB_DFFESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3367'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:697$3361'.
Removing empty process `SB_DFFESS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:697$3361'.
Removing empty process `SB_DFFER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3360'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:622$3357'.
Removing empty process `SB_DFFER.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:622$3357'.
Removing empty process `SB_DFFESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3356'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:566$3350'.
Removing empty process `SB_DFFESR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:566$3350'.
Removing empty process `SB_DFFS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3349'.
Removing empty process `SB_DFFS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:497$3347'.
Removing empty process `SB_DFFSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3346'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:449$3344'.
Removing empty process `SB_DFFSS.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:449$3344'.
Removing empty process `SB_DFFR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3343'.
Removing empty process `SB_DFFR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:380$3341'.
Removing empty process `SB_DFFSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3340'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:332$3338'.
Removing empty process `SB_DFFSR.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:332$3338'.
Removing empty process `SB_DFFE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3337'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:289$3336'.
Removing empty process `SB_DFFE.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:289$3336'.
Removing empty process `SB_DFF.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:0$3335'.
Removing empty process `SB_DFF.$proc$/home/leon/fosshdl/bin/../share/yosys/ice40/cells_sim.v:253$3334'.
Cleaned up 18 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Deleting now unused module neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546.
Deleting now unused module neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Deleting now unused module neorv32_cpu_decompressor.
Deleting now unused module neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29.
Deleting now unused module neorv32_fifo_1_10_3f29546453678b855931c174a97d6c0894b8f546.
Deleting now unused module neorv32_fifo_1_32_3f29546453678b855931c174a97d6c0894b8f546.
Deleting now unused module neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326.
Deleting now unused module neorv32_cpu_alu_e0bda39b603285e67760adb6b0aff252a074825e.
Deleting now unused module neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Deleting now unused module neorv32_cpu_control_0_34_2_0_65536_0_40_41d3a321dd5d3f3c4a4f0bd684882ff0bda6e00f.
Deleting now unused module neorv32_sysinfo_12000000_34_0_65536_8192_4_64_1_3_0_bf5357083177d4cf111d52d8f85b3f857acc2657.
Deleting now unused module neorv32_pwm_3.
Deleting now unused module neorv32_uart_1_1_bf8b4530d8d246dd74ac53a13471bba17941dff7.
Deleting now unused module neorv32_mtime.
Deleting now unused module neorv32_wdt.
Deleting now unused module neorv32_gpio.
Deleting now unused module neorv32_wishbone_65536_8192_255_7f0a19b7c7a0127bb18fabfd1dbfc28ddde3a3a6.
Deleting now unused module neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77.
Deleting now unused module neorv32_dmem_8192_34d7de1b571aa545cf571b84dc4b40d1f42fed39.
Deleting now unused module neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3.
Deleting now unused module neorv32_bus_keeper_65536_8192_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7.
Deleting now unused module neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546.
Deleting now unused module neorv32_cpu_0_34_2_0_65536_0_40_4cc83de7e387957347286d8991aa538567b4ce0e.
Deleting now unused module calculadora.
Deleting now unused module wb_regs_16_29818f39fffc3c2125c2827cd4fcf545cf8848fa.
Deleting now unused module neorv32_top_12000000_0_34_2_0_65536_0_40_65536_8192_4_64_1_255_0_0_1_1_0_1_1_1_1_3_32_32_1_6b7feb92c2d7830eba4789f60962e7231c3a2bbb.
<suppressed ~26 debug messages>

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~464 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 171 unused cells and 524 unused wires.
<suppressed ~205 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
Checking module neorv32_iCEBreaker_BoardTop_MinimalBoot...
Found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~942 debug messages>
Removed a total of 314 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.8217: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2728 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3306: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2175 -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3328: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2175 -> 1'1
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3513: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1029 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1030 } -> { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1029 1'0 }
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3507: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1030 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3484: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$995 -> 1'1
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3481: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$995 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3447: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$995 -> 1'0
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3444: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$995 -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_bus_keeper_inst.1407: \neorv32_inst.neorv32_bus_keeper_inst.control [0] -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_bus_keeper_inst.1371: \neorv32_inst.neorv32_bus_keeper_inst.control [0] -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5739: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1997 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5732: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1997 -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2521: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$787 -> 1'0
      Replacing known input bits on port B of cell neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2597: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$787 -> 1'1
      Replacing known input bits on port B of cell neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1884: $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$572 [2] -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1642: \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [0] -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1679: \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [0] -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~335 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9872: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3132 $auto$opt_reduce.cc:134:opt_mux$3613 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3025 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9874: { $auto$opt_reduce.cc:134:opt_mux$3615 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3025 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9878: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070 $auto$opt_reduce.cc:134:opt_mux$3617 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9881: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070 $auto$opt_reduce.cc:134:opt_mux$3619 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9883: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070 $auto$opt_reduce.cc:134:opt_mux$3621 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9885: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070 $auto$opt_reduce.cc:134:opt_mux$3623 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9887: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070 $auto$opt_reduce.cc:134:opt_mux$3625 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9891: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3076 $auto$opt_reduce.cc:134:opt_mux$3627 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7843: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7846: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2553
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7849: $auto$opt_reduce.cc:134:opt_mux$3629
    New ctrl vector for $pmux cell \calculadora_inst.913: { $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$265 $auto$opt_reduce.cc:134:opt_mux$3631 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7887: $auto$opt_reduce.cc:134:opt_mux$3633
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3338: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2175
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3339: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2175
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3340: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2175
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3342: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$965
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3513: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1030
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3514: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1027
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3517: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1027
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3676: { $auto$opt_reduce.cc:134:opt_mux$3635 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1042 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3679: { $auto$opt_reduce.cc:134:opt_mux$3639 $auto$opt_reduce.cc:134:opt_mux$3637 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3682: $auto$opt_reduce.cc:134:opt_mux$3641
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3687: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1047 $auto$opt_reduce.cc:134:opt_mux$3643 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1043 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3692: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1048 $auto$opt_reduce.cc:134:opt_mux$3645 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3697: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1048 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1046 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4392: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1282 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1275 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1268 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1046 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1252 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4394: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4396: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1046 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1252 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4397: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1252
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4398: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1252
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4399: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1046 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1252 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4400: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1252
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4402: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1275 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1046 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4404: { $auto$opt_reduce.cc:134:opt_mux$3647 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1252 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4406: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1268
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4408: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1279
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4410: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1252
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4432: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1301
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4433: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1299
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4434: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1297
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4435: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1298
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4571: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1211 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4572: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1357 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1341 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1340 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1327 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1307 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1074 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$999 $auto$opt_reduce.cc:134:opt_mux$3649 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4573: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$999
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4574: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$999
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4575: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$999
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4576: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4577: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1211 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$999 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4578: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1307 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1211 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4579: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$999 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4580: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1074
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4581: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4583: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$999
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4584: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1307
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4585: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1307
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4587: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1357
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4589: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1357 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1327 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1324 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4590: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4591: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4592: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1327 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1324 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4593: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4595: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4597: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4599: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1340
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4601: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1340
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4603: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4605: $auto$opt_reduce.cc:134:opt_mux$3651
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4607: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4609: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1340
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4611: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1357
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4613: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4628: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1324
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5318: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1809 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1442 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1431 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1228: { $auto$opt_reduce.cc:134:opt_mux$3655 $auto$opt_reduce.cc:134:opt_mux$3653 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1234: { $auto$opt_reduce.cc:134:opt_mux$3659 $auto$opt_reduce.cc:134:opt_mux$3657 $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$348 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1236: { $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$358 $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$352 $auto$opt_reduce.cc:134:opt_mux$3661 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1238: { $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$352 $auto$opt_reduce.cc:134:opt_mux$3663 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5571: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1048 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1282 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1279 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1274 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1043 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1042 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1264 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1251 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1250 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1824 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7695: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2539 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2537 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2535 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7708: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2509 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2543 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2542 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6983: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2345 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2339 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2304 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2221 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $auto$opt_reduce.cc:134:opt_mux$3665 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6999: { $auto$opt_reduce.cc:134:opt_mux$3667 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2345 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2339 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2221 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7013: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2304 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2221 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2215 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7027: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2221 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2214 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7041: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2406 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2221 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7053: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7065: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2214 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7077: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $auto$opt_reduce.cc:134:opt_mux$3669 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7089: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2407 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7101: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2214 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7113: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2215 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2214 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7125: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7137: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7149: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2407 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7161: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2407 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7173: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7185: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7197: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7209: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7221: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2215 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7233: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2407 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7245: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7257: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7269: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7281: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7293: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7305: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2215 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7317: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2223 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2221 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8872: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3671 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8876: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3673 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8880: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3675 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8884: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3677 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8886: { $auto$opt_reduce.cc:134:opt_mux$3679 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8888: { $auto$opt_reduce.cc:134:opt_mux$3681 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8892: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3683 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8896: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3685 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8899: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3687 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8905: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3689 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8907: $auto$opt_reduce.cc:134:opt_mux$3691
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8909: { $auto$opt_reduce.cc:134:opt_mux$3693 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8913: { $auto$opt_reduce.cc:134:opt_mux$3695 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8917: { $auto$opt_reduce.cc:134:opt_mux$3697 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8921: { $auto$opt_reduce.cc:134:opt_mux$3699 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8925: $auto$opt_reduce.cc:134:opt_mux$3701
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9173: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2888
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9226: $auto$opt_reduce.cc:134:opt_mux$3703
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9228: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2895 $auto$opt_reduce.cc:134:opt_mux$3705 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9230: $auto$opt_reduce.cc:134:opt_mux$3707
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9232: $auto$opt_reduce.cc:134:opt_mux$3709
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9234: $auto$opt_reduce.cc:134:opt_mux$3711
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9236: $auto$opt_reduce.cc:134:opt_mux$3713
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9238: $auto$opt_reduce.cc:134:opt_mux$3715
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9242: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2895
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9246: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2895 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2894 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9264: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3717 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9267: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3723 $auto$opt_reduce.cc:134:opt_mux$3721 $auto$opt_reduce.cc:134:opt_mux$3719 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9275: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3727 $auto$opt_reduce.cc:134:opt_mux$3725 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2875 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2874 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9283: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3733 $auto$opt_reduce.cc:134:opt_mux$3731 $auto$opt_reduce.cc:134:opt_mux$3729 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9288: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2852 $auto$opt_reduce.cc:134:opt_mux$3737 $auto$opt_reduce.cc:134:opt_mux$3735 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9293: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2847 $auto$opt_reduce.cc:134:opt_mux$3741 $auto$opt_reduce.cc:134:opt_mux$3739 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9299: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3747 $auto$opt_reduce.cc:134:opt_mux$3745 $auto$opt_reduce.cc:134:opt_mux$3743 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9307: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3751 $auto$opt_reduce.cc:134:opt_mux$3749 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9315: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3755 $auto$opt_reduce.cc:134:opt_mux$3753 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9323: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3759 $auto$opt_reduce.cc:134:opt_mux$3757 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9331: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3765 $auto$opt_reduce.cc:134:opt_mux$3763 $auto$opt_reduce.cc:134:opt_mux$3761 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9339: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3769 $auto$opt_reduce.cc:134:opt_mux$3767 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9349: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3775 $auto$opt_reduce.cc:134:opt_mux$3773 $auto$opt_reduce.cc:134:opt_mux$3771 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9355: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $auto$opt_reduce.cc:134:opt_mux$3777 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9491: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $auto$opt_reduce.cc:134:opt_mux$3779 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9496: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3781 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9501: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3783 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9506: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3785 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9509: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3787 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9512: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3789 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9517: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2849 $auto$opt_reduce.cc:134:opt_mux$3791 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9522: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2849 $auto$opt_reduce.cc:134:opt_mux$3793 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9526: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3795 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9530: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3797 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9534: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3799 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9538: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3801 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9550: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3803 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1817: { $flatten\neorv32_inst.\neorv32_gpio_inst_true.neorv32_gpio_inst.$auto$ghdl.cc:762:import_module$541 $auto$opt_reduce.cc:134:opt_mux$3805 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2977: { $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$861 $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$860 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2994: { $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$861 $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$860 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.3011: $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$861
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2466: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2467: { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$716 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$714 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$703 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2470: { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$714 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2473: { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$714 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2476: { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$714 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2477: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$703
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2608: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$787
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1693: $flatten\neorv32_inst.\neorv32_wishbone_inst_true.neorv32_wishbone_inst.$auto$ghdl.cc:762:import_module$490
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1695: $flatten\neorv32_inst.\neorv32_wishbone_inst_true.neorv32_wishbone_inst.$auto$ghdl.cc:762:import_module$490
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1697: $flatten\neorv32_inst.\neorv32_wishbone_inst_true.neorv32_wishbone_inst.$auto$ghdl.cc:762:import_module$490
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1698: \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [0]
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1700: $flatten\neorv32_inst.\neorv32_wishbone_inst_true.neorv32_wishbone_inst.$auto$ghdl.cc:762:import_module$490
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1701: \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [0]
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1702: \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [0]
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1703: \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [0]
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1705: $flatten\neorv32_inst.\neorv32_wishbone_inst_true.neorv32_wishbone_inst.$auto$ghdl.cc:762:import_module$490
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1707: $flatten\neorv32_inst.\neorv32_wishbone_inst_true.neorv32_wishbone_inst.$auto$ghdl.cc:762:import_module$490
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1709: $flatten\neorv32_inst.\neorv32_wishbone_inst_true.neorv32_wishbone_inst.$auto$ghdl.cc:762:import_module$490
    New ctrl vector for $pmux cell \wb_regs_inst.832: $flatten\wb_regs_inst.$auto$ghdl.cc:762:import_module$234
    New ctrl vector for $pmux cell \wb_regs_inst.833: $flatten\wb_regs_inst.$auto$ghdl.cc:762:import_module$235
    New ctrl vector for $pmux cell \wb_regs_inst.834: $flatten\wb_regs_inst.$auto$ghdl.cc:762:import_module$236
    New ctrl vector for $pmux cell \wb_regs_inst.847: { $flatten\wb_regs_inst.$auto$ghdl.cc:762:import_module$236 $flatten\wb_regs_inst.$auto$ghdl.cc:762:import_module$235 $flatten\wb_regs_inst.$auto$ghdl.cc:762:import_module$234 }
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 188 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~210 debug messages>
Removed a total of 70 cells.

2.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active ARST on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8338 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Removing never-active ARST on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8454 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 0 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2738 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 19 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2272 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 0 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 1 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 2 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 3 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 4 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 5 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 6 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 7 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 8 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 9 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 10 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 11 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 12 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 13 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 14 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 15 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 16 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 17 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 18 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 19 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 20 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 21 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 22 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 23 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 24 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 25 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 26 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 27 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 28 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 29 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 30 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 31 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1830 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Removing never-active ARST on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8570 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 1 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6369 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 23 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 24 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 25 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 28 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 29 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 0 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 2 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 4 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 7 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 8 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 9 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 10 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 11 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 12 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 13 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 14 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 15 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 16 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 17 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 18 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 19 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 20 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5764 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 10 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5763 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 2 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 3 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 4 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 5 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 6 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 7 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 8 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 9 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 10 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 11 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 12 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 13 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 14 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 15 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 16 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 17 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 18 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 19 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 20 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 21 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 22 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 23 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 24 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 25 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 26 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 27 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 28 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 29 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 30 on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 1 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 2 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 3 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 4 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 5 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 6 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 7 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 8 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 9 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 10 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 11 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 12 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 13 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 14 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 15 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 26 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 27 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 28 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 29 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 30 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 31 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 32 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 35 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 38 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 39 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 40 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 42 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 48 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 49 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 50 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 51 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 52 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 53 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 54 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 55 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 56 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 57 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 58 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 59 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 60 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 61 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 62 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 63 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 64 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 65 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 66 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 67 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 68 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 69 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 70 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 71 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 72 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 73 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 74 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 2 on neorv32_inst.193 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 3 on neorv32_inst.193 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 4 on neorv32_inst.193 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 6 on neorv32_inst.193 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 7 on neorv32_inst.193 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 8 on neorv32_inst.193 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 541 unused cells and 932 unused wires.
<suppressed ~550 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~62 debug messages>

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~332 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5285: $auto$opt_reduce.cc:134:opt_mux$3807
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5571: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1048 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1282 $auto$opt_reduce.cc:134:opt_mux$3809 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1043 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1042 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1264 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1251 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1250 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1824 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7027: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2221 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2214 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7101: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2214 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7149: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2407 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7185: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7197: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7209: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7221: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2215 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7233: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2407 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7245: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7257: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7269: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7281: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7293: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7305: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2215 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7317: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2347 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2346 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2342 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2336 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2222 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2221 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2220 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2219 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2217 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2216 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8866: { $auto$opt_reduce.cc:134:opt_mux$3811 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9483: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$3813 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 19 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.10.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2738 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 0 unused cells and 54 unused wires.
<suppressed ~1 debug messages>

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~3 debug messages>

2.10.16. Rerunning OPT passes. (Maybe there is more to do..)

2.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~331 debug messages>

2.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.10.20. Executing OPT_DFF pass (perform DFF optimizations).

2.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.10.23. Rerunning OPT passes. (Maybe there is more to do..)

2.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~331 debug messages>

2.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.10.27. Executing OPT_DFF pass (perform DFF optimizations).

2.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.10.30. Finished OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Found FSM state register neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754.
Not marking neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_sysinfo_inst:774 as FSM state register:
    Users of register don't seem to benefit from recoding.

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754' from module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
  found $dff cell for state register: \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2495
  root of input selection tree: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$750
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [28]
  found state code: 3'000
  found ctrl input: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$703
  found ctrl input: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$714
  found ctrl input: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$716
  found ctrl input: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741
  found ctrl input: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$674
  found ctrl input: \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [12]
  found state code: 3'001
  found state code: 3'100
  found state code: 3'010
  found state code: 3'011
  found ctrl input: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$738
  found ctrl output: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$703
  found ctrl output: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$714
  found ctrl output: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$716
  found ctrl output: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741
  ctrl inputs: { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$738 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$674 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [28] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [12] }
  ctrl outputs: { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$750 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$716 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$714 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$703 }
  transition:      3'000 4'--0- ->      3'000 7'0000001
  transition:      3'000 4'-010 ->      3'001 7'0010001
  transition:      3'000 4'-011 ->      3'100 7'1000001
  transition:      3'000 4'-11- ->      3'000 7'0000001
  transition:      3'100 4'--0- ->      3'000 7'0000000
  transition:      3'100 4'--1- ->      3'000 7'0000000
  transition:      3'010 4'--0- ->      3'000 7'0000100
  transition:      3'010 4'--1- ->      3'011 7'0110100
  transition:      3'001 4'--0- ->      3'000 7'0000010
  transition:      3'001 4'--1- ->      3'010 7'0100010
  transition:      3'011 4'--0- ->      3'000 7'0001000
  transition:      3'011 4'0-1- ->      3'000 7'0001000
  transition:      3'011 4'1-1- ->      3'011 7'0111000

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754$3814' from module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
  Merging pattern 4'--0- and 4'--1- from group (1 0 7'0000000).
  Merging pattern 4'--1- and 4'--0- from group (1 0 7'0000000).

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754$3814' from module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
  Removing unused output signal $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$716.
  Removing unused output signal $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$750 [0].
  Removing unused output signal $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$750 [1].
  Removing unused output signal $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$750 [2].

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754$3814' from module `\neorv32_iCEBreaker_BoardTop_MinimalBoot' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754$3814' from module `neorv32_iCEBreaker_BoardTop_MinimalBoot':
-------------------------------------

  Information on FSM $fsm$$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754$3814 ($flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       5

  Input signals:
    0: \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [12]
    1: \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [28]
    2: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$674
    3: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$738

  Output signals:
    0: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$703
    1: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$714
    2: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$741

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--0-   ->     0 3'001
      1:     0 4'-11-   ->     0 3'001
      2:     0 4'-011   ->     1 3'001
      3:     0 4'-010   ->     3 3'001
      4:     1 4'----   ->     0 3'000
      5:     2 4'--0-   ->     0 3'000
      6:     2 4'--1-   ->     4 3'000
      7:     3 4'--0-   ->     0 3'010
      8:     3 4'--1-   ->     2 3'010
      9:     4 4'--0-   ->     0 3'100
     10:     4 4'0-1-   ->     0 3'100
     11:     4 4'1-1-   ->     4 3'100

-------------------------------------

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$754$3814' from module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~3 debug messages>

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~330 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on wb_regs_inst.876 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [65:34], Q = \wb_regs_inst.reg2).
Adding EN signal on wb_regs_inst.875 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [65:34], Q = \wb_regs_inst.reg1).
Adding EN signal on wb_regs_inst.874 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [65:34], Q = \wb_regs_inst.reg0).
Adding EN signal on neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1715 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { 2'11 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.exclusive_lock \neorv32_inst.neorv32_busswitch_inst:284 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_ben [3] \neorv32_inst.neorv32_busswitch_inst:288 [2:0] \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] \neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i [31:15] \neorv32_inst.neorv32_bus_keeper_inst.bus_addr_i [14:13] \neorv32_inst.neorv32_busswitch_inst:285 [12] \neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i [11:2] \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.addr_i [1:0] \neorv32_inst.neorv32_bus_keeper_inst.bus_wren_i }, Q = { \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [115:112] \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [101:98] \neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [65:1] }).
Setting constant 1-bit at position 71 on $auto$opt_dff.cc:764:run$3865 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 72 on $auto$opt_dff.cc:764:run$3865 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Adding SRST signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.2010 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$572 [2] $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$594 $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$571 [4:1] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:669 }, Q = { \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:667 [8] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:667 [5:0] }, rval = 7'0000000).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.2010 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = 25'0000000000000000000000000, Q = { \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:667 [31:9] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:667 [7:6] }).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$3867 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Adding SRST signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1959 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$588, Q = \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.irq_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3868 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$588, Q = \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.irq_o).
Adding SRST signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1927 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$576, Q = \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt, rval = 21'000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3872 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$575, Q = \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1908 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$570 [2], Q = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$572 [2]).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1907 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$569, Q = { $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$571 [4:1] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:669 }).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8393 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.rdata_o [31:8] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst:2294 [7:0] }).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8338 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\tx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2753 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\tx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2750 }, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\tx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2755, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3881 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\tx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2749, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\tx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2755 [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$3881 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\tx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2752, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\tx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2755 [1]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8509 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.wdata_i, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst:2653).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8454 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\rx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2780 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\rx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2777 }, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\rx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2782, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3885 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\rx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2776, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\rx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2782 [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$3885 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\rx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2779, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.\rx_engine_fifo_inst.$auto$ghdl.cc:762:import_module$2782 [1]).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2753 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst:2292, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_txd_o, rval = 1'0).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2752 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst:2654, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.irq_rxd_o, rval = 1'0).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2635 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$797 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$788 }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [32] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$787 }, rval = 2'00).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2635 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [3] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [19:11] }, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [19:10]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2635 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$789, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$781 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [8:6] }).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2635 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$791, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$763 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [30:20] }).
Adding EN signal on $auto$opt_dff.cc:702:run$3890 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$797, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [32]).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2497 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$702, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.re_i, rval = 1'0).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2496 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$746 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$745 }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$755 [14:4] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$735 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$755 [2:0] }).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2496 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$747, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$717 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$755 [25:15] }).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2494 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$755 [4], Q = \iCEBreakerv10_TX, rval = 1'1).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2275 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { 1'0 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [30:28] 1'0 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [26:20] 7'0000000 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [12:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl).
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$3937 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2272 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$681 [3] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$681 [0] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$680 [7] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$678 }, Q = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:711 [31] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:711 [28:27] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:711 [7:0] }, rval = 11'00000000000).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2272 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [32] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst:2653 [9] }, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:711 [30:29], rval = 2'00).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2272 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [26:20] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst:2289 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst:2289 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$674 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst:2648 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst:2648 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$672 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [12:8] }, Q = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:711 [26:20] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:711 [18:8] }, rval = 18'000000000000000000).
Adding SRST signal on neorv32_inst.neorv32_sysinfo_inst.3227 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943, Q = \neorv32_inst.neorv32_sysinfo_inst:774, rval = 0).
Adding EN signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.3029 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [3:1], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.prsc).
Adding EN signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.3027 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [0], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.enable).
Adding EN signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.3025 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [15:8] \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [23:16] }, Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_ch).
Adding SRST signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.3022 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_ch [7:0] \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_ch [15:8] \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_ch [23:20] }, Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:749 [23:4], rval = 20'00000000000000000000).
Adding SRST signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.3022 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$887 [27:20] $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$886 $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$885 }, Q = { \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:749 [31:24] \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:749 [3:0] }, rval = 12'000000000000).
Adding SRST signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2128 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_mtime_inst_true.neorv32_mtime_inst.$auto$ghdl.cc:762:import_module$650, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:685, rval = 0).
Adding EN signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2102 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi).
Adding EN signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2100 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo).
Adding EN signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1835 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi).
Adding EN signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1833 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo).
Adding SRST signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1828 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_gpio_inst_true.neorv32_gpio_inst.$auto$ghdl.cc:762:import_module$548, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:655, rval = 0).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8636 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.wdata_i [32] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2826 [33:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8636 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.wdata_i [32] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2826 [67:34]).
Adding SRST signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8570 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2807 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2804 }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2809, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$3971 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2803, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2809 [1:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$3971 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2806, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2809 [3:2]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6347 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2158, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2164 [2:1]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6346 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2151, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2163).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6345 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2145, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2162 [2:1]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6344 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2138, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2161).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6216 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2071, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [133:102]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6216 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2071 [31:2] 2'00 }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [69:38]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6216 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2111, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [101:70]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6216 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2119 [37:32], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [37:32]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6216 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2119 [31:0], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [31:0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3989 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3989 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2071 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2071 [0] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2124 [27:26]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2071 [31:16] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2071 [7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2071 [11] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2071 [3] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2124 [22:4]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2116, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2124 [1:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5765 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2064, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1996 [7:1]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5765 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1991, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1996 [0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3845 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1366, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1087).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3844 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 [0] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1086 [31:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3844 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1365, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [72]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3843 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1078, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1085).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3842 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1070, Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 [0] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3838 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [62] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.ctrl_i [27] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [60:56] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [10:1] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.ctrl_i [50:48] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [15:11] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [69:63] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1081 [31:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3838 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [32], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1081 [32]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3837 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [31:0], Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [62] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.ctrl_i [27] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [60:56] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [10:1] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.ctrl_i [50:48] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [15:11] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [69:63] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3836 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1359, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3396 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1034, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$996).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3395 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$993, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$995).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3285 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$955, Q = { \neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i [31:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.fetch_pc_i [1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$958 [0] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.8188 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2712, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.exclusive_lock).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.8128 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2687 [1:0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter [1:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7866 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7809 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rs2, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7775 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.9706 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$3007, Q = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$3009 [36:5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2997 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$3009 [3:0] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.9705 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2996, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$3008 [0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9986 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3120, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.mul_product).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9928 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3084, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.div_res_corr).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9927 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3083, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.opy_is_zero).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9926 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3082, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.div_opy).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9925 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3081, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.div_opx).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9923 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3079, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.cp_op_ff).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9922 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3078, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.cnt).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9921 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3077, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.state).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10044 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3141, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.quotient).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10043 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3140, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.remainder).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1172 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$360, Q = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$343).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1150 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$329, Q = \neorv32_inst.neorv32_busswitch_inst.cb_wr_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1149 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$328, Q = \neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1148 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$321, Q = \neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1147 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$320, Q = \neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf).
Adding EN signal on neorv32_inst.neorv32_bus_keeper_inst.1439 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_bus_keeper_inst.$auto$ghdl.cc:762:import_module$413, Q = \neorv32_inst.neorv32_bus_keeper_inst.control [6]).
Adding EN signal on neorv32_inst.neorv32_bus_keeper_inst.1439 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_bus_keeper_inst.$auto$ghdl.cc:762:import_module$430, Q = \neorv32_inst.neorv32_bus_keeper_inst.control [5]).
Adding SRST signal on neorv32_inst.neorv32_bus_keeper_inst.1349 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_bus_keeper_inst.$auto$ghdl.cc:762:import_module$404, Q = \neorv32_inst.neorv32_bus_keeper_inst.err_flag, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$4172 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = 1'0, Q = \neorv32_inst.neorv32_bus_keeper_inst.err_flag).
Adding SRST signal on neorv32_inst.neorv32_bus_keeper_inst.1347 ($dff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = { \neorv32_inst.neorv32_bus_keeper_inst.err_flag \neorv32_inst.neorv32_bus_keeper_inst.control [6:5] }, Q = { \neorv32_inst.neorv32_bus_keeper_inst.data_o [31] \neorv32_inst.neorv32_bus_keeper_inst.data_o [1:0] }, rval = 3'000).
Adding EN signal on neorv32_inst.190 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.$auto$ghdl.cc:762:import_module$51, Q = \neorv32_inst.clk_div).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 89 unused cells and 98 unused wires.
<suppressed ~93 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~44 debug messages>

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~286 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$4076: { $auto$opt_dff.cc:217:make_patterns_logic$4069 $auto$opt_dff.cc:217:make_patterns_logic$4071 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$3910: { $auto$opt_dff.cc:217:make_patterns_logic$3905 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [28] }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$3903: { $auto$opt_dff.cc:217:make_patterns_logic$3896 $auto$opt_dff.cc:217:make_patterns_logic$3898 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [28] }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9872: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3074 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3025 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9874: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3025
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9881: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9883: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9885: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9887: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3070
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 9 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 2 unused cells and 20 unused wires.
<suppressed ~3 debug messages>

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.12.16. Rerunning OPT passes. (Maybe there is more to do..)

2.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~288 debug messages>

2.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.12.20. Executing OPT_DFF pass (perform DFF optimizations).

2.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.12.23. Finished OPT passes. (There is nothing left to do.)

2.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:218:make_patterns_logic$4070 ($ne).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:218:make_patterns_logic$4079 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:218:make_patterns_logic$4063 ($ne).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:218:make_patterns_logic$4088 ($ne).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$fsm_map.cc:77:implement_pattern_cache$3844 ($eq).
Removed top 15 bits (of 32) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1004:import_module$946 ($mux).
Removed top 9 bits (of 32) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1004:import_module$951 ($mux).
Removed top 8 bits (of 32) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$952 ($mux).
Removed top 8 bits (of 32) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$953 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2802 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.3011 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2255 ($mux).
Removed top 3 bits (of 4) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2278 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$fsm_map.cc:77:implement_pattern_cache$3836 ($eq).
Removed top 1 bits (of 11) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2373 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2420 ($sub).
Removed top 11 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2426 ($sub).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2430 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2435 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$fsm_map.cc:77:implement_pattern_cache$3831 ($eq).
Removed top 1 bits (of 11) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2473 ($pmux).
Removed top 2 bits (of 23) from FF cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:764:run$3937 ($dffe).
Removed top 2 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2518 ($eq).
Removed top 3 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2561 ($sub).
Removed top 11 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2567 ($sub).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2576 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2622 ($mux).
Removed top 31 bits (of 32) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2087 ($add).
Removed top 1 bits (of 33) from port A of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2109 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2109 ($add).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1882 ($mux).
Removed top 1 bits (of 3) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1890 ($mux).
Removed top 24 bits (of 32) from FF cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:764:run$3880 ($dffe).
Removed top 20 bits (of 21) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1921 ($add).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:218:make_patterns_logic$4047 ($ne).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1953 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1813 ($eq).
Removed top 7 bits (of 8) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1686 ($sub).
Removed top 3 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_bus_keeper_inst.1376 ($sub).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_bus_keeper_inst.1409 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1119 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1129 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1133 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1201 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1203 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1207 ($eq).
Removed top 1 bits (of 3) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1213 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1214 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_busswitch_inst.1216 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8836 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8838 ($eq).
Removed top 1 bits (of 7) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8868 ($pmux).
Removed top 1 bits (of 3) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8886 ($pmux).
Removed top 1 bits (of 5) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8888 ($pmux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8907 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8925 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8951 ($eq).
Removed top 3 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9017 ($eq).
Removed top 3 bits (of 32) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9100 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9164 ($eq).
Removed top 1 bits (of 7) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9173 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9193 ($eq).
Removed top 1 bits (of 7) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9251 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9357 ($eq).
Removed top 2 bits (of 7) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9445 ($mux).
Removed top 4 bits (of 5) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9448 ($mux).
Removed top 11 bits (of 12) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9452 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9470 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9477 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9550 ($pmux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8552 ($add).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8560 ($add).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6747 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6583 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6562 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6559 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6555 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6550 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6545 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6540 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6519 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6500 ($eq).
Removed top 5 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6475 ($eq).
Removed top 3 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6403 ($eq).
Removed top 12 bits (of 14) from FF cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6369 ($adff).
Removed top 1 bits (of 33) from port A of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6357 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6357 ($add).
Removed top 1 bits (of 33) from port A of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352 ($add).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6316 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6314 ($add).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6299 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6284 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282 ($add).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6267 ($mux).
Removed top 1 bits (of 2) from FF cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6215 ($adff).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6157 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6144 ($mux).
Removed top 4 bits (of 6) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6138 ($eq).
Removed top 3 bits (of 6) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6134 ($eq).
Removed top 3 bits (of 6) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6131 ($eq).
Removed top 3 bits (of 6) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6128 ($eq).
Removed top 3 bits (of 6) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6126 ($eq).
Removed top 4 bits (of 6) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6124 ($eq).
Removed top 5 bits (of 6) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6118 ($eq).
Removed top 2 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6085 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6080 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6077 ($mux).
Removed top 2 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6072 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6069 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6066 ($eq).
Removed top 2 bits (of 8) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6057 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6015 ($mux).
Removed top 2 bits (of 9) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6007 ($eq).
Removed top 8 bits (of 12) from FF cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:702:run$3956 ($sdff).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5737 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5730 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:218:make_patterns_logic$4030 ($ne).
Removed top 3 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5541 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5530 ($eq).
Removed top 1 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5358 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5272 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4714 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4699 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4696 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4693 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4690 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4687 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4684 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4681 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4678 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4675 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4673 ($eq).
Removed top 11 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4664 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4557 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4507 ($mux).
Removed top 3 bits (of 4) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4505 ($mux).
Removed top 1 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4491 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4487 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4433 ($mux).
Removed top 2 bits (of 4) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4432 ($mux).
Removed top 2 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4428 ($eq).
Removed top 3 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4423 ($eq).
Removed top 11 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4420 ($eq).
Removed top 1 bits (of 4) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4384 ($mux).
Removed top 3 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4378 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4355 ($eq).
Removed top 3 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4339 ($eq).
Removed top 3 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4336 ($eq).
Removed top 1 bits (of 2) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4316 ($mux).
Removed top 2 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4309 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4307 ($eq).
Removed top 1 bits (of 4) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4303 ($mux).
Removed top 1 bits (of 2) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4282 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4224 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4212 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4198 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4189 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4186 ($mux).
Removed top 1 bits (of 4) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4185 ($mux).
Removed top 6 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4113 ($eq).
Removed top 1 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4109 ($and).
Removed top 2 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4036 ($eq).
Removed top 1 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4020 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4012 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4006 ($eq).
Removed top 1 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3985 ($eq).
Removed top 2 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3980 ($eq).
Removed top 2 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3973 ($eq).
Removed top 2 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3960 ($eq).
Removed top 2 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3956 ($eq).
Removed top 3 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3952 ($eq).
Removed top 4 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3948 ($eq).
Removed top 1 bits (of 7) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3938 ($eq).
Removed top 29 bits (of 32) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3852 ($mux).
Removed top 29 bits (of 32) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3796 ($add).
Removed top 2 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3793 ($eq).
Removed top 2 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3788 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3776 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3640 ($eq).
Removed top 2 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3614 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3612 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3574 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3536 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3514 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3495 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3494 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3448 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3418 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3338 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3330 ($mux).
Removed top 29 bits (of 32) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3321 ($add).
Removed top 1 bits (of 3) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9749 ($mux).
Removed top 4 bits (of 5) from mux cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9752 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9753 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9754 ($mux).
Removed top 31 bits (of 32) from port A of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9844 ($sub).
Removed top 31 bits (of 32) from port A of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9849 ($sub).
Removed top 2 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9852 ($eq).
Removed top 4 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9854 ($sub).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9858 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9874 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9881 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9883 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9885 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9887 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9937 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9939 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9979 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10007 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10016 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10031 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10032 ($mux).
Removed top 1 bits (of 33) from port A of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10052 ($sub).
Removed top 1 bits (of 33) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10052 ($sub).
Removed top 31 bits (of 32) from port A of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10057 ($sub).
Removed top 2 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10069 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10071 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10074 ($eq).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.9655 ($mux).
Removed top 4 bits (of 5) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.9678 ($sub).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.9692 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7702 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7687 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7638 ($eq).
Removed top 32 bits (of 33) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7557 ($add).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.8181 ($mux).
Removed cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.8120 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7820 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7787 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2781 ($eq).
Removed top 23 bits (of 32) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.444 ($or).
Removed top 8 bits (of 32) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.435 ($or).
Removed top 11 bits (of 12) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.140 ($add).
Removed top 2 bits (of 71) from FF cell neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$opt_dff.cc:764:run$3865 ($adffe).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.wb_regs_inst.828 ($eq).
Removed top 11 bits (of 22) from port A of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.calculadora_inst.903 ($mul).
Removed top 11 bits (of 22) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.calculadora_inst.903 ($mul).
Removed top 1 bits (of 2) from port B of cell neorv32_iCEBreaker_BoardTop_MinimalBoot.calculadora_inst.900 ($eq).
Removed top 1 bits (of 3) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$355.
Removed top 1 bits (of 3) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$3021.
Removed top 29 bits (of 32) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1091.
Removed top 1 bits (of 4) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1200.
Removed top 1 bits (of 2) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1239.
Removed top 1 bits (of 4) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1248.
Removed top 1 bits (of 2) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1253.
Removed top 1 bits (of 4) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1281.
Removed top 2 bits (of 4) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1303.
Removed top 3 bits (of 4) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1330.
Removed top 1 bits (of 11) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1994.
Removed top 14 bits (of 21) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1995.
Removed top 1 bits (of 2) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2114.
Removed top 2 bits (of 30) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2124.
Removed top 1 bits (of 7) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2855.
Removed top 1 bits (of 3) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2860.
Removed top 1 bits (of 5) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2861.
Removed top 1 bits (of 7) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2892.
Removed top 1 bits (of 7) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2906.
Removed top 2 bits (of 7) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2944.
Removed top 11 bits (of 12) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2947.
Removed top 15 bits (of 32) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1002:import_module$944.
Removed top 9 bits (of 32) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1002:import_module$949.
Removed top 8 bits (of 32) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$950.
Removed top 8 bits (of 32) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$942.
Removed top 1 bits (of 11) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$713.
Removed top 1 bits (of 15) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$732.
Removed top 1 bits (of 11) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$746.
Removed top 1 bits (of 27) from wire neorv32_iCEBreaker_BoardTop_MinimalBoot.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$755.

2.14. Executing PEEPOPT pass (run peephole optimizers).

2.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 27 unused cells and 115 unused wires.
<suppressed ~28 debug messages>

2.16. Executing SHARE pass (SAT-based resource sharing).

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~88 debug messages>

2.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.20. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.21. Executing WREDUCE pass (reducing word size of cells).

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.22.2. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

2.22.3. Continuing TECHMAP pass.
Using template $paramod$087273f4ff5a289decc1cddd143337fcdc827e60\_80_mul for cells of type $mul.
Using template $paramod$bea952d858386523e2586a34ec1619c9c61fbc0b\$__MUL16X16 for cells of type $__MUL16X16.
No more expansions possible.
<suppressed ~96 debug messages>

2.23. Executing OPT_EXPR pass (perform const folding).

2.24. Executing WREDUCE pass (reducing word size of cells).

2.25. Executing ICE40_DSP pass (map multipliers).
Checking neorv32_iCEBreaker_BoardTop_MinimalBoot.calculadora_inst.903 for iCE40 DSP inference.
<suppressed ~10 debug messages>

2.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module neorv32_iCEBreaker_BoardTop_MinimalBoot:
  creating $macc model for calculadora_inst.895 ($add).
  creating $macc model for calculadora_inst.898 ($sub).
  creating $macc model for neorv32_inst.140 ($add).
  creating $macc model for neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1564 ($sub).
  creating $macc model for neorv32_inst.neorv32_bus_keeper_inst.1376 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7555 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7557 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10000 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10052 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10057 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9844 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9849 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9854 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9994 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.9678 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3321 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3796 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6314 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6357 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8552 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8560 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8625 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8644 ($sub).
  creating $macc model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2087 ($add).
  creating $macc model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2109 ($add).
  creating $macc model for neorv32_inst.neorv32_sysinfo_inst.3218 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2420 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2426 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2561 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2567 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8436 ($add).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8444 ($add).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8320 ($add).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8328 ($add).
  creating $macc model for neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1921 ($add).
  creating $macc model for neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1686 ($sub).
  merging $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7555 into neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7557.
  creating $alu model for $macc neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1921.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8328.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8320.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8444.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8436.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2567.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2561.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2426.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2420.
  creating $alu model for $macc neorv32_inst.neorv32_sysinfo_inst.3218.
  creating $alu model for $macc neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2109.
  creating $alu model for $macc neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2087.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8644.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8625.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8560.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8552.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6357.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6314.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3796.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3321.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.9678.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9994.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9854.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9849.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9844.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10057.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10052.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10000.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7557.
  creating $alu model for $macc neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1686.
  creating $alu model for $macc neorv32_inst.neorv32_bus_keeper_inst.1376.
  creating $alu model for $macc neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1564.
  creating $alu model for $macc neorv32_inst.140.
  creating $alu model for $macc calculadora_inst.898.
  creating $alu model for $macc calculadora_inst.895.
  creating $alu model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7526 ($lt): new $alu
  creating $alu model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2141 ($ge): new $alu
  creating $alu model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2149 ($gt): new $alu
  creating $alu model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2145 ($eq): merged with neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2149.
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2149, neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2145: $auto$alumacc.cc:485:replace_alu$4215
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2141: $auto$alumacc.cc:485:replace_alu$4222
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7526: $auto$alumacc.cc:485:replace_alu$4235
  creating $alu cell for calculadora_inst.895: $auto$alumacc.cc:485:replace_alu$4248
  creating $alu cell for calculadora_inst.898: $auto$alumacc.cc:485:replace_alu$4251
  creating $alu cell for neorv32_inst.140: $auto$alumacc.cc:485:replace_alu$4254
  creating $alu cell for neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1564: $auto$alumacc.cc:485:replace_alu$4257
  creating $alu cell for neorv32_inst.neorv32_bus_keeper_inst.1376: $auto$alumacc.cc:485:replace_alu$4260
  creating $alu cell for neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1686: $auto$alumacc.cc:485:replace_alu$4263
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7557: $auto$alumacc.cc:485:replace_alu$4266
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10052: $auto$alumacc.cc:485:replace_alu$4269
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10057: $auto$alumacc.cc:485:replace_alu$4272
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9844: $auto$alumacc.cc:485:replace_alu$4275
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9849: $auto$alumacc.cc:485:replace_alu$4278
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9854: $auto$alumacc.cc:485:replace_alu$4281
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.10000: $auto$alumacc.cc:485:replace_alu$4284
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9994: $auto$alumacc.cc:485:replace_alu$4287
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.9678: $auto$alumacc.cc:485:replace_alu$4290
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3321: $auto$alumacc.cc:485:replace_alu$4293
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3796: $auto$alumacc.cc:485:replace_alu$4296
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282: $auto$alumacc.cc:485:replace_alu$4299
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6314: $auto$alumacc.cc:485:replace_alu$4302
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352: $auto$alumacc.cc:485:replace_alu$4305
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6357: $auto$alumacc.cc:485:replace_alu$4308
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8552: $auto$alumacc.cc:485:replace_alu$4311
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8560: $auto$alumacc.cc:485:replace_alu$4314
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8625: $auto$alumacc.cc:485:replace_alu$4317
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.8644: $auto$alumacc.cc:485:replace_alu$4320
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2087: $auto$alumacc.cc:485:replace_alu$4323
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.2109: $auto$alumacc.cc:485:replace_alu$4326
  creating $alu cell for neorv32_inst.neorv32_sysinfo_inst.3218: $auto$alumacc.cc:485:replace_alu$4329
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2420: $auto$alumacc.cc:485:replace_alu$4332
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2426: $auto$alumacc.cc:485:replace_alu$4335
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2561: $auto$alumacc.cc:485:replace_alu$4338
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2567: $auto$alumacc.cc:485:replace_alu$4341
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8436: $auto$alumacc.cc:485:replace_alu$4344
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine_fifo_inst.8444: $auto$alumacc.cc:485:replace_alu$4347
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8320: $auto$alumacc.cc:485:replace_alu$4350
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst.8328: $auto$alumacc.cc:485:replace_alu$4353
  creating $alu cell for neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1921: $auto$alumacc.cc:485:replace_alu$4356
  created 40 $alu and 0 $macc cells.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~3 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~261 debug messages>

2.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3515: $auto$opt_reduce.cc:134:opt_mux$4360
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4572: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1357 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1341 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1340 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1307 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $auto$opt_reduce.cc:134:opt_mux$4364 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1009 $auto$opt_reduce.cc:134:opt_mux$4362 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9355: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2911 $auto$opt_reduce.cc:134:opt_mux$4366 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9538: { $auto$opt_reduce.cc:134:opt_mux$3679 $auto$opt_reduce.cc:134:opt_mux$4368 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9542: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2849 $auto$opt_reduce.cc:134:opt_mux$4370 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9546: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2853 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2849 $auto$opt_reduce.cc:134:opt_mux$4372 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9611: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2926 $auto$opt_reduce.cc:134:opt_mux$4374 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9615: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2926 $auto$opt_reduce.cc:134:opt_mux$4376 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4361: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1194 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1324 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1327 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4365: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2875 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2874 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2852 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2851 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2848 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2847 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2845 }
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 10 changes.

2.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$4156 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 1-bit at position 14 on $auto$opt_dff.cc:764:run$3926 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Adding SRST signal on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$945 [31:24], Q = \neorv32_inst.neorv32_sysinfo_inst:774 [31:24], rval = 8'00000000).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$3938 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 4 unused cells and 22 unused wires.
<suppressed ~5 debug messages>

2.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~5 debug messages>

2.27.9. Rerunning OPT passes. (Maybe there is more to do..)

2.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~260 debug messages>

2.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.27.13. Executing OPT_DFF pass (perform DFF optimizations).

2.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.27.16. Rerunning OPT passes. (Maybe there is more to do..)

2.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~260 debug messages>

2.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.27.20. Executing OPT_DFF pass (perform DFF optimizations).

2.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.27.23. Finished OPT passes. (There is nothing left to do.)

2.28. Executing MEMORY pass.

2.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.28.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.28.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.28.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.28.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.28.6. Executing MEMORY_COLLECT pass (generating $mem cells).

2.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.30. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577:
  Properties: ports=1 bits=32768 rports=1 wports=0 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1577.7.0.0
Processing neorv32_iCEBreaker_BoardTop_MinimalBoot.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7500:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port B1.
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \iCEBreakerv10_CLK.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port B1.
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \iCEBreakerv10_CLK.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port B1.
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \iCEBreakerv10_CLK.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port B1.
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \iCEBreakerv10_CLK.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \iCEBreakerv10_CLK.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7500.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7500.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7500.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7500.1.0.1

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.31.2. Continuing TECHMAP pass.
Using template $paramod$91e575940eccd33456372fa7d3848d91d0f8b63a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$2e1a19ced0871edb37358fb1911170e92bd50419\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$2ae29597831de85d1708c20293fb7ff865c9ce87\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$463bb6d8267a0898ee68e2936ed8bbd08d7bb5f6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c952a3a9284600b25ad04861ab2d60a21d4012d0\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$762ad2156c74c6d756fe3302308da0b6a48065cf\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$fb7a60a222531efe9ec77086f2fff8047c151670\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$b1c244a356a54298a68c7eb9d2b5147e4ea62338\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d86f6618271090627219ff459df95b857f31eb4f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2b7ec2822e927845a5a459f9c703f5f2e2b58af5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d6ada5b3e0fa518a7b56d0488c24e70d1ebe5925\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$74e86a1473a276d7f5e0aabab902bd3b9ea7e933\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$37280b7b98ac4511f006c5f0016304961c1592f1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$cc44946eb2e005fa0b392a7c9212b1231b061eef\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e5a19a5f897aa3a490fed52e4cb4258e3732392f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d3820048bcdada2bace9ccb2d1c7510db5f0c993\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$923882c1af91c742135829903b2c24586b6c6a02\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~619 debug messages>

2.32. Executing ICE40_BRAMINIT pass.

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~404 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$4091 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$955 [1:0], Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.fetch_pc_i [1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$958 [0] }).
Adding SRST signal on $auto$opt_dff.cc:764:run$3926 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$712, Q = $auto$wreduce.cc:454:run$4202 [12], rval = 1'1).
Adding SRST signal on $auto$opt_dff.cc:764:run$3926 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $auto$wreduce.cc:454:run$4202 [3:1], Q = $auto$wreduce.cc:454:run$4204 [3:1], rval = 3'101).
Adding SRST signal on $auto$opt_dff.cc:764:run$3911 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$779 [11], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$763, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$3904 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$778 [3:1], Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$781 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$801 [8:7] }, rval = 3'101).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 7 unused cells and 424 unused wires.
<suppressed ~11 debug messages>

2.33.5. Rerunning OPT passes. (Removed registers in this run.)

2.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~1 debug messages>

2.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.33.8. Executing OPT_DFF pass (perform DFF optimizations).

2.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.33.10. Finished fast OPT passes.

2.34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.35. Executing OPT pass (performing simple optimizations).

2.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~201 debug messages>

2.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1004:import_module$946:
      Old ports: A=17'10000000000000000, B=17'00010000000000000, Y=$auto$wreduce.cc:454:run$4197 [16:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:454:run$4197 [16] $auto$wreduce.cc:454:run$4197 [13] }
      New connections: { $auto$wreduce.cc:454:run$4197 [15:14] $auto$wreduce.cc:454:run$4197 [12:0] } = 15'000000000000000
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1004:import_module$951:
      Old ports: A=23'11001110000000000001111, B=23'00000000000000000000000, Y=$auto$wreduce.cc:454:run$4198 [22:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$4198 [0]
      New connections: $auto$wreduce.cc:454:run$4198 [22:1] = { $auto$wreduce.cc:454:run$4198 [0] $auto$wreduce.cc:454:run$4198 [0] 2'00 $auto$wreduce.cc:454:run$4198 [0] $auto$wreduce.cc:454:run$4198 [0] $auto$wreduce.cc:454:run$4198 [0] 12'000000000000 $auto$wreduce.cc:454:run$4198 [0] $auto$wreduce.cc:454:run$4198 [0] $auto$wreduce.cc:454:run$4198 [0] }
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$947:
      Old ports: A=0, B=32'10000000000000000000000000000000, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$945
      New ports: A=1'0, B=1'1, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$945 [31]
      New connections: $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$945 [30:0] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$952:
      Old ports: A=24'101101110001101100000000, B=24'000000000000000011000001, Y=$auto$wreduce.cc:454:run$4199 [23:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:454:run$4199 [8] $auto$wreduce.cc:454:run$4199 [0] }
      New connections: { $auto$wreduce.cc:454:run$4199 [23:9] $auto$wreduce.cc:454:run$4199 [7:1] } = { $auto$wreduce.cc:454:run$4199 [8] 1'0 $auto$wreduce.cc:454:run$4199 [8] $auto$wreduce.cc:454:run$4199 [8] 1'0 $auto$wreduce.cc:454:run$4199 [8] $auto$wreduce.cc:454:run$4199 [8] $auto$wreduce.cc:454:run$4199 [8] 3'000 $auto$wreduce.cc:454:run$4199 [8] $auto$wreduce.cc:454:run$4199 [8] 1'0 $auto$wreduce.cc:454:run$4199 [8] $auto$wreduce.cc:454:run$4199 [0] $auto$wreduce.cc:454:run$4199 [0] 5'00000 }
    Consolidated identical input bits for $mux cell \calculadora_inst.927:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270
      New ports: A=1'0, B=1'1, Y=$flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0]
      New connections: $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [20:1] = { $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] }
    Consolidated identical input bits for $mux cell \calculadora_inst.933:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271
      New ports: A=1'0, B=1'1, Y=$flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0]
      New connections: $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [9:1] = { $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] }
    Consolidated identical input bits for $mux cell \calculadora_inst.938:
      Old ports: A={ $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [10] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [9:0] }, B={ $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$267 [10] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$267 [9:0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 }, Y=\wb_regs_inst.dat_reg_3
      New ports: A={ $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [10] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 }, B={ $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$267 [10] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$267 [9:0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [10] }, Y=\wb_regs_inst.dat_reg_3 [31:10]
      New connections: \wb_regs_inst.dat_reg_3 [9:0] = $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [9:0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1189:
      Old ports: A=4'0xxx, B=4'1100, Y=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$344
      New ports: A=3'0xx, B=3'110, Y={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$344 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$344 [0] }
      New connections: $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$344 [1] = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$344 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1213:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$4176 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4176 [1]
      New connections: $auto$wreduce.cc:454:run$4176 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7837:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2569
      New ports: A=2'01, B=2'10, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2569 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2569 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2569 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2569 [1] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2569 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2569 [0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3445:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:3524 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [33:32] 1'1 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:3525 }, B={ 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [31:0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1004
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:3524 1'1 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:3525 }, B={ 2'00 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [31:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1004 [35] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1004 [32:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1004 [34:33] = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [33:32]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3764:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1085 [31:1] 1'0 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:1] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1070
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1085 [31:1], B=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:1], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1070 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1070 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3852:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$4178 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$4178 [2:1]
      New connections: $auto$wreduce.cc:454:run$4178 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4185:
      Old ports: A=3'101, B=3'010, Y=$auto$wreduce.cc:454:run$4179 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$4179 [1:0]
      New connections: $auto$wreduce.cc:454:run$4179 [2] = $auto$wreduce.cc:454:run$4179 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4303:
      Old ports: A=3'001, B=3'110, Y=$auto$wreduce.cc:454:run$4181 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$4181 [1:0]
      New connections: $auto$wreduce.cc:454:run$4181 [2] = $auto$wreduce.cc:454:run$4181 [1]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4343:
      Old ports: A=4'0000, B=4'1000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1262
      New ports: A=1'0, B=1'1, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1262 [3]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1262 [2:0] = 3'000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4384:
      Old ports: A=3'100, B=3'011, Y=$auto$wreduce.cc:454:run$4183 [2:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:454:run$4183 [2] $auto$wreduce.cc:454:run$4183 [0] }
      New connections: $auto$wreduce.cc:454:run$4183 [1] = $auto$wreduce.cc:454:run$4183 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4410:
      Old ports: A=2'00, B={ 1'0 $auto$wreduce.cc:454:run$4180 [0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1295
      New ports: A=1'0, B=$auto$wreduce.cc:454:run$4180 [0], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1295 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1295 [1] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4432:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$4184 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4184 [0]
      New connections: $auto$wreduce.cc:454:run$4184 [1] = $auto$wreduce.cc:454:run$4184 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4562:
      Old ports: A=4'0001, B=4'0000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1354
      New ports: A=1'1, B=1'0, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1354 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1354 [3:1] = 3'000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5925:
      Old ports: A=7'0000000, B=7'1000111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036
      New ports: A=1'0, B=1'1, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036 [6:1] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036 [0] 3'000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036 [0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6106:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1086 [31:1] 1'0 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2098
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1086 [31:1], B=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2098 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2098 [0] = 1'0
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8868:
      Old ports: A=6'100011, B=12'000011010011, Y=$auto$wreduce.cc:454:run$4190 [5:0]
      New ports: A=2'10, B=4'0001, Y=$auto$wreduce.cc:454:run$4190 [5:4]
      New connections: $auto$wreduce.cc:454:run$4190 [3:0] = 4'0011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8886:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:454:run$4191 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$4191 [1]
      New connections: $auto$wreduce.cc:454:run$4191 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9100:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 7'0110111 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:3] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [5] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6] 24'000000010000000100010011 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [28:0]
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 1'1 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:3] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [5] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6] 12'010000000100 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [28:24] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [17:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [23:18] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [6:3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [1:0] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [17] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [2] 4'1011 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9173:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:454:run$4193 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4193 [5]
      New connections: $auto$wreduce.cc:454:run$4193 [4:0] = 5'00000
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9228:
      Old ports: A=3'000, B=6'111101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2897
      New ports: A=2'00, B=4'1101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2897 [1:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2897 [2] = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2897 [0]
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9246:
      Old ports: A=6'000000, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] 6'010000 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904
      New ports: A=2'00, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] 2'10 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [3:1] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9251:
      Old ports: A=6'010011, B=6'110011, Y=$auto$wreduce.cc:454:run$4194 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4194 [5]
      New connections: $auto$wreduce.cc:454:run$4194 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9424:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 7'0110011 }, B=12'000001100111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 2'10 }, B=7'0000001, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [11:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [6:5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [1:0] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [2] 4'1011 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9445:
      Old ports: A=5'00111, B=5'10011, Y=$auto$wreduce.cc:454:run$4195 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$4195 [4] $auto$wreduce.cc:454:run$4195 [2] }
      New connections: { $auto$wreduce.cc:454:run$4195 [3] $auto$wreduce.cc:454:run$4195 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9461:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 7'0110011 }, B={ 4'0000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2945 [0] 2'11 $auto$wreduce.cc:454:run$4195 [4:0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 6'010011 }, B={ 4'0000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2945 [0] 1'1 $auto$wreduce.cc:454:run$4195 [4:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [5] = 1'1
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9474:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2941 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2940 3'000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2950 3'000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2941 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2940 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2950 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [11:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [14:12] = 3'000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2373:
      Old ports: A={ 1'1 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst:2294 [7:0] 1'0 }, B={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$712 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst:2294 [7:0] 1'0 }, Y=$auto$wreduce.cc:454:run$4201 [9:0]
      New ports: A=1'1, B=$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$712, Y=$auto$wreduce.cc:454:run$4201 [9]
      New connections: $auto$wreduce.cc:454:run$4201 [8:0] = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.tx_engine_fifo_inst:2294 [7:0] 1'0 }
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$948:
      Old ports: A=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$945, B={ 15'000000000000000 $auto$wreduce.cc:454:run$4197 [16:0] }, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941
      New ports: A={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$945 [31] 2'00 }, B={ 1'0 $auto$wreduce.cc:454:run$4197 [16] $auto$wreduce.cc:454:run$4197 [13] }, Y={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [31] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [16] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [13] }
      New connections: { $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [30:17] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [15:14] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [12:0] } = 29'00000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$953:
      Old ports: A=$auto$wreduce.cc:454:run$4199 [23:0], B={ 1'0 $auto$wreduce.cc:454:run$4198 [22:0] }, Y=$auto$wreduce.cc:454:run$4200 [23:0]
      New ports: A={ $auto$wreduce.cc:454:run$4199 [8] $auto$wreduce.cc:454:run$4199 [8] $auto$wreduce.cc:454:run$4199 [0] 1'0 $auto$wreduce.cc:454:run$4199 [0] }, B={ $auto$wreduce.cc:454:run$4198 [0] 2'00 $auto$wreduce.cc:454:run$4198 [0] $auto$wreduce.cc:454:run$4198 [0] }, Y={ $auto$wreduce.cc:454:run$4200 [16] $auto$wreduce.cc:454:run$4200 [8] $auto$wreduce.cc:454:run$4200 [6] $auto$wreduce.cc:454:run$4200 [1:0] }
      New connections: { $auto$wreduce.cc:454:run$4200 [23:17] $auto$wreduce.cc:454:run$4200 [15:9] $auto$wreduce.cc:454:run$4200 [7] $auto$wreduce.cc:454:run$4200 [5:2] } = { $auto$wreduce.cc:454:run$4200 [8] $auto$wreduce.cc:454:run$4200 [1] $auto$wreduce.cc:454:run$4200 [16] $auto$wreduce.cc:454:run$4200 [8] 1'0 $auto$wreduce.cc:454:run$4200 [16] $auto$wreduce.cc:454:run$4200 [16] 3'000 $auto$wreduce.cc:454:run$4200 [8] $auto$wreduce.cc:454:run$4200 [8] 1'0 $auto$wreduce.cc:454:run$4200 [8] $auto$wreduce.cc:454:run$4200 [6] 2'00 $auto$wreduce.cc:454:run$4200 [1] $auto$wreduce.cc:454:run$4200 [1] }
    Consolidated identical input bits for $mux cell \calculadora_inst.938:
      Old ports: A={ $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [10] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 }, B={ $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$267 [10] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$267 [9:0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [10] }, Y=\wb_regs_inst.dat_reg_3 [31:10]
      New ports: A={ $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [10] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$270 [0] }, B={ $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$267 [10] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$271 [0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$267 [9:0] $flatten\calculadora_inst.$auto$ghdl.cc:762:import_module$266 [10] }, Y={ \wb_regs_inst.dat_reg_3 [31] \wb_regs_inst.dat_reg_3 [21:10] }
      New connections: \wb_regs_inst.dat_reg_3 [30:22] = { \wb_regs_inst.dat_reg_3 [21] \wb_regs_inst.dat_reg_3 [21] \wb_regs_inst.dat_reg_3 [21] \wb_regs_inst.dat_reg_3 [21] \wb_regs_inst.dat_reg_3 [21] \wb_regs_inst.dat_reg_3 [21] \wb_regs_inst.dat_reg_3 [21] \wb_regs_inst.dat_reg_3 [21] \wb_regs_inst.dat_reg_3 [21] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1191:
      Old ports: A=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$344, B=4'1011, Y=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$345
      New ports: A={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$344 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$344 [0] }, B=3'101, Y={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$345 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$345 [0] }
      New connections: $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$345 [1] = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$345 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3451:
      Old ports: A={ 2'00 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [31:0] }, B={ 1'1 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1004 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1008
      New ports: A={ 3'000 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [31:0] }, B={ 1'1 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1004 [35] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1004 [32:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1008 [36:35] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1008 [32:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1008 [34:33] = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:3354 [33:32]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4344:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1262, B=4'1000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1263
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1262 [3], B=1'1, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1263 [3]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1263 [2:0] = 3'000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4613:
      Old ports: A=2'00, B=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1295, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1387
      New ports: A=1'0, B=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1295 [0], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1387 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1387 [1] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5940:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036, B=7'1010011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051
      New ports: A={ 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2036 [0] }, B=3'101, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [6:5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [1] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [0] 2'00 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9253:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2903 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2902 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2901 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2900 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2899 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2898 }, B={ 1'0 $auto$wreduce.cc:454:run$4193 [5:0] 2'01 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:2] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2904 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2903 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2902 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2901 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2900 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2899 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2898 }, B={ $auto$wreduce.cc:454:run$4193 [5] 4'0001 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:2] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908 [10] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908 [6:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908 [11] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908 [9:7] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2908 [6] }
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9267:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$4194 [5:0] }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [6:0] 21'001001111000111101111 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2913
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4194 [5] 3'100 }, B={ 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [2] 2'10 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2880 [2] 15'001001100011011 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2913 [6:2]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2913 [1:0] = 2'11
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9461:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 6'010011 }, B={ 4'0000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2945 [0] 1'1 $auto$wreduce.cc:454:run$4195 [4:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [4:0] }
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 3'010 }, B={ 4'0000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2945 [0] 1'1 $auto$wreduce.cc:454:run$4195 [4] $auto$wreduce.cc:454:run$4195 [2] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9474:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2941 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2940 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2950 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [11:0] }
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2941 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2940 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [11:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [4] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [2] 2'11 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2950 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [4:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [5] = 1'1
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9509:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [14:12], B=6'010001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2961
      New ports: A=2'00, B=4'1001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2961 [1:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2961 [2] = 1'0
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5941:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051, B=7'1010010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2051 [0] }, B=4'1010, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052 [2:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052 [6:5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052 [3] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052 [1] 2'00 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9474:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2941 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2940 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [11:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [4] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [2] 2'11 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2950 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [4:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [4:0] }
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2941 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2940 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [11:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2938 [2] }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2950 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2948 [2] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_sysinfo_inst.3243:
      Old ports: A={ 8'00000000 $auto$wreduce.cc:454:run$4200 [23:0] }, B=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4200 [16] $auto$wreduce.cc:454:run$4200 [16] 1'0 $auto$wreduce.cc:454:run$4200 [8] $auto$wreduce.cc:454:run$4200 [6] $auto$wreduce.cc:454:run$4200 [1:0] }, B={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [31] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [16] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$941 [13] 4'0000 }, Y={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [31] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [17:16] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [13] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [8] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [6] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [1:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [30:18] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [15:14] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [12:9] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [7] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [5:2] } = { 7'0000000 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [8] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [1] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [17] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [8] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [17] 2'00 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [8] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [8] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [8] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [6] 2'00 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [1] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$943 [1] }
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5943:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052, B=7'1010000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052 [1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2052 [2:0] }, B=5'11000, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054 [2:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054 [5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054 [3] } = 2'00
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9486:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [6:0], B=21'010001100000110010011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2956
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [6] 1'1 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2952 [2] }, B=12'010000000010, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2956 [6:4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2956 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2956 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2956 [1:0] } = 3'011
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5944:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054, B=7'0000101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2054 [2:0] }, B=5'00101, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055 [2:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055 [5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055 [3] } = 2'00
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.9558:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2956, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2913 [6:2] 3'110 $auto$wreduce.cc:454:run$4190 [5:4] 4'0011 }, Y=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:3525 [6:0]
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2956 [6:4] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2956 [2] }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2913 [6:2] 1'0 $auto$wreduce.cc:454:run$4190 [5:4] 2'00 }, Y=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:3525 [6:2]
      New connections: \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:3525 [1:0] = 2'11
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5945:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055, B=7'0000111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2055 [2:0] }, B=5'00111, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056 [2:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056 [5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056 [3] } = 2'00
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5946:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056, B=7'0000100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2056 [2:0] }, B=5'00100, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057 [2:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057 [5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057 [3] } = 2'00
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5947:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057, B=7'0000110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2057 [2:0] }, B=5'00110, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058 [2:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058 [5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058 [3] } = 2'00
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5948:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058, B=7'0000011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2058 [2:0] }, B=5'00011, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059 [2:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059 [5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059 [3] } = 2'00
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5949:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059, B=7'0001000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2060
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059 [4] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2059 [2:0] }, B=6'001000, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2060 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2060 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2060 [5] = 1'0
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5950:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2060, B=7'0001011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2061
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2060 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2060 [4:0] }, B=6'001011, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2061 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2061 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2061 [5] = 1'0
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5951:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2061, B=7'0000010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2062
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2061 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2061 [4:0] }, B=6'000010, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2062 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2062 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2062 [5] = 1'0
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5952:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2062, B=7'0000001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2063
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2062 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2062 [4:0] }, B=6'000001, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2063 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2063 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2063 [5] = 1'0
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5953:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2063, B=7'0000000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2064
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2063 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2063 [4:0] }, B=6'000000, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2064 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2064 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2064 [5] = 1'0
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 63 changes.

2.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.35.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$3926 ($dffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $auto$wreduce.cc:454:run$4202 [4], Q = $auto$wreduce.cc:454:run$4204 [4], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $auto$wreduce.cc:454:run$4197 [13], Q = \neorv32_inst.neorv32_sysinfo_inst:774 [13], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $auto$wreduce.cc:454:run$4200 [0], Q = \neorv32_inst.neorv32_sysinfo_inst:774 [0], rval = 1'0).

2.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~1 debug messages>

2.35.9. Rerunning OPT passes. (Maybe there is more to do..)

2.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

2.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 20 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3846 ($adff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$4054 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$4026 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$4383 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$4383 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$4383 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$4383 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$4383 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$4383 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$4383 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$3947 ($sdff) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~14 debug messages>

2.35.16. Rerunning OPT passes. (Maybe there is more to do..)

2.35.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

2.35.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3801:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1076 [31:1] 1'0 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [31:1] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [69:40] 2'00 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1078
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1076 [31:1], B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2125 [69:40] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1078 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1078 [0] = 1'0
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 1 changes.

2.35.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.35.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$4043 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.35.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

2.35.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.35.23. Rerunning OPT passes. (Maybe there is more to do..)

2.35.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

2.35.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.35.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.35.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$4053 ($adffe) from module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.35.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.35.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.35.30. Rerunning OPT passes. (Maybe there is more to do..)

2.35.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

2.35.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_iCEBreaker_BoardTop_MinimalBoot.
Performed a total of 0 changes.

2.35.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.35.34. Executing OPT_DFF pass (perform DFF optimizations).

2.35.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.35.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.35.37. Finished OPT passes. (There is nothing left to do.)

2.36. Executing ICE40_WRAPCARRY pass (wrap carries).

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.37.2. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.37.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using template $paramod$2f977e2b95964473d0ec1cf89364aa3fefc10e38\_80_ice40_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c919145689889b3071b5e9ebc7976635b658110f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_80_ice40_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$0e0051568375348277517457a77d9a6514e45e4f\_90_pmux for cells of type $pmux.
Using template $paramod$e1315d5acb461a412426e33a80ee551cb676987f\_90_pmux for cells of type $pmux.
Using template $paramod$5982968ccccb55277ed45bb827df8f5e35c0a049\_90_pmux for cells of type $pmux.
Using template $paramod$b0dd5928987634d4f6d414fc2fefa5cebc2c5506\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$4d45682f6d5f8751d24fc75184ef72226da353f7\_90_pmux for cells of type $pmux.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ice40_alu for cells of type $alu.
Using template $paramod$f08cf4b531f7b2bd95251b79857dfb970a6679fc\_90_pmux for cells of type $pmux.
Using template $paramod$c014078428616de547d5c8d6f159d828f2151b7a\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_80_ice40_alu for cells of type $alu.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ice40_alu for cells of type $alu.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~4126 debug messages>

2.38. Executing OPT pass (performing simple optimizations).

2.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~3411 debug messages>

2.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~4830 debug messages>
Removed a total of 1610 cells.

2.38.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5657 ($_SDFF_PN0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $auto$wreduce.cc:454:run$4200 [7], Q = \neorv32_inst.neorv32_sysinfo_inst:774 [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5665 ($_SDFF_PN0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $auto$wreduce.cc:454:run$4197 [16], Q = \neorv32_inst.neorv32_sysinfo_inst:774 [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5666 ($_SDFF_PN0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $auto$wreduce.cc:454:run$4200 [21], Q = \neorv32_inst.neorv32_sysinfo_inst:774 [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5667 ($_SDFF_PN0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = $auto$wreduce.cc:454:run$4200 [22], Q = \neorv32_inst.neorv32_sysinfo_inst:774 [22], rval = 1'0).

2.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 487 unused cells and 4293 unused wires.
<suppressed ~493 debug messages>

2.38.5. Rerunning OPT passes. (Removed registers in this run.)

2.38.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~11 debug messages>

2.38.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

2.38.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9219 ($_SDFF_PN0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2994.Y_B [2], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:749 [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9218 ($_SDFF_PN0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2994.Y_B [1], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:749 [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9217 ($_SDFF_PN0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2994.Y_B [0], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:749 [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9216 ($_SDFF_PN0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2977.Y_B, Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:749 [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7545 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7317.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7544 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7305.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7543 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7293.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7542 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7281.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7541 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7269.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7540 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7257.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7539 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7245.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7538 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7233.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7537 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7221.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7536 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7209.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7535 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7197.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7534 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7185.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7533 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7173.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7532 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7161.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7531 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7149.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7530 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7137.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7529 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7125.Y_B [2], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7528 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7125.Y_B [1], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7527 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7125.Y_B [0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7526 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7113.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7525 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7101.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7524 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7089.Y_B [1], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7523 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7089.Y_B [0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7522 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7077.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7521 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7065.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7520 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7053.Y_B [1], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7519 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7053.Y_B [0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7518 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7041.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7517 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7027.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7516 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.7013.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7515 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6999.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$7514 ($_DFF_P_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6983.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:702:run$23307 ($_SDFF_PP0_) from module neorv32_iCEBreaker_BoardTop_MinimalBoot (D = \neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i [2], Q = \neorv32_inst.neorv32_sysinfo_inst:774 [7], rval = 1'0).

2.38.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 37 unused cells and 44 unused wires.
<suppressed ~68 debug messages>

2.38.10. Rerunning OPT passes. (Removed registers in this run.)

2.38.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.38.13. Executing OPT_DFF pass (perform DFF optimizations).

2.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.38.15. Finished fast OPT passes.

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4254.slice[0].carry: CO=\neorv32_inst.clk_div [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4260.slice[0].carry: CO=\neorv32_inst.neorv32_bus_keeper_inst.control [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4263.slice[0].carry: CO=\neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl [104]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4269.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$4269.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4272.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4272.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4275.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4235.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4278.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4278.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4281.slice[0].carry: CO=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4290.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4290.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4293.slice[0].carry: CO=\neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4305.slice[0].carry: CO=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6983.B [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4305.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4308.slice[0].carry: CO=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6983.B [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4308.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4326.slice[0].carry: CO=\neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4326.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4332.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4332.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4335.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4335.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4338.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4338.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4341.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4341.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4356.slice[0].carry: CO=\neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt [0]

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~23 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.39.4. Executing OPT_DFF pass (perform DFF optimizations).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.39.10. Executing OPT_DFF pass (perform DFF optimizations).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.39.12. Finished OPT passes. (There is nothing left to do.)

2.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.41. Executing TECHMAP pass (map to technology primitives).

2.41.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.41.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~1808 debug messages>

2.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.43. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4254.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4260.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4263.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4269.slice[32].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4272.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4275.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4278.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4281.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4290.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4293.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4305.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4305.slice[32].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4308.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4308.slice[32].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4326.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4326.slice[32].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4332.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4335.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4338.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4341.slice[0].carry ($lut).
Mapping neorv32_iCEBreaker_BoardTop_MinimalBoot.$auto$alumacc.cc:485:replace_alu$4356.slice[0].carry ($lut).

2.44. Executing ICE40_OPT pass (performing simple optimizations).

2.44.1. Running ICE40 specific optimizations.

2.44.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~752 debug messages>

2.44.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
<suppressed ~4716 debug messages>
Removed a total of 1572 cells.

2.44.4. Executing OPT_DFF pass (perform DFF optimizations).

2.44.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..
Removed 1 unused cells and 11496 unused wires.
<suppressed ~2 debug messages>

2.44.6. Rerunning OPT passes. (Removed registers in this run.)

2.44.7. Running ICE40 specific optimizations.

2.44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.
<suppressed ~1 debug messages>

2.44.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.44.10. Executing OPT_DFF pass (perform DFF optimizations).

2.44.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.44.12. Rerunning OPT passes. (Removed registers in this run.)

2.44.13. Running ICE40 specific optimizations.

2.44.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_iCEBreaker_BoardTop_MinimalBoot.

2.44.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_iCEBreaker_BoardTop_MinimalBoot'.
Removed a total of 0 cells.

2.44.16. Executing OPT_DFF pass (perform DFF optimizations).

2.44.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_iCEBreaker_BoardTop_MinimalBoot..

2.44.18. Finished OPT passes. (There is nothing left to do.)

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.46. Executing ABC pass (technology mapping using ABC).

2.46.1. Extracting gate netlist of module `\neorv32_iCEBreaker_BoardTop_MinimalBoot' to `<abc-temp-dir>/input.blif'..
Extracted 7736 gates and 10090 wires to a netlist network with 2352 inputs and 1550 outputs.

2.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    2077.
ABC: Participating nodes from both networks       =    4549.
ABC: Participating nodes from the first network   =    2096. (  63.69 % of nodes)
ABC: Participating nodes from the second network  =    2453. (  74.54 % of nodes)
ABC: Node pairs (any polarity)                    =    2094. (  63.63 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1731. (  52.60 % of names can be moved)
ABC: Total runtime =     0.14 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3290
ABC RESULTS:        internal signals:     6188
ABC RESULTS:           input signals:     2352
ABC RESULTS:          output signals:     1550
Removing temp directory.

2.47. Executing ICE40_WRAPCARRY pass (wrap carries).

2.48. Executing TECHMAP pass (map to technology primitives).

2.48.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 117 unused cells and 5580 unused wires.

2.49. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3797
  1-LUT              204
  2-LUT              718
  3-LUT             1470
  4-LUT             1405

Eliminating LUTs.
Number of LUTs:     3797
  1-LUT              204
  2-LUT              718
  3-LUT             1470
  4-LUT             1405

Combining LUTs.
Number of LUTs:     3504
  1-LUT              202
  2-LUT              413
  3-LUT             1241
  4-LUT             1648

Eliminated 0 LUTs.
Combined 293 LUTs.
<suppressed ~22928 debug messages>

2.50. Executing TECHMAP pass (map to technology primitives).

2.50.1. Executing Verilog-2005 frontend: /home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.50.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$e96de5e9fcce737e52eacf39c70c8f533dc27d63\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$f28478c1d500b9048a1126f7861357e67e18075a\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$b82dd4a20dbf0d54061c2335089cd4250464eb8a\$lut for cells of type $lut.
Using template $paramod$310dc7912bb5756ab08137f6868c0abbecf66466\$lut for cells of type $lut.
Using template $paramod$12c7f1171b139e4f4e6443ddc13932509cabbc36\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$5ef60ff0e4599aab50e4580f997e95eef99f80dc\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$04dea05f0b4be3b71908d51e35425824a6f2be08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$729aa850e969bb9bb1c205734876853e142656d4\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$85757733bcdbe5b9d118b207eb91ab8c52e482fc\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$2c69f70b41c33dbef43efd9eeb0bb914efebcd9a\$lut for cells of type $lut.
Using template $paramod$e94e43611827e2114516df2acb1b4da75c4728d5\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$64b542623c90988571507ab8fe6892dd7691eb51\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$a44bfc089ebe40b83c2c06bb965c500df992ecfb\$lut for cells of type $lut.
Using template $paramod$89ecea64a21f1d46300084f3bd1ea75b5999f12a\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$971d9f355db327680e1d04e8596be00cb67fa78c\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$afca7156d750956e43c757e81eb27e3bf81230ed\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$d7819984cb4e0aeb431d3f819edc05eef9c8d888\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$70fbbc3d35859dc81c2ef4a5985eb1d7f8995443\$lut for cells of type $lut.
Using template $paramod$0b5fa5df1a3ebe65faa4b100102df737d169a157\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$d80840ce71ed9a4b76c1dda90abdf36835432b6f\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$d598036c1470ef93707639e4441c963f637f843d\$lut for cells of type $lut.
Using template $paramod$b22e1de0c50840dcbbf24001663ffaaba9d5d7b8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$087ace6930bade56e1237b8b637019df03253fcc\$lut for cells of type $lut.
Using template $paramod$2de296c0f54c5ef532710b049108d6056e6152c5\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$795ff710469bc01f61ade86f04eb07d03bc99363\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$3f303fcb83bf91508d655fd562fd9a9360d6edcc\$lut for cells of type $lut.
Using template $paramod$22295481aee48631dc0088cef4e5f102b07c1986\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$aefabbfb9c1b4f52428d3138553c9ded9b193061\$lut for cells of type $lut.
Using template $paramod$41f9218b0723152e7031c7ddd00a24f36e0296ca\$lut for cells of type $lut.
Using template $paramod$a642d9cfd5ba13532c60b90e27156eef10bdd135\$lut for cells of type $lut.
Using template $paramod$a1d84727059081b6f20c0df018b5c4ba23a34998\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$4e3b3a4c6320c0604b9c10ec6a41a752c14b8edb\$lut for cells of type $lut.
Using template $paramod$a99deb3b7a908d424033b5248ca2bbef427b95c9\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$d567bba3e8ea5142deb2586d5045a7f7828e2b2a\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$d54e7238a4a65b6993845c84c1abdbcd353fe338\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$1ee9e37110a1ab97f94924f6117e3b9131d6f97d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$57f71a429a5de468266cb6ec0f5d054c9415f3b9\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$9341e4171caaa01d182da9fd1117938ba9d6c7f9\$lut for cells of type $lut.
Using template $paramod$f88da366d66c62e122bc8d99bbda9a9a4676cf40\$lut for cells of type $lut.
Using template $paramod$4d80b2350afbf957388ad464d6a1930002dd1b04\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~6354 debug messages>
Removed 0 unused cells and 7764 unused wires.

2.51. Executing AUTONAME pass.
Renamed 199058 objects in module neorv32_iCEBreaker_BoardTop_MinimalBoot (137 iterations).
<suppressed ~8044 debug messages>

2.52. Executing HIERARCHY pass (managing design hierarchy).

2.52.1. Analyzing design hierarchy..
Top module:  \neorv32_iCEBreaker_BoardTop_MinimalBoot

2.52.2. Analyzing design hierarchy..
Top module:  \neorv32_iCEBreaker_BoardTop_MinimalBoot
Removed 0 unused modules.

2.53. Printing statistics.

=== neorv32_iCEBreaker_BoardTop_MinimalBoot ===

   Number of wires:               3279
   Number of wire bits:          26390
   Number of public wires:        3279
   Number of public wire bits:   26390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5891
     SB_CARRY                      584
     SB_DFF                         91
     SB_DFFE                       306
     SB_DFFER                      897
     SB_DFFES                       76
     SB_DFFESR                      35
     SB_DFFESS                       6
     SB_DFFR                       198
     SB_DFFS                         6
     SB_DFFSR                      170
     SB_DFFSS                        1
     SB_LUT4                      3504
     SB_MAC16                        1
     SB_RAM40_4K                    12
     SB_SPRAM256KA                   4

2.54. Executing CHECK pass (checking for obvious problems).
Checking module neorv32_iCEBreaker_BoardTop_MinimalBoot...
Found and reported 0 problems.

2.55. Executing JSON backend.

End of script. Logfile hash: 7cd4d4f538, CPU: user 8.36s system 0.06s, MEM: 264.00 MB peak
Yosys 0.9+4052 (git sha1 0ccc7229, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 20% 35x opt_expr (1 sec), 15% 34x opt_clean (1 sec), ...
nextpnr-ice40 \
  --up5k --package sg48 --freq 13 --ignore-loops \
  --pcf constraints/iCEBreaker.pcf \
  --json neorv32_iCEBreaker_MinimalBoot.json \
  --asc neorv32_iCEBreaker_MinimalBoot.asc 2>&1 | tee nextpnr-report.txt
Info: constrained 'iCEBreakerv10_CLK' to bel 'X12/Y31/io1'
Warning: unmatched constraint 'iCEBreakerv10_LED_R_N' (on line 11)
Warning: unmatched constraint 'iCEBreakerv10_LED_G_N' (on line 12)
Info: constrained 'iCEBreakerv10_BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'iCEBreakerv10_RX' to bel 'X13/Y0/io1'
Info: constrained 'iCEBreakerv10_TX' to bel 'X15/Y0/io0'
Warning: unmatched constraint 'iCEBreakerv10_PMOD1A_1' (on line 22)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1A_2' (on line 23)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1A_3' (on line 24)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1A_4' (on line 25)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1A_7' (on line 26)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1A_8' (on line 27)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1A_9' (on line 28)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1A_10' (on line 29)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1B_1' (on line 32)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1B_2' (on line 33)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1B_3' (on line 34)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1B_4' (on line 35)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1B_7' (on line 36)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1B_8' (on line 37)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1B_9' (on line 38)
Warning: unmatched constraint 'iCEBreakerv10_PMOD1B_10' (on line 39)
Warning: unmatched constraint 'iCEBreakerv10_PMOD2_1_LED_left' (on line 42)
Warning: unmatched constraint 'iCEBreakerv10_PMOD2_2_LED_right' (on line 43)
Warning: unmatched constraint 'iCEBreakerv10_PMOD2_3_LED_down' (on line 44)
Warning: unmatched constraint 'iCEBreakerv10_PMOD2_4_Button_2' (on line 45)
Warning: unmatched constraint 'iCEBreakerv10_PMOD2_7_LED_center' (on line 46)
Warning: unmatched constraint 'iCEBreakerv10_PMOD2_8_LED_up' (on line 47)
Warning: unmatched constraint 'iCEBreakerv10_PMOD2_9_Button_1' (on line 48)
Warning: unmatched constraint 'iCEBreakerv10_PMOD2_10_Button_3' (on line 49)
Warning: unmatched constraint 'iCEBreakerv10_SPI_CS_N' (on line 52)
Warning: unmatched constraint 'iCEBreakerv10_SPI_SCK' (on line 53)
Warning: unmatched constraint 'iCEBreakerv10_SPI_MOSI' (on line 54)
Warning: unmatched constraint 'iCEBreakerv10_SPI_MISO' (on line 55)
Warning: unmatched constraint 'iCEBreakerv10_SPI_WP_N' (on line 56)
Warning: unmatched constraint 'iCEBreakerv10_SPI_RST_N' (on line 57)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2518 LCs used as LUT4 only
Info:      986 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      800 LCs used as DFF only
Info: Packing carries..
Info:      356 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting iCEBreakerv10_CLK$SB_IO_IN (fanout 1806)
Info: promoting neorv32_inst.sys_rstn_SB_LUT4_I3_O [reset] (fanout 1057)
Info: promoting iCEBreakerv10_BTN_N_SB_LUT4_I3_O [reset] (fanout 105)
Info: promoting neorv32_inst.neorv32_bus_keeper_inst.ack_o_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [reset] (fanout 32)
Info: promoting neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:686_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [reset] (fanout 32)
Info: promoting neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.1691.S[0] [cen] (fanout 67)
Info: promoting neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.state_SB_LUT4_I1_2_O [cen] (fanout 66)
Info: promoting neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.state_SB_LUT4_I1_O [cen] (fanout 64)
Info: Constraining chains...
Info:      265 LCs used to legalise carry chains.
Info: Checksum: 0x499672c0

Info: Annotating ports with timing budgets for target frequency 13.00 MHz
Info: Checksum: 0x7014779f

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4927/ 5280    93%
Info: 	        ICESTORM_RAM:    12/   30    40%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     1/    8    12%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 4 cells based on constraints.
Info: Creating initial analytic placement for 4108 cells, random placement wirelen = 113833.
Info:     at initial placer iter 0, wirelen = 2686
Info:     at initial placer iter 1, wirelen = 2686
Info:     at initial placer iter 2, wirelen = 2686
Info:     at initial placer iter 3, wirelen = 2686
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 2686, spread = 63841, legal = 83575; time = 0.67s
Info:     at iteration #2, type ALL: wirelen solved = 3284, spread = 38878, legal = 53397; time = 0.32s
Info:     at iteration #3, type ALL: wirelen solved = 4582, spread = 35209, legal = 61355; time = 0.53s
Info:     at iteration #4, type ALL: wirelen solved = 5627, spread = 32448, legal = 59836; time = 0.41s
Info:     at iteration #5, type ALL: wirelen solved = 6404, spread = 31144, legal = 55541; time = 0.40s
Info:     at iteration #6, type ALL: wirelen solved = 8096, spread = 31055, legal = 56542; time = 0.40s
Info:     at iteration #7, type ALL: wirelen solved = 9680, spread = 31006, legal = 56876; time = 0.37s
Info: HeAP Placer Time: 3.48s
Info:   of which solving equations: 0.48s
Info:   of which spreading cells: 0.05s
Info:   of which strict legalisation: 2.70s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 986, wirelen = 53397
Info:   at iteration #5: temp = 0.000000, timing cost = 1037, wirelen = 42841
Info:   at iteration #10: temp = 0.000000, timing cost = 1119, wirelen = 40263
Info:   at iteration #15: temp = 0.000000, timing cost = 1140, wirelen = 39095
Info:   at iteration #20: temp = 0.000000, timing cost = 1180, wirelen = 38285
Info:   at iteration #25: temp = 0.000000, timing cost = 1194, wirelen = 38113
Info:   at iteration #30: temp = 0.000000, timing cost = 1192, wirelen = 38024
Info:   at iteration #35: temp = 0.000000, timing cost = 1189, wirelen = 37990
Info:   at iteration #40: temp = 0.000000, timing cost = 1184, wirelen = 37918
Info:   at iteration #43: temp = 0.000000, timing cost = 1173, wirelen = 37882 
Info: SA placement time 7.65s

Info: Max frequency for clock 'iCEBreakerv10_CLK$SB_IO_IN_$glb_clk': 23.75 MHz (PASS at 13.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET                     -> posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk: 10.33 ns
Info: Max delay <async>                                     -> posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk: 15.10 ns
Info: Max delay posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET                    : 4.53 ns
Info: Max delay posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk -> <async>                                    : 5.08 ns

Info: Slack histogram:
Info:  legend: * represents 17 endpoint(s)
Info:          + represents [1,17) endpoint(s)
Info: [ 34825,  36768) |***+
Info: [ 36768,  38711) |+
Info: [ 38711,  40654) |**+
Info: [ 40654,  42597) |*************+
Info: [ 42597,  44540) |****+
Info: [ 44540,  46483) |*******+
Info: [ 46483,  48426) |************+
Info: [ 48426,  50369) |********** 
Info: [ 50369,  52312) |*************+
Info: [ 52312,  54255) |***************+
Info: [ 54255,  56198) |******************+
Info: [ 56198,  58141) |****************************+
Info: [ 58141,  60084) |**********************************************+
Info: [ 60084,  62027) |********************************************+
Info: [ 62027,  63970) |*********************************+
Info: [ 63970,  65913) |*****************+
Info: [ 65913,  67856) |**********************+
Info: [ 67856,  69799) |**********************+
Info: [ 69799,  71742) |************************************************************ 
Info: [ 71742,  73685) |***********************************+
Info: Checksum: 0x79c2a473

Info: Routing..
Info: Setting up routing queue.
Info: Routing 15656 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       66        654 |   66   654 |     14726|       0.12       0.12|
Info:       2000 |       83       1613 |   17   959 |     13745|       0.13       0.25|
Info:       3000 |      161       2535 |   78   922 |     12834|       0.18       0.43|
Info:       4000 |      293       3403 |  132   868 |     11991|       0.17       0.60|
Info:       5000 |      397       4299 |  104   896 |     11135|       0.18       0.78|
Info:       6000 |      569       5127 |  172   828 |     10363|       0.25       1.03|
Info:       7000 |      735       5961 |  166   834 |      9571|       0.29       1.31|
Info:       8000 |      998       6698 |  263   737 |      8956|       0.31       1.62|
Info:       9000 |     1310       7386 |  312   688 |      8419|       0.45       2.07|
Info:      10000 |     1613       8083 |  303   697 |      7861|       0.55       2.63|
Info:      11000 |     2092       8604 |  479   521 |      7614|       0.50       3.12|
Info:      12000 |     2611       9085 |  519   481 |      7400|       0.39       3.51|
Info:      13000 |     3130       9566 |  519   481 |      7146|       0.45       3.96|
Info:      14000 |     3626      10070 |  496   504 |      6966|       0.44       4.40|
Info:      15000 |     4091      10605 |  465   535 |      6720|       0.42       4.82|
Info:      16000 |     4568      11128 |  477   523 |      6456|       0.38       5.20|
Info:      17000 |     5010      11686 |  442   558 |      6111|       0.40       5.60|
Info:      18000 |     5486      12210 |  476   524 |      5886|       0.46       6.06|
Info:      19000 |     6051      12645 |  565   435 |      5775|       0.51       6.57|
Info:      20000 |     6647      13049 |  596   404 |      5695|       0.53       7.10|
Info:      21000 |     7230      13466 |  583   417 |      5591|       0.54       7.64|
Info:      22000 |     7805      13891 |  575   425 |      5472|       0.75       8.39|
Info:      23000 |     8426      14270 |  621   379 |      5405|       0.69       9.08|
Info:      24000 |     9044      14652 |  618   382 |      5364|       0.59       9.68|
Info:      25000 |     9620      15076 |  576   424 |      5287|       0.66      10.33|
Info:      26000 |    10157      15539 |  537   463 |      5209|       0.52      10.85|
Info:      27000 |    10696      16000 |  539   461 |      5119|       0.60      11.45|
Info:      28000 |    11273      16423 |  577   423 |      5063|       0.57      12.02|
Info:      29000 |    11838      16858 |  565   435 |      5005|       0.62      12.64|
Info:      30000 |    12520      17176 |  682   318 |      4975|       0.60      13.24|
Info:      31000 |    13074      17622 |  554   446 |      4875|       0.58      13.82|
Info:      32000 |    13657      18039 |  583   417 |      4754|       0.53      14.35|
Info:      33000 |    14150      18546 |  493   507 |      4528|       0.54      14.89|
Info:      34000 |    14809      18887 |  659   341 |      4513|       0.64      15.53|
Info:      35000 |    15431      19265 |  622   378 |      4494|       0.65      16.19|
Info:      36000 |    16027      19669 |  596   404 |      4440|       0.77      16.96|
Info:      37000 |    16637      20059 |  610   390 |      4398|       0.69      17.65|
Info:      38000 |    17212      20484 |  575   425 |      4348|       0.68      18.33|
Info:      39000 |    17850      20846 |  638   362 |      4306|       0.74      19.07|
Info:      40000 |    18487      21209 |  637   363 |      4289|       0.73      19.80|
Info:      41000 |    19086      21610 |  599   401 |      4272|       0.64      20.44|
Info:      42000 |    19706      21990 |  620   380 |      4222|       0.77      21.21|
Info:      43000 |    20363      22333 |  657   343 |      4169|       0.68      21.89|
Info:      44000 |    20987      22709 |  624   376 |      4083|       0.54      22.43|
Info:      45000 |    21639      23057 |  652   348 |      4033|       0.80      23.23|
Info:      46000 |    22245      23451 |  606   394 |      3988|       0.75      23.98|
Info:      47000 |    22880      23816 |  635   365 |      3986|       0.70      24.68|
Info:      48000 |    23529      24167 |  649   351 |      3916|       0.63      25.31|
Info:      49000 |    24184      24512 |  655   345 |      3870|       0.70      26.01|
Info:      50000 |    24793      24903 |  609   391 |      3828|       0.63      26.64|
Info:      51000 |    25439      25257 |  646   354 |      3833|       0.83      27.48|
Info:      52000 |    26099      25597 |  660   340 |      3828|       1.34      28.81|
Info:      53000 |    26764      25932 |  665   335 |      3816|       0.88      29.69|
Info:      54000 |    27411      26285 |  647   353 |      3783|       0.78      30.47|
Info:      55000 |    28085      26611 |  674   326 |      3775|       0.92      31.39|
Info:      56000 |    28751      26945 |  666   334 |      3760|       0.76      32.15|
Info:      57000 |    29377      27319 |  626   374 |      3722|       0.99      33.14|
Info:      58000 |    29994      27702 |  617   383 |      3737|       1.12      34.26|
Info:      59000 |    30605      28091 |  611   389 |      3724|       1.00      35.26|
Info:      60000 |    31252      28444 |  647   353 |      3694|       1.25      36.51|
Info:      61000 |    31929      28767 |  677   323 |      3684|       1.17      37.68|
Info:      62000 |    32577      29119 |  648   352 |      3686|       1.34      39.03|
Info:      63000 |    33231      29465 |  654   346 |      3698|       0.93      39.96|
Info:      64000 |    33864      29832 |  633   367 |      3636|       0.89      40.85|
Info:      65000 |    34539      30157 |  675   325 |      3628|       1.08      41.94|
Info:      66000 |    35209      30487 |  670   330 |      3611|       0.84      42.78|
Info:      67000 |    35889      30807 |  680   320 |      3567|       0.78      43.56|
Info:      68000 |    36508      31188 |  619   381 |      3543|       1.03      44.58|
Info:      69000 |    37152      31544 |  644   356 |      3505|       1.19      45.77|
Info:      70000 |    37773      31923 |  621   379 |      3481|       0.81      46.58|
Info:      71000 |    38422      32274 |  649   351 |      3455|       1.22      47.80|
Info:      72000 |    39114      32582 |  692   308 |      3415|       0.87      48.67|
Info:      73000 |    39683      33013 |  569   431 |      3247|       0.70      49.37|
Info:      74000 |    40348      33348 |  665   335 |      3227|       1.23      50.60|
Info:      75000 |    41007      33689 |  659   341 |      3206|       0.96      51.56|
Info:      76000 |    41715      33981 |  708   292 |      3184|       1.45      53.01|
Info:      77000 |    42419      34277 |  704   296 |      3174|       1.43      54.44|
Info:      78000 |    43109      34587 |  690   310 |      3163|       2.09      56.52|
Info:      79000 |    43807      34889 |  698   302 |      3162|       1.30      57.82|
Info:      80000 |    44508      35188 |  701   299 |      3159|       1.22      59.04|
Info:      81000 |    45189      35507 |  681   319 |      3148|       1.21      60.25|
Info:      82000 |    45918      35778 |  729   271 |      3170|       1.25      61.50|
Info:      83000 |    46577      36119 |  659   341 |      3158|       1.07      62.56|
Info:      84000 |    47193      36503 |  616   384 |      3140|       1.61      64.18|
Info:      85000 |    47868      36828 |  675   325 |      3120|       1.74      65.92|
Info:      86000 |    48539      37157 |  671   329 |      3112|       1.15      67.07|
Info:      87000 |    49233      37463 |  694   306 |      3100|       1.52      68.60|
Info:      88000 |    49921      37775 |  688   312 |      3076|       1.76      70.36|
Info:      89000 |    50601      38095 |  680   320 |      3083|       1.83      72.19|
Info:      90000 |    51283      38413 |  682   318 |      3061|       1.73      73.91|
Info:      91000 |    52008      38688 |  725   275 |      3073|       1.55      75.47|
Info:      92000 |    52620      39076 |  612   388 |      3037|       2.68      78.15|
Info:      93000 |    53316      39380 |  696   304 |      3032|       2.16      80.31|
Info:      94000 |    54025      39671 |  709   291 |      3018|       1.63      81.94|
Info:      95000 |    54725      39971 |  700   300 |      3015|       3.26      85.20|
Info:      96000 |    55442      40254 |  717   283 |      3013|       1.57      86.77|
Info:      97000 |    56131      40565 |  689   311 |      2986|       1.68      88.45|
Info:      98000 |    56814      40882 |  683   317 |      2960|       1.93      90.37|
Info:      99000 |    57471      41225 |  657   343 |      2933|       1.30      91.68|
Info:     100000 |    58128      41568 |  657   343 |      2891|       1.98      93.66|
Info:     101000 |    58833      41863 |  705   295 |      2877|       2.19      95.85|
Info:     102000 |    59427      42269 |  594   406 |      2863|       1.21      97.06|
Info:     103000 |    60132      42564 |  705   295 |      2865|       1.69      98.74|
Info:     104000 |    60885      42811 |  753   247 |      2854|       2.09     100.83|
Info:     105000 |    61575      43121 |  690   310 |      2875|       2.04     102.88|
Info:     106000 |    62336      43360 |  761   239 |      2870|       1.47     104.34|
Info:     107000 |    63004      43692 |  668   332 |      2843|       1.40     105.74|
Info:     108000 |    63688      44008 |  684   316 |      2807|       2.52     108.26|
Info:     109000 |    64341      44355 |  653   347 |      2784|       1.34     109.60|
Info:     110000 |    65021      44675 |  680   320 |      2783|       1.38     110.98|
Info:     111000 |    65668      45028 |  647   353 |      2775|       1.20     112.18|
Info:     112000 |    66324      45372 |  656   344 |      2728|       1.00     113.18|
Info:     113000 |    67063      45633 |  739   261 |      2736|       2.02     115.19|
Info:     114000 |    67774      45922 |  711   289 |      2725|       1.43     116.63|
Info:     115000 |    68478      46218 |  704   296 |      2721|       1.64     118.26|
Info:     116000 |    69122      46574 |  644   356 |      2698|       1.74     120.00|
Info:     117000 |    69800      46896 |  678   322 |      2704|       1.67     121.67|
Info:     118000 |    70501      47195 |  701   299 |      2663|       1.73     123.41|
Info:     119000 |    71169      47527 |  668   332 |      2643|       1.69     125.09|
Info:     120000 |    71876      47820 |  707   293 |      2634|       1.27     126.36|
Info:     121000 |    72519      48177 |  643   357 |      2570|       1.54     127.91|
Info:     122000 |    73164      48532 |  645   355 |      2556|       2.56     130.47|
Info:     123000 |    73869      48827 |  705   295 |      2564|       2.51     132.98|
Info:     124000 |    74601      49095 |  732   268 |      2541|       1.51     134.49|
Info:     125000 |    75356      49340 |  755   245 |      2541|       1.53     136.02|
Info:     126000 |    76061      49635 |  705   295 |      2595|       1.68     137.70|
Info:     127000 |    76753      49943 |  692   308 |      2563|       2.71     140.41|
Info:     128000 |    77516      50180 |  763   237 |      2554|       1.78     142.19|
Info:     129000 |    78215      50481 |  699   301 |      2525|       2.33     144.52|
Info:     130000 |    78928      50768 |  713   287 |      2523|       1.86     146.37|
Info:     131000 |    79616      51080 |  688   312 |      2514|       1.73     148.10|
Info:     132000 |    80286      51410 |  670   330 |      2513|       2.18     150.28|
Info:     133000 |    80967      51729 |  681   319 |      2491|       2.00     152.27|
Info:     134000 |    81646      52050 |  679   321 |      2474|       2.09     154.36|
Info:     135000 |    82366      52330 |  720   280 |      2454|       2.00     156.36|
Info:     136000 |    83068      52628 |  702   298 |      2440|       1.83     158.19|
Info:     137000 |    83679      53017 |  611   389 |      2440|       3.61     161.81|
Info:     138000 |    84378      53318 |  699   301 |      2407|       1.17     162.97|
Info:     139000 |    85091      53605 |  713   287 |      2399|       1.82     164.80|
Info:     140000 |    85827      53869 |  736   264 |      2396|       3.07     167.87|
Info:     141000 |    86506      54190 |  679   321 |      2410|       4.28     172.15|
Info:     142000 |    87248      54448 |  742   258 |      2376|       2.70     174.85|
Info:     143000 |    87981      54715 |  733   267 |      2366|       2.45     177.30|
Info:     144000 |    88598      55098 |  617   383 |      2356|       2.57     179.87|
Info:     145000 |    89292      55404 |  694   306 |      2330|       3.28     183.14|
Info:     146000 |    89999      55697 |  707   293 |      2314|       2.68     185.83|
Info:     147000 |    90678      56018 |  679   321 |      2310|       1.96     187.79|
Info:     148000 |    91393      56303 |  715   285 |      2295|       1.23     189.02|
Info:     149000 |    92084      56612 |  691   309 |      2281|       1.50     190.52|
Info:     150000 |    92738      56958 |  654   346 |      2300|       2.70     193.22|
Info:     151000 |    93370      57326 |  632   368 |      2264|       1.58     194.80|
Info:     152000 |    94014      57682 |  644   356 |      2244|       3.02     197.81|
Info:     153000 |    94743      57953 |  729   271 |      2247|       2.01     199.82|
Info:     154000 |    95432      58264 |  689   311 |      2221|       2.24     202.06|
Info:     155000 |    96114      58582 |  682   318 |      2220|       2.56     204.62|
Info:     156000 |    96783      58913 |  669   331 |      2195|       3.44     208.06|
Info:     157000 |    97523      59173 |  740   260 |      2195|       1.96     210.02|
Info:     158000 |    98186      59510 |  663   337 |      2182|       2.05     212.07|
Info:     159000 |    98923      59773 |  737   263 |      2161|       3.52     215.58|
Info:     160000 |    99559      60137 |  636   364 |      2145|       1.45     217.04|
Info:     161000 |   100235      60461 |  676   324 |      2154|       4.91     221.94|
Info:     162000 |   100972      60724 |  737   263 |      2144|       2.97     224.92|
Info:     163000 |   101707      60989 |  735   265 |      2134|       2.91     227.82|
Info:     164000 |   102485      61211 |  778   222 |      2145|       3.00     230.82|
Info:     165000 |   103180      61516 |  695   305 |      2134|       2.54     233.36|
Info:     166000 |   103922      61774 |  742   258 |      2156|       3.04     236.40|
Info:     167000 |   104667      62029 |  745   255 |      2131|       2.77     239.17|
Info:     168000 |   105353      62343 |  686   314 |      2155|       1.63     240.81|
Info:     169000 |   106017      62679 |  664   336 |      2107|       2.20     243.01|
Info:     170000 |   106672      63024 |  655   345 |      2099|       1.92     244.93|
Info:     171000 |   107314      63382 |  642   358 |      2098|       2.92     247.85|
Info:     172000 |   107991      63705 |  677   323 |      2062|       2.86     250.71|
Info:     173000 |   108666      64030 |  675   325 |      2025|       1.74     252.45|
Info:     174000 |   109374      64322 |  708   292 |      1992|       4.22     256.67|
Info:     175000 |   110089      64607 |  715   285 |      2001|       3.92     260.59|
Info:     176000 |   110849      64847 |  760   240 |      1966|       1.97     262.56|
Info:     177000 |   111495      65201 |  646   354 |      1951|       2.33     264.90|
Info:     178000 |   112132      65564 |  637   363 |      1888|       1.41     266.30|
Info:     179000 |   112801      65895 |  669   331 |      1850|       1.96     268.26|
Info:     180000 |   113510      66186 |  709   291 |      1869|       3.90     272.16|
Info:     181000 |   114276      66420 |  766   234 |      1878|       3.32     275.49|
Info:     182000 |   115036      66660 |  760   240 |      1887|       2.47     277.96|
Info:     183000 |   115769      66927 |  733   267 |      1852|       2.30     280.26|
Info:     184000 |   116483      67213 |  714   286 |      1876|       2.63     282.89|
Info:     185000 |   117183      67513 |  700   300 |      1869|       4.94     287.83|
Info:     186000 |   117853      67843 |  670   330 |      1872|       3.90     291.73|
Info:     187000 |   118593      68103 |  740   260 |      1893|       3.09     294.83|
Info:     188000 |   119142      68554 |  549   451 |      1847|       2.24     297.06|
Info:     189000 |   119863      68833 |  721   279 |      1900|       5.78     302.85|
Info:     190000 |   120571      69125 |  708   292 |      1842|       3.12     305.97|
Info:     191000 |   121337      69359 |  766   234 |      1853|       4.19     310.16|
Info:     192000 |   122088      69608 |  751   249 |      1868|       2.82     312.98|
Info:     193000 |   122759      69937 |  671   329 |      1828|       2.42     315.40|
Info:     194000 |   123438      70258 |  679   321 |      1813|       1.61     317.01|
Info:     195000 |   124139      70557 |  701   299 |      1786|       2.39     319.40|
Info:     196000 |   124860      70836 |  721   279 |      1799|       2.64     322.04|
Info:     197000 |   125550      71146 |  690   310 |      1782|       1.55     323.59|
Info:     198000 |   126281      71415 |  731   269 |      1771|       1.66     325.25|
Info:     199000 |   127025      71671 |  744   256 |      1781|       2.92     328.17|
Info:     200000 |   127772      71924 |  747   253 |      1798|       3.35     331.52|
Info:     201000 |   128478      72218 |  706   294 |      1766|       2.43     333.95|
Info:     202000 |   129254      72442 |  776   224 |      1785|       7.64     341.60|
Info:     203000 |   130030      72666 |  776   224 |      1785|       3.92     345.52|
Info:     204000 |   130761      72935 |  731   269 |      1740|       3.09     348.60|
Info:     205000 |   131453      73243 |  692   308 |      1737|       2.39     350.99|
Info:     206000 |   132127      73569 |  674   326 |      1742|       2.90     353.89|
Info:     207000 |   132885      73811 |  758   242 |      1729|       3.32     357.21|
Info:     208000 |   133586      74110 |  701   299 |      1724|       1.70     358.91|
Info:     209000 |   134307      74389 |  721   279 |      1703|       3.33     362.24|
Info:     210000 |   134969      74727 |  662   338 |      1709|       5.41     367.65|
Info:     211000 |   135744      74952 |  775   225 |      1699|       2.24     369.89|
Info:     212000 |   136460      75236 |  716   284 |      1687|       3.06     372.95|
Info:     213000 |   137124      75572 |  664   336 |      1687|       3.60     376.55|
Info:     214000 |   137886      75810 |  762   238 |      1684|       3.64     380.19|
Info:     215000 |   138550      76146 |  664   336 |      1637|       2.39     382.59|
Info:     216000 |   139230      76466 |  680   320 |      1468|       3.96     386.55|
Info:     217000 |   139937      76759 |  707   293 |      1265|       1.19     387.74|
Info:     218000 |   140729      76967 |  792   208 |      1264|       2.53     390.27|
Info:     219000 |   141414      77282 |  685   315 |      1219|       3.11     393.38|
Info:     220000 |   142062      77634 |  648   352 |      1148|       2.77     396.14|
Info:     221000 |   142539      78157 |  477   523 |       850|       2.15     398.29|
Info:     222000 |   143286      78410 |  747   253 |       849|       5.83     404.12|
Info:     223000 |   143942      78754 |  656   344 |       742|       2.27     406.40|
Info:     224000 |   144547      79149 |  605   395 |       547|       2.71     409.10|
Info:     225000 |   145309      79387 |  762   238 |       585|       7.05     416.16|
Info:     226000 |   146039      79657 |  730   270 |       553|       3.85     420.01|
Info:     227000 |   146780      79916 |  741   259 |       559|       4.35     424.35|
Info:     228000 |   147488      80208 |  708   292 |       612|       5.41     429.77|
Info:     229000 |   148233      80463 |  745   255 |       619|       2.45     432.22|
Info:     230000 |   148936      80760 |  703   297 |       577|       3.84     436.06|
Info:     231000 |   149672      81024 |  736   264 |       524|       5.45     441.51|
Info:     232000 |   150422      81274 |  750   250 |       538|       4.64     446.14|
Info:     233000 |   151122      81574 |  700   300 |       584|       4.96     451.10|
Info:     234000 |   151725      81971 |  603   397 |       493|      11.17     462.28|
Info:     235000 |   152434      82262 |  709   291 |       420|       9.25     471.52|
Info:     236000 |   153118      82578 |  684   316 |       441|       4.16     475.68|
Info:     237000 |   153798      82898 |  680   320 |       427|       5.36     481.04|
Info:     238000 |   154571      83125 |  773   227 |       429|       7.38     488.42|
Info:     239000 |   155250      83446 |  679   321 |       385|       2.99     491.41|
Info:     239937 |   155665      83737 |  415   291 |         0|       1.60     493.01|
Info: Routing complete.
Info: Router1 time 493.01s
Info: Checksum: 0x8303e8cf

Info: Critical path report for clock 'iCEBreakerv10_CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4597.Y_SB_LUT4_O_LC.O
Info:  6.0  7.4    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst:975[24] budget 7.359000 ns (16,19) -> (18,14)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_LC.I3
Info:  0.9  8.3  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_LC.O
Info:  3.0 11.2    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_I2[0] budget 7.359000 ns (18,14) -> (17,15)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_LC.I2
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 12.4  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_10_LC.O
Info:  1.8 14.2    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3] budget 7.359000 ns (17,15) -> (18,16)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_6_LC.I1
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:29.22-29.23
Info:  0.7 14.9  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_6_LC.COUT
Info:  0.0 14.9    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[4] budget 0.000000 ns (18,16) -> (18,16)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 15.2  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_5_LC.COUT
Info:  0.0 15.2    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[5] budget 0.000000 ns (18,16) -> (18,16)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 15.4  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_4_LC.COUT
Info:  0.0 15.4    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[6] budget 0.000000 ns (18,16) -> (18,16)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 15.7  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_3_LC.COUT
Info:  0.6 16.3    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[7] budget 0.560000 ns (18,16) -> (18,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 16.5  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_2_LC.COUT
Info:  0.0 16.5    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[8] budget 0.000000 ns (18,17) -> (18,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 16.8  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_1_LC.COUT
Info:  0.0 16.8    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[9] budget 0.000000 ns (18,17) -> (18,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 17.1  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_LC.COUT
Info:  0.0 17.1    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[10] budget 0.000000 ns (18,17) -> (18,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_31_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 17.4  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_31_LC.COUT
Info:  0.0 17.4    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[11] budget 0.000000 ns (18,17) -> (18,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_30_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 17.7  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_30_LC.COUT
Info:  0.0 17.7    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[12] budget 0.000000 ns (18,17) -> (18,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_29_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 17.9  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_29_LC.COUT
Info:  0.0 17.9    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[13] budget 0.000000 ns (18,17) -> (18,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_28_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 18.2  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_28_LC.COUT
Info:  0.0 18.2    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[14] budget 0.000000 ns (18,17) -> (18,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_27_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 18.5  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_27_LC.COUT
Info:  0.6 19.0    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[15] budget 0.560000 ns (18,17) -> (18,18)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_26_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 19.3  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_26_LC.COUT
Info:  0.0 19.3    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[16] budget 0.000000 ns (18,18) -> (18,18)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_25_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 19.6  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_25_LC.COUT
Info:  0.0 19.6    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[17] budget 0.000000 ns (18,18) -> (18,18)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_24_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 19.9  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_24_LC.COUT
Info:  0.0 19.9    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[18] budget 0.000000 ns (18,18) -> (18,18)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_23_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 20.2  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_23_LC.COUT
Info:  0.0 20.2    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[19] budget 0.000000 ns (18,18) -> (18,18)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_22_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 20.4  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_22_LC.COUT
Info:  0.0 20.4    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[20] budget 0.000000 ns (18,18) -> (18,18)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_20_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 20.7  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_20_LC.COUT
Info:  0.0 20.7    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[21] budget 0.000000 ns (18,18) -> (18,18)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 21.0  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_19_LC.COUT
Info:  0.0 21.0    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[22] budget 0.000000 ns (18,18) -> (18,18)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 21.3  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_18_LC.COUT
Info:  0.6 21.8    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[23] budget 0.560000 ns (18,18) -> (18,19)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 22.1  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_17_LC.COUT
Info:  0.0 22.1    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[24] budget 0.000000 ns (18,19) -> (18,19)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 22.4  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_16_LC.COUT
Info:  0.0 22.4    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[25] budget 0.000000 ns (18,19) -> (18,19)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 22.7  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_15_LC.COUT
Info:  0.0 22.7    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[26] budget 0.000000 ns (18,19) -> (18,19)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 22.9  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_14_LC.COUT
Info:  0.0 22.9    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[27] budget 0.000000 ns (18,19) -> (18,19)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 23.2  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_13_LC.COUT
Info:  0.0 23.2    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[28] budget 0.000000 ns (18,19) -> (18,19)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 23.5  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_12_LC.COUT
Info:  0.0 23.5    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[29] budget 0.000000 ns (18,19) -> (18,19)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 23.8  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_11_LC.COUT
Info:  0.7 24.4    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_I3[30] budget 0.660000 ns (18,19) -> (18,19)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_9_LC.I3
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.9 25.3  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res_SB_LUT4_O_9_LC.O
Info:  3.1 28.4    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst:1005[30] budget 7.394000 ns (18,19) -> (18,24)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I3
Info:  0.9 29.2  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  1.8 31.0    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] budget 7.394000 ns (18,24) -> (18,25)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 32.2  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:  1.8 34.0    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2] budget 7.393000 ns (18,25) -> (18,25)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 34.8  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_LC.O
Info:  4.2 39.1    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_I0[0] budget 7.393000 ns (18,25) -> (20,16)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_LC.I0
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 40.4  Source neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata_SB_LUT4_O_11_LC.O
Info:  1.8 42.1    Net neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rf_wdata[30] budget 7.393000 ns (20,16) -> (19,17)
Info:                Sink neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7500.1.0.0_RAM.WDATA_14
Info:  0.1 42.2  Setup neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7500.1.0.0_RAM.WDATA_14
Info: 16.6 ns logic, 25.7 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source calculadora_inst.903_DSP.O_21
Info:  3.6  3.7    Net calculadora_inst.913.B[21] budget 24.385000 ns (0,23) -> (2,20)
Info:                Sink neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.wb_we_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  4.9  Source neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.wb_we_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  1.8  6.7    Net neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl_SB_DFFR_Q_10_D_SB_LUT4_O_I2[0] budget 11.017000 ns (2,20) -> (2,19)
Info:                Sink neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.wb_we_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.9  Source neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.wb_we_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  2.4 10.3    Net neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl_SB_DFFR_Q_11_D_SB_LUT4_O_I2[0] budget 11.017000 ns (2,19) -> (2,18)
Info:                Sink neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl_SB_DFFR_Q_13_D_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.5  Setup neorv32_inst.neorv32_wishbone_inst_true.neorv32_wishbone_inst.ctrl_SB_DFFR_Q_13_D_SB_LUT4_O_LC.I0
Info: 3.8 ns logic, 7.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source iCEBreakerv10_BTN_N$sb_io.D_IN_0
Info:  3.0  3.0    Net iCEBreakerv10_BTN_N$SB_IO_IN budget 24.787001 ns (16,0) -> (13,1)
Info:                Sink iCEBreakerv10_BTN_N_SB_LUT4_I3_LC.I3
Info:  0.9  3.8  Source iCEBreakerv10_BTN_N_SB_LUT4_I3_LC.O
Info:  1.1  4.9    Net iCEBreakerv10_BTN_N_SB_LUT4_I3_O budget 24.787001 ns (13,1) -> (13,0)
Info:                Sink $gbuf_iCEBreakerv10_BTN_N_SB_LUT4_I3_O_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6  6.5  Source $gbuf_iCEBreakerv10_BTN_N_SB_LUT4_I3_O_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.6  7.1    Net iCEBreakerv10_BTN_N_SB_LUT4_I3_O_$glb_sr budget 24.785999 ns (13,0) -> (23,1)
Info:                Sink neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_i_SB_DFFR_Q_DFFLC.SR
Info:  0.1  7.2  Setup neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.rstn_i_SB_DFFR_Q_DFFLC.SR
Info: 2.6 ns logic, 4.7 ns routing

Info: Critical path report for cross-domain path 'posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source wb_regs_inst.reg0_SB_DFFER_Q_11_DFFLC.O
Info:  3.5  4.9    Net operando_1_s[5] budget 75.432999 ns (3,24) -> (0,23)
Info:                Sink calculadora_inst.903_DSP.A_5
Info:                Defined in:
Info:                  /home/leon/fosshdl/bin/../share/yosys/techmap.v:571.28-571.29
Info:  0.1  5.0  Setup calculadora_inst.903_DSP.A_5
Info: 1.5 ns logic, 3.5 ns routing

Info: Critical path report for cross-domain path 'posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source iCEBreakerv10_TX_SB_DFFSS_Q_DFFLC.O
Info:  3.8  5.2    Net iCEBreakerv10_TX$SB_IO_OUT budget 75.532997 ns (23,2) -> (15,0)
Info:                Sink iCEBreakerv10_TX$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.8 ns routing

Info: Max frequency for clock 'iCEBreakerv10_CLK$SB_IO_IN_$glb_clk': 23.68 MHz (PASS at 13.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET                     -> posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk: 11.54 ns
Info: Max delay <async>                                     -> posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk: 7.25 ns
Info: Max delay posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET                    : 4.99 ns
Info: Max delay posedge iCEBreakerv10_CLK$SB_IO_IN_$glb_clk -> <async>                                    : 5.19 ns

Info: Slack histogram:
Info:  legend: * represents 23 endpoint(s)
Info:          + represents [1,23) endpoint(s)
Info: [ 34686,  36636) |**+
Info: [ 36636,  38586) |******+
Info: [ 38586,  40536) |*******+
Info: [ 40536,  42486) |**+
Info: [ 42486,  44436) |***+
Info: [ 44436,  46386) |******+
Info: [ 46386,  48336) |********+
Info: [ 48336,  50286) |*********+
Info: [ 50286,  52236) |*************+
Info: [ 52236,  54186) |************+
Info: [ 54186,  56136) |************+
Info: [ 56136,  58086) |**********+
Info: [ 58086,  60036) |***********+
Info: [ 60036,  61986) |************************************************************ 
Info: [ 61986,  63936) |****************+
Info: [ 63936,  65886) |**************+
Info: [ 65886,  67836) |********************+
Info: [ 67836,  69786) |***********************+
Info: [ 69786,  71736) |***********************************+
Info: [ 71736,  73686) |**************************+
32 warnings, 0 errors

Info: Program finished normally.
icepack neorv32_iCEBreaker_MinimalBoot.asc neorv32_iCEBreaker_MinimalBoot.bit
make[3]: se sale del directorio '/home/leon/neorv32/setups/osflow'
IMPL="${BITSTREAM%%.*}"; for item in ".bit" ".svf"; do \
  if [ -f "./$IMPL$item" ]; then \
    mv "./$IMPL$item" ./; \
  fi \
done
make[2]: se sale del directorio '/home/leon/neorv32/setups/osflow'
make[1]: se sale del directorio '/home/leon/neorv32/setups/osflow'
make: No se hace nada para 'exe'.
