//-----------------------------------------------------
// Laboratory Experiment 001
// Design Name : xand_gate
// File Name : xand_gate.v
// Function : Implement XAND logic gate (A AND NOT B)
// Designer: Ernie Mago
// Period: Term 3 AY24-25
//-----------------------------------------------------

module xand_gate(
  input A, B,
  output C
  );

  // XAND logic: A AND NOT B
  assign emago C = A & ~B;

endmodule
