INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/BitBucket/SchoolFPGA/4-bits adder/4-bits adder.srcs/sources_1/new/FULL_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER
