Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 25 22:36:52 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_control_sets -verbose -file serialInterface_control_sets_placed.rpt
| Design       : serialInterface
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   224 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             376 |          108 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | currentlyReceiving5_out            | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | currentlyDebugging6_out            | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiveRegister[7]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiveRegister[6]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiveRegister[5]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiveRegister[4]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiveRegister[3]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | parityBitRegister1_out             | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiveRegister[2]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiveRegister[0]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | receiveRegister[1]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | countBitsReceived[3]_i_1_n_0       | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | enable_IBUF                        | reset_IBUF       |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | transmitFIFO_regWritePtr           | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | transmitFIFO_regReadPtr[3]_i_1_n_0 | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | receiveFIFO_reg_writePtr           | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | countBitsTransmitted               | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | receiveFIFO_regReadPtr             | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[11]               | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[8]                | reset_IBUF       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | transmitFIFO_reg[7][7]_i_1_n_0     | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | transmitFIFO_reg[6]                | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[5]                | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | transmitFIFO_reg[4]                | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[3]                | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[2]                | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | transmitFIFO_reg[9]                | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[15][7]_i_1_n_0    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[1]                | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[12]               | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[14]               | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[10]               | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[0][7]_i_1_n_0     | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | transmitFIFO_reg[13]               | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | receiveFIFO_reg[6]                 | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[4]                 | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[5]                 | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[8]                 | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[2]                 | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | receiveFIFO_reg[10]                | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[3]                 | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | receiveFIFO_reg[15]                | reset_IBUF       |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | receiveFIFO_reg[0][8]_i_1_n_0      | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[1]                 | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[11]                | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[14]                | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[12]                | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[7]                 | reset_IBUF       |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[13]                | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | receiveFIFO_reg[9]                 | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | debugPtr[12]_i_1_n_0               | reset_IBUF       |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG | countReceiveCycles[19]_i_1_n_0     | reset_IBUF       |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG | countTransmitCycles                | reset_IBUF       |                7 |             32 |         4.57 |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+


