
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/top_earlgrey/ip/xbar_main/rtl/autogen/xbar_main.sv Cov: 96% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// xbar_main module generated by `tlgen.py` tool</pre>
<pre style="margin:0; padding:0 ">// all reset signals should be generated from one reset signal to not make any deadlock</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Interconnect</pre>
<pre style="margin:0; padding:0 ">// corei</pre>
<pre style="margin:0; padding:0 ">//   -> s1n_15</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_16</pre>
<pre style="margin:0; padding:0 ">//       -> rom</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_17</pre>
<pre style="margin:0; padding:0 ">//       -> debug_mem</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_18</pre>
<pre style="margin:0; padding:0 ">//       -> ram_main</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_19</pre>
<pre style="margin:0; padding:0 ">//       -> eflash</pre>
<pre style="margin:0; padding:0 ">// cored</pre>
<pre style="margin:0; padding:0 ">//   -> s1n_20</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_16</pre>
<pre style="margin:0; padding:0 ">//       -> rom</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_17</pre>
<pre style="margin:0; padding:0 ">//       -> debug_mem</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_18</pre>
<pre style="margin:0; padding:0 ">//       -> ram_main</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_19</pre>
<pre style="margin:0; padding:0 ">//       -> eflash</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_22</pre>
<pre style="margin:0; padding:0 ">//       -> asf_21</pre>
<pre style="margin:0; padding:0 ">//         -> peri</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_23</pre>
<pre style="margin:0; padding:0 ">//       -> flash_ctrl</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_24</pre>
<pre style="margin:0; padding:0 ">//       -> aes</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_25</pre>
<pre style="margin:0; padding:0 ">//       -> hmac</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_26</pre>
<pre style="margin:0; padding:0 ">//       -> rv_plic</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_27</pre>
<pre style="margin:0; padding:0 ">//       -> pinmux</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_28</pre>
<pre style="margin:0; padding:0 ">//       -> alert_handler</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_29</pre>
<pre style="margin:0; padding:0 ">//       -> nmi_gen</pre>
<pre style="margin:0; padding:0 ">// dm_sba</pre>
<pre style="margin:0; padding:0 ">//   -> s1n_30</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_16</pre>
<pre style="margin:0; padding:0 ">//       -> rom</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_18</pre>
<pre style="margin:0; padding:0 ">//       -> ram_main</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_19</pre>
<pre style="margin:0; padding:0 ">//       -> eflash</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_22</pre>
<pre style="margin:0; padding:0 ">//       -> asf_21</pre>
<pre style="margin:0; padding:0 ">//         -> peri</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_23</pre>
<pre style="margin:0; padding:0 ">//       -> flash_ctrl</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_24</pre>
<pre style="margin:0; padding:0 ">//       -> aes</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_25</pre>
<pre style="margin:0; padding:0 ">//       -> hmac</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_26</pre>
<pre style="margin:0; padding:0 ">//       -> rv_plic</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_27</pre>
<pre style="margin:0; padding:0 ">//       -> pinmux</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_28</pre>
<pre style="margin:0; padding:0 ">//       -> alert_handler</pre>
<pre style="margin:0; padding:0 ">//     -> sm1_29</pre>
<pre style="margin:0; padding:0 ">//       -> nmi_gen</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module xbar_main (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_main_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_fixed_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_main_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_fixed_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Host interfaces</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_corei_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_corei_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_cored_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_cored_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_dm_sba_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_dm_sba_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Device interfaces</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_rom_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_rom_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_debug_mem_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_debug_mem_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_ram_main_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_ram_main_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_eflash_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_eflash_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_peri_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_peri_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_flash_ctrl_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_flash_ctrl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_hmac_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_hmac_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_aes_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_aes_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_rv_plic_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_rv_plic_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_pinmux_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_pinmux_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_alert_handler_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_alert_handler_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_nmi_gen_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_nmi_gen_i,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input scanmode_i</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import tlul_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  import tl_main_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // scanmode_i is currently not used, but provisioned for future use</pre>
<pre style="margin:0; padding:0 ">  // this assignment prevents lint warnings</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic unused_scanmode;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign unused_scanmode = scanmode_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_s1n_15_us_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_s1n_15_us_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_s1n_15_ds_h2d [4];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_s1n_15_ds_d2h [4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Create steering signal</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [2:0] dev_sel_s1n_15;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_16_us_h2d [3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_16_us_d2h [3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_16_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_16_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_17_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_17_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_17_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_17_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_18_us_h2d [3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_18_us_d2h [3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_18_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_18_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_19_us_h2d [3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_19_us_d2h [3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_19_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_19_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_s1n_20_us_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_s1n_20_us_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_s1n_20_ds_h2d [12];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_s1n_20_ds_d2h [12];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Create steering signal</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [3:0] dev_sel_s1n_20;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_asf_21_us_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_asf_21_us_d2h ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_asf_21_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_asf_21_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_22_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_22_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_22_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_22_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_23_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_23_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_23_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_23_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_24_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_24_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_24_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_24_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_25_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_25_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_25_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_25_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_26_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_26_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_26_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_26_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_27_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_27_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_27_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_27_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_28_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_28_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_28_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_28_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_29_us_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_29_us_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_sm1_29_ds_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_sm1_29_ds_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_s1n_30_us_h2d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_s1n_30_us_d2h ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_h2d_t tl_s1n_30_ds_h2d [11];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tl_d2h_t tl_s1n_30_ds_d2h [11];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Create steering signal</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [3:0] dev_sel_s1n_30;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_16_us_h2d[0] = tl_s1n_15_ds_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_15_ds_d2h[0] = tl_sm1_16_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_17_us_h2d[0] = tl_s1n_15_ds_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_15_ds_d2h[1] = tl_sm1_17_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_18_us_h2d[0] = tl_s1n_15_ds_h2d[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_15_ds_d2h[2] = tl_sm1_18_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_19_us_h2d[0] = tl_s1n_15_ds_h2d[3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_15_ds_d2h[3] = tl_sm1_19_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_16_us_h2d[1] = tl_s1n_20_ds_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[0] = tl_sm1_16_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_17_us_h2d[1] = tl_s1n_20_ds_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[1] = tl_sm1_17_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_18_us_h2d[1] = tl_s1n_20_ds_h2d[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[2] = tl_sm1_18_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_19_us_h2d[1] = tl_s1n_20_ds_h2d[3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[3] = tl_sm1_19_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_22_us_h2d[0] = tl_s1n_20_ds_h2d[4];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[4] = tl_sm1_22_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_23_us_h2d[0] = tl_s1n_20_ds_h2d[5];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[5] = tl_sm1_23_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_24_us_h2d[0] = tl_s1n_20_ds_h2d[6];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[6] = tl_sm1_24_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_25_us_h2d[0] = tl_s1n_20_ds_h2d[7];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[7] = tl_sm1_25_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_26_us_h2d[0] = tl_s1n_20_ds_h2d[8];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[8] = tl_sm1_26_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_27_us_h2d[0] = tl_s1n_20_ds_h2d[9];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[9] = tl_sm1_27_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_28_us_h2d[0] = tl_s1n_20_ds_h2d[10];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[10] = tl_sm1_28_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_29_us_h2d[0] = tl_s1n_20_ds_h2d[11];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_ds_d2h[11] = tl_sm1_29_us_d2h[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_16_us_h2d[2] = tl_s1n_30_ds_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[0] = tl_sm1_16_us_d2h[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_18_us_h2d[2] = tl_s1n_30_ds_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[1] = tl_sm1_18_us_d2h[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_19_us_h2d[2] = tl_s1n_30_ds_h2d[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[2] = tl_sm1_19_us_d2h[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_22_us_h2d[1] = tl_s1n_30_ds_h2d[3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[3] = tl_sm1_22_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_23_us_h2d[1] = tl_s1n_30_ds_h2d[4];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[4] = tl_sm1_23_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_24_us_h2d[1] = tl_s1n_30_ds_h2d[5];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[5] = tl_sm1_24_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_25_us_h2d[1] = tl_s1n_30_ds_h2d[6];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[6] = tl_sm1_25_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_26_us_h2d[1] = tl_s1n_30_ds_h2d[7];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[7] = tl_sm1_26_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_27_us_h2d[1] = tl_s1n_30_ds_h2d[8];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[8] = tl_sm1_27_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_28_us_h2d[1] = tl_s1n_30_ds_h2d[9];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[9] = tl_sm1_28_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_29_us_h2d[1] = tl_s1n_30_ds_h2d[10];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_ds_d2h[10] = tl_sm1_29_us_d2h[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_15_us_h2d = tl_corei_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_corei_o = tl_s1n_15_us_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_rom_o = tl_sm1_16_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_16_ds_d2h = tl_rom_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_debug_mem_o = tl_sm1_17_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_17_ds_d2h = tl_debug_mem_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_ram_main_o = tl_sm1_18_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_18_ds_d2h = tl_ram_main_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_eflash_o = tl_sm1_19_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_19_ds_d2h = tl_eflash_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_20_us_h2d = tl_cored_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_cored_o = tl_s1n_20_us_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_peri_o = tl_asf_21_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_asf_21_ds_d2h = tl_peri_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_asf_21_us_h2d = tl_sm1_22_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_22_ds_d2h = tl_asf_21_us_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_flash_ctrl_o = tl_sm1_23_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_23_ds_d2h = tl_flash_ctrl_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_aes_o = tl_sm1_24_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_24_ds_d2h = tl_aes_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_hmac_o = tl_sm1_25_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_25_ds_d2h = tl_hmac_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_rv_plic_o = tl_sm1_26_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_26_ds_d2h = tl_rv_plic_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_pinmux_o = tl_sm1_27_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_27_ds_d2h = tl_pinmux_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_alert_handler_o = tl_sm1_28_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_28_ds_d2h = tl_alert_handler_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_nmi_gen_o = tl_sm1_29_ds_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_sm1_29_ds_d2h = tl_nmi_gen_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_s1n_30_us_h2d = tl_dm_sba_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_dm_sba_o = tl_s1n_30_us_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="margin:0; padding:0 ">    // default steering to generate error response if address is not within the range</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    dev_sel_s1n_15 = 3'd4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if ((tl_s1n_15_us_h2d.a_address & ~(ADDR_MASK_ROM)) == ADDR_SPACE_ROM) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_15 = 3'd0;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_15_us_h2d.a_address & ~(ADDR_MASK_DEBUG_MEM)) == ADDR_SPACE_DEBUG_MEM) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_15 = 3'd1;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_15_us_h2d.a_address & ~(ADDR_MASK_RAM_MAIN)) == ADDR_SPACE_RAM_MAIN) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_15 = 3'd2;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_15_us_h2d.a_address & ~(ADDR_MASK_EFLASH)) == ADDR_SPACE_EFLASH) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_15 = 3'd3;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="margin:0; padding:0 ">    // default steering to generate error response if address is not within the range</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    dev_sel_s1n_20 = 4'd12;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_ROM)) == ADDR_SPACE_ROM) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd0;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_DEBUG_MEM)) == ADDR_SPACE_DEBUG_MEM) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd1;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_RAM_MAIN)) == ADDR_SPACE_RAM_MAIN) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd2;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_EFLASH)) == ADDR_SPACE_EFLASH) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd3;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="margin:0; padding:0 ">    end else if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ((tl_s1n_20_us_h2d.a_address <= (ADDR_MASK_PERI[0] + ADDR_SPACE_PERI[0])) &&</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">       (tl_s1n_20_us_h2d.a_address >= ADDR_SPACE_PERI[0])) ||</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ((tl_s1n_20_us_h2d.a_address <= (ADDR_MASK_PERI[1] + ADDR_SPACE_PERI[1])) &&</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">       (tl_s1n_20_us_h2d.a_address >= ADDR_SPACE_PERI[1]))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd4;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_FLASH_CTRL)) == ADDR_SPACE_FLASH_CTRL) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd5;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_AES)) == ADDR_SPACE_AES) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd6;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_HMAC)) == ADDR_SPACE_HMAC) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd7;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_RV_PLIC)) == ADDR_SPACE_RV_PLIC) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd8;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_PINMUX)) == ADDR_SPACE_PINMUX) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd9;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_ALERT_HANDLER)) == ADDR_SPACE_ALERT_HANDLER) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd10;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_20_us_h2d.a_address & ~(ADDR_MASK_NMI_GEN)) == ADDR_SPACE_NMI_GEN) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_20 = 4'd11;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="margin:0; padding:0 ">    // default steering to generate error response if address is not within the range</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    dev_sel_s1n_30 = 4'd11;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_ROM)) == ADDR_SPACE_ROM) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd0;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_RAM_MAIN)) == ADDR_SPACE_RAM_MAIN) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd1;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_EFLASH)) == ADDR_SPACE_EFLASH) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd2;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="margin:0; padding:0 ">    end else if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ((tl_s1n_30_us_h2d.a_address <= (ADDR_MASK_PERI[0] + ADDR_SPACE_PERI[0])) &&</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">       (tl_s1n_30_us_h2d.a_address >= ADDR_SPACE_PERI[0])) ||</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ((tl_s1n_30_us_h2d.a_address <= (ADDR_MASK_PERI[1] + ADDR_SPACE_PERI[1])) &&</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">       (tl_s1n_30_us_h2d.a_address >= ADDR_SPACE_PERI[1]))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd3;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_FLASH_CTRL)) == ADDR_SPACE_FLASH_CTRL) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd4;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_AES)) == ADDR_SPACE_AES) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd5;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_HMAC)) == ADDR_SPACE_HMAC) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd6;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_RV_PLIC)) == ADDR_SPACE_RV_PLIC) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd7;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_PINMUX)) == ADDR_SPACE_PINMUX) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd8;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_ALERT_HANDLER)) == ADDR_SPACE_ALERT_HANDLER) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd9;</pre>
<pre style="margin:0; padding:0 ">    </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if ((tl_s1n_30_us_h2d.a_address & ~(ADDR_MASK_NMI_GEN)) == ADDR_SPACE_NMI_GEN) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_sel_s1n_30 = 4'd10;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Instantiation phase</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqDepth ({4{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspDepth ({4{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .N         (4)</pre>
<pre id="id487" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_s1n_15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_s1n_15_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_s1n_15_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_s1n_15_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_s1n_15_ds_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .dev_select   (dev_sel_s1n_15)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqDepth ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspDepth ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (3)</pre>
<pre id="id502" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_16_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_16_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_16_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_16_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id516" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_17_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_17_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_17_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_17_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqDepth ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspDepth ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (3)</pre>
<pre id="id530" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_18_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_18_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_18_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_18_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqDepth ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspDepth ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (3)</pre>
<pre id="id544" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_19_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_19_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_19_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_19_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspDepth (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqDepth ({12{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspDepth ({12{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .N         (12)</pre>
<pre id="id558" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_s1n_20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_s1n_20_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_s1n_20_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_s1n_20_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_s1n_20_ds_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .dev_select   (dev_sel_s1n_20)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_fifo_async #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .ReqDepth        (3),// At least 3 to make async work</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RspDepth        (3) // At least 3 to make async work</pre>
<pre id="id570" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_asf_21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_h_i      (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_h_ni     (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_d_i      (clk_fixed_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_d_ni     (rst_fixed_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_asf_21_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_asf_21_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_asf_21_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_asf_21_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id582" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_22_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_22_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_22_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_22_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id596" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_23_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_23_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_23_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_23_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id610" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_24_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_24_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_24_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_24_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id624" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_25_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_25_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_25_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_25_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id638" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_26_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_26_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_26_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_26_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id652" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_27_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_27_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_27_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_27_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id666" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_28_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_28_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_28_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_28_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_m1 #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (2'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .M         (2)</pre>
<pre id="id680" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_sm1_29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_sm1_29_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_sm1_29_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_sm1_29_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_sm1_29_ds_d2h)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass  (11'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass  (11'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .N         (11)</pre>
<pre id="id694" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_s1n_30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i        (clk_main_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni       (rst_main_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i       (tl_s1n_30_us_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o       (tl_s1n_30_us_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o       (tl_s1n_30_ds_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i       (tl_s1n_30_ds_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .dev_select   (dev_sel_s1n_30)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
