// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/04/2024 20:53:37"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uartTopLevel (
	clk,
	reset,
	loopback,
	RXD,
	state_change,
	MScolor,
	SScolor,
	baudSelect,
	TXD);
input 	clk;
input 	reset;
input 	loopback;
input 	RXD;
input 	state_change;
input 	[7:0] MScolor;
input 	[7:0] SScolor;
input 	[2:0] baudSelect;
output 	TXD;

// Design Ports Information
// TXD	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// loopback	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MScolor[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SScolor[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_change	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SScolor[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MScolor[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// baudSelect[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// baudSelect[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// baudSelect[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RXD	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SScolor[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MScolor[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SScolor[3]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MScolor[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SScolor[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MScolor[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MScolor[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SScolor[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SScolor[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MScolor[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MScolor[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SScolor[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \baudRateGen|div41|Add0~0_combout ;
wire \baudRateGen|div41|Add0~1 ;
wire \baudRateGen|div41|Add0~2_combout ;
wire \baudRateGen|div41|Add0~3 ;
wire \baudRateGen|div41|Add0~4_combout ;
wire \baudRateGen|div41|Add0~5 ;
wire \baudRateGen|div41|Add0~6_combout ;
wire \baudRateGen|div41|Add0~7 ;
wire \baudRateGen|div41|Add0~8_combout ;
wire \baudRateGen|div41|Add0~9 ;
wire \baudRateGen|div41|Add0~10_combout ;
wire \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~q ;
wire \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~q ;
wire \txInst|TDR|reg_n_bits:1:b|int_q~q ;
wire \debugCharMux|muxloop:0:mux_n|mux1|muxfinal|y~combout ;
wire \baudRateGen|count3|reg|reg_n_bits:0:b|int_q~q ;
wire \baudRateGen|count3|reg|reg_n_bits:1:b|int_q~q ;
wire \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~0_combout ;
wire \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ;
wire \incEnFF|int_q~q ;
wire \rxInst|RDR|reg_n_bits:1:b|int_q~q ;
wire \baudRateGen|count3|reg|reg_n_bits:1:b|int_q~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q ;
wire \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q ;
wire \baudRateGen|baudMux|mux1|muxfinal|y~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q ;
wire \baudRateGen|count2|reg|reg_n_bits:3:b|int_q~q ;
wire \baudRateGen|baudMux|mux1|muxfinal|y~1_combout ;
wire \baudRateGen|baudMux|mux1|muxfinal|y~2_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q ;
wire \baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q ;
wire \baudRateGen|baudMux|mux2|muxfinal|y~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:6:b|int_q~q ;
wire \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~q ;
wire \baudRateGen|baudMux|mux2|muxfinal|y~1_combout ;
wire \baudRateGen|baudMux|mux2|muxfinal|y~2_combout ;
wire \baudRateGen|baudMux|muxfinal|y~combout ;
wire \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ;
wire \baudRateGen|div41|int_clk~q ;
wire \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:2:b|int_q~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:3:b|int_q~0_combout ;
wire \baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout ;
wire \baudRateGen|count2|reg|reg_n_bits:4:b|int_q~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:5:b|int_q~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:6:b|int_q~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~1_combout ;
wire \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ;
wire \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ;
wire \loopbackMux|muxloop:3:mux_n|y~0_combout ;
wire \baudRateGen|div41|Equal0~0_combout ;
wire \baudRateGen|div41|int_clk~0_combout ;
wire \baudRateGen|div41|int_count~0_combout ;
wire \baudRateGen|div41|int_count~1_combout ;
wire \baudRateGen|div41|int_count~2_combout ;
wire \loopbackMux|muxloop:1:mux_n|y~0_combout ;
wire \loopbackMux|muxloop:1:mux_n|y~1_combout ;
wire \baudRateGen|count3|reg|reg_n_bits:0:b|int_q~0_combout ;
wire \baudRateGen|count2|reg|reg_n_bits:0:b|int_q~0_combout ;
wire \txInst|fsm|TDRE~_wirecell_combout ;
wire \MScolor[0]~input_o ;
wire \SScolor[1]~input_o ;
wire \MScolor[1]~input_o ;
wire \baudSelect[0]~input_o ;
wire \baudSelect[1]~input_o ;
wire \baudSelect[2]~input_o ;
wire \clk~input_o ;
wire \MScolor[2]~input_o ;
wire \SScolor[3]~input_o ;
wire \MScolor[3]~input_o ;
wire \SScolor[4]~input_o ;
wire \MScolor[5]~input_o ;
wire \MScolor[6]~input_o ;
wire \MScolor[7]~input_o ;
wire \SScolor[7]~input_o ;
wire \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ;
wire \baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ;
wire \incEnFF|int_q~clkctrl_outclk ;
wire \clk~inputclkctrl_outclk ;
wire \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~feeder_combout ;
wire \rxInst|RDR|reg_n_bits:1:b|int_q~feeder_combout ;
wire \TXD~output_o ;
wire \txInst|fsm|TDRE~combout ;
wire \inc|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ;
wire \state_change~input_o ;
wire \reset_inc~combout ;
wire \reset_inc~clkctrl_outclk ;
wire \inc|incrementer|reg|reg_n_bits:0:b|int_q~q ;
wire \inc|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ;
wire \inc|incrementer|reg|reg_n_bits:1:b|int_q~q ;
wire \inc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ;
wire \inc|incrementer|reg|reg_n_bits:2:b|int_q~q ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \tdreDelayFF|int_q~q ;
wire \rxInst|fsm|int_y0~2_combout ;
wire \rxInst|fsm|y0|int_q~q ;
wire \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ;
wire \rxInst|reset_incrementer~combout ;
wire \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ;
wire \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ;
wire \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ;
wire \rxInst|fsm|w~0_combout ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ;
wire \rxInst|fsm|rsrShift~0_combout ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~0_combout ;
wire \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~q ;
wire \rxInst|rdrf_latch|comb~2_combout ;
wire \rxInst|fsm|y1|int_q~0_combout ;
wire \rxInst|fsm|y1|int_q~q ;
wire \rxInst|rdrf_latch|comb~3_combout ;
wire \rxInst|reset_latch~combout ;
wire \rxInst|rdrf_latch|int_q~combout ;
wire \int_txStart~0_combout ;
wire \int_txStart~1_combout ;
wire \txInst|fsm|y0|int_q~2_combout ;
wire \txInst|fsm|y0|int_q~q ;
wire \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ;
wire \txInst|incrementer_reset~combout ;
wire \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~q ;
wire \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ;
wire \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ;
wire \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~q ;
wire \txInst|fsm|i_y1~0_combout ;
wire \txInst|fsm|y1|int_q~q ;
wire \SScolor[2]~input_o ;
wire \debugCharMux|muxloop:2:mux_n|mux2|muxfinal|y~combout ;
wire \RXD~input_o ;
wire \rxInst|RSR|regloop:7:bit_n|int_q~feeder_combout ;
wire \rxInst|RSR|regloop:7:bit_n|int_q~q ;
wire \rxInst|RSR|regloop:6:bit_n|int_q~feeder_combout ;
wire \rxInst|RSR|regloop:6:bit_n|int_q~q ;
wire \rxInst|RSR|regloop:5:bit_n|int_q~feeder_combout ;
wire \rxInst|RSR|regloop:5:bit_n|int_q~q ;
wire \rxInst|RSR|regloop:4:bit_n|int_q~feeder_combout ;
wire \rxInst|RSR|regloop:4:bit_n|int_q~q ;
wire \rxInst|RSR|regloop:3:bit_n|int_q~feeder_combout ;
wire \rxInst|RSR|regloop:3:bit_n|int_q~q ;
wire \rxInst|RSR|regloop:2:bit_n|int_q~feeder_combout ;
wire \rxInst|RSR|regloop:2:bit_n|int_q~q ;
wire \rxInst|RDR|reg_n_bits:2:b|int_q~feeder_combout ;
wire \rxInst|RDR|reg_n_bits:2:b|int_q~q ;
wire \loopback~input_o ;
wire \txInst|TDR|reg_n_bits:2:b|int_q~1_combout ;
wire \txInst|TDR|reg_n_bits:2:b|int_q~0_combout ;
wire \loopbackMux|muxloop:2:mux_n|y~0_combout ;
wire \loopbackMux|muxloop:2:mux_n|y~1_combout ;
wire \txInst|TDR|reg_n_bits:2:b|int_q~q ;
wire \SScolor[6]~input_o ;
wire \loopbackMux|muxloop:6:mux_n|y~0_combout ;
wire \rxInst|RDR|reg_n_bits:6:b|int_q~feeder_combout ;
wire \rxInst|RDR|reg_n_bits:6:b|int_q~q ;
wire \loopbackMux|muxloop:6:mux_n|y~1_combout ;
wire \txInst|TDR|reg_n_bits:6:b|int_q~q ;
wire \debugCharMux|muxloop:7:mux_n|mux2|muxfinal|y~combout ;
wire \debugCharMux|muxloop:7:mux_n|mux1|muxfinal|selX0~combout ;
wire \txInst|TDR|reg_n_bits:7:b|int_q~0_combout ;
wire \rxInst|RDR|reg_n_bits:7:b|int_q~feeder_combout ;
wire \rxInst|RDR|reg_n_bits:7:b|int_q~q ;
wire \txInst|TDR|reg_n_bits:7:b|int_q~q ;
wire \txInst|TSR|mux_msb|muxfinal|selX0~combout ;
wire \txInst|TSR|regloop:7:bit_n|int_q~q ;
wire \txInst|TSR|muxloop:6:mux_n|muxfinal|y~0_combout ;
wire \txInst|TSR|regloop:6:bit_n|int_q~q ;
wire \SScolor[5]~input_o ;
wire \debugCharMux|muxloop:5:mux_n|mux2|muxfinal|y~combout ;
wire \debugCharMux|muxloop:5:mux_n|mux1|muxfinal|selX0~combout ;
wire \txInst|TDR|reg_n_bits:5:b|int_q~0_combout ;
wire \rxInst|RDR|reg_n_bits:5:b|int_q~feeder_combout ;
wire \rxInst|RDR|reg_n_bits:5:b|int_q~q ;
wire \txInst|TDR|reg_n_bits:5:b|int_q~q ;
wire \txInst|TSR|muxloop:5:mux_n|muxfinal|y~0_combout ;
wire \txInst|TSR|regloop:5:bit_n|int_q~q ;
wire \MScolor[4]~input_o ;
wire \loopbackMux|muxloop:4:mux_n|y~2_combout ;
wire \rxInst|RDR|reg_n_bits:4:b|int_q~feeder_combout ;
wire \rxInst|RDR|reg_n_bits:4:b|int_q~q ;
wire \loopbackMux|muxloop:4:mux_n|y~3_combout ;
wire \txInst|TDR|reg_n_bits:4:b|int_q~q ;
wire \txInst|TSR|muxloop:4:mux_n|muxfinal|y~0_combout ;
wire \txInst|TSR|regloop:4:bit_n|int_q~q ;
wire \rxInst|RDR|reg_n_bits:3:b|int_q~feeder_combout ;
wire \rxInst|RDR|reg_n_bits:3:b|int_q~q ;
wire \loopbackMux|muxloop:3:mux_n|y~1_combout ;
wire \loopbackMux|muxloop:3:mux_n|y~2_combout ;
wire \txInst|TDR|reg_n_bits:3:b|int_q~q ;
wire \txInst|TSR|muxloop:3:mux_n|muxfinal|y~0_combout ;
wire \txInst|TSR|regloop:3:bit_n|int_q~q ;
wire \txInst|TSR|muxloop:2:mux_n|muxfinal|y~0_combout ;
wire \txInst|TSR|regloop:2:bit_n|int_q~q ;
wire \txInst|TSR|muxloop:1:mux_n|muxfinal|y~0_combout ;
wire \txInst|TSR|regloop:1:bit_n|int_q~q ;
wire \SScolor[0]~input_o ;
wire \debugCharMux|muxloop:0:mux_n|mux2|muxfinal|y~combout ;
wire \txInst|TDR|reg_n_bits:0:b|int_q~0_combout ;
wire \rxInst|RSR|regloop:1:bit_n|int_q~q ;
wire \rxInst|RSR|regloop:0:bit_n|int_q~feeder_combout ;
wire \rxInst|RSR|regloop:0:bit_n|int_q~q ;
wire \rxInst|RDR|reg_n_bits:0:b|int_q~feeder_combout ;
wire \rxInst|RDR|reg_n_bits:0:b|int_q~q ;
wire \txInst|TDR|reg_n_bits:0:b|int_q~q ;
wire \txInst|TSR|mux_0|muxfinal|y~0_combout ;
wire \txInst|TSR|regloop:0:bit_n|int_q~q ;
wire \txInst|txMux|muxfinal|y~0_combout ;
wire [5:0] \baudRateGen|div41|int_count ;


// Location: LCCOMB_X58_Y72_N12
cycloneive_lcell_comb \baudRateGen|div41|Add0~0 (
// Equation(s):
// \baudRateGen|div41|Add0~0_combout  = \baudRateGen|div41|int_count [0] $ (VCC)
// \baudRateGen|div41|Add0~1  = CARRY(\baudRateGen|div41|int_count [0])

	.dataa(\baudRateGen|div41|int_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\baudRateGen|div41|Add0~0_combout ),
	.cout(\baudRateGen|div41|Add0~1 ));
// synopsys translate_off
defparam \baudRateGen|div41|Add0~0 .lut_mask = 16'h55AA;
defparam \baudRateGen|div41|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N14
cycloneive_lcell_comb \baudRateGen|div41|Add0~2 (
// Equation(s):
// \baudRateGen|div41|Add0~2_combout  = (\baudRateGen|div41|int_count [1] & (!\baudRateGen|div41|Add0~1 )) # (!\baudRateGen|div41|int_count [1] & ((\baudRateGen|div41|Add0~1 ) # (GND)))
// \baudRateGen|div41|Add0~3  = CARRY((!\baudRateGen|div41|Add0~1 ) # (!\baudRateGen|div41|int_count [1]))

	.dataa(gnd),
	.datab(\baudRateGen|div41|int_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudRateGen|div41|Add0~1 ),
	.combout(\baudRateGen|div41|Add0~2_combout ),
	.cout(\baudRateGen|div41|Add0~3 ));
// synopsys translate_off
defparam \baudRateGen|div41|Add0~2 .lut_mask = 16'h3C3F;
defparam \baudRateGen|div41|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N16
cycloneive_lcell_comb \baudRateGen|div41|Add0~4 (
// Equation(s):
// \baudRateGen|div41|Add0~4_combout  = (\baudRateGen|div41|int_count [2] & (\baudRateGen|div41|Add0~3  $ (GND))) # (!\baudRateGen|div41|int_count [2] & (!\baudRateGen|div41|Add0~3  & VCC))
// \baudRateGen|div41|Add0~5  = CARRY((\baudRateGen|div41|int_count [2] & !\baudRateGen|div41|Add0~3 ))

	.dataa(gnd),
	.datab(\baudRateGen|div41|int_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudRateGen|div41|Add0~3 ),
	.combout(\baudRateGen|div41|Add0~4_combout ),
	.cout(\baudRateGen|div41|Add0~5 ));
// synopsys translate_off
defparam \baudRateGen|div41|Add0~4 .lut_mask = 16'hC30C;
defparam \baudRateGen|div41|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N18
cycloneive_lcell_comb \baudRateGen|div41|Add0~6 (
// Equation(s):
// \baudRateGen|div41|Add0~6_combout  = (\baudRateGen|div41|int_count [3] & (!\baudRateGen|div41|Add0~5 )) # (!\baudRateGen|div41|int_count [3] & ((\baudRateGen|div41|Add0~5 ) # (GND)))
// \baudRateGen|div41|Add0~7  = CARRY((!\baudRateGen|div41|Add0~5 ) # (!\baudRateGen|div41|int_count [3]))

	.dataa(gnd),
	.datab(\baudRateGen|div41|int_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudRateGen|div41|Add0~5 ),
	.combout(\baudRateGen|div41|Add0~6_combout ),
	.cout(\baudRateGen|div41|Add0~7 ));
// synopsys translate_off
defparam \baudRateGen|div41|Add0~6 .lut_mask = 16'h3C3F;
defparam \baudRateGen|div41|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N20
cycloneive_lcell_comb \baudRateGen|div41|Add0~8 (
// Equation(s):
// \baudRateGen|div41|Add0~8_combout  = (\baudRateGen|div41|int_count [4] & (\baudRateGen|div41|Add0~7  $ (GND))) # (!\baudRateGen|div41|int_count [4] & (!\baudRateGen|div41|Add0~7  & VCC))
// \baudRateGen|div41|Add0~9  = CARRY((\baudRateGen|div41|int_count [4] & !\baudRateGen|div41|Add0~7 ))

	.dataa(gnd),
	.datab(\baudRateGen|div41|int_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baudRateGen|div41|Add0~7 ),
	.combout(\baudRateGen|div41|Add0~8_combout ),
	.cout(\baudRateGen|div41|Add0~9 ));
// synopsys translate_off
defparam \baudRateGen|div41|Add0~8 .lut_mask = 16'hC30C;
defparam \baudRateGen|div41|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N22
cycloneive_lcell_comb \baudRateGen|div41|Add0~10 (
// Equation(s):
// \baudRateGen|div41|Add0~10_combout  = \baudRateGen|div41|int_count [5] $ (\baudRateGen|div41|Add0~9 )

	.dataa(\baudRateGen|div41|int_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\baudRateGen|div41|Add0~9 ),
	.combout(\baudRateGen|div41|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|div41|Add0~10 .lut_mask = 16'h5A5A;
defparam \baudRateGen|div41|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N27
dffeas \baudRateGen|count3|reg|reg_n_bits:2:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count3|reg|reg_n_bits:2:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count3|reg|reg_n_bits:2:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y72_N11
dffeas \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\txInst|incrementer_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q .is_wysiwyg = "true";
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y72_N27
dffeas \txInst|TDR|reg_n_bits:1:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\loopbackMux|muxloop:1:mux_n|y~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|TDRE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TDR|reg_n_bits:1:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:1:b|int_q .is_wysiwyg = "true";
defparam \txInst|TDR|reg_n_bits:1:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N10
cycloneive_lcell_comb \debugCharMux|muxloop:0:mux_n|mux1|muxfinal|y (
// Equation(s):
// \debugCharMux|muxloop:0:mux_n|mux1|muxfinal|y~combout  = ((\MScolor[0]~input_o ) # (\inc|incrementer|reg|reg_n_bits:1:b|int_q~q )) # (!\inc|incrementer|reg|reg_n_bits:0:b|int_q~q )

	.dataa(gnd),
	.datab(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\MScolor[0]~input_o ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\debugCharMux|muxloop:0:mux_n|mux1|muxfinal|y~combout ),
	.cout());
// synopsys translate_off
defparam \debugCharMux|muxloop:0:mux_n|mux1|muxfinal|y .lut_mask = 16'hFFF3;
defparam \debugCharMux|muxloop:0:mux_n|mux1|muxfinal|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N19
dffeas \baudRateGen|count3|reg|reg_n_bits:0:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\baudRateGen|count3|reg|reg_n_bits:0:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count3|reg|reg_n_bits:0:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count3|reg|reg_n_bits:0:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count3|reg|reg_n_bits:0:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N31
dffeas \baudRateGen|count3|reg|reg_n_bits:1:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\baudRateGen|count3|reg|reg_n_bits:1:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count3|reg|reg_n_bits:1:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count3|reg|reg_n_bits:1:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count3|reg|reg_n_bits:1:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N12
cycloneive_lcell_comb \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~0 (
// Equation(s):
// \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~0_combout  = \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~q  $ (((\baudRateGen|count3|reg|reg_n_bits:1:b|int_q~q  & \baudRateGen|count3|reg|reg_n_bits:0:b|int_q~q )))

	.dataa(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~q ),
	.datab(gnd),
	.datac(\baudRateGen|count3|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\baudRateGen|count3|reg|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~0 .lut_mask = 16'h5AAA;
defparam \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N10
cycloneive_lcell_comb \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~0 (
// Equation(s):
// \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~0_combout  = \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~q  $ (((\txInst|fsm|y0|int_q~q  & (\txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~q  & \txInst|fsm|y1|int_q~q ))))

	.dataa(\txInst|fsm|y0|int_q~q ),
	.datab(\txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\txInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~0 .lut_mask = 16'h78F0;
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y72_N13
dffeas \incEnFF|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\txInst|fsm|TDRE~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\incEnFF|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \incEnFF|int_q .is_wysiwyg = "true";
defparam \incEnFF|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y72_N7
dffeas \rxInst|RDR|reg_n_bits:1:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RDR|reg_n_bits:1:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rxInst|rdrf_latch|int_q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RDR|reg_n_bits:1:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:1:b|int_q .is_wysiwyg = "true";
defparam \rxInst|RDR|reg_n_bits:1:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N30
cycloneive_lcell_comb \baudRateGen|count3|reg|reg_n_bits:1:b|int_q~0 (
// Equation(s):
// \baudRateGen|count3|reg|reg_n_bits:1:b|int_q~0_combout  = \baudRateGen|count3|reg|reg_n_bits:1:b|int_q~q  $ (\baudRateGen|count3|reg|reg_n_bits:0:b|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baudRateGen|count3|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\baudRateGen|count3|reg|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|count3|reg|reg_n_bits:1:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count3|reg|reg_n_bits:1:b|int_q~0 .lut_mask = 16'h0FF0;
defparam \baudRateGen|count3|reg|reg_n_bits:1:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N9
dffeas \baudRateGen|count2|reg|reg_n_bits:0:b|int_q (
	.clk(\baudRateGen|div41|int_clk~q ),
	.d(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:0:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count2|reg|reg_n_bits:0:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y72_N31
dffeas \baudRateGen|count2|reg|reg_n_bits:1:b|int_q (
	.clk(\baudRateGen|div41|int_clk~q ),
	.d(\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:1:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count2|reg|reg_n_bits:1:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N0
cycloneive_lcell_comb \baudRateGen|baudMux|mux1|muxfinal|y~0 (
// Equation(s):
// \baudRateGen|baudMux|mux1|muxfinal|y~0_combout  = (\baudSelect[0]~input_o  & (!\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q )) # (!\baudSelect[0]~input_o  & ((!\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q )))

	.dataa(\baudSelect[0]~input_o ),
	.datab(gnd),
	.datac(\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|baudMux|mux1|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|baudMux|mux1|muxfinal|y~0 .lut_mask = 16'h0A5F;
defparam \baudRateGen|baudMux|mux1|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N19
dffeas \baudRateGen|count2|reg|reg_n_bits:2:b|int_q (
	.clk(\baudRateGen|div41|int_clk~q ),
	.d(\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:2:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count2|reg|reg_n_bits:2:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y72_N3
dffeas \baudRateGen|count2|reg|reg_n_bits:3:b|int_q (
	.clk(\baudRateGen|div41|int_clk~q ),
	.d(\baudRateGen|count2|reg|reg_n_bits:3:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count2|reg|reg_n_bits:3:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:3:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count2|reg|reg_n_bits:3:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N24
cycloneive_lcell_comb \baudRateGen|baudMux|mux1|muxfinal|y~1 (
// Equation(s):
// \baudRateGen|baudMux|mux1|muxfinal|y~1_combout  = (\baudSelect[0]~input_o  & (!\baudRateGen|count2|reg|reg_n_bits:3:b|int_q~q )) # (!\baudSelect[0]~input_o  & ((!\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q )))

	.dataa(\baudSelect[0]~input_o ),
	.datab(gnd),
	.datac(\baudRateGen|count2|reg|reg_n_bits:3:b|int_q~q ),
	.datad(\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|baudMux|mux1|muxfinal|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|baudMux|mux1|muxfinal|y~1 .lut_mask = 16'h0A5F;
defparam \baudRateGen|baudMux|mux1|muxfinal|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N26
cycloneive_lcell_comb \baudRateGen|baudMux|mux1|muxfinal|y~2 (
// Equation(s):
// \baudRateGen|baudMux|mux1|muxfinal|y~2_combout  = (\baudSelect[1]~input_o  & (\baudRateGen|baudMux|mux1|muxfinal|y~1_combout )) # (!\baudSelect[1]~input_o  & ((\baudRateGen|baudMux|mux1|muxfinal|y~0_combout )))

	.dataa(gnd),
	.datab(\baudSelect[1]~input_o ),
	.datac(\baudRateGen|baudMux|mux1|muxfinal|y~1_combout ),
	.datad(\baudRateGen|baudMux|mux1|muxfinal|y~0_combout ),
	.cin(gnd),
	.combout(\baudRateGen|baudMux|mux1|muxfinal|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|baudMux|mux1|muxfinal|y~2 .lut_mask = 16'hF3C0;
defparam \baudRateGen|baudMux|mux1|muxfinal|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N15
dffeas \baudRateGen|count2|reg|reg_n_bits:4:b|int_q (
	.clk(\baudRateGen|div41|int_clk~q ),
	.d(\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:4:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count2|reg|reg_n_bits:4:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y72_N5
dffeas \baudRateGen|count2|reg|reg_n_bits:5:b|int_q (
	.clk(\baudRateGen|div41|int_clk~q ),
	.d(\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:5:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count2|reg|reg_n_bits:5:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N6
cycloneive_lcell_comb \baudRateGen|baudMux|mux2|muxfinal|y~0 (
// Equation(s):
// \baudRateGen|baudMux|mux2|muxfinal|y~0_combout  = (\baudSelect[0]~input_o  & ((!\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q ))) # (!\baudSelect[0]~input_o  & (!\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q ))

	.dataa(\baudSelect[0]~input_o ),
	.datab(\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q ),
	.datac(\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\baudRateGen|baudMux|mux2|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|baudMux|mux2|muxfinal|y~0 .lut_mask = 16'h1B1B;
defparam \baudRateGen|baudMux|mux2|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N13
dffeas \baudRateGen|count2|reg|reg_n_bits:6:b|int_q (
	.clk(\baudRateGen|div41|int_clk~q ),
	.d(\baudRateGen|count2|reg|reg_n_bits:6:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count2|reg|reg_n_bits:6:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:6:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count2|reg|reg_n_bits:6:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y72_N23
dffeas \baudRateGen|count2|reg|reg_n_bits:7:b|int_q (
	.clk(\baudRateGen|div41|int_clk~q ),
	.d(\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:7:b|int_q .is_wysiwyg = "true";
defparam \baudRateGen|count2|reg|reg_n_bits:7:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N16
cycloneive_lcell_comb \baudRateGen|baudMux|mux2|muxfinal|y~1 (
// Equation(s):
// \baudRateGen|baudMux|mux2|muxfinal|y~1_combout  = (\baudSelect[0]~input_o  & (!\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~q )) # (!\baudSelect[0]~input_o  & ((!\baudRateGen|count2|reg|reg_n_bits:6:b|int_q~q )))

	.dataa(\baudSelect[0]~input_o ),
	.datab(gnd),
	.datac(\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~q ),
	.datad(\baudRateGen|count2|reg|reg_n_bits:6:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|baudMux|mux2|muxfinal|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|baudMux|mux2|muxfinal|y~1 .lut_mask = 16'h0A5F;
defparam \baudRateGen|baudMux|mux2|muxfinal|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N20
cycloneive_lcell_comb \baudRateGen|baudMux|mux2|muxfinal|y~2 (
// Equation(s):
// \baudRateGen|baudMux|mux2|muxfinal|y~2_combout  = (\baudSelect[1]~input_o  & ((\baudRateGen|baudMux|mux2|muxfinal|y~1_combout ))) # (!\baudSelect[1]~input_o  & (\baudRateGen|baudMux|mux2|muxfinal|y~0_combout ))

	.dataa(\baudRateGen|baudMux|mux2|muxfinal|y~0_combout ),
	.datab(\baudSelect[1]~input_o ),
	.datac(gnd),
	.datad(\baudRateGen|baudMux|mux2|muxfinal|y~1_combout ),
	.cin(gnd),
	.combout(\baudRateGen|baudMux|mux2|muxfinal|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|baudMux|mux2|muxfinal|y~2 .lut_mask = 16'hEE22;
defparam \baudRateGen|baudMux|mux2|muxfinal|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N22
cycloneive_lcell_comb \baudRateGen|baudMux|muxfinal|y (
// Equation(s):
// \baudRateGen|baudMux|muxfinal|y~combout  = LCELL((\baudSelect[2]~input_o  & ((!\baudRateGen|baudMux|mux2|muxfinal|y~2_combout ))) # (!\baudSelect[2]~input_o  & (!\baudRateGen|baudMux|mux1|muxfinal|y~2_combout )))

	.dataa(\baudSelect[2]~input_o ),
	.datab(gnd),
	.datac(\baudRateGen|baudMux|mux1|muxfinal|y~2_combout ),
	.datad(\baudRateGen|baudMux|mux2|muxfinal|y~2_combout ),
	.cin(gnd),
	.combout(\baudRateGen|baudMux|muxfinal|y~combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|baudMux|muxfinal|y .lut_mask = 16'h05AF;
defparam \baudRateGen|baudMux|muxfinal|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N7
dffeas \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ),
	.asdata(vcc),
	.clrn(!\rxInst|reset_incrementer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q .is_wysiwyg = "true";
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y72_N21
dffeas \baudRateGen|div41|int_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\baudRateGen|div41|int_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|div41|int_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|div41|int_clk .is_wysiwyg = "true";
defparam \baudRateGen|div41|int_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N30
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~0 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~0_combout  = \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q  $ (\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~0 .lut_mask = 16'h0FF0;
defparam \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N18
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:2:b|int_q~0 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:2:b|int_q~0_combout  = \baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q  $ (((\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q  & \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q )))

	.dataa(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q ),
	.datab(gnd),
	.datac(\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q ),
	.datad(\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:2:b|int_q~0 .lut_mask = 16'h5AF0;
defparam \baudRateGen|count2|reg|reg_n_bits:2:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N2
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:3:b|int_q~0 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:3:b|int_q~0_combout  = \baudRateGen|count2|reg|reg_n_bits:3:b|int_q~q  $ (((\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q  & (\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q  & 
// \baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q ))))

	.dataa(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q ),
	.datab(\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q ),
	.datac(\baudRateGen|count2|reg|reg_n_bits:3:b|int_q~q ),
	.datad(\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:3:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:3:b|int_q~0 .lut_mask = 16'h78F0;
defparam \baudRateGen|count2|reg|reg_n_bits:3:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N10
cycloneive_lcell_comb \baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth (
// Equation(s):
// \baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout  = (\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q  & (\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q  & (\baudRateGen|count2|reg|reg_n_bits:3:b|int_q~q  & 
// \baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q )))

	.dataa(\baudRateGen|count2|reg|reg_n_bits:1:b|int_q~q ),
	.datab(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\baudRateGen|count2|reg|reg_n_bits:3:b|int_q~q ),
	.datad(\baudRateGen|count2|reg|reg_n_bits:2:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth .lut_mask = 16'h8000;
defparam \baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N14
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:4:b|int_q~0 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:4:b|int_q~0_combout  = \baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q  $ (\baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q ),
	.datad(\baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout ),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:4:b|int_q~0 .lut_mask = 16'h0FF0;
defparam \baudRateGen|count2|reg|reg_n_bits:4:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N4
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:5:b|int_q~0 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:5:b|int_q~0_combout  = \baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q  $ (((\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q  & \baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout )))

	.dataa(gnd),
	.datab(\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q ),
	.datac(\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q ),
	.datad(\baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout ),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:5:b|int_q~0 .lut_mask = 16'h3CF0;
defparam \baudRateGen|count2|reg|reg_n_bits:5:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N12
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:6:b|int_q~0 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:6:b|int_q~0_combout  = \baudRateGen|count2|reg|reg_n_bits:6:b|int_q~q  $ (((\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q  & (\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q  & 
// \baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout ))))

	.dataa(\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q ),
	.datab(\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q ),
	.datac(\baudRateGen|count2|reg|reg_n_bits:6:b|int_q~q ),
	.datad(\baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout ),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:6:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:6:b|int_q~0 .lut_mask = 16'h78F0;
defparam \baudRateGen|count2|reg|reg_n_bits:6:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N28
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~0 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~0_combout  = (!\baudRateGen|count2|reg|reg_n_bits:6:b|int_q~q ) # (!\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baudRateGen|count2|reg|reg_n_bits:4:b|int_q~q ),
	.datad(\baudRateGen|count2|reg|reg_n_bits:6:b|int_q~q ),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~0 .lut_mask = 16'h0FFF;
defparam \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N22
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~1 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~1_combout  = \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~q  $ (((\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q  & (!\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~0_combout  & 
// \baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout ))))

	.dataa(\baudRateGen|count2|reg|reg_n_bits:5:b|int_q~q ),
	.datab(\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~0_combout ),
	.datac(\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~q ),
	.datad(\baudRateGen|count2|adder|loop_add:3:addrn|carryFromBoth~combout ),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:7:b|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~1 .lut_mask = 16'hD2F0;
defparam \baudRateGen|count2|reg|reg_n_bits:7:b|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N2
cycloneive_lcell_comb \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0 (
// Equation(s):
// \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout  = (\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q  & (\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q  & ((\rxInst|fsm|y0|int_q~q ) # 
// (\rxInst|fsm|y1|int_q~q ))))

	.dataa(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datab(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\rxInst|fsm|y0|int_q~q ),
	.datad(\rxInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0 .lut_mask = 16'h8880;
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N6
cycloneive_lcell_comb \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1 (
// Equation(s):
// \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1_combout  = \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q  $ (\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datad(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cin(gnd),
	.combout(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1 .lut_mask = 16'h0FF0;
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N22
cycloneive_lcell_comb \loopbackMux|muxloop:3:mux_n|y~0 (
// Equation(s):
// \loopbackMux|muxloop:3:mux_n|y~0_combout  = (\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ) # ((\SScolor[3]~input_o ) # (\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ))

	.dataa(gnd),
	.datab(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\SScolor[3]~input_o ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:3:mux_n|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:3:mux_n|y~0 .lut_mask = 16'hFFFC;
defparam \loopbackMux|muxloop:3:mux_n|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N21
dffeas \baudRateGen|div41|int_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudRateGen|div41|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|div41|int_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|div41|int_count[4] .is_wysiwyg = "true";
defparam \baudRateGen|div41|int_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y72_N25
dffeas \baudRateGen|div41|int_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudRateGen|div41|int_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|div41|int_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|div41|int_count[3] .is_wysiwyg = "true";
defparam \baudRateGen|div41|int_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y72_N31
dffeas \baudRateGen|div41|int_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudRateGen|div41|int_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|div41|int_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|div41|int_count[0] .is_wysiwyg = "true";
defparam \baudRateGen|div41|int_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y72_N15
dffeas \baudRateGen|div41|int_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudRateGen|div41|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|div41|int_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|div41|int_count[1] .is_wysiwyg = "true";
defparam \baudRateGen|div41|int_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y72_N17
dffeas \baudRateGen|div41|int_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudRateGen|div41|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|div41|int_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|div41|int_count[2] .is_wysiwyg = "true";
defparam \baudRateGen|div41|int_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N28
cycloneive_lcell_comb \baudRateGen|div41|Equal0~0 (
// Equation(s):
// \baudRateGen|div41|Equal0~0_combout  = (!\baudRateGen|div41|int_count [0] & (!\baudRateGen|div41|int_count [2] & (!\baudRateGen|div41|int_count [1] & \baudRateGen|div41|int_count [3])))

	.dataa(\baudRateGen|div41|int_count [0]),
	.datab(\baudRateGen|div41|int_count [2]),
	.datac(\baudRateGen|div41|int_count [1]),
	.datad(\baudRateGen|div41|int_count [3]),
	.cin(gnd),
	.combout(\baudRateGen|div41|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|div41|Equal0~0 .lut_mask = 16'h0100;
defparam \baudRateGen|div41|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N27
dffeas \baudRateGen|div41|int_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\baudRateGen|div41|int_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baudRateGen|div41|int_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baudRateGen|div41|int_count[5] .is_wysiwyg = "true";
defparam \baudRateGen|div41|int_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N4
cycloneive_lcell_comb \baudRateGen|div41|int_clk~0 (
// Equation(s):
// \baudRateGen|div41|int_clk~0_combout  = \baudRateGen|div41|int_clk~q  $ (((!\baudRateGen|div41|int_count [4] & (\baudRateGen|div41|int_count [5] & \baudRateGen|div41|Equal0~0_combout ))))

	.dataa(\baudRateGen|div41|int_clk~q ),
	.datab(\baudRateGen|div41|int_count [4]),
	.datac(\baudRateGen|div41|int_count [5]),
	.datad(\baudRateGen|div41|Equal0~0_combout ),
	.cin(gnd),
	.combout(\baudRateGen|div41|int_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|div41|int_clk~0 .lut_mask = 16'h9AAA;
defparam \baudRateGen|div41|int_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N24
cycloneive_lcell_comb \baudRateGen|div41|int_count~0 (
// Equation(s):
// \baudRateGen|div41|int_count~0_combout  = (\baudRateGen|div41|Add0~6_combout  & ((\baudRateGen|div41|int_count [4]) # ((!\baudRateGen|div41|int_count [5]) # (!\baudRateGen|div41|Equal0~0_combout ))))

	.dataa(\baudRateGen|div41|int_count [4]),
	.datab(\baudRateGen|div41|Equal0~0_combout ),
	.datac(\baudRateGen|div41|int_count [5]),
	.datad(\baudRateGen|div41|Add0~6_combout ),
	.cin(gnd),
	.combout(\baudRateGen|div41|int_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|div41|int_count~0 .lut_mask = 16'hBF00;
defparam \baudRateGen|div41|int_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N30
cycloneive_lcell_comb \baudRateGen|div41|int_count~1 (
// Equation(s):
// \baudRateGen|div41|int_count~1_combout  = (\baudRateGen|div41|Add0~0_combout  & ((\baudRateGen|div41|int_count [4]) # ((!\baudRateGen|div41|Equal0~0_combout ) # (!\baudRateGen|div41|int_count [5]))))

	.dataa(\baudRateGen|div41|Add0~0_combout ),
	.datab(\baudRateGen|div41|int_count [4]),
	.datac(\baudRateGen|div41|int_count [5]),
	.datad(\baudRateGen|div41|Equal0~0_combout ),
	.cin(gnd),
	.combout(\baudRateGen|div41|int_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|div41|int_count~1 .lut_mask = 16'h8AAA;
defparam \baudRateGen|div41|int_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N26
cycloneive_lcell_comb \baudRateGen|div41|int_count~2 (
// Equation(s):
// \baudRateGen|div41|int_count~2_combout  = (\baudRateGen|div41|Add0~10_combout  & ((\baudRateGen|div41|int_count [4]) # ((!\baudRateGen|div41|int_count [5]) # (!\baudRateGen|div41|Equal0~0_combout ))))

	.dataa(\baudRateGen|div41|int_count [4]),
	.datab(\baudRateGen|div41|Equal0~0_combout ),
	.datac(\baudRateGen|div41|int_count [5]),
	.datad(\baudRateGen|div41|Add0~10_combout ),
	.cin(gnd),
	.combout(\baudRateGen|div41|int_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|div41|int_count~2 .lut_mask = 16'hBF00;
defparam \baudRateGen|div41|int_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N30
cycloneive_lcell_comb \loopbackMux|muxloop:1:mux_n|y~0 (
// Equation(s):
// \loopbackMux|muxloop:1:mux_n|y~0_combout  = (\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & (((\MScolor[1]~input_o  & !\inc|incrementer|reg|reg_n_bits:2:b|int_q~q )))) # (!\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & (\SScolor[1]~input_o  & 
// ((\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ))))

	.dataa(\SScolor[1]~input_o ),
	.datab(\MScolor[1]~input_o ),
	.datac(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:1:mux_n|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:1:mux_n|y~0 .lut_mask = 16'h0AC0;
defparam \loopbackMux|muxloop:1:mux_n|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N26
cycloneive_lcell_comb \loopbackMux|muxloop:1:mux_n|y~1 (
// Equation(s):
// \loopbackMux|muxloop:1:mux_n|y~1_combout  = (\loopback~input_o  & (((\rxInst|RDR|reg_n_bits:1:b|int_q~q )))) # (!\loopback~input_o  & ((\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ) # ((\loopbackMux|muxloop:1:mux_n|y~0_combout ))))

	.dataa(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datab(\loopback~input_o ),
	.datac(\loopbackMux|muxloop:1:mux_n|y~0_combout ),
	.datad(\rxInst|RDR|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:1:mux_n|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:1:mux_n|y~1 .lut_mask = 16'hFE32;
defparam \loopbackMux|muxloop:1:mux_n|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N18
cycloneive_lcell_comb \baudRateGen|count3|reg|reg_n_bits:0:b|int_q~0 (
// Equation(s):
// \baudRateGen|count3|reg|reg_n_bits:0:b|int_q~0_combout  = !\baudRateGen|count3|reg|reg_n_bits:0:b|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\baudRateGen|count3|reg|reg_n_bits:0:b|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\baudRateGen|count3|reg|reg_n_bits:0:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count3|reg|reg_n_bits:0:b|int_q~0 .lut_mask = 16'h0F0F;
defparam \baudRateGen|count3|reg|reg_n_bits:0:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N8
cycloneive_lcell_comb \baudRateGen|count2|reg|reg_n_bits:0:b|int_q~0 (
// Equation(s):
// \baudRateGen|count2|reg|reg_n_bits:0:b|int_q~0_combout  = !\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\baudRateGen|count2|reg|reg_n_bits:0:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count2|reg|reg_n_bits:0:b|int_q~0 .lut_mask = 16'h0F0F;
defparam \baudRateGen|count2|reg|reg_n_bits:0:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N12
cycloneive_lcell_comb \txInst|fsm|TDRE~_wirecell (
// Equation(s):
// \txInst|fsm|TDRE~_wirecell_combout  = !\txInst|fsm|TDRE~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\txInst|fsm|TDRE~combout ),
	.cin(gnd),
	.combout(\txInst|fsm|TDRE~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|fsm|TDRE~_wirecell .lut_mask = 16'h00FF;
defparam \txInst|fsm|TDRE~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \MScolor[0]~input (
	.i(MScolor[0]),
	.ibar(gnd),
	.o(\MScolor[0]~input_o ));
// synopsys translate_off
defparam \MScolor[0]~input .bus_hold = "false";
defparam \MScolor[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \SScolor[1]~input (
	.i(SScolor[1]),
	.ibar(gnd),
	.o(\SScolor[1]~input_o ));
// synopsys translate_off
defparam \SScolor[1]~input .bus_hold = "false";
defparam \SScolor[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \MScolor[1]~input (
	.i(MScolor[1]),
	.ibar(gnd),
	.o(\MScolor[1]~input_o ));
// synopsys translate_off
defparam \MScolor[1]~input .bus_hold = "false";
defparam \MScolor[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \baudSelect[0]~input (
	.i(baudSelect[0]),
	.ibar(gnd),
	.o(\baudSelect[0]~input_o ));
// synopsys translate_off
defparam \baudSelect[0]~input .bus_hold = "false";
defparam \baudSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \baudSelect[1]~input (
	.i(baudSelect[1]),
	.ibar(gnd),
	.o(\baudSelect[1]~input_o ));
// synopsys translate_off
defparam \baudSelect[1]~input .bus_hold = "false";
defparam \baudSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \baudSelect[2]~input (
	.i(baudSelect[2]),
	.ibar(gnd),
	.o(\baudSelect[2]~input_o ));
// synopsys translate_off
defparam \baudSelect[2]~input .bus_hold = "false";
defparam \baudSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \MScolor[2]~input (
	.i(MScolor[2]),
	.ibar(gnd),
	.o(\MScolor[2]~input_o ));
// synopsys translate_off
defparam \MScolor[2]~input .bus_hold = "false";
defparam \MScolor[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \SScolor[3]~input (
	.i(SScolor[3]),
	.ibar(gnd),
	.o(\SScolor[3]~input_o ));
// synopsys translate_off
defparam \SScolor[3]~input .bus_hold = "false";
defparam \SScolor[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \MScolor[3]~input (
	.i(MScolor[3]),
	.ibar(gnd),
	.o(\MScolor[3]~input_o ));
// synopsys translate_off
defparam \MScolor[3]~input .bus_hold = "false";
defparam \MScolor[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \SScolor[4]~input (
	.i(SScolor[4]),
	.ibar(gnd),
	.o(\SScolor[4]~input_o ));
// synopsys translate_off
defparam \SScolor[4]~input .bus_hold = "false";
defparam \SScolor[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \MScolor[5]~input (
	.i(MScolor[5]),
	.ibar(gnd),
	.o(\MScolor[5]~input_o ));
// synopsys translate_off
defparam \MScolor[5]~input .bus_hold = "false";
defparam \MScolor[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \MScolor[6]~input (
	.i(MScolor[6]),
	.ibar(gnd),
	.o(\MScolor[6]~input_o ));
// synopsys translate_off
defparam \MScolor[6]~input .bus_hold = "false";
defparam \MScolor[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \MScolor[7]~input (
	.i(MScolor[7]),
	.ibar(gnd),
	.o(\MScolor[7]~input_o ));
// synopsys translate_off
defparam \MScolor[7]~input .bus_hold = "false";
defparam \MScolor[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \SScolor[7]~input (
	.i(SScolor[7]),
	.ibar(gnd),
	.o(\SScolor[7]~input_o ));
// synopsys translate_off
defparam \SScolor[7]~input .bus_hold = "false";
defparam \SScolor[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ));
// synopsys translate_off
defparam \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl .clock_type = "global clock";
defparam \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \baudRateGen|baudMux|muxfinal|y~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\baudRateGen|baudMux|muxfinal|y~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ));
// synopsys translate_off
defparam \baudRateGen|baudMux|muxfinal|y~clkctrl .clock_type = "global clock";
defparam \baudRateGen|baudMux|muxfinal|y~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \incEnFF|int_q~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\incEnFF|int_q~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\incEnFF|int_q~clkctrl_outclk ));
// synopsys translate_off
defparam \incEnFF|int_q~clkctrl .clock_type = "global clock";
defparam \incEnFF|int_q~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N26
cycloneive_lcell_comb \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~feeder (
// Equation(s):
// \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~feeder_combout  = \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~0_combout 

	.dataa(gnd),
	.datab(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~feeder .lut_mask = 16'hCCCC;
defparam \baudRateGen|count3|reg|reg_n_bits:2:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N6
cycloneive_lcell_comb \rxInst|RDR|reg_n_bits:1:b|int_q~feeder (
// Equation(s):
// \rxInst|RDR|reg_n_bits:1:b|int_q~feeder_combout  = \rxInst|RSR|regloop:1:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:1:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RDR|reg_n_bits:1:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:1:b|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RDR|reg_n_bits:1:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \TXD~output (
	.i(\txInst|txMux|muxfinal|y~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \TXD~output .bus_hold = "false";
defparam \TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N18
cycloneive_lcell_comb \txInst|fsm|TDRE (
// Equation(s):
// \txInst|fsm|TDRE~combout  = (!\txInst|fsm|y0|int_q~q  & !\txInst|fsm|y1|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\txInst|fsm|y0|int_q~q ),
	.datad(\txInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\txInst|fsm|TDRE~combout ),
	.cout());
// synopsys translate_off
defparam \txInst|fsm|TDRE .lut_mask = 16'h000F;
defparam \txInst|fsm|TDRE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N0
cycloneive_lcell_comb \inc|incrementer|reg|reg_n_bits:0:b|int_q~0 (
// Equation(s):
// \inc|incrementer|reg|reg_n_bits:0:b|int_q~0_combout  = (\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & (((!\txInst|fsm|TDRE~combout )))) # (!\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & (\txInst|fsm|TDRE~combout  & 
// ((!\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ) # (!\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ))))

	.dataa(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datab(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datac(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\txInst|fsm|TDRE~combout ),
	.cin(gnd),
	.combout(\inc|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inc|incrementer|reg|reg_n_bits:0:b|int_q~0 .lut_mask = 16'h07F0;
defparam \inc|incrementer|reg|reg_n_bits:0:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \state_change~input (
	.i(state_change),
	.ibar(gnd),
	.o(\state_change~input_o ));
// synopsys translate_off
defparam \state_change~input .bus_hold = "false";
defparam \state_change~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N16
cycloneive_lcell_comb reset_inc(
// Equation(s):
// \reset_inc~combout  = (\reset~input_o ) # (\state_change~input_o )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_change~input_o ),
	.cin(gnd),
	.combout(\reset_inc~combout ),
	.cout());
// synopsys translate_off
defparam reset_inc.lut_mask = 16'hFFAA;
defparam reset_inc.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \reset_inc~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_inc~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_inc~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_inc~clkctrl .clock_type = "global clock";
defparam \reset_inc~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X53_Y72_N1
dffeas \inc|incrementer|reg|reg_n_bits:0:b|int_q (
	.clk(!\incEnFF|int_q~clkctrl_outclk ),
	.d(\inc|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_inc~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inc|incrementer|reg|reg_n_bits:0:b|int_q .is_wysiwyg = "true";
defparam \inc|incrementer|reg|reg_n_bits:0:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N22
cycloneive_lcell_comb \inc|incrementer|reg|reg_n_bits:1:b|int_q~0 (
// Equation(s):
// \inc|incrementer|reg|reg_n_bits:1:b|int_q~0_combout  = \inc|incrementer|reg|reg_n_bits:1:b|int_q~q  $ (((!\txInst|fsm|y0|int_q~q  & (!\txInst|fsm|y1|int_q~q  & \inc|incrementer|reg|reg_n_bits:0:b|int_q~q ))))

	.dataa(\txInst|fsm|y0|int_q~q ),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\inc|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inc|incrementer|reg|reg_n_bits:1:b|int_q~0 .lut_mask = 16'hE1F0;
defparam \inc|incrementer|reg|reg_n_bits:1:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N23
dffeas \inc|incrementer|reg|reg_n_bits:1:b|int_q (
	.clk(!\incEnFF|int_q~clkctrl_outclk ),
	.d(\inc|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_inc~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inc|incrementer|reg|reg_n_bits:1:b|int_q .is_wysiwyg = "true";
defparam \inc|incrementer|reg|reg_n_bits:1:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N2
cycloneive_lcell_comb \inc|incrementer|reg|reg_n_bits:2:b|int_q~0 (
// Equation(s):
// \inc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout  = \inc|incrementer|reg|reg_n_bits:2:b|int_q~q  $ (((\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & (\txInst|fsm|TDRE~combout  & \inc|incrementer|reg|reg_n_bits:1:b|int_q~q ))))

	.dataa(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datab(\txInst|fsm|TDRE~combout ),
	.datac(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\inc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inc|incrementer|reg|reg_n_bits:2:b|int_q~0 .lut_mask = 16'h78F0;
defparam \inc|incrementer|reg|reg_n_bits:2:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N3
dffeas \inc|incrementer|reg|reg_n_bits:2:b|int_q (
	.clk(!\incEnFF|int_q~clkctrl_outclk ),
	.d(\inc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_inc~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inc|incrementer|reg|reg_n_bits:2:b|int_q .is_wysiwyg = "true";
defparam \inc|incrementer|reg|reg_n_bits:2:b|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X54_Y72_N19
dffeas \tdreDelayFF|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|fsm|TDRE~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdreDelayFF|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdreDelayFF|int_q .is_wysiwyg = "true";
defparam \tdreDelayFF|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N6
cycloneive_lcell_comb \rxInst|fsm|int_y0~2 (
// Equation(s):
// \rxInst|fsm|int_y0~2_combout  = (\rxInst|fsm|y1|int_q~q  & (((!\rxInst|fsm|y0|int_q~q  & \rxInst|fsm|w~0_combout )))) # (!\rxInst|fsm|y1|int_q~q  & ((\rxInst|fsm|y0|int_q~q  & ((!\rxInst|fsm|w~0_combout ))) # (!\rxInst|fsm|y0|int_q~q  & (!\RXD~input_o 
// ))))

	.dataa(\RXD~input_o ),
	.datab(\rxInst|fsm|y1|int_q~q ),
	.datac(\rxInst|fsm|y0|int_q~q ),
	.datad(\rxInst|fsm|w~0_combout ),
	.cin(gnd),
	.combout(\rxInst|fsm|int_y0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|fsm|int_y0~2 .lut_mask = 16'h0D31;
defparam \rxInst|fsm|int_y0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N7
dffeas \rxInst|fsm|y0|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|fsm|int_y0~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|fsm|y0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|fsm|y0|int_q .is_wysiwyg = "true";
defparam \rxInst|fsm|y0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N16
cycloneive_lcell_comb \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0 (
// Equation(s):
// \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0_combout  = \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q  $ (((\rxInst|fsm|y1|int_q~q ) # (\rxInst|fsm|y0|int_q~q )))

	.dataa(\rxInst|fsm|y1|int_q~q ),
	.datab(\rxInst|fsm|y0|int_q~q ),
	.datac(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0 .lut_mask = 16'h1E1E;
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N4
cycloneive_lcell_comb \rxInst|reset_incrementer (
// Equation(s):
// \rxInst|reset_incrementer~combout  = (\reset~input_o ) # ((!\rxInst|fsm|y0|int_q~q  & !\rxInst|fsm|y1|int_q~q ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\rxInst|fsm|y0|int_q~q ),
	.datad(\rxInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|reset_incrementer~combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|reset_incrementer .lut_mask = 16'hAAAF;
defparam \rxInst|reset_incrementer .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N17
dffeas \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\rxInst|reset_incrementer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q .is_wysiwyg = "true";
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N30
cycloneive_lcell_comb \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0 (
// Equation(s):
// \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0_combout  = \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q  $ (((\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q  & ((\rxInst|fsm|y0|int_q~q ) # 
// (\rxInst|fsm|y1|int_q~q )))))

	.dataa(\rxInst|fsm|y0|int_q~q ),
	.datab(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\rxInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0 .lut_mask = 16'h3C78;
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N31
dffeas \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\rxInst|reset_incrementer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q .is_wysiwyg = "true";
defparam \rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N28
cycloneive_lcell_comb \rxInst|fsm|w~0 (
// Equation(s):
// \rxInst|fsm|w~0_combout  = (!\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q  & (\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q  & !\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ))

	.dataa(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datab(gnd),
	.datac(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\rxInst|samplingIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|fsm|w~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|fsm|w~0 .lut_mask = 16'h0050;
defparam \rxInst|fsm|w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N18
cycloneive_lcell_comb \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0 (
// Equation(s):
// \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0_combout  = !\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0 .lut_mask = 16'h0F0F;
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N24
cycloneive_lcell_comb \rxInst|fsm|rsrShift~0 (
// Equation(s):
// \rxInst|fsm|rsrShift~0_combout  = (\rxInst|fsm|y0|int_q~q  & \rxInst|fsm|y1|int_q~q )

	.dataa(\rxInst|fsm|y0|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|fsm|rsrShift~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|fsm|rsrShift~0 .lut_mask = 16'hAA00;
defparam \rxInst|fsm|rsrShift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N19
dffeas \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\rxInst|reset_incrementer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q .is_wysiwyg = "true";
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N20
cycloneive_lcell_comb \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0 (
// Equation(s):
// \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0_combout  = \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q  $ (((\rxInst|fsm|y0|int_q~q  & (\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q  & 
// \rxInst|fsm|y1|int_q~q ))))

	.dataa(\rxInst|fsm|y0|int_q~q ),
	.datab(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\rxInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0 .lut_mask = 16'h78F0;
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N21
dffeas \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\rxInst|reset_incrementer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q .is_wysiwyg = "true";
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N26
cycloneive_lcell_comb \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1 (
// Equation(s):
// \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1_combout  = \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q  $ (((\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q  & 
// (\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q  & \rxInst|fsm|rsrShift~0_combout ))))

	.dataa(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datab(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datac(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datad(\rxInst|fsm|rsrShift~0_combout ),
	.cin(gnd),
	.combout(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1 .lut_mask = 16'h78F0;
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N27
dffeas \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ),
	.asdata(vcc),
	.clrn(!\rxInst|reset_incrementer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q .is_wysiwyg = "true";
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N10
cycloneive_lcell_comb \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0 (
// Equation(s):
// \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout  = (\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q  & (\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q  & (\rxInst|fsm|y0|int_q~q  & 
// \rxInst|fsm|y1|int_q~q )))

	.dataa(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datab(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datac(\rxInst|fsm|y0|int_q~q ),
	.datad(\rxInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0 .lut_mask = 16'h8000;
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N12
cycloneive_lcell_comb \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~0 (
// Equation(s):
// \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~0_combout  = \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~q  $ (((\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q  & 
// \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout )))

	.dataa(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datab(gnd),
	.datac(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~q ),
	.datad(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cin(gnd),
	.combout(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~0 .lut_mask = 16'h5AF0;
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N13
dffeas \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\rxInst|reset_incrementer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q .is_wysiwyg = "true";
defparam \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N24
cycloneive_lcell_comb \rxInst|rdrf_latch|comb~2 (
// Equation(s):
// \rxInst|rdrf_latch|comb~2_combout  = (!\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q  & (!\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q  & (!\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q  & 
// \rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~q )))

	.dataa(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datab(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datad(\rxInst|rsrShiftIncrementer|incrementer|reg|reg_n_bits:3:b|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|rdrf_latch|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|rdrf_latch|comb~2 .lut_mask = 16'h0100;
defparam \rxInst|rdrf_latch|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N12
cycloneive_lcell_comb \rxInst|fsm|y1|int_q~0 (
// Equation(s):
// \rxInst|fsm|y1|int_q~0_combout  = (\rxInst|fsm|y0|int_q~q  & ((\rxInst|fsm|y1|int_q~q  & ((!\rxInst|rdrf_latch|comb~2_combout ))) # (!\rxInst|fsm|y1|int_q~q  & (\rxInst|fsm|w~0_combout )))) # (!\rxInst|fsm|y0|int_q~q  & (((\rxInst|fsm|y1|int_q~q ))))

	.dataa(\rxInst|fsm|y0|int_q~q ),
	.datab(\rxInst|fsm|w~0_combout ),
	.datac(\rxInst|fsm|y1|int_q~q ),
	.datad(\rxInst|rdrf_latch|comb~2_combout ),
	.cin(gnd),
	.combout(\rxInst|fsm|y1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|fsm|y1|int_q~0 .lut_mask = 16'h58F8;
defparam \rxInst|fsm|y1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N13
dffeas \rxInst|fsm|y1|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|fsm|y1|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|fsm|y1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|fsm|y1|int_q .is_wysiwyg = "true";
defparam \rxInst|fsm|y1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N28
cycloneive_lcell_comb \rxInst|rdrf_latch|comb~3 (
// Equation(s):
// \rxInst|rdrf_latch|comb~3_combout  = (\rxInst|fsm|y0|int_q~q  & (\rxInst|fsm|y1|int_q~q  & \rxInst|rdrf_latch|comb~2_combout ))

	.dataa(\rxInst|fsm|y0|int_q~q ),
	.datab(\rxInst|fsm|y1|int_q~q ),
	.datac(gnd),
	.datad(\rxInst|rdrf_latch|comb~2_combout ),
	.cin(gnd),
	.combout(\rxInst|rdrf_latch|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|rdrf_latch|comb~3 .lut_mask = 16'h8800;
defparam \rxInst|rdrf_latch|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N8
cycloneive_lcell_comb \rxInst|reset_latch (
// Equation(s):
// \rxInst|reset_latch~combout  = (\reset~input_o ) # (\int_txStart~1_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\int_txStart~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rxInst|reset_latch~combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|reset_latch .lut_mask = 16'hFAFA;
defparam \rxInst|reset_latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N28
cycloneive_lcell_comb \rxInst|rdrf_latch|int_q (
// Equation(s):
// \rxInst|rdrf_latch|int_q~combout  = (!\rxInst|reset_latch~combout  & ((\rxInst|rdrf_latch|comb~3_combout ) # (\rxInst|rdrf_latch|int_q~combout )))

	.dataa(gnd),
	.datab(\rxInst|rdrf_latch|comb~3_combout ),
	.datac(\rxInst|reset_latch~combout ),
	.datad(\rxInst|rdrf_latch|int_q~combout ),
	.cin(gnd),
	.combout(\rxInst|rdrf_latch|int_q~combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|rdrf_latch|int_q .lut_mask = 16'h0F0C;
defparam \rxInst|rdrf_latch|int_q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N12
cycloneive_lcell_comb \int_txStart~0 (
// Equation(s):
// \int_txStart~0_combout  = (\loopback~input_o  & (\rxInst|rdrf_latch|int_q~combout )) # (!\loopback~input_o  & (((\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ) # (!\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ))))

	.dataa(\loopback~input_o ),
	.datab(\rxInst|rdrf_latch|int_q~combout ),
	.datac(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\int_txStart~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_txStart~0 .lut_mask = 16'hDD8D;
defparam \int_txStart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N24
cycloneive_lcell_comb \int_txStart~1 (
// Equation(s):
// \int_txStart~1_combout  = (\tdreDelayFF|int_q~q  & ((\int_txStart~0_combout ) # ((!\loopback~input_o  & !\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ))))

	.dataa(\loopback~input_o ),
	.datab(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datac(\tdreDelayFF|int_q~q ),
	.datad(\int_txStart~0_combout ),
	.cin(gnd),
	.combout(\int_txStart~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_txStart~1 .lut_mask = 16'hF010;
defparam \int_txStart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N22
cycloneive_lcell_comb \txInst|fsm|y0|int_q~2 (
// Equation(s):
// \txInst|fsm|y0|int_q~2_combout  = (\txInst|fsm|i_y1~0_combout ) # ((!\txInst|fsm|y1|int_q~q  & (!\txInst|fsm|y0|int_q~q  & \int_txStart~1_combout )))

	.dataa(\txInst|fsm|i_y1~0_combout ),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|fsm|y0|int_q~q ),
	.datad(\int_txStart~1_combout ),
	.cin(gnd),
	.combout(\txInst|fsm|y0|int_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|fsm|y0|int_q~2 .lut_mask = 16'hABAA;
defparam \txInst|fsm|y0|int_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y72_N23
dffeas \txInst|fsm|y0|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|fsm|y0|int_q~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|fsm|y0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|fsm|y0|int_q .is_wysiwyg = "true";
defparam \txInst|fsm|y0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N14
cycloneive_lcell_comb \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~0 (
// Equation(s):
// \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~0_combout  = \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~q  $ (((\txInst|fsm|y1|int_q~q  & \txInst|fsm|y0|int_q~q )))

	.dataa(gnd),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\txInst|fsm|y0|int_q~q ),
	.cin(gnd),
	.combout(\txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~0 .lut_mask = 16'h3CF0;
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N2
cycloneive_lcell_comb \txInst|incrementer_reset (
// Equation(s):
// \txInst|incrementer_reset~combout  = (\reset~input_o ) # ((!\txInst|fsm|y0|int_q~q  & !\txInst|fsm|y1|int_q~q ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\txInst|fsm|y0|int_q~q ),
	.datad(\txInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\txInst|incrementer_reset~combout ),
	.cout());
// synopsys translate_off
defparam \txInst|incrementer_reset .lut_mask = 16'hAAAF;
defparam \txInst|incrementer_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y72_N15
dffeas \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~0_combout ),
	.asdata(vcc),
	.clrn(!\txInst|incrementer_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q .is_wysiwyg = "true";
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N0
cycloneive_lcell_comb \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0 (
// Equation(s):
// \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout  = (\txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~q  & (\txInst|fsm|y1|int_q~q  & (\txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~q  & \txInst|fsm|y0|int_q~q )))

	.dataa(\txInst|fourBitInc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|fourBitInc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\txInst|fsm|y0|int_q~q ),
	.cin(gnd),
	.combout(\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0 .lut_mask = 16'h8000;
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N30
cycloneive_lcell_comb \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~1 (
// Equation(s):
// \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~1_combout  = \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~q  $ (\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datad(\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cin(gnd),
	.combout(\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~1 .lut_mask = 16'h0FF0;
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y72_N31
dffeas \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~1_combout ),
	.asdata(vcc),
	.clrn(!\txInst|incrementer_reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q .is_wysiwyg = "true";
defparam \txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N28
cycloneive_lcell_comb \txInst|fsm|i_y1~0 (
// Equation(s):
// \txInst|fsm|i_y1~0_combout  = (\txInst|fsm|y0|int_q~q  & ((!\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ) # (!\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~q )))

	.dataa(gnd),
	.datab(\txInst|fsm|y0|int_q~q ),
	.datac(\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datad(\txInst|fourBitInc|incrementer|reg|reg_n_bits:2:b|int_q~0_combout ),
	.cin(gnd),
	.combout(\txInst|fsm|i_y1~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|fsm|i_y1~0 .lut_mask = 16'h0CCC;
defparam \txInst|fsm|i_y1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y72_N17
dffeas \txInst|fsm|y1|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(gnd),
	.asdata(\txInst|fsm|i_y1~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|fsm|y1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|fsm|y1|int_q .is_wysiwyg = "true";
defparam \txInst|fsm|y1|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \SScolor[2]~input (
	.i(SScolor[2]),
	.ibar(gnd),
	.o(\SScolor[2]~input_o ));
// synopsys translate_off
defparam \SScolor[2]~input .bus_hold = "false";
defparam \SScolor[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N20
cycloneive_lcell_comb \debugCharMux|muxloop:2:mux_n|mux2|muxfinal|y (
// Equation(s):
// \debugCharMux|muxloop:2:mux_n|mux2|muxfinal|y~combout  = (\SScolor[2]~input_o ) # ((\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ) # (\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ))

	.dataa(gnd),
	.datab(\SScolor[2]~input_o ),
	.datac(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\debugCharMux|muxloop:2:mux_n|mux2|muxfinal|y~combout ),
	.cout());
// synopsys translate_off
defparam \debugCharMux|muxloop:2:mux_n|mux2|muxfinal|y .lut_mask = 16'hFFFC;
defparam \debugCharMux|muxloop:2:mux_n|mux2|muxfinal|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \RXD~input (
	.i(RXD),
	.ibar(gnd),
	.o(\RXD~input_o ));
// synopsys translate_off
defparam \RXD~input .bus_hold = "false";
defparam \RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N16
cycloneive_lcell_comb \rxInst|RSR|regloop:7:bit_n|int_q~feeder (
// Equation(s):
// \rxInst|RSR|regloop:7:bit_n|int_q~feeder_combout  = \RXD~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RXD~input_o ),
	.cin(gnd),
	.combout(\rxInst|RSR|regloop:7:bit_n|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RSR|regloop:7:bit_n|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RSR|regloop:7:bit_n|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N17
dffeas \rxInst|RSR|regloop:7:bit_n|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RSR|regloop:7:bit_n|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RSR|regloop:7:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RSR|regloop:7:bit_n|int_q .is_wysiwyg = "true";
defparam \rxInst|RSR|regloop:7:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N14
cycloneive_lcell_comb \rxInst|RSR|regloop:6:bit_n|int_q~feeder (
// Equation(s):
// \rxInst|RSR|regloop:6:bit_n|int_q~feeder_combout  = \rxInst|RSR|regloop:7:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:7:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RSR|regloop:6:bit_n|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RSR|regloop:6:bit_n|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RSR|regloop:6:bit_n|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N15
dffeas \rxInst|RSR|regloop:6:bit_n|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RSR|regloop:6:bit_n|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RSR|regloop:6:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RSR|regloop:6:bit_n|int_q .is_wysiwyg = "true";
defparam \rxInst|RSR|regloop:6:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N8
cycloneive_lcell_comb \rxInst|RSR|regloop:5:bit_n|int_q~feeder (
// Equation(s):
// \rxInst|RSR|regloop:5:bit_n|int_q~feeder_combout  = \rxInst|RSR|regloop:6:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:6:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RSR|regloop:5:bit_n|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RSR|regloop:5:bit_n|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RSR|regloop:5:bit_n|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N9
dffeas \rxInst|RSR|regloop:5:bit_n|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RSR|regloop:5:bit_n|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RSR|regloop:5:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RSR|regloop:5:bit_n|int_q .is_wysiwyg = "true";
defparam \rxInst|RSR|regloop:5:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N18
cycloneive_lcell_comb \rxInst|RSR|regloop:4:bit_n|int_q~feeder (
// Equation(s):
// \rxInst|RSR|regloop:4:bit_n|int_q~feeder_combout  = \rxInst|RSR|regloop:5:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rxInst|RSR|regloop:5:bit_n|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rxInst|RSR|regloop:4:bit_n|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RSR|regloop:4:bit_n|int_q~feeder .lut_mask = 16'hF0F0;
defparam \rxInst|RSR|regloop:4:bit_n|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N19
dffeas \rxInst|RSR|regloop:4:bit_n|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RSR|regloop:4:bit_n|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RSR|regloop:4:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RSR|regloop:4:bit_n|int_q .is_wysiwyg = "true";
defparam \rxInst|RSR|regloop:4:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N20
cycloneive_lcell_comb \rxInst|RSR|regloop:3:bit_n|int_q~feeder (
// Equation(s):
// \rxInst|RSR|regloop:3:bit_n|int_q~feeder_combout  = \rxInst|RSR|regloop:4:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:4:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RSR|regloop:3:bit_n|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RSR|regloop:3:bit_n|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RSR|regloop:3:bit_n|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N21
dffeas \rxInst|RSR|regloop:3:bit_n|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RSR|regloop:3:bit_n|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RSR|regloop:3:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RSR|regloop:3:bit_n|int_q .is_wysiwyg = "true";
defparam \rxInst|RSR|regloop:3:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N30
cycloneive_lcell_comb \rxInst|RSR|regloop:2:bit_n|int_q~feeder (
// Equation(s):
// \rxInst|RSR|regloop:2:bit_n|int_q~feeder_combout  = \rxInst|RSR|regloop:3:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rxInst|RSR|regloop:3:bit_n|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rxInst|RSR|regloop:2:bit_n|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RSR|regloop:2:bit_n|int_q~feeder .lut_mask = 16'hF0F0;
defparam \rxInst|RSR|regloop:2:bit_n|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N31
dffeas \rxInst|RSR|regloop:2:bit_n|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RSR|regloop:2:bit_n|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RSR|regloop:2:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RSR|regloop:2:bit_n|int_q .is_wysiwyg = "true";
defparam \rxInst|RSR|regloop:2:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N4
cycloneive_lcell_comb \rxInst|RDR|reg_n_bits:2:b|int_q~feeder (
// Equation(s):
// \rxInst|RDR|reg_n_bits:2:b|int_q~feeder_combout  = \rxInst|RSR|regloop:2:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:2:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RDR|reg_n_bits:2:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:2:b|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RDR|reg_n_bits:2:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y72_N5
dffeas \rxInst|RDR|reg_n_bits:2:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RDR|reg_n_bits:2:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rxInst|rdrf_latch|int_q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RDR|reg_n_bits:2:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:2:b|int_q .is_wysiwyg = "true";
defparam \rxInst|RDR|reg_n_bits:2:b|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \loopback~input (
	.i(loopback),
	.ibar(gnd),
	.o(\loopback~input_o ));
// synopsys translate_off
defparam \loopback~input .bus_hold = "false";
defparam \loopback~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N8
cycloneive_lcell_comb \txInst|TDR|reg_n_bits:2:b|int_q~1 (
// Equation(s):
// \txInst|TDR|reg_n_bits:2:b|int_q~1_combout  = (\loopback~input_o ) # ((\inc|incrementer|reg|reg_n_bits:1:b|int_q~q  & !\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ))

	.dataa(gnd),
	.datab(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datac(\loopback~input_o ),
	.datad(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TDR|reg_n_bits:2:b|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:2:b|int_q~1 .lut_mask = 16'hF0FC;
defparam \txInst|TDR|reg_n_bits:2:b|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N18
cycloneive_lcell_comb \txInst|TDR|reg_n_bits:2:b|int_q~0 (
// Equation(s):
// \txInst|TDR|reg_n_bits:2:b|int_q~0_combout  = (!\loopback~input_o  & !\inc|incrementer|reg|reg_n_bits:2:b|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\loopback~input_o ),
	.datad(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TDR|reg_n_bits:2:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:2:b|int_q~0 .lut_mask = 16'h000F;
defparam \txInst|TDR|reg_n_bits:2:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N2
cycloneive_lcell_comb \loopbackMux|muxloop:2:mux_n|y~0 (
// Equation(s):
// \loopbackMux|muxloop:2:mux_n|y~0_combout  = (\txInst|TDR|reg_n_bits:2:b|int_q~0_combout  & (((\MScolor[2]~input_o  & !\txInst|TDR|reg_n_bits:2:b|int_q~1_combout )) # (!\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ))) # 
// (!\txInst|TDR|reg_n_bits:2:b|int_q~0_combout  & (((\txInst|TDR|reg_n_bits:2:b|int_q~1_combout ))))

	.dataa(\MScolor[2]~input_o ),
	.datab(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\txInst|TDR|reg_n_bits:2:b|int_q~1_combout ),
	.datad(\txInst|TDR|reg_n_bits:2:b|int_q~0_combout ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:2:mux_n|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:2:mux_n|y~0 .lut_mask = 16'h3BF0;
defparam \loopbackMux|muxloop:2:mux_n|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N28
cycloneive_lcell_comb \loopbackMux|muxloop:2:mux_n|y~1 (
// Equation(s):
// \loopbackMux|muxloop:2:mux_n|y~1_combout  = (\txInst|TDR|reg_n_bits:2:b|int_q~0_combout  & (((\loopbackMux|muxloop:2:mux_n|y~0_combout )))) # (!\txInst|TDR|reg_n_bits:2:b|int_q~0_combout  & ((\loopbackMux|muxloop:2:mux_n|y~0_combout  & 
// ((\rxInst|RDR|reg_n_bits:2:b|int_q~q ))) # (!\loopbackMux|muxloop:2:mux_n|y~0_combout  & (\debugCharMux|muxloop:2:mux_n|mux2|muxfinal|y~combout ))))

	.dataa(\txInst|TDR|reg_n_bits:2:b|int_q~0_combout ),
	.datab(\debugCharMux|muxloop:2:mux_n|mux2|muxfinal|y~combout ),
	.datac(\rxInst|RDR|reg_n_bits:2:b|int_q~q ),
	.datad(\loopbackMux|muxloop:2:mux_n|y~0_combout ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:2:mux_n|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:2:mux_n|y~1 .lut_mask = 16'hFA44;
defparam \loopbackMux|muxloop:2:mux_n|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y72_N29
dffeas \txInst|TDR|reg_n_bits:2:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\loopbackMux|muxloop:2:mux_n|y~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|TDRE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TDR|reg_n_bits:2:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:2:b|int_q .is_wysiwyg = "true";
defparam \txInst|TDR|reg_n_bits:2:b|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \SScolor[6]~input (
	.i(SScolor[6]),
	.ibar(gnd),
	.o(\SScolor[6]~input_o ));
// synopsys translate_off
defparam \SScolor[6]~input .bus_hold = "false";
defparam \SScolor[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N22
cycloneive_lcell_comb \loopbackMux|muxloop:6:mux_n|y~0 (
// Equation(s):
// \loopbackMux|muxloop:6:mux_n|y~0_combout  = (\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & (\MScolor[6]~input_o  & ((!\inc|incrementer|reg|reg_n_bits:2:b|int_q~q )))) # (!\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & (((\SScolor[6]~input_o ) # 
// (!\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ))))

	.dataa(\MScolor[6]~input_o ),
	.datab(\SScolor[6]~input_o ),
	.datac(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:6:mux_n|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:6:mux_n|y~0 .lut_mask = 16'h0CAF;
defparam \loopbackMux|muxloop:6:mux_n|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \rxInst|RDR|reg_n_bits:6:b|int_q~feeder (
// Equation(s):
// \rxInst|RDR|reg_n_bits:6:b|int_q~feeder_combout  = \rxInst|RSR|regloop:6:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rxInst|RSR|regloop:6:bit_n|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rxInst|RDR|reg_n_bits:6:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:6:b|int_q~feeder .lut_mask = 16'hF0F0;
defparam \rxInst|RDR|reg_n_bits:6:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N1
dffeas \rxInst|RDR|reg_n_bits:6:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RDR|reg_n_bits:6:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rxInst|rdrf_latch|int_q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RDR|reg_n_bits:6:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:6:b|int_q .is_wysiwyg = "true";
defparam \rxInst|RDR|reg_n_bits:6:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N12
cycloneive_lcell_comb \loopbackMux|muxloop:6:mux_n|y~1 (
// Equation(s):
// \loopbackMux|muxloop:6:mux_n|y~1_combout  = (\loopback~input_o  & (((\rxInst|RDR|reg_n_bits:6:b|int_q~q )))) # (!\loopback~input_o  & ((\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ) # ((\loopbackMux|muxloop:6:mux_n|y~0_combout ))))

	.dataa(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datab(\loopback~input_o ),
	.datac(\loopbackMux|muxloop:6:mux_n|y~0_combout ),
	.datad(\rxInst|RDR|reg_n_bits:6:b|int_q~q ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:6:mux_n|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:6:mux_n|y~1 .lut_mask = 16'hFE32;
defparam \loopbackMux|muxloop:6:mux_n|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N13
dffeas \txInst|TDR|reg_n_bits:6:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\loopbackMux|muxloop:6:mux_n|y~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|TDRE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TDR|reg_n_bits:6:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:6:b|int_q .is_wysiwyg = "true";
defparam \txInst|TDR|reg_n_bits:6:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N18
cycloneive_lcell_comb \debugCharMux|muxloop:7:mux_n|mux2|muxfinal|y (
// Equation(s):
// \debugCharMux|muxloop:7:mux_n|mux2|muxfinal|y~combout  = (\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ) # ((\SScolor[7]~input_o  & !\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ))

	.dataa(\SScolor[7]~input_o ),
	.datab(gnd),
	.datac(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\debugCharMux|muxloop:7:mux_n|mux2|muxfinal|y~combout ),
	.cout());
// synopsys translate_off
defparam \debugCharMux|muxloop:7:mux_n|mux2|muxfinal|y .lut_mask = 16'hFF0A;
defparam \debugCharMux|muxloop:7:mux_n|mux2|muxfinal|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N10
cycloneive_lcell_comb \debugCharMux|muxloop:7:mux_n|mux1|muxfinal|selX0 (
// Equation(s):
// \debugCharMux|muxloop:7:mux_n|mux1|muxfinal|selX0~combout  = (\MScolor[7]~input_o  & (\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & !\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ))

	.dataa(\MScolor[7]~input_o ),
	.datab(gnd),
	.datac(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\debugCharMux|muxloop:7:mux_n|mux1|muxfinal|selX0~combout ),
	.cout());
// synopsys translate_off
defparam \debugCharMux|muxloop:7:mux_n|mux1|muxfinal|selX0 .lut_mask = 16'h00A0;
defparam \debugCharMux|muxloop:7:mux_n|mux1|muxfinal|selX0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N16
cycloneive_lcell_comb \txInst|TDR|reg_n_bits:7:b|int_q~0 (
// Equation(s):
// \txInst|TDR|reg_n_bits:7:b|int_q~0_combout  = (\inc|incrementer|reg|reg_n_bits:2:b|int_q~q  & (\debugCharMux|muxloop:7:mux_n|mux2|muxfinal|y~combout )) # (!\inc|incrementer|reg|reg_n_bits:2:b|int_q~q  & 
// ((\debugCharMux|muxloop:7:mux_n|mux1|muxfinal|selX0~combout )))

	.dataa(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datab(\debugCharMux|muxloop:7:mux_n|mux2|muxfinal|y~combout ),
	.datac(gnd),
	.datad(\debugCharMux|muxloop:7:mux_n|mux1|muxfinal|selX0~combout ),
	.cin(gnd),
	.combout(\txInst|TDR|reg_n_bits:7:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:7:b|int_q~0 .lut_mask = 16'hDD88;
defparam \txInst|TDR|reg_n_bits:7:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N4
cycloneive_lcell_comb \rxInst|RDR|reg_n_bits:7:b|int_q~feeder (
// Equation(s):
// \rxInst|RDR|reg_n_bits:7:b|int_q~feeder_combout  = \rxInst|RSR|regloop:7:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:7:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RDR|reg_n_bits:7:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:7:b|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RDR|reg_n_bits:7:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N5
dffeas \rxInst|RDR|reg_n_bits:7:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RDR|reg_n_bits:7:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rxInst|rdrf_latch|int_q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RDR|reg_n_bits:7:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:7:b|int_q .is_wysiwyg = "true";
defparam \rxInst|RDR|reg_n_bits:7:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y72_N17
dffeas \txInst|TDR|reg_n_bits:7:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TDR|reg_n_bits:7:b|int_q~0_combout ),
	.asdata(\rxInst|RDR|reg_n_bits:7:b|int_q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\loopback~input_o ),
	.ena(\txInst|fsm|TDRE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TDR|reg_n_bits:7:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:7:b|int_q .is_wysiwyg = "true";
defparam \txInst|TDR|reg_n_bits:7:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N8
cycloneive_lcell_comb \txInst|TSR|mux_msb|muxfinal|selX0 (
// Equation(s):
// \txInst|TSR|mux_msb|muxfinal|selX0~combout  = (\txInst|TDR|reg_n_bits:7:b|int_q~q  & ((!\txInst|fsm|y0|int_q~q ) # (!\txInst|fsm|y1|int_q~q )))

	.dataa(gnd),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|fsm|y0|int_q~q ),
	.datad(\txInst|TDR|reg_n_bits:7:b|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TSR|mux_msb|muxfinal|selX0~combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TSR|mux_msb|muxfinal|selX0 .lut_mask = 16'h3F00;
defparam \txInst|TSR|mux_msb|muxfinal|selX0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N9
dffeas \txInst|TSR|regloop:7:bit_n|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TSR|mux_msb|muxfinal|selX0~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|y0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TSR|regloop:7:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TSR|regloop:7:bit_n|int_q .is_wysiwyg = "true";
defparam \txInst|TSR|regloop:7:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N18
cycloneive_lcell_comb \txInst|TSR|muxloop:6:mux_n|muxfinal|y~0 (
// Equation(s):
// \txInst|TSR|muxloop:6:mux_n|muxfinal|y~0_combout  = (\txInst|fsm|y0|int_q~q  & ((\txInst|fsm|y1|int_q~q  & ((\txInst|TSR|regloop:7:bit_n|int_q~q ))) # (!\txInst|fsm|y1|int_q~q  & (\txInst|TDR|reg_n_bits:6:b|int_q~q )))) # (!\txInst|fsm|y0|int_q~q  & 
// (\txInst|TDR|reg_n_bits:6:b|int_q~q ))

	.dataa(\txInst|fsm|y0|int_q~q ),
	.datab(\txInst|TDR|reg_n_bits:6:b|int_q~q ),
	.datac(\txInst|TSR|regloop:7:bit_n|int_q~q ),
	.datad(\txInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TSR|muxloop:6:mux_n|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TSR|muxloop:6:mux_n|muxfinal|y~0 .lut_mask = 16'hE4CC;
defparam \txInst|TSR|muxloop:6:mux_n|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N19
dffeas \txInst|TSR|regloop:6:bit_n|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TSR|muxloop:6:mux_n|muxfinal|y~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|y0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TSR|regloop:6:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TSR|regloop:6:bit_n|int_q .is_wysiwyg = "true";
defparam \txInst|TSR|regloop:6:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \SScolor[5]~input (
	.i(SScolor[5]),
	.ibar(gnd),
	.o(\SScolor[5]~input_o ));
// synopsys translate_off
defparam \SScolor[5]~input .bus_hold = "false";
defparam \SScolor[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N14
cycloneive_lcell_comb \debugCharMux|muxloop:5:mux_n|mux2|muxfinal|y (
// Equation(s):
// \debugCharMux|muxloop:5:mux_n|mux2|muxfinal|y~combout  = (\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ) # ((\SScolor[5]~input_o  & !\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ))

	.dataa(gnd),
	.datab(\SScolor[5]~input_o ),
	.datac(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\debugCharMux|muxloop:5:mux_n|mux2|muxfinal|y~combout ),
	.cout());
// synopsys translate_off
defparam \debugCharMux|muxloop:5:mux_n|mux2|muxfinal|y .lut_mask = 16'hFF0C;
defparam \debugCharMux|muxloop:5:mux_n|mux2|muxfinal|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N24
cycloneive_lcell_comb \debugCharMux|muxloop:5:mux_n|mux1|muxfinal|selX0 (
// Equation(s):
// \debugCharMux|muxloop:5:mux_n|mux1|muxfinal|selX0~combout  = (\MScolor[5]~input_o  & (\inc|incrementer|reg|reg_n_bits:0:b|int_q~q  & !\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ))

	.dataa(\MScolor[5]~input_o ),
	.datab(gnd),
	.datac(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\debugCharMux|muxloop:5:mux_n|mux1|muxfinal|selX0~combout ),
	.cout());
// synopsys translate_off
defparam \debugCharMux|muxloop:5:mux_n|mux1|muxfinal|selX0 .lut_mask = 16'h00A0;
defparam \debugCharMux|muxloop:5:mux_n|mux1|muxfinal|selX0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N2
cycloneive_lcell_comb \txInst|TDR|reg_n_bits:5:b|int_q~0 (
// Equation(s):
// \txInst|TDR|reg_n_bits:5:b|int_q~0_combout  = (\inc|incrementer|reg|reg_n_bits:2:b|int_q~q  & (\debugCharMux|muxloop:5:mux_n|mux2|muxfinal|y~combout )) # (!\inc|incrementer|reg|reg_n_bits:2:b|int_q~q  & 
// ((\debugCharMux|muxloop:5:mux_n|mux1|muxfinal|selX0~combout )))

	.dataa(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datab(\debugCharMux|muxloop:5:mux_n|mux2|muxfinal|y~combout ),
	.datac(gnd),
	.datad(\debugCharMux|muxloop:5:mux_n|mux1|muxfinal|selX0~combout ),
	.cin(gnd),
	.combout(\txInst|TDR|reg_n_bits:5:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:5:b|int_q~0 .lut_mask = 16'hDD88;
defparam \txInst|TDR|reg_n_bits:5:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N8
cycloneive_lcell_comb \rxInst|RDR|reg_n_bits:5:b|int_q~feeder (
// Equation(s):
// \rxInst|RDR|reg_n_bits:5:b|int_q~feeder_combout  = \rxInst|RSR|regloop:5:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rxInst|RSR|regloop:5:bit_n|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rxInst|RDR|reg_n_bits:5:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:5:b|int_q~feeder .lut_mask = 16'hF0F0;
defparam \rxInst|RDR|reg_n_bits:5:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N9
dffeas \rxInst|RDR|reg_n_bits:5:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RDR|reg_n_bits:5:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rxInst|rdrf_latch|int_q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RDR|reg_n_bits:5:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:5:b|int_q .is_wysiwyg = "true";
defparam \rxInst|RDR|reg_n_bits:5:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y72_N3
dffeas \txInst|TDR|reg_n_bits:5:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TDR|reg_n_bits:5:b|int_q~0_combout ),
	.asdata(\rxInst|RDR|reg_n_bits:5:b|int_q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\loopback~input_o ),
	.ena(\txInst|fsm|TDRE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TDR|reg_n_bits:5:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:5:b|int_q .is_wysiwyg = "true";
defparam \txInst|TDR|reg_n_bits:5:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N16
cycloneive_lcell_comb \txInst|TSR|muxloop:5:mux_n|muxfinal|y~0 (
// Equation(s):
// \txInst|TSR|muxloop:5:mux_n|muxfinal|y~0_combout  = (\txInst|fsm|y0|int_q~q  & ((\txInst|fsm|y1|int_q~q  & (\txInst|TSR|regloop:6:bit_n|int_q~q )) # (!\txInst|fsm|y1|int_q~q  & ((\txInst|TDR|reg_n_bits:5:b|int_q~q ))))) # (!\txInst|fsm|y0|int_q~q  & 
// (((\txInst|TDR|reg_n_bits:5:b|int_q~q ))))

	.dataa(\txInst|fsm|y0|int_q~q ),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|TSR|regloop:6:bit_n|int_q~q ),
	.datad(\txInst|TDR|reg_n_bits:5:b|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TSR|muxloop:5:mux_n|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TSR|muxloop:5:mux_n|muxfinal|y~0 .lut_mask = 16'hF780;
defparam \txInst|TSR|muxloop:5:mux_n|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N17
dffeas \txInst|TSR|regloop:5:bit_n|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TSR|muxloop:5:mux_n|muxfinal|y~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|y0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TSR|regloop:5:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TSR|regloop:5:bit_n|int_q .is_wysiwyg = "true";
defparam \txInst|TSR|regloop:5:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \MScolor[4]~input (
	.i(MScolor[4]),
	.ibar(gnd),
	.o(\MScolor[4]~input_o ));
// synopsys translate_off
defparam \MScolor[4]~input .bus_hold = "false";
defparam \MScolor[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N26
cycloneive_lcell_comb \loopbackMux|muxloop:4:mux_n|y~2 (
// Equation(s):
// \loopbackMux|muxloop:4:mux_n|y~2_combout  = (\inc|incrementer|reg|reg_n_bits:2:b|int_q~q  & (\SScolor[4]~input_o  & ((!\inc|incrementer|reg|reg_n_bits:0:b|int_q~q )))) # (!\inc|incrementer|reg|reg_n_bits:2:b|int_q~q  & (((\MScolor[4]~input_o  & 
// \inc|incrementer|reg|reg_n_bits:0:b|int_q~q ))))

	.dataa(\SScolor[4]~input_o ),
	.datab(\MScolor[4]~input_o ),
	.datac(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.datad(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:4:mux_n|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:4:mux_n|y~2 .lut_mask = 16'h0CA0;
defparam \loopbackMux|muxloop:4:mux_n|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N28
cycloneive_lcell_comb \rxInst|RDR|reg_n_bits:4:b|int_q~feeder (
// Equation(s):
// \rxInst|RDR|reg_n_bits:4:b|int_q~feeder_combout  = \rxInst|RSR|regloop:4:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:4:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RDR|reg_n_bits:4:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:4:b|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RDR|reg_n_bits:4:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N29
dffeas \rxInst|RDR|reg_n_bits:4:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RDR|reg_n_bits:4:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rxInst|rdrf_latch|int_q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RDR|reg_n_bits:4:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:4:b|int_q .is_wysiwyg = "true";
defparam \rxInst|RDR|reg_n_bits:4:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N20
cycloneive_lcell_comb \loopbackMux|muxloop:4:mux_n|y~3 (
// Equation(s):
// \loopbackMux|muxloop:4:mux_n|y~3_combout  = (\loopback~input_o  & (((\rxInst|RDR|reg_n_bits:4:b|int_q~q )))) # (!\loopback~input_o  & ((\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ) # ((\loopbackMux|muxloop:4:mux_n|y~2_combout ))))

	.dataa(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.datab(\loopback~input_o ),
	.datac(\loopbackMux|muxloop:4:mux_n|y~2_combout ),
	.datad(\rxInst|RDR|reg_n_bits:4:b|int_q~q ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:4:mux_n|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:4:mux_n|y~3 .lut_mask = 16'hFE32;
defparam \loopbackMux|muxloop:4:mux_n|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N21
dffeas \txInst|TDR|reg_n_bits:4:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\loopbackMux|muxloop:4:mux_n|y~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|TDRE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TDR|reg_n_bits:4:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:4:b|int_q .is_wysiwyg = "true";
defparam \txInst|TDR|reg_n_bits:4:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N30
cycloneive_lcell_comb \txInst|TSR|muxloop:4:mux_n|muxfinal|y~0 (
// Equation(s):
// \txInst|TSR|muxloop:4:mux_n|muxfinal|y~0_combout  = (\txInst|fsm|y0|int_q~q  & ((\txInst|fsm|y1|int_q~q  & (\txInst|TSR|regloop:5:bit_n|int_q~q )) # (!\txInst|fsm|y1|int_q~q  & ((\txInst|TDR|reg_n_bits:4:b|int_q~q ))))) # (!\txInst|fsm|y0|int_q~q  & 
// (((\txInst|TDR|reg_n_bits:4:b|int_q~q ))))

	.dataa(\txInst|fsm|y0|int_q~q ),
	.datab(\txInst|TSR|regloop:5:bit_n|int_q~q ),
	.datac(\txInst|TDR|reg_n_bits:4:b|int_q~q ),
	.datad(\txInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TSR|muxloop:4:mux_n|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TSR|muxloop:4:mux_n|muxfinal|y~0 .lut_mask = 16'hD8F0;
defparam \txInst|TSR|muxloop:4:mux_n|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N31
dffeas \txInst|TSR|regloop:4:bit_n|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TSR|muxloop:4:mux_n|muxfinal|y~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|y0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TSR|regloop:4:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TSR|regloop:4:bit_n|int_q .is_wysiwyg = "true";
defparam \txInst|TSR|regloop:4:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N26
cycloneive_lcell_comb \rxInst|RDR|reg_n_bits:3:b|int_q~feeder (
// Equation(s):
// \rxInst|RDR|reg_n_bits:3:b|int_q~feeder_combout  = \rxInst|RSR|regloop:3:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:3:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RDR|reg_n_bits:3:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:3:b|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RDR|reg_n_bits:3:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y72_N27
dffeas \rxInst|RDR|reg_n_bits:3:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RDR|reg_n_bits:3:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rxInst|rdrf_latch|int_q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RDR|reg_n_bits:3:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:3:b|int_q .is_wysiwyg = "true";
defparam \rxInst|RDR|reg_n_bits:3:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N12
cycloneive_lcell_comb \loopbackMux|muxloop:3:mux_n|y~1 (
// Equation(s):
// \loopbackMux|muxloop:3:mux_n|y~1_combout  = (\txInst|TDR|reg_n_bits:2:b|int_q~0_combout  & (((\MScolor[3]~input_o  & !\txInst|TDR|reg_n_bits:2:b|int_q~1_combout )) # (!\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ))) # 
// (!\txInst|TDR|reg_n_bits:2:b|int_q~0_combout  & (((\txInst|TDR|reg_n_bits:2:b|int_q~1_combout ))))

	.dataa(\MScolor[3]~input_o ),
	.datab(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\txInst|TDR|reg_n_bits:2:b|int_q~1_combout ),
	.datad(\txInst|TDR|reg_n_bits:2:b|int_q~0_combout ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:3:mux_n|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:3:mux_n|y~1 .lut_mask = 16'h3BF0;
defparam \loopbackMux|muxloop:3:mux_n|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N30
cycloneive_lcell_comb \loopbackMux|muxloop:3:mux_n|y~2 (
// Equation(s):
// \loopbackMux|muxloop:3:mux_n|y~2_combout  = (\txInst|TDR|reg_n_bits:2:b|int_q~0_combout  & (((\loopbackMux|muxloop:3:mux_n|y~1_combout )))) # (!\txInst|TDR|reg_n_bits:2:b|int_q~0_combout  & ((\loopbackMux|muxloop:3:mux_n|y~1_combout  & 
// ((\rxInst|RDR|reg_n_bits:3:b|int_q~q ))) # (!\loopbackMux|muxloop:3:mux_n|y~1_combout  & (\loopbackMux|muxloop:3:mux_n|y~0_combout ))))

	.dataa(\loopbackMux|muxloop:3:mux_n|y~0_combout ),
	.datab(\txInst|TDR|reg_n_bits:2:b|int_q~0_combout ),
	.datac(\rxInst|RDR|reg_n_bits:3:b|int_q~q ),
	.datad(\loopbackMux|muxloop:3:mux_n|y~1_combout ),
	.cin(gnd),
	.combout(\loopbackMux|muxloop:3:mux_n|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \loopbackMux|muxloop:3:mux_n|y~2 .lut_mask = 16'hFC22;
defparam \loopbackMux|muxloop:3:mux_n|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y72_N31
dffeas \txInst|TDR|reg_n_bits:3:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\loopbackMux|muxloop:3:mux_n|y~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|TDRE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TDR|reg_n_bits:3:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:3:b|int_q .is_wysiwyg = "true";
defparam \txInst|TDR|reg_n_bits:3:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N20
cycloneive_lcell_comb \txInst|TSR|muxloop:3:mux_n|muxfinal|y~0 (
// Equation(s):
// \txInst|TSR|muxloop:3:mux_n|muxfinal|y~0_combout  = (\txInst|fsm|y0|int_q~q  & ((\txInst|fsm|y1|int_q~q  & (\txInst|TSR|regloop:4:bit_n|int_q~q )) # (!\txInst|fsm|y1|int_q~q  & ((\txInst|TDR|reg_n_bits:3:b|int_q~q ))))) # (!\txInst|fsm|y0|int_q~q  & 
// (((\txInst|TDR|reg_n_bits:3:b|int_q~q ))))

	.dataa(\txInst|fsm|y0|int_q~q ),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|TSR|regloop:4:bit_n|int_q~q ),
	.datad(\txInst|TDR|reg_n_bits:3:b|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TSR|muxloop:3:mux_n|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TSR|muxloop:3:mux_n|muxfinal|y~0 .lut_mask = 16'hF780;
defparam \txInst|TSR|muxloop:3:mux_n|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N21
dffeas \txInst|TSR|regloop:3:bit_n|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TSR|muxloop:3:mux_n|muxfinal|y~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|y0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TSR|regloop:3:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TSR|regloop:3:bit_n|int_q .is_wysiwyg = "true";
defparam \txInst|TSR|regloop:3:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N14
cycloneive_lcell_comb \txInst|TSR|muxloop:2:mux_n|muxfinal|y~0 (
// Equation(s):
// \txInst|TSR|muxloop:2:mux_n|muxfinal|y~0_combout  = (\txInst|fsm|y0|int_q~q  & ((\txInst|fsm|y1|int_q~q  & ((\txInst|TSR|regloop:3:bit_n|int_q~q ))) # (!\txInst|fsm|y1|int_q~q  & (\txInst|TDR|reg_n_bits:2:b|int_q~q )))) # (!\txInst|fsm|y0|int_q~q  & 
// (((\txInst|TDR|reg_n_bits:2:b|int_q~q ))))

	.dataa(\txInst|fsm|y0|int_q~q ),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|TDR|reg_n_bits:2:b|int_q~q ),
	.datad(\txInst|TSR|regloop:3:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TSR|muxloop:2:mux_n|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TSR|muxloop:2:mux_n|muxfinal|y~0 .lut_mask = 16'hF870;
defparam \txInst|TSR|muxloop:2:mux_n|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N15
dffeas \txInst|TSR|regloop:2:bit_n|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TSR|muxloop:2:mux_n|muxfinal|y~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|y0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TSR|regloop:2:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TSR|regloop:2:bit_n|int_q .is_wysiwyg = "true";
defparam \txInst|TSR|regloop:2:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N4
cycloneive_lcell_comb \txInst|TSR|muxloop:1:mux_n|muxfinal|y~0 (
// Equation(s):
// \txInst|TSR|muxloop:1:mux_n|muxfinal|y~0_combout  = (\txInst|fsm|y1|int_q~q  & ((\txInst|fsm|y0|int_q~q  & ((\txInst|TSR|regloop:2:bit_n|int_q~q ))) # (!\txInst|fsm|y0|int_q~q  & (\txInst|TDR|reg_n_bits:1:b|int_q~q )))) # (!\txInst|fsm|y1|int_q~q  & 
// (\txInst|TDR|reg_n_bits:1:b|int_q~q ))

	.dataa(\txInst|TDR|reg_n_bits:1:b|int_q~q ),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|TSR|regloop:2:bit_n|int_q~q ),
	.datad(\txInst|fsm|y0|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TSR|muxloop:1:mux_n|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TSR|muxloop:1:mux_n|muxfinal|y~0 .lut_mask = 16'hE2AA;
defparam \txInst|TSR|muxloop:1:mux_n|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N5
dffeas \txInst|TSR|regloop:1:bit_n|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TSR|muxloop:1:mux_n|muxfinal|y~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|y0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TSR|regloop:1:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TSR|regloop:1:bit_n|int_q .is_wysiwyg = "true";
defparam \txInst|TSR|regloop:1:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \SScolor[0]~input (
	.i(SScolor[0]),
	.ibar(gnd),
	.o(\SScolor[0]~input_o ));
// synopsys translate_off
defparam \SScolor[0]~input .bus_hold = "false";
defparam \SScolor[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N16
cycloneive_lcell_comb \debugCharMux|muxloop:0:mux_n|mux2|muxfinal|y (
// Equation(s):
// \debugCharMux|muxloop:0:mux_n|mux2|muxfinal|y~combout  = (\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ) # ((\SScolor[0]~input_o ) # (\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ))

	.dataa(gnd),
	.datab(\inc|incrementer|reg|reg_n_bits:0:b|int_q~q ),
	.datac(\SScolor[0]~input_o ),
	.datad(\inc|incrementer|reg|reg_n_bits:1:b|int_q~q ),
	.cin(gnd),
	.combout(\debugCharMux|muxloop:0:mux_n|mux2|muxfinal|y~combout ),
	.cout());
// synopsys translate_off
defparam \debugCharMux|muxloop:0:mux_n|mux2|muxfinal|y .lut_mask = 16'hFFFC;
defparam \debugCharMux|muxloop:0:mux_n|mux2|muxfinal|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N24
cycloneive_lcell_comb \txInst|TDR|reg_n_bits:0:b|int_q~0 (
// Equation(s):
// \txInst|TDR|reg_n_bits:0:b|int_q~0_combout  = (\inc|incrementer|reg|reg_n_bits:2:b|int_q~q  & ((\debugCharMux|muxloop:0:mux_n|mux2|muxfinal|y~combout ))) # (!\inc|incrementer|reg|reg_n_bits:2:b|int_q~q  & 
// (\debugCharMux|muxloop:0:mux_n|mux1|muxfinal|y~combout ))

	.dataa(\debugCharMux|muxloop:0:mux_n|mux1|muxfinal|y~combout ),
	.datab(\debugCharMux|muxloop:0:mux_n|mux2|muxfinal|y~combout ),
	.datac(gnd),
	.datad(\inc|incrementer|reg|reg_n_bits:2:b|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TDR|reg_n_bits:0:b|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:0:b|int_q~0 .lut_mask = 16'hCCAA;
defparam \txInst|TDR|reg_n_bits:0:b|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N29
dffeas \rxInst|RSR|regloop:1:bit_n|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rxInst|RSR|regloop:2:bit_n|int_q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RSR|regloop:1:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RSR|regloop:1:bit_n|int_q .is_wysiwyg = "true";
defparam \rxInst|RSR|regloop:1:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N22
cycloneive_lcell_comb \rxInst|RSR|regloop:0:bit_n|int_q~feeder (
// Equation(s):
// \rxInst|RSR|regloop:0:bit_n|int_q~feeder_combout  = \rxInst|RSR|regloop:1:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:1:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RSR|regloop:0:bit_n|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RSR|regloop:0:bit_n|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RSR|regloop:0:bit_n|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N23
dffeas \rxInst|RSR|regloop:0:bit_n|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RSR|regloop:0:bit_n|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|fsm|rsrShift~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RSR|regloop:0:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RSR|regloop:0:bit_n|int_q .is_wysiwyg = "true";
defparam \rxInst|RSR|regloop:0:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N14
cycloneive_lcell_comb \rxInst|RDR|reg_n_bits:0:b|int_q~feeder (
// Equation(s):
// \rxInst|RDR|reg_n_bits:0:b|int_q~feeder_combout  = \rxInst|RSR|regloop:0:bit_n|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rxInst|RSR|regloop:0:bit_n|int_q~q ),
	.cin(gnd),
	.combout(\rxInst|RDR|reg_n_bits:0:b|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:0:b|int_q~feeder .lut_mask = 16'hFF00;
defparam \rxInst|RDR|reg_n_bits:0:b|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y72_N15
dffeas \rxInst|RDR|reg_n_bits:0:b|int_q (
	.clk(\baudRateGen|baudMux|muxfinal|y~clkctrl_outclk ),
	.d(\rxInst|RDR|reg_n_bits:0:b|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rxInst|rdrf_latch|int_q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rxInst|RDR|reg_n_bits:0:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rxInst|RDR|reg_n_bits:0:b|int_q .is_wysiwyg = "true";
defparam \rxInst|RDR|reg_n_bits:0:b|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y72_N25
dffeas \txInst|TDR|reg_n_bits:0:b|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TDR|reg_n_bits:0:b|int_q~0_combout ),
	.asdata(\rxInst|RDR|reg_n_bits:0:b|int_q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\loopback~input_o ),
	.ena(\txInst|fsm|TDRE~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TDR|reg_n_bits:0:b|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TDR|reg_n_bits:0:b|int_q .is_wysiwyg = "true";
defparam \txInst|TDR|reg_n_bits:0:b|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N24
cycloneive_lcell_comb \txInst|TSR|mux_0|muxfinal|y~0 (
// Equation(s):
// \txInst|TSR|mux_0|muxfinal|y~0_combout  = (\txInst|fsm|y0|int_q~q  & ((\txInst|fsm|y1|int_q~q  & (\txInst|TSR|regloop:1:bit_n|int_q~q )) # (!\txInst|fsm|y1|int_q~q  & ((\txInst|TDR|reg_n_bits:0:b|int_q~q ))))) # (!\txInst|fsm|y0|int_q~q  & 
// (((\txInst|TDR|reg_n_bits:0:b|int_q~q ))))

	.dataa(\txInst|fsm|y0|int_q~q ),
	.datab(\txInst|fsm|y1|int_q~q ),
	.datac(\txInst|TSR|regloop:1:bit_n|int_q~q ),
	.datad(\txInst|TDR|reg_n_bits:0:b|int_q~q ),
	.cin(gnd),
	.combout(\txInst|TSR|mux_0|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|TSR|mux_0|muxfinal|y~0 .lut_mask = 16'hF780;
defparam \txInst|TSR|mux_0|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N25
dffeas \txInst|TSR|regloop:0:bit_n|int_q (
	.clk(\baudRateGen|count3|reg|reg_n_bits:2:b|int_q~clkctrl_outclk ),
	.d(\txInst|TSR|mux_0|muxfinal|y~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|fsm|y0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txInst|TSR|regloop:0:bit_n|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \txInst|TSR|regloop:0:bit_n|int_q .is_wysiwyg = "true";
defparam \txInst|TSR|regloop:0:bit_n|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N10
cycloneive_lcell_comb \txInst|txMux|muxfinal|y~0 (
// Equation(s):
// \txInst|txMux|muxfinal|y~0_combout  = (\txInst|fsm|y0|int_q~q  & (\txInst|TSR|regloop:0:bit_n|int_q~q  & \txInst|fsm|y1|int_q~q )) # (!\txInst|fsm|y0|int_q~q  & ((!\txInst|fsm|y1|int_q~q )))

	.dataa(gnd),
	.datab(\txInst|TSR|regloop:0:bit_n|int_q~q ),
	.datac(\txInst|fsm|y0|int_q~q ),
	.datad(\txInst|fsm|y1|int_q~q ),
	.cin(gnd),
	.combout(\txInst|txMux|muxfinal|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \txInst|txMux|muxfinal|y~0 .lut_mask = 16'hC00F;
defparam \txInst|txMux|muxfinal|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign TXD = \TXD~output_o ;

endmodule
