//-----------------------------------------
+notimingchecks
+libext+.v
-y $XILINX_VIVADO/data/verilog/src/unisims
-y $XILINX_VIVADO/data/verilog/src/xeclib
//--------------------------------------------------------------------
   $XILINX_VIVADO/data/verilog/src/glbl.v
//--------------------------------------------------------------------
+incdir+../../rtl/verilog
//+incdir+../../fifo_async/$FPGA_TYPE/$VIVADO
        ./sim_define.v
        ../../rtl/verilog/gig_eth_ptpv2_lite_apb_modelsim_vivado.vp
//--------------------------------------------------------------------
// Below are test-bench
//--------------------------------------------------------------------
+incdir+../../bench.apb/verilog
        ../../bench.apb/verilog/top.v
//--------------------------------------------------------------------
