v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
C {ipin.sym} -1800 -240 0 0 {name=p_vi lab=vin}
C {ipin.sym} -1800 -160 0 0 {name=p_vr lab=vref}
C {ipin.sym} -1800 -120 0 0 {name=p_st lab=start}
C {iopin.sym} -1800 -80 0 0 {name=p_vdd lab=vdd}
C {iopin.sym} -1800 -40 0 0 {name=p_vss lab=vss}
C {opin.sym} 1800 -240 0 0 {name=p_dn lab=done}
C {opin.sym} 1800 -200 0 0 {name=p_do7 lab=dout[7]}
C {opin.sym} 1800 -180 0 0 {name=p_do6 lab=dout[6]}
C {opin.sym} 1800 -160 0 0 {name=p_do5 lab=dout[5]}
C {opin.sym} 1800 -140 0 0 {name=p_do4 lab=dout[4]}
C {opin.sym} 1800 -120 0 0 {name=p_do3 lab=dout[3]}
C {opin.sym} 1800 -100 0 0 {name=p_do2 lab=dout[2]}
C {opin.sym} 1800 -80 0 0 {name=p_do1 lab=dout[1]}
C {opin.sym} 1800 -60 0 0 {name=p_do0 lab=dout[0]}
C {sar_adc/blocks/sample_hold/sample_hold.sym} -1300 -200 0 0 {name=x_sh}
C {lab_wire.sym} -1320 -250 0 0 {name=l_sh_vi lab=vin}
C {lab_wire.sym} -1320 -220 0 0 {name=l_sh_se lab=sample_en}
C {lab_wire.sym} -1200 -230 2 0 {name=l_sh_vh lab=vhold}
C {lab_wire.sym} -1200 -250 2 0 {name=l_sh_vd lab=vdd}
C {lab_wire.sym} -1200 -210 2 0 {name=l_sh_vs lab=vss}
C {sar_adc/blocks/cdac/cdac_8bit.sym} -750 -200 0 0 {name=x_cdac}
C {lab_wire.sym} -900 -300 0 0 {name=l_cdp_vr lab=vref}
C {lab_wire.sym} -900 -140 0 0 {name=l_cdp_d0 lab=dac_in[0]}
C {lab_wire.sym} -900 -160 0 0 {name=l_cdp_d1 lab=dac_in[1]}
C {lab_wire.sym} -900 -180 0 0 {name=l_cdp_d2 lab=dac_in[2]}
C {lab_wire.sym} -900 -200 0 0 {name=l_cdp_d3 lab=dac_in[3]}
C {lab_wire.sym} -900 -220 0 0 {name=l_cdp_d4 lab=dac_in[4]}
C {lab_wire.sym} -900 -240 0 0 {name=l_cdp_d5 lab=dac_in[5]}
C {lab_wire.sym} -900 -260 0 0 {name=l_cdp_d6 lab=dac_in[6]}
C {lab_wire.sym} -900 -280 0 0 {name=l_cdp_d7 lab=dac_in[7]}
C {lab_wire.sym} -600 -300 2 0 {name=l_cdp_vo lab=vdac}
C {lab_wire.sym} -600 -280 2 0 {name=l_cdp_vd lab=vdd}
C {lab_wire.sym} -600 -260 2 0 {name=l_cdp_vs lab=vss}
C {sar_adc/blocks/comparator/strongarm_comp.sym} -200 -50 0 0 {name=x_comp}
C {lab_wire.sym} -350 -90 0 0 {name=l_cmp_vp lab=vhold}
C {lab_wire.sym} -350 -70 0 0 {name=l_cmp_vn lab=vdac}
C {lab_wire.sym} -350 -50 0 0 {name=l_cmp_rl lab=rst_latch}
C {lab_wire.sym} -50 -90 2 0 {name=l_cmp_vd lab=vdd}
C {lab_wire.sym} -50 -70 2 0 {name=l_cmp_vs lab=vss}
C {lab_wire.sym} -50 -50 2 0 {name=l_cmp_op lab=comp_out_p}
C {lab_wire.sym} -50 -30 2 0 {name=l_cmp_on lab=comp_out_n}
C {lab_wire.sym} -50 -10 2 0 {name=l_cmp_cd lab=comp_done}
C {sar_adc/blocks/async_sar/async_sar.sym} 500 -50 0 0 {name=x_sar}
C {lab_wire.sym} 350 -110 0 0 {name=l_sar_st lab=start}
C {lab_wire.sym} 350 -90 0 0 {name=l_sar_cp lab=comp_out_p}
C {lab_wire.sym} 350 -70 0 0 {name=l_sar_cd lab=comp_done}
C {lab_wire.sym} 350 -50 0 0 {name=l_sar_vd lab=vdd}
C {lab_wire.sym} 350 -30 0 0 {name=l_sar_vs lab=vss}
C {lab_wire.sym} 650 -230 2 0 {name=l_sar_se lab=sample_en}
C {lab_wire.sym} 650 -210 2 0 {name=l_sar_rl lab=rst_latch}
C {lab_wire.sym} 650 -190 2 0 {name=l_sar_dn lab=done}
C {lab_wire.sym} 650 -30 2 0 {name=l_sar_do0 lab=dout[0]}
C {lab_wire.sym} 650 -50 2 0 {name=l_sar_do1 lab=dout[1]}
C {lab_wire.sym} 650 -70 2 0 {name=l_sar_do2 lab=dout[2]}
C {lab_wire.sym} 650 -90 2 0 {name=l_sar_do3 lab=dout[3]}
C {lab_wire.sym} 650 -110 2 0 {name=l_sar_do4 lab=dout[4]}
C {lab_wire.sym} 650 -130 2 0 {name=l_sar_do5 lab=dout[5]}
C {lab_wire.sym} 650 -150 2 0 {name=l_sar_do6 lab=dout[6]}
C {lab_wire.sym} 650 -170 2 0 {name=l_sar_do7 lab=dout[7]}
C {lab_wire.sym} 650 130 2 0 {name=l_sar_di0 lab=dac_in[0]}
C {lab_wire.sym} 650 110 2 0 {name=l_sar_di1 lab=dac_in[1]}
C {lab_wire.sym} 650 90 2 0 {name=l_sar_di2 lab=dac_in[2]}
C {lab_wire.sym} 650 70 2 0 {name=l_sar_di3 lab=dac_in[3]}
C {lab_wire.sym} 650 50 2 0 {name=l_sar_di4 lab=dac_in[4]}
C {lab_wire.sym} 650 30 2 0 {name=l_sar_di5 lab=dac_in[5]}
C {lab_wire.sym} 650 10 2 0 {name=l_sar_di6 lab=dac_in[6]}
C {lab_wire.sym} 650 -10 2 0 {name=l_sar_di7 lab=dac_in[7]}
C {symbols/nfet_03v3.sym} -450 -350 0 0 {name=M_dac_rst L=0.28u W=16.00u nf=4 m=1 model=nfet_03v3 spiceprefix=X}
C {lab_wire.sym} -470 -350 0 0 {name=l_dr_g lab=sample_en}
C {lab_wire.sym} -430 -380 2 0 {name=l_dr_d lab=vdac}
C {lab_wire.sym} -430 -350 2 0 {name=l_dr_b lab=vss}
C {lab_wire.sym} -430 -320 0 0 {name=l_dr_s lab=vss}
C {symbols/cap_mim_2f0fF.sym} -950 -450 0 0 {name=C_dec_vref W=10e-6 L=10e-6 model=cap_mim_2f0fF spiceprefix=X m=20}
C {lab_wire.sym} -950 -480 2 0 {name=l_dvr_top lab=vref}
C {lab_wire.sym} -950 -420 0 0 {name=l_dvr_bot lab=vss}
C {title.sym} -300 800 0 0 {name=l_title author="Berkah Saluyu"}
