// Seed: 229477167
module module_0 (
    input uwire id_0
    , id_7,
    input wand id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5
);
  parameter id_8 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    output tri0 id_10,
    output wor id_11,
    input uwire id_12,
    output wand id_13
);
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_11,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_16;
  wire id_17;
  ;
  assign id_7 = 1;
  logic id_18;
  logic id_19 = -1;
  assign id_19 = -1;
  assign id_16 = id_3;
  wire id_20;
endmodule
