
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20001380 	.word	0x20001380
}
   4:	00001685 	.word	0x00001685
   8:	000049bb 	.word	0x000049bb
   c:	00001659 	.word	0x00001659
  10:	00001659 	.word	0x00001659
  14:	00001659 	.word	0x00001659
  18:	00001659 	.word	0x00001659
	...
  2c:	00001361 	.word	0x00001361
  30:	00001659 	.word	0x00001659
  34:	00000000 	.word	0x00000000
  38:	0000130d 	.word	0x0000130d
  3c:	00001659 	.word	0x00001659

00000040 <_irq_vector_table>:
  40:	00001419 00001419 00001419 00001419     ................
  50:	00001419 00001419 00001419 00001419     ................
  60:	00001419 00001419 00001419 00001419     ................
  70:	00001419 00001419 00001419 00001419     ................
  80:	00001419 00001419 00001419 00001419     ................
  90:	00001419 00001419 00001419 00001419     ................
  a0:	00001419 00001419 00001419 00001419     ................
  b0:	00001419 00001419 00001419 00001419     ................
  c0:	00001419 00001419 00001419 00001419     ................
  d0:	00001419 00001419 00001419 00001419     ................
  e0:	00001419 00001419 00001419 00001419     ................
  f0:	00001419 00001419 00001419 00001419     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b96c 	b.w	3f0 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f806 	bl	130 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__udivmoddi4>:
     130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     134:	9e08      	ldr	r6, [sp, #32]
     136:	460d      	mov	r5, r1
     138:	4604      	mov	r4, r0
     13a:	468e      	mov	lr, r1
     13c:	2b00      	cmp	r3, #0
     13e:	f040 8082 	bne.w	246 <CONFIG_IDLE_STACK_SIZE+0x106>
     142:	428a      	cmp	r2, r1
     144:	4617      	mov	r7, r2
     146:	d946      	bls.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     148:	fab2 f282 	clz	r2, r2
     14c:	b14a      	cbz	r2, 162 <CONFIG_IDLE_STACK_SIZE+0x22>
     14e:	f1c2 0120 	rsb	r1, r2, #32
     152:	fa05 f302 	lsl.w	r3, r5, r2
     156:	fa20 f101 	lsr.w	r1, r0, r1
     15a:	4097      	lsls	r7, r2
     15c:	ea41 0e03 	orr.w	lr, r1, r3
     160:	4094      	lsls	r4, r2
     162:	ea4f 4817 	mov.w	r8, r7, lsr #16
     166:	0c23      	lsrs	r3, r4, #16
     168:	fbbe fcf8 	udiv	ip, lr, r8
     16c:	b2b9      	uxth	r1, r7
     16e:	fb08 ee1c 	mls	lr, r8, ip, lr
     172:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     176:	fb0c f001 	mul.w	r0, ip, r1
     17a:	4298      	cmp	r0, r3
     17c:	d90a      	bls.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     17e:	18fb      	adds	r3, r7, r3
     180:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
     184:	f080 8116 	bcs.w	3b4 <CONFIG_IDLE_STACK_SIZE+0x274>
     188:	4298      	cmp	r0, r3
     18a:	f240 8113 	bls.w	3b4 <CONFIG_IDLE_STACK_SIZE+0x274>
     18e:	f1ac 0c02 	sub.w	ip, ip, #2
     192:	443b      	add	r3, r7
     194:	1a1b      	subs	r3, r3, r0
     196:	b2a4      	uxth	r4, r4
     198:	fbb3 f0f8 	udiv	r0, r3, r8
     19c:	fb08 3310 	mls	r3, r8, r0, r3
     1a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1a4:	fb00 f101 	mul.w	r1, r0, r1
     1a8:	42a1      	cmp	r1, r4
     1aa:	d909      	bls.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     1ac:	193c      	adds	r4, r7, r4
     1ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     1b2:	f080 8101 	bcs.w	3b8 <CONFIG_IDLE_STACK_SIZE+0x278>
     1b6:	42a1      	cmp	r1, r4
     1b8:	f240 80fe 	bls.w	3b8 <CONFIG_IDLE_STACK_SIZE+0x278>
     1bc:	3802      	subs	r0, #2
     1be:	443c      	add	r4, r7
     1c0:	1a64      	subs	r4, r4, r1
     1c2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     1c6:	2100      	movs	r1, #0
     1c8:	b11e      	cbz	r6, 1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     1ca:	40d4      	lsrs	r4, r2
     1cc:	2300      	movs	r3, #0
     1ce:	e9c6 4300 	strd	r4, r3, [r6]
     1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1d6:	b902      	cbnz	r2, 1da <CONFIG_IDLE_STACK_SIZE+0x9a>
     1d8:	deff      	udf	#255	; 0xff
     1da:	fab2 f282 	clz	r2, r2
     1de:	2a00      	cmp	r2, #0
     1e0:	d14f      	bne.n	282 <CONFIG_IDLE_STACK_SIZE+0x142>
     1e2:	1bcb      	subs	r3, r1, r7
     1e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     1e8:	fa1f f887 	uxth.w	r8, r7
     1ec:	2101      	movs	r1, #1
     1ee:	fbb3 fcfe 	udiv	ip, r3, lr
     1f2:	0c25      	lsrs	r5, r4, #16
     1f4:	fb0e 331c 	mls	r3, lr, ip, r3
     1f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     1fc:	fb08 f30c 	mul.w	r3, r8, ip
     200:	42ab      	cmp	r3, r5
     202:	d907      	bls.n	214 <CONFIG_IDLE_STACK_SIZE+0xd4>
     204:	197d      	adds	r5, r7, r5
     206:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     20a:	d202      	bcs.n	212 <CONFIG_IDLE_STACK_SIZE+0xd2>
     20c:	42ab      	cmp	r3, r5
     20e:	f200 80e7 	bhi.w	3e0 <CONFIG_IDLE_STACK_SIZE+0x2a0>
     212:	4684      	mov	ip, r0
     214:	1aed      	subs	r5, r5, r3
     216:	b2a3      	uxth	r3, r4
     218:	fbb5 f0fe 	udiv	r0, r5, lr
     21c:	fb0e 5510 	mls	r5, lr, r0, r5
     220:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     224:	fb08 f800 	mul.w	r8, r8, r0
     228:	45a0      	cmp	r8, r4
     22a:	d907      	bls.n	23c <CONFIG_IDLE_STACK_SIZE+0xfc>
     22c:	193c      	adds	r4, r7, r4
     22e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     232:	d202      	bcs.n	23a <CONFIG_IDLE_STACK_SIZE+0xfa>
     234:	45a0      	cmp	r8, r4
     236:	f200 80d7 	bhi.w	3e8 <CONFIG_IDLE_STACK_SIZE+0x2a8>
     23a:	4618      	mov	r0, r3
     23c:	eba4 0408 	sub.w	r4, r4, r8
     240:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     244:	e7c0      	b.n	1c8 <CONFIG_IDLE_STACK_SIZE+0x88>
     246:	428b      	cmp	r3, r1
     248:	d908      	bls.n	25c <CONFIG_IDLE_STACK_SIZE+0x11c>
     24a:	2e00      	cmp	r6, #0
     24c:	f000 80af 	beq.w	3ae <CONFIG_IDLE_STACK_SIZE+0x26e>
     250:	2100      	movs	r1, #0
     252:	e9c6 0500 	strd	r0, r5, [r6]
     256:	4608      	mov	r0, r1
     258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     25c:	fab3 f183 	clz	r1, r3
     260:	2900      	cmp	r1, #0
     262:	d14b      	bne.n	2fc <CONFIG_IDLE_STACK_SIZE+0x1bc>
     264:	42ab      	cmp	r3, r5
     266:	d302      	bcc.n	26e <CONFIG_IDLE_STACK_SIZE+0x12e>
     268:	4282      	cmp	r2, r0
     26a:	f200 80b7 	bhi.w	3dc <CONFIG_IDLE_STACK_SIZE+0x29c>
     26e:	1a84      	subs	r4, r0, r2
     270:	eb65 0303 	sbc.w	r3, r5, r3
     274:	2001      	movs	r0, #1
     276:	469e      	mov	lr, r3
     278:	2e00      	cmp	r6, #0
     27a:	d0aa      	beq.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     27c:	e9c6 4e00 	strd	r4, lr, [r6]
     280:	e7a7      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     282:	f1c2 0c20 	rsb	ip, r2, #32
     286:	fa01 f302 	lsl.w	r3, r1, r2
     28a:	4097      	lsls	r7, r2
     28c:	fa20 f00c 	lsr.w	r0, r0, ip
     290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     294:	fa21 fc0c 	lsr.w	ip, r1, ip
     298:	4318      	orrs	r0, r3
     29a:	fbbc f1fe 	udiv	r1, ip, lr
     29e:	0c05      	lsrs	r5, r0, #16
     2a0:	fb0e cc11 	mls	ip, lr, r1, ip
     2a4:	fa1f f887 	uxth.w	r8, r7
     2a8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     2ac:	fb01 f308 	mul.w	r3, r1, r8
     2b0:	42ab      	cmp	r3, r5
     2b2:	fa04 f402 	lsl.w	r4, r4, r2
     2b6:	d909      	bls.n	2cc <CONFIG_IDLE_STACK_SIZE+0x18c>
     2b8:	197d      	adds	r5, r7, r5
     2ba:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
     2be:	f080 808b 	bcs.w	3d8 <CONFIG_IDLE_STACK_SIZE+0x298>
     2c2:	42ab      	cmp	r3, r5
     2c4:	f240 8088 	bls.w	3d8 <CONFIG_IDLE_STACK_SIZE+0x298>
     2c8:	3902      	subs	r1, #2
     2ca:	443d      	add	r5, r7
     2cc:	1aeb      	subs	r3, r5, r3
     2ce:	b285      	uxth	r5, r0
     2d0:	fbb3 f0fe 	udiv	r0, r3, lr
     2d4:	fb0e 3310 	mls	r3, lr, r0, r3
     2d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     2dc:	fb00 f308 	mul.w	r3, r0, r8
     2e0:	42ab      	cmp	r3, r5
     2e2:	d907      	bls.n	2f4 <CONFIG_IDLE_STACK_SIZE+0x1b4>
     2e4:	197d      	adds	r5, r7, r5
     2e6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
     2ea:	d271      	bcs.n	3d0 <CONFIG_IDLE_STACK_SIZE+0x290>
     2ec:	42ab      	cmp	r3, r5
     2ee:	d96f      	bls.n	3d0 <CONFIG_IDLE_STACK_SIZE+0x290>
     2f0:	3802      	subs	r0, #2
     2f2:	443d      	add	r5, r7
     2f4:	1aeb      	subs	r3, r5, r3
     2f6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     2fa:	e778      	b.n	1ee <CONFIG_IDLE_STACK_SIZE+0xae>
     2fc:	f1c1 0c20 	rsb	ip, r1, #32
     300:	408b      	lsls	r3, r1
     302:	fa22 f70c 	lsr.w	r7, r2, ip
     306:	431f      	orrs	r7, r3
     308:	fa20 f40c 	lsr.w	r4, r0, ip
     30c:	fa05 f301 	lsl.w	r3, r5, r1
     310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     314:	fa25 f50c 	lsr.w	r5, r5, ip
     318:	431c      	orrs	r4, r3
     31a:	0c23      	lsrs	r3, r4, #16
     31c:	fbb5 f9fe 	udiv	r9, r5, lr
     320:	fa1f f887 	uxth.w	r8, r7
     324:	fb0e 5519 	mls	r5, lr, r9, r5
     328:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     32c:	fb09 fa08 	mul.w	sl, r9, r8
     330:	45aa      	cmp	sl, r5
     332:	fa02 f201 	lsl.w	r2, r2, r1
     336:	fa00 f301 	lsl.w	r3, r0, r1
     33a:	d908      	bls.n	34e <CONFIG_IDLE_STACK_SIZE+0x20e>
     33c:	197d      	adds	r5, r7, r5
     33e:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     342:	d247      	bcs.n	3d4 <CONFIG_IDLE_STACK_SIZE+0x294>
     344:	45aa      	cmp	sl, r5
     346:	d945      	bls.n	3d4 <CONFIG_IDLE_STACK_SIZE+0x294>
     348:	f1a9 0902 	sub.w	r9, r9, #2
     34c:	443d      	add	r5, r7
     34e:	eba5 050a 	sub.w	r5, r5, sl
     352:	b2a4      	uxth	r4, r4
     354:	fbb5 f0fe 	udiv	r0, r5, lr
     358:	fb0e 5510 	mls	r5, lr, r0, r5
     35c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     360:	fb00 f808 	mul.w	r8, r0, r8
     364:	45a0      	cmp	r8, r4
     366:	d907      	bls.n	378 <CONFIG_IDLE_STACK_SIZE+0x238>
     368:	193c      	adds	r4, r7, r4
     36a:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
     36e:	d22d      	bcs.n	3cc <CONFIG_IDLE_STACK_SIZE+0x28c>
     370:	45a0      	cmp	r8, r4
     372:	d92b      	bls.n	3cc <CONFIG_IDLE_STACK_SIZE+0x28c>
     374:	3802      	subs	r0, #2
     376:	443c      	add	r4, r7
     378:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     37c:	eba4 0408 	sub.w	r4, r4, r8
     380:	fba0 8902 	umull	r8, r9, r0, r2
     384:	454c      	cmp	r4, r9
     386:	46c6      	mov	lr, r8
     388:	464d      	mov	r5, r9
     38a:	d319      	bcc.n	3c0 <CONFIG_IDLE_STACK_SIZE+0x280>
     38c:	d016      	beq.n	3bc <CONFIG_IDLE_STACK_SIZE+0x27c>
     38e:	b15e      	cbz	r6, 3a8 <CONFIG_IDLE_STACK_SIZE+0x268>
     390:	ebb3 020e 	subs.w	r2, r3, lr
     394:	eb64 0405 	sbc.w	r4, r4, r5
     398:	fa04 fc0c 	lsl.w	ip, r4, ip
     39c:	40ca      	lsrs	r2, r1
     39e:	ea4c 0202 	orr.w	r2, ip, r2
     3a2:	40cc      	lsrs	r4, r1
     3a4:	e9c6 2400 	strd	r2, r4, [r6]
     3a8:	2100      	movs	r1, #0
     3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     3ae:	4631      	mov	r1, r6
     3b0:	4630      	mov	r0, r6
     3b2:	e70e      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     3b4:	46ac      	mov	ip, r5
     3b6:	e6ed      	b.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     3b8:	4618      	mov	r0, r3
     3ba:	e701      	b.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     3bc:	4543      	cmp	r3, r8
     3be:	d2e6      	bcs.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     3c0:	ebb8 0e02 	subs.w	lr, r8, r2
     3c4:	eb69 0507 	sbc.w	r5, r9, r7
     3c8:	3801      	subs	r0, #1
     3ca:	e7e0      	b.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     3cc:	4628      	mov	r0, r5
     3ce:	e7d3      	b.n	378 <CONFIG_IDLE_STACK_SIZE+0x238>
     3d0:	4660      	mov	r0, ip
     3d2:	e78f      	b.n	2f4 <CONFIG_IDLE_STACK_SIZE+0x1b4>
     3d4:	4681      	mov	r9, r0
     3d6:	e7ba      	b.n	34e <CONFIG_IDLE_STACK_SIZE+0x20e>
     3d8:	4661      	mov	r1, ip
     3da:	e777      	b.n	2cc <CONFIG_IDLE_STACK_SIZE+0x18c>
     3dc:	4608      	mov	r0, r1
     3de:	e74b      	b.n	278 <CONFIG_IDLE_STACK_SIZE+0x138>
     3e0:	f1ac 0c02 	sub.w	ip, ip, #2
     3e4:	443d      	add	r5, r7
     3e6:	e715      	b.n	214 <CONFIG_IDLE_STACK_SIZE+0xd4>
     3e8:	3802      	subs	r0, #2
     3ea:	443c      	add	r4, r7
     3ec:	e726      	b.n	23c <CONFIG_IDLE_STACK_SIZE+0xfc>
     3ee:	bf00      	nop

000003f0 <__aeabi_idiv0>:
     3f0:	4770      	bx	lr
     3f2:	bf00      	nop

000003f4 <main>:
}
/* STEP 3 - Define a variable of type static struct gpio_callback */
static struct gpio_callback button_cb_data;

void main(void)
{
     3f4:	b538      	push	{r3, r4, r5, lr}
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     3f6:	4822      	ldr	r0, [pc, #136]	; (480 <CONFIG_FLASH_SIZE+0x80>)
     3f8:	f002 ffce 	bl	3398 <z_impl_device_get_binding>
	const struct device *dev;
	int ret;

	dev = device_get_binding(LED0);
	if (dev == NULL) {
     3fc:	4604      	mov	r4, r0
     3fe:	2800      	cmp	r0, #0
     400:	d03c      	beq.n	47c <CONFIG_FLASH_SIZE+0x7c>
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
     402:	6902      	ldr	r2, [r0, #16]
	const struct gpio_driver_api *api =
     404:	6881      	ldr	r1, [r0, #8]
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
     406:	6813      	ldr	r3, [r2, #0]
     408:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     40c:	6013      	str	r3, [r2, #0]
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
	}

	return api->pin_configure(port, pin, flags);
     40e:	680b      	ldr	r3, [r1, #0]
     410:	f240 6201 	movw	r2, #1537	; 0x601
     414:	210d      	movs	r1, #13
     416:	4798      	blx	r3
		return;
	}

	ret = gpio_pin_configure(dev, PIN, GPIO_OUTPUT_ACTIVE | FLAGS);
	if (ret < 0) {
     418:	2800      	cmp	r0, #0
     41a:	db2f      	blt.n	47c <CONFIG_FLASH_SIZE+0x7c>
	struct gpio_driver_data *data =
     41c:	6922      	ldr	r2, [r4, #16]
	const struct gpio_driver_api *api =
     41e:	68a1      	ldr	r1, [r4, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
     420:	6813      	ldr	r3, [r2, #0]
     422:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     426:	6013      	str	r3, [r2, #0]
	return api->pin_configure(port, pin, flags);
     428:	4620      	mov	r0, r4
     42a:	680b      	ldr	r3, [r1, #0]
     42c:	f240 1211 	movw	r2, #273	; 0x111
     430:	210b      	movs	r1, #11
     432:	4798      	blx	r3
		return;
	}
    ret = gpio_pin_configure(dev, SW0_GPIO_PIN, GPIO_INPUT | SW0_GPIO_FLAGS);
    if (ret < 0) {
     434:	2800      	cmp	r0, #0
     436:	db21      	blt.n	47c <CONFIG_FLASH_SIZE+0x7c>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
     438:	6922      	ldr	r2, [r4, #16]
	const struct gpio_driver_api *api =
     43a:	68a3      	ldr	r3, [r4, #8]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
     43c:	6812      	ldr	r2, [r2, #0]
	return api->pin_interrupt_configure(port, pin, mode, trig);
     43e:	699d      	ldr	r5, [r3, #24]
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
     440:	f412 6f00 	tst.w	r2, #2048	; 0x800
	return api->pin_interrupt_configure(port, pin, mode, trig);
     444:	bf14      	ite	ne
     446:	f44f 3300 	movne.w	r3, #131072	; 0x20000
     44a:	f44f 2380 	moveq.w	r3, #262144	; 0x40000
     44e:	210b      	movs	r1, #11
     450:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
     454:	4620      	mov	r0, r4
     456:	47a8      	blx	r5
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
     458:	490a      	ldr	r1, [pc, #40]	; (484 <CONFIG_FLASH_SIZE+0x84>)
     45a:	4b0b      	ldr	r3, [pc, #44]	; (488 <CONFIG_FLASH_SIZE+0x88>)
     45c:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
     45e:	f44f 6300 	mov.w	r3, #2048	; 0x800
     462:	608b      	str	r3, [r1, #8]
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
     464:	68a3      	ldr	r3, [r4, #8]
     466:	69db      	ldr	r3, [r3, #28]
     468:	b113      	cbz	r3, 470 <CONFIG_FLASH_SIZE+0x70>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
     46a:	2201      	movs	r2, #1
     46c:	4620      	mov	r0, r4
     46e:	4798      	blx	r3
		/* coverity[OVERRUN] */
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     470:	2100      	movs	r1, #0
     472:	f04f 7096 	mov.w	r0, #19660800	; 0x12c0000
     476:	f003 fd6d 	bl	3f54 <z_impl_k_sleep>
     47a:	e7f9      	b.n	470 <CONFIG_FLASH_SIZE+0x70>
	gpio_add_callback(dev, &button_cb_data);	
	while (1) {
		/* STEP 8 - Remove the polling code and put the main thread to sleep */
        k_msleep(SLEEP_TIME_MS); 
	}
     47c:	bd38      	pop	{r3, r4, r5, pc}
     47e:	bf00      	nop
     480:	0000558c 	.word	0x0000558c
     484:	200002c8 	.word	0x200002c8
     488:	00004703 	.word	0x00004703

0000048c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     48c:	680b      	ldr	r3, [r1, #0]
     48e:	3301      	adds	r3, #1
     490:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     492:	4b01      	ldr	r3, [pc, #4]	; (498 <char_out+0xc>)
     494:	681b      	ldr	r3, [r3, #0]
     496:	4718      	bx	r3
     498:	20000000 	.word	0x20000000

0000049c <__printk_hook_install>:
	_char_out = fn;
     49c:	4b01      	ldr	r3, [pc, #4]	; (4a4 <__printk_hook_install+0x8>)
     49e:	6018      	str	r0, [r3, #0]
}
     4a0:	4770      	bx	lr
     4a2:	bf00      	nop
     4a4:	20000000 	.word	0x20000000

000004a8 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
     4a8:	b507      	push	{r0, r1, r2, lr}
     4aa:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     4ac:	2100      	movs	r1, #0
{
     4ae:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     4b0:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
     4b2:	4803      	ldr	r0, [pc, #12]	; (4c0 <vprintk+0x18>)
     4b4:	a901      	add	r1, sp, #4
     4b6:	f000 f8eb 	bl	690 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
     4ba:	b003      	add	sp, #12
     4bc:	f85d fb04 	ldr.w	pc, [sp], #4
     4c0:	0000048d 	.word	0x0000048d

000004c4 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     4c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4c8:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     4cc:	f019 0808 	ands.w	r8, r9, #8
{
     4d0:	4604      	mov	r4, r0
     4d2:	4693      	mov	fp, r2
	if (processing) {
     4d4:	d00d      	beq.n	4f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa>
		if (evt == EVT_COMPLETE) {
     4d6:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     4d8:	bf0c      	ite	eq
     4da:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     4de:	f049 0920 	orrne.w	r9, r9, #32
     4e2:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     4e6:	f38b 8811 	msr	BASEPRI, fp
     4ea:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     4ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4f2:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     4f6:	2902      	cmp	r1, #2
     4f8:	d107      	bne.n	50a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x22>
			evt = process_recheck(mgr);
     4fa:	4620      	mov	r0, r4
     4fc:	f004 f933 	bl	4766 <process_recheck>
		if (evt == EVT_NOP) {
     500:	2800      	cmp	r0, #0
     502:	d0f0      	beq.n	4e6 <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     504:	2801      	cmp	r0, #1
     506:	8b23      	ldrh	r3, [r4, #24]
     508:	d150      	bne.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
			res = mgr->last_res;
     50a:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     50c:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     50e:	2f00      	cmp	r7, #0
     510:	da15      	bge.n	53e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x56>
		*clients = mgr->clients;
     512:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     514:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     518:	e9c4 8800 	strd	r8, r8, [r4]
     51c:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     520:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     522:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     524:	8b21      	ldrh	r1, [r4, #24]
     526:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     52a:	45ca      	cmp	sl, r9
     52c:	d002      	beq.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
		if (do_monitors
     52e:	68a3      	ldr	r3, [r4, #8]
     530:	2b00      	cmp	r3, #0
     532:	d15c      	bne.n	5ee <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x106>
		    || !sys_slist_is_empty(&clients)
     534:	b90d      	cbnz	r5, 53a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x52>
		    || (transit != NULL)) {
     536:	2e00      	cmp	r6, #0
     538:	d074      	beq.n	624 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x13c>
     53a:	2300      	movs	r3, #0
     53c:	e058      	b.n	5f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x108>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     53e:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     542:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     544:	2a01      	cmp	r2, #1
     546:	d820      	bhi.n	58a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa2>
		*clients = mgr->clients;
     548:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     54c:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     54e:	6825      	ldr	r5, [r4, #0]
	list->head = NULL;
     550:	b289      	uxth	r1, r1
	list->tail = NULL;
     552:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     556:	d10c      	bne.n	572 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8a>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     558:	2d00      	cmp	r5, #0
     55a:	462b      	mov	r3, r5
     55c:	bf38      	it	cc
     55e:	2300      	movcc	r3, #0
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     560:	b12b      	cbz	r3, 56e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x86>
				mgr->refs += 1U;
     562:	8b62      	ldrh	r2, [r4, #26]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     564:	681b      	ldr	r3, [r3, #0]
     566:	3201      	adds	r2, #1
     568:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     56a:	2b00      	cmp	r3, #0
     56c:	d1f8      	bne.n	560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     56e:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     572:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     574:	4620      	mov	r0, r4
     576:	f004 f8f6 	bl	4766 <process_recheck>
     57a:	4606      	mov	r6, r0
     57c:	2800      	cmp	r0, #0
     57e:	d0d1      	beq.n	524 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3c>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     580:	8b23      	ldrh	r3, [r4, #24]
     582:	f043 0320 	orr.w	r3, r3, #32
     586:	8323      	strh	r3, [r4, #24]
     588:	e7cb      	b.n	522 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3a>
	} else if (state == ONOFF_STATE_TO_OFF) {
     58a:	2b04      	cmp	r3, #4
     58c:	d10c      	bne.n	5a8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     58e:	f021 0107 	bic.w	r1, r1, #7
     592:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     594:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     596:	4620      	mov	r0, r4
     598:	f004 f8e5 	bl	4766 <process_recheck>
     59c:	4605      	mov	r5, r0
     59e:	2800      	cmp	r0, #0
     5a0:	d0bf      	beq.n	522 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     5a2:	f041 0120 	orr.w	r1, r1, #32
     5a6:	8321      	strh	r1, [r4, #24]
     5a8:	2500      	movs	r5, #0
     5aa:	e7ba      	b.n	522 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3a>
		} else if (evt == EVT_START) {
     5ac:	2803      	cmp	r0, #3
     5ae:	d109      	bne.n	5c4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xdc>
			transit = mgr->transitions->start;
     5b0:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5b2:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     5b6:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5b8:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     5bc:	8323      	strh	r3, [r4, #24]
}
     5be:	2500      	movs	r5, #0
		res = 0;
     5c0:	462f      	mov	r7, r5
     5c2:	e7af      	b.n	524 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3c>
		} else if (evt == EVT_STOP) {
     5c4:	2804      	cmp	r0, #4
     5c6:	d106      	bne.n	5d6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xee>
			transit = mgr->transitions->stop;
     5c8:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5ca:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     5ce:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5d0:	f043 0304 	orr.w	r3, r3, #4
     5d4:	e7f2      	b.n	5bc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xd4>
		} else if (evt == EVT_RESET) {
     5d6:	2805      	cmp	r0, #5
     5d8:	d106      	bne.n	5e8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x100>
			transit = mgr->transitions->reset;
     5da:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5dc:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     5e0:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5e2:	f043 0305 	orr.w	r3, r3, #5
     5e6:	e7e9      	b.n	5bc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xd4>
     5e8:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     5ea:	462e      	mov	r6, r5
     5ec:	e7e8      	b.n	5c0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xd8>
				   && !sys_slist_is_empty(&mgr->monitors);
     5ee:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     5f0:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     5f4:	8321      	strh	r1, [r4, #24]
     5f6:	f38b 8811 	msr	BASEPRI, fp
     5fa:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     5fe:	bb03      	cbnz	r3, 642 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x15a>
	while (!sys_slist_is_empty(list)) {
     600:	2d00      	cmp	r5, #0
     602:	d133      	bne.n	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
			if (transit != NULL) {
     604:	b116      	cbz	r6, 60c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x124>
				transit(mgr, transition_complete);
     606:	4921      	ldr	r1, [pc, #132]	; (68c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1a4>)
     608:	4620      	mov	r0, r4
     60a:	47b0      	blx	r6
	__asm__ volatile(
     60c:	f04f 0320 	mov.w	r3, #32
     610:	f3ef 8b11 	mrs	fp, BASEPRI
     614:	f383 8812 	msr	BASEPRI_MAX, r3
     618:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     61c:	8b23      	ldrh	r3, [r4, #24]
     61e:	f023 0308 	bic.w	r3, r3, #8
     622:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     624:	8b23      	ldrh	r3, [r4, #24]
     626:	06da      	lsls	r2, r3, #27
     628:	d528      	bpl.n	67c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x194>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     62a:	f023 0310 	bic.w	r3, r3, #16
     62e:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     630:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     632:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     636:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     63a:	2900      	cmp	r1, #0
     63c:	f47f af5b 	bne.w	4f6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe>
out:
     640:	e751      	b.n	4e6 <process_event+0x22>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     642:	68a1      	ldr	r1, [r4, #8]
     644:	2900      	cmp	r1, #0
     646:	d0db      	beq.n	600 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x118>
	return node->next;
     648:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
     64a:	f8d1 b004 	ldr.w	fp, [r1, #4]
     64e:	2b00      	cmp	r3, #0
     650:	bf38      	it	cc
     652:	2300      	movcc	r3, #0
     654:	4699      	mov	r9, r3
     656:	4652      	mov	r2, sl
     658:	463b      	mov	r3, r7
     65a:	4620      	mov	r0, r4
     65c:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     65e:	f1b9 0f00 	cmp.w	r9, #0
     662:	d0cd      	beq.n	600 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x118>
     664:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     668:	4649      	mov	r1, r9
     66a:	e7ee      	b.n	64a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x162>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
     66c:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     66e:	463b      	mov	r3, r7
     670:	4652      	mov	r2, sl
     672:	4620      	mov	r0, r4
     674:	682d      	ldr	r5, [r5, #0]
     676:	f004 f892 	bl	479e <notify_one>
     67a:	e7c1      	b.n	600 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x118>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     67c:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     680:	bf1e      	ittt	ne
     682:	f023 0320 	bicne.w	r3, r3, #32
     686:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     688:	2102      	movne	r1, #2
     68a:	e7d2      	b.n	632 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14a>
     68c:	000047cb 	.word	0x000047cb

00000690 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     694:	b091      	sub	sp, #68	; 0x44
     696:	468b      	mov	fp, r1
     698:	9002      	str	r0, [sp, #8]
     69a:	4692      	mov	sl, r2
     69c:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     69e:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     6a0:	f89a 0000 	ldrb.w	r0, [sl]
     6a4:	b908      	cbnz	r0, 6aa <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     6a6:	4628      	mov	r0, r5
     6a8:	e35e      	b.n	d68 <CONFIG_ISR_STACK_SIZE+0x568>
		if (*fp != '%') {
     6aa:	2825      	cmp	r0, #37	; 0x25
     6ac:	f10a 0701 	add.w	r7, sl, #1
     6b0:	d007      	beq.n	6c2 <cbvprintf+0x32>
			OUTC('%');
     6b2:	9b02      	ldr	r3, [sp, #8]
     6b4:	4659      	mov	r1, fp
     6b6:	4798      	blx	r3
     6b8:	2800      	cmp	r0, #0
     6ba:	f2c0 8355 	blt.w	d68 <CONFIG_ISR_STACK_SIZE+0x568>
     6be:	3501      	adds	r5, #1
			break;
     6c0:	e210      	b.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
		} state = {
     6c2:	2218      	movs	r2, #24
     6c4:	2100      	movs	r1, #0
     6c6:	a80a      	add	r0, sp, #40	; 0x28
     6c8:	f004 f9af 	bl	4a2a <memset>
	if (*sp == '%') {
     6cc:	f89a 3001 	ldrb.w	r3, [sl, #1]
     6d0:	2b25      	cmp	r3, #37	; 0x25
     6d2:	d078      	beq.n	7c6 <cbvprintf+0x136>
     6d4:	2200      	movs	r2, #0
     6d6:	4694      	mov	ip, r2
     6d8:	4616      	mov	r6, r2
     6da:	4696      	mov	lr, r2
     6dc:	4610      	mov	r0, r2
     6de:	4639      	mov	r1, r7
		switch (*sp) {
     6e0:	f817 3b01 	ldrb.w	r3, [r7], #1
     6e4:	2b2b      	cmp	r3, #43	; 0x2b
     6e6:	f000 809d 	beq.w	824 <CONFIG_ISR_STACK_SIZE+0x24>
     6ea:	f200 8094 	bhi.w	816 <CONFIG_ISR_STACK_SIZE+0x16>
     6ee:	2b20      	cmp	r3, #32
     6f0:	f000 809b 	beq.w	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     6f4:	2b23      	cmp	r3, #35	; 0x23
     6f6:	f000 809a 	beq.w	82e <CONFIG_ISR_STACK_SIZE+0x2e>
     6fa:	b128      	cbz	r0, 708 <cbvprintf+0x78>
     6fc:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     700:	f040 0004 	orr.w	r0, r0, #4
     704:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     708:	f1be 0f00 	cmp.w	lr, #0
     70c:	d005      	beq.n	71a <cbvprintf+0x8a>
     70e:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     712:	f040 0008 	orr.w	r0, r0, #8
     716:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     71a:	b12e      	cbz	r6, 728 <cbvprintf+0x98>
     71c:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     720:	f040 0010 	orr.w	r0, r0, #16
     724:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     728:	f1bc 0f00 	cmp.w	ip, #0
     72c:	d005      	beq.n	73a <cbvprintf+0xaa>
     72e:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     732:	f040 0020 	orr.w	r0, r0, #32
     736:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     73a:	b12a      	cbz	r2, 748 <cbvprintf+0xb8>
     73c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     740:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     744:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     748:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     74c:	f002 0044 	and.w	r0, r2, #68	; 0x44
     750:	2844      	cmp	r0, #68	; 0x44
     752:	d103      	bne.n	75c <cbvprintf+0xcc>
		conv->flag_zero = false;
     754:	f36f 1286 	bfc	r2, #6, #1
     758:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     75c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     760:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     762:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     766:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     76a:	d17b      	bne.n	864 <CONFIG_ISR_STACK_SIZE+0x64>
		conv->width_star = true;
     76c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     770:	f042 0201 	orr.w	r2, r2, #1
     774:	1c4b      	adds	r3, r1, #1
     776:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     77a:	781a      	ldrb	r2, [r3, #0]
     77c:	2a2e      	cmp	r2, #46	; 0x2e
     77e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     782:	bf0c      	ite	eq
     784:	2101      	moveq	r1, #1
     786:	2100      	movne	r1, #0
     788:	f361 0241 	bfi	r2, r1, #1, #1
     78c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     790:	d174      	bne.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
	if (*sp == '*') {
     792:	785a      	ldrb	r2, [r3, #1]
     794:	2a2a      	cmp	r2, #42	; 0x2a
     796:	d06a      	beq.n	86e <CONFIG_ISR_STACK_SIZE+0x6e>
     798:	3301      	adds	r3, #1
	size_t val = 0;
     79a:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     79c:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     79e:	4618      	mov	r0, r3
     7a0:	f810 2b01 	ldrb.w	r2, [r0], #1
     7a4:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     7a8:	2f09      	cmp	r7, #9
     7aa:	f240 808e 	bls.w	8ca <CONFIG_ISR_STACK_SIZE+0xca>
	conv->unsupported |= ((conv->prec_value < 0)
     7ae:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     7b2:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     7b4:	f3c2 0040 	ubfx	r0, r2, #1, #1
     7b8:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     7bc:	f361 0241 	bfi	r2, r1, #1, #1
     7c0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     7c4:	e05a      	b.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
		conv->specifier = *sp++;
     7c6:	f10a 0702 	add.w	r7, sl, #2
     7ca:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     7ce:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     7d2:	07d9      	lsls	r1, r3, #31
     7d4:	f140 8149 	bpl.w	a6a <CONFIG_ISR_STACK_SIZE+0x26a>
			width = va_arg(ap, int);
     7d8:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     7dc:	f1b9 0f00 	cmp.w	r9, #0
     7e0:	da07      	bge.n	7f2 <cbvprintf+0x162>
				conv->flag_dash = true;
     7e2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     7e6:	f042 0204 	orr.w	r2, r2, #4
     7ea:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     7ee:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     7f2:	075a      	lsls	r2, r3, #29
     7f4:	f140 8142 	bpl.w	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
			int arg = va_arg(ap, int);
     7f8:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     7fc:	f1b8 0f00 	cmp.w	r8, #0
     800:	f280 8141 	bge.w	a86 <CONFIG_ISR_STACK_SIZE+0x286>
				conv->prec_present = false;
     804:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     808:	f36f 0341 	bfc	r3, #1, #1
     80c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     810:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
     814:	e137      	b.n	a86 <CONFIG_ISR_STACK_SIZE+0x286>
		switch (*sp) {
     816:	2b2d      	cmp	r3, #45	; 0x2d
     818:	d00c      	beq.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
     81a:	2b30      	cmp	r3, #48	; 0x30
     81c:	f47f af6d 	bne.w	6fa <cbvprintf+0x6a>
			conv->flag_zero = true;
     820:	2201      	movs	r2, #1
	} while (loop);
     822:	e75c      	b.n	6de <cbvprintf+0x4e>
			conv->flag_plus = true;
     824:	f04f 0e01 	mov.w	lr, #1
     828:	e759      	b.n	6de <cbvprintf+0x4e>
			conv->flag_space = true;
     82a:	2601      	movs	r6, #1
     82c:	e757      	b.n	6de <cbvprintf+0x4e>
			conv->flag_hash = true;
     82e:	f04f 0c01 	mov.w	ip, #1
     832:	e754      	b.n	6de <cbvprintf+0x4e>
		switch (*sp) {
     834:	2001      	movs	r0, #1
     836:	e752      	b.n	6de <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     838:	fb0c 0202 	mla	r2, ip, r2, r0
     83c:	3a30      	subs	r2, #48	; 0x30
     83e:	4633      	mov	r3, r6
     840:	461e      	mov	r6, r3
     842:	f816 0b01 	ldrb.w	r0, [r6], #1
     846:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     84a:	2f09      	cmp	r7, #9
     84c:	d9f4      	bls.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
	if (sp != wp) {
     84e:	4299      	cmp	r1, r3
     850:	d093      	beq.n	77a <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     852:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     856:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     858:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     85a:	f362 0141 	bfi	r1, r2, #1, #1
     85e:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     862:	e78a      	b.n	77a <cbvprintf+0xea>
     864:	460b      	mov	r3, r1
	size_t val = 0;
     866:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     868:	f04f 0c0a 	mov.w	ip, #10
     86c:	e7e8      	b.n	840 <CONFIG_ISR_STACK_SIZE+0x40>
		conv->prec_star = true;
     86e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     872:	f042 0204 	orr.w	r2, r2, #4
     876:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     87a:	3302      	adds	r3, #2
	switch (*sp) {
     87c:	461f      	mov	r7, r3
     87e:	f817 2b01 	ldrb.w	r2, [r7], #1
     882:	2a6c      	cmp	r2, #108	; 0x6c
     884:	d041      	beq.n	90a <CONFIG_ISR_STACK_SIZE+0x10a>
     886:	d825      	bhi.n	8d4 <CONFIG_ISR_STACK_SIZE+0xd4>
     888:	2a68      	cmp	r2, #104	; 0x68
     88a:	d02b      	beq.n	8e4 <CONFIG_ISR_STACK_SIZE+0xe4>
     88c:	2a6a      	cmp	r2, #106	; 0x6a
     88e:	d046      	beq.n	91e <CONFIG_ISR_STACK_SIZE+0x11e>
     890:	2a4c      	cmp	r2, #76	; 0x4c
     892:	d04c      	beq.n	92e <CONFIG_ISR_STACK_SIZE+0x12e>
     894:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     896:	f817 2b01 	ldrb.w	r2, [r7], #1
     89a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     89e:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     8a2:	2a78      	cmp	r2, #120	; 0x78
     8a4:	f200 80d9 	bhi.w	a5a <CONFIG_ISR_STACK_SIZE+0x25a>
     8a8:	2a57      	cmp	r2, #87	; 0x57
     8aa:	d84d      	bhi.n	948 <CONFIG_ISR_STACK_SIZE+0x148>
     8ac:	2a41      	cmp	r2, #65	; 0x41
     8ae:	d003      	beq.n	8b8 <CONFIG_ISR_STACK_SIZE+0xb8>
     8b0:	3a45      	subs	r2, #69	; 0x45
     8b2:	2a02      	cmp	r2, #2
     8b4:	f200 80d1 	bhi.w	a5a <CONFIG_ISR_STACK_SIZE+0x25a>
		conv->specifier_cat = SPECIFIER_FP;
     8b8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     8bc:	2204      	movs	r2, #4
     8be:	f362 0302 	bfi	r3, r2, #0, #3
     8c2:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     8c6:	2301      	movs	r3, #1
			break;
     8c8:	e09e      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
		val = 10U * val + *sp++ - '0';
     8ca:	fb06 2101 	mla	r1, r6, r1, r2
     8ce:	3930      	subs	r1, #48	; 0x30
     8d0:	4603      	mov	r3, r0
     8d2:	e764      	b.n	79e <cbvprintf+0x10e>
	switch (*sp) {
     8d4:	2a74      	cmp	r2, #116	; 0x74
     8d6:	d026      	beq.n	926 <CONFIG_ISR_STACK_SIZE+0x126>
     8d8:	2a7a      	cmp	r2, #122	; 0x7a
     8da:	d1db      	bne.n	894 <CONFIG_ISR_STACK_SIZE+0x94>
		conv->length_mod = LENGTH_Z;
     8dc:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     8e0:	2206      	movs	r2, #6
     8e2:	e00d      	b.n	900 <CONFIG_ISR_STACK_SIZE+0x100>
		if (*++sp == 'h') {
     8e4:	785a      	ldrb	r2, [r3, #1]
     8e6:	2a68      	cmp	r2, #104	; 0x68
     8e8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     8ec:	d106      	bne.n	8fc <CONFIG_ISR_STACK_SIZE+0xfc>
			conv->length_mod = LENGTH_HH;
     8ee:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     8f0:	f361 02c6 	bfi	r2, r1, #3, #4
     8f4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     8f8:	1c9f      	adds	r7, r3, #2
     8fa:	e7cc      	b.n	896 <CONFIG_ISR_STACK_SIZE+0x96>
			conv->length_mod = LENGTH_H;
     8fc:	4613      	mov	r3, r2
     8fe:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     900:	f362 03c6 	bfi	r3, r2, #3, #4
     904:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     908:	e7c5      	b.n	896 <CONFIG_ISR_STACK_SIZE+0x96>
		if (*++sp == 'l') {
     90a:	785a      	ldrb	r2, [r3, #1]
     90c:	2a6c      	cmp	r2, #108	; 0x6c
     90e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     912:	d101      	bne.n	918 <CONFIG_ISR_STACK_SIZE+0x118>
			conv->length_mod = LENGTH_LL;
     914:	2104      	movs	r1, #4
     916:	e7eb      	b.n	8f0 <CONFIG_ISR_STACK_SIZE+0xf0>
			conv->length_mod = LENGTH_L;
     918:	4613      	mov	r3, r2
     91a:	2203      	movs	r2, #3
     91c:	e7f0      	b.n	900 <CONFIG_ISR_STACK_SIZE+0x100>
		conv->length_mod = LENGTH_J;
     91e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     922:	2205      	movs	r2, #5
     924:	e7ec      	b.n	900 <CONFIG_ISR_STACK_SIZE+0x100>
		conv->length_mod = LENGTH_T;
     926:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     92a:	2207      	movs	r2, #7
     92c:	e7e8      	b.n	900 <CONFIG_ISR_STACK_SIZE+0x100>
		conv->unsupported = true;
     92e:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     932:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     936:	f023 0302 	bic.w	r3, r3, #2
     93a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     93e:	f043 0302 	orr.w	r3, r3, #2
     942:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     946:	e7a6      	b.n	896 <CONFIG_ISR_STACK_SIZE+0x96>
     948:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     94c:	2920      	cmp	r1, #32
     94e:	f200 8084 	bhi.w	a5a <CONFIG_ISR_STACK_SIZE+0x25a>
     952:	a001      	add	r0, pc, #4	; (adr r0, 958 <CONFIG_ISR_STACK_SIZE+0x158>)
     954:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     958:	00000a1d 	.word	0x00000a1d
     95c:	00000a5b 	.word	0x00000a5b
     960:	00000a5b 	.word	0x00000a5b
     964:	00000a5b 	.word	0x00000a5b
     968:	00000a5b 	.word	0x00000a5b
     96c:	00000a5b 	.word	0x00000a5b
     970:	00000a5b 	.word	0x00000a5b
     974:	00000a5b 	.word	0x00000a5b
     978:	00000a5b 	.word	0x00000a5b
     97c:	000008b9 	.word	0x000008b9
     980:	00000a5b 	.word	0x00000a5b
     984:	00000a1d 	.word	0x00000a1d
     988:	000009dd 	.word	0x000009dd
     98c:	000008b9 	.word	0x000008b9
     990:	000008b9 	.word	0x000008b9
     994:	000008b9 	.word	0x000008b9
     998:	00000a5b 	.word	0x00000a5b
     99c:	000009dd 	.word	0x000009dd
     9a0:	00000a5b 	.word	0x00000a5b
     9a4:	00000a5b 	.word	0x00000a5b
     9a8:	00000a5b 	.word	0x00000a5b
     9ac:	00000a5b 	.word	0x00000a5b
     9b0:	00000a25 	.word	0x00000a25
     9b4:	00000a1d 	.word	0x00000a1d
     9b8:	00000a41 	.word	0x00000a41
     9bc:	00000a5b 	.word	0x00000a5b
     9c0:	00000a5b 	.word	0x00000a5b
     9c4:	00000a41 	.word	0x00000a41
     9c8:	00000a5b 	.word	0x00000a5b
     9cc:	00000a1d 	.word	0x00000a1d
     9d0:	00000a5b 	.word	0x00000a5b
     9d4:	00000a5b 	.word	0x00000a5b
     9d8:	00000a1d 	.word	0x00000a1d
		conv->specifier_cat = SPECIFIER_SINT;
     9dc:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     9e0:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     9e2:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     9e6:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     9ea:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     9ec:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     9f0:	bf02      	ittt	eq
     9f2:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     9f6:	f041 0101 	orreq.w	r1, r1, #1
     9fa:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     9fe:	2a63      	cmp	r2, #99	; 0x63
     a00:	d131      	bne.n	a66 <CONFIG_ISR_STACK_SIZE+0x266>
			unsupported = (conv->length_mod != LENGTH_NONE);
     a02:	3b00      	subs	r3, #0
     a04:	bf18      	it	ne
     a06:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     a08:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     a0c:	f3c2 0140 	ubfx	r1, r2, #1, #1
     a10:	430b      	orrs	r3, r1
     a12:	f363 0241 	bfi	r2, r3, #1, #1
     a16:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     a1a:	e6d8      	b.n	7ce <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     a1c:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     a20:	2002      	movs	r0, #2
     a22:	e7de      	b.n	9e2 <CONFIG_ISR_STACK_SIZE+0x1e2>
		conv->specifier_cat = SPECIFIER_PTR;
     a24:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     a28:	f003 0378 	and.w	r3, r3, #120	; 0x78
     a2c:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     a30:	2103      	movs	r1, #3
     a32:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     a36:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     a38:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     a3c:	4143      	adcs	r3, r0
     a3e:	e7e3      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
		conv->specifier_cat = SPECIFIER_PTR;
     a40:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     a44:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     a46:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     a4a:	f361 0202 	bfi	r2, r1, #0, #3
     a4e:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     a52:	bf14      	ite	ne
     a54:	2301      	movne	r3, #1
     a56:	2300      	moveq	r3, #0
     a58:	e7d6      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
		conv->invalid = true;
     a5a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     a5e:	f043 0301 	orr.w	r3, r3, #1
     a62:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     a66:	2300      	movs	r3, #0
     a68:	e7ce      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
		} else if (conv->width_present) {
     a6a:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     a6e:	2a00      	cmp	r2, #0
			width = conv->width_value;
     a70:	bfb4      	ite	lt
     a72:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     a76:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
     a7a:	e6ba      	b.n	7f2 <cbvprintf+0x162>
		} else if (conv->prec_present) {
     a7c:	079b      	lsls	r3, r3, #30
     a7e:	f57f aec7 	bpl.w	810 <CONFIG_ISR_STACK_SIZE+0x10>
			precision = conv->prec_value;
     a82:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     a86:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     a8a:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     a8c:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     a90:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     a94:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     a98:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     a9a:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     a9e:	d136      	bne.n	b0e <CONFIG_ISR_STACK_SIZE+0x30e>
			switch (length_mod) {
     aa0:	1ed3      	subs	r3, r2, #3
     aa2:	2b04      	cmp	r3, #4
     aa4:	d820      	bhi.n	ae8 <CONFIG_ISR_STACK_SIZE+0x2e8>
     aa6:	e8df f003 	tbb	[pc, r3]
     aaa:	0703      	.short	0x0703
     aac:	1f07      	.short	0x1f07
     aae:	1f          	.byte	0x1f
     aaf:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     ab0:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
     ab4:	17c1      	asrs	r1, r0, #31
     ab6:	e004      	b.n	ac2 <CONFIG_ISR_STACK_SIZE+0x2c2>
					(sint_value_type)va_arg(ap, intmax_t);
     ab8:	3407      	adds	r4, #7
     aba:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     abe:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
     ac2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     ac6:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     aca:	f013 0603 	ands.w	r6, r3, #3
     ace:	d054      	beq.n	b7a <CONFIG_ISR_STACK_SIZE+0x37a>
			OUTS(sp, fp);
     ad0:	9802      	ldr	r0, [sp, #8]
     ad2:	463b      	mov	r3, r7
     ad4:	4652      	mov	r2, sl
     ad6:	4659      	mov	r1, fp
     ad8:	f003 ff45 	bl	4966 <outs>
     adc:	2800      	cmp	r0, #0
     ade:	f2c0 8143 	blt.w	d68 <CONFIG_ISR_STACK_SIZE+0x568>
     ae2:	4405      	add	r5, r0
			continue;
     ae4:	46ba      	mov	sl, r7
     ae6:	e5db      	b.n	6a0 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     ae8:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
     aec:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     aee:	ea4f 71e0 	mov.w	r1, r0, asr #31
     af2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     af6:	d105      	bne.n	b04 <CONFIG_ISR_STACK_SIZE+0x304>
				value->uint = (unsigned char)value->uint;
     af8:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     afc:	930a      	str	r3, [sp, #40]	; 0x28
     afe:	2300      	movs	r3, #0
     b00:	930b      	str	r3, [sp, #44]	; 0x2c
     b02:	e7e0      	b.n	ac6 <CONFIG_ISR_STACK_SIZE+0x2c6>
			} else if (length_mod == LENGTH_H) {
     b04:	2a02      	cmp	r2, #2
     b06:	d1de      	bne.n	ac6 <CONFIG_ISR_STACK_SIZE+0x2c6>
				value->sint = (short)value->sint;
     b08:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
     b0c:	e7d2      	b.n	ab4 <CONFIG_ISR_STACK_SIZE+0x2b4>
		} else if (specifier_cat == SPECIFIER_UINT) {
     b0e:	2b02      	cmp	r3, #2
     b10:	d123      	bne.n	b5a <CONFIG_ISR_STACK_SIZE+0x35a>
			switch (length_mod) {
     b12:	1ed3      	subs	r3, r2, #3
     b14:	2b04      	cmp	r3, #4
     b16:	d813      	bhi.n	b40 <CONFIG_ISR_STACK_SIZE+0x340>
     b18:	e8df f003 	tbb	[pc, r3]
     b1c:	120a0a03 	.word	0x120a0a03
     b20:	12          	.byte	0x12
     b21:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
     b22:	6820      	ldr	r0, [r4, #0]
     b24:	900a      	str	r0, [sp, #40]	; 0x28
     b26:	2100      	movs	r1, #0
     b28:	1d23      	adds	r3, r4, #4
     b2a:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     b2c:	461c      	mov	r4, r3
     b2e:	e7ca      	b.n	ac6 <CONFIG_ISR_STACK_SIZE+0x2c6>
					(uint_value_type)va_arg(ap,
     b30:	3407      	adds	r4, #7
     b32:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
     b36:	e8f3 0102 	ldrd	r0, r1, [r3], #8
     b3a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
     b3e:	e7f5      	b.n	b2c <CONFIG_ISR_STACK_SIZE+0x32c>
					(uint_value_type)va_arg(ap, size_t);
     b40:	f854 3b04 	ldr.w	r3, [r4], #4
     b44:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     b46:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
     b48:	f04f 0300 	mov.w	r3, #0
     b4c:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     b4e:	d0d3      	beq.n	af8 <CONFIG_ISR_STACK_SIZE+0x2f8>
			} else if (length_mod == LENGTH_H) {
     b50:	2a02      	cmp	r2, #2
     b52:	d1b8      	bne.n	ac6 <CONFIG_ISR_STACK_SIZE+0x2c6>
				value->uint = (unsigned short)value->uint;
     b54:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     b58:	e7d0      	b.n	afc <CONFIG_ISR_STACK_SIZE+0x2fc>
		} else if (specifier_cat == SPECIFIER_FP) {
     b5a:	2b04      	cmp	r3, #4
     b5c:	d107      	bne.n	b6e <CONFIG_ISR_STACK_SIZE+0x36e>
			if (length_mod == LENGTH_UPPER_L) {
     b5e:	3407      	adds	r4, #7
     b60:	f024 0407 	bic.w	r4, r4, #7
     b64:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
     b68:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     b6c:	e7ab      	b.n	ac6 <CONFIG_ISR_STACK_SIZE+0x2c6>
		} else if (specifier_cat == SPECIFIER_PTR) {
     b6e:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     b70:	bf04      	itt	eq
     b72:	f854 3b04 	ldreq.w	r3, [r4], #4
     b76:	930a      	streq	r3, [sp, #40]	; 0x28
     b78:	e7a5      	b.n	ac6 <CONFIG_ISR_STACK_SIZE+0x2c6>
		switch (conv->specifier) {
     b7a:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     b7e:	2878      	cmp	r0, #120	; 0x78
     b80:	d8b0      	bhi.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
     b82:	2862      	cmp	r0, #98	; 0x62
     b84:	d822      	bhi.n	bcc <CONFIG_ISR_STACK_SIZE+0x3cc>
     b86:	2825      	cmp	r0, #37	; 0x25
     b88:	f43f ad93 	beq.w	6b2 <cbvprintf+0x22>
     b8c:	2858      	cmp	r0, #88	; 0x58
     b8e:	d1a9      	bne.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
			bps = encode_uint(value->uint, conv, buf, bpe);
     b90:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     b94:	9300      	str	r3, [sp, #0]
     b96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     b9a:	ab04      	add	r3, sp, #16
     b9c:	aa0c      	add	r2, sp, #48	; 0x30
     b9e:	f003 fe97 	bl	48d0 <encode_uint>
     ba2:	4682      	mov	sl, r0
			if (precision >= 0) {
     ba4:	f1b8 0f00 	cmp.w	r8, #0
     ba8:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     bac:	db0c      	blt.n	bc8 <CONFIG_ISR_STACK_SIZE+0x3c8>
				conv->flag_zero = false;
     bae:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     bb2:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     bb6:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     bba:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     bbc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     bc0:	d902      	bls.n	bc8 <CONFIG_ISR_STACK_SIZE+0x3c8>
					conv->pad0_value = precision - (int)len;
     bc2:	eba8 0303 	sub.w	r3, r8, r3
     bc6:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     bc8:	4680      	mov	r8, r0
     bca:	e03d      	b.n	c48 <CONFIG_ISR_STACK_SIZE+0x448>
     bcc:	3863      	subs	r0, #99	; 0x63
     bce:	2815      	cmp	r0, #21
     bd0:	d888      	bhi.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
     bd2:	a101      	add	r1, pc, #4	; (adr r1, bd8 <CONFIG_ISR_STACK_SIZE+0x3d8>)
     bd4:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
     bd8:	00000c59 	.word	0x00000c59
     bdc:	00000cbd 	.word	0x00000cbd
     be0:	00000ae5 	.word	0x00000ae5
     be4:	00000ae5 	.word	0x00000ae5
     be8:	00000ae5 	.word	0x00000ae5
     bec:	00000ae5 	.word	0x00000ae5
     bf0:	00000cbd 	.word	0x00000cbd
     bf4:	00000ae5 	.word	0x00000ae5
     bf8:	00000ae5 	.word	0x00000ae5
     bfc:	00000ae5 	.word	0x00000ae5
     c00:	00000ae5 	.word	0x00000ae5
     c04:	00000d1b 	.word	0x00000d1b
     c08:	00000ce9 	.word	0x00000ce9
     c0c:	00000ced 	.word	0x00000ced
     c10:	00000ae5 	.word	0x00000ae5
     c14:	00000ae5 	.word	0x00000ae5
     c18:	00000c31 	.word	0x00000c31
     c1c:	00000ae5 	.word	0x00000ae5
     c20:	00000ce9 	.word	0x00000ce9
     c24:	00000ae5 	.word	0x00000ae5
     c28:	00000ae5 	.word	0x00000ae5
     c2c:	00000ce9 	.word	0x00000ce9
			if (precision >= 0) {
     c30:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     c34:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     c38:	db0a      	blt.n	c50 <CONFIG_ISR_STACK_SIZE+0x450>
				len = strnlen(bps, precision);
     c3a:	4641      	mov	r1, r8
     c3c:	4650      	mov	r0, sl
     c3e:	f003 fed4 	bl	49ea <strnlen>
			bpe = bps + len;
     c42:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
     c46:	2600      	movs	r6, #0
		if (bps == NULL) {
     c48:	f1ba 0f00 	cmp.w	sl, #0
     c4c:	d10c      	bne.n	c68 <CONFIG_ISR_STACK_SIZE+0x468>
     c4e:	e749      	b.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
				len = strlen(bps);
     c50:	4650      	mov	r0, sl
     c52:	f003 fec3 	bl	49dc <strlen>
     c56:	e7f4      	b.n	c42 <CONFIG_ISR_STACK_SIZE+0x442>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     c58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     c5a:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
     c5e:	2600      	movs	r6, #0
			bpe = buf + 1;
     c60:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
     c64:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
     c68:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     c6c:	b106      	cbz	r6, c70 <CONFIG_ISR_STACK_SIZE+0x470>
			nj_len += 1U;
     c6e:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     c70:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     c74:	06d0      	lsls	r0, r2, #27
     c76:	d56b      	bpl.n	d50 <CONFIG_ISR_STACK_SIZE+0x550>
			nj_len += 2U;
     c78:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     c7a:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     c7c:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     c7e:	bf48      	it	mi
     c80:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     c82:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     c84:	bf48      	it	mi
     c86:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     c88:	f1b9 0f00 	cmp.w	r9, #0
     c8c:	dd79      	ble.n	d82 <CONFIG_ISR_STACK_SIZE+0x582>
			if (!conv->flag_dash) {
     c8e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     c92:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     c96:	f3c2 0380 	ubfx	r3, r2, #2, #1
     c9a:	9303      	str	r3, [sp, #12]
     c9c:	0753      	lsls	r3, r2, #29
     c9e:	d470      	bmi.n	d82 <CONFIG_ISR_STACK_SIZE+0x582>
				if (conv->flag_zero) {
     ca0:	0650      	lsls	r0, r2, #25
     ca2:	d564      	bpl.n	d6e <CONFIG_ISR_STACK_SIZE+0x56e>
					if (sign != 0) {
     ca4:	b146      	cbz	r6, cb8 <CONFIG_ISR_STACK_SIZE+0x4b8>
						OUTC(sign);
     ca6:	9b02      	ldr	r3, [sp, #8]
     ca8:	4659      	mov	r1, fp
     caa:	4630      	mov	r0, r6
     cac:	4798      	blx	r3
     cae:	2800      	cmp	r0, #0
     cb0:	db5a      	blt.n	d68 <CONFIG_ISR_STACK_SIZE+0x568>
						sign = 0;
     cb2:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     cb4:	3501      	adds	r5, #1
						sign = 0;
     cb6:	461e      	mov	r6, r3
					pad = '0';
     cb8:	2330      	movs	r3, #48	; 0x30
     cba:	e059      	b.n	d70 <CONFIG_ISR_STACK_SIZE+0x570>
			if (conv->flag_plus) {
     cbc:	071e      	lsls	r6, r3, #28
     cbe:	d411      	bmi.n	ce4 <CONFIG_ISR_STACK_SIZE+0x4e4>
				sign = ' ';
     cc0:	f013 0610 	ands.w	r6, r3, #16
     cc4:	bf18      	it	ne
     cc6:	2620      	movne	r6, #32
			sint = value->sint;
     cc8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     ccc:	2a00      	cmp	r2, #0
     cce:	f173 0100 	sbcs.w	r1, r3, #0
     cd2:	f6bf af5d 	bge.w	b90 <CONFIG_ISR_STACK_SIZE+0x390>
				value->uint = (uint_value_type)-sint;
     cd6:	4252      	negs	r2, r2
     cd8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     cdc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
     ce0:	262d      	movs	r6, #45	; 0x2d
     ce2:	e755      	b.n	b90 <CONFIG_ISR_STACK_SIZE+0x390>
				sign = '+';
     ce4:	262b      	movs	r6, #43	; 0x2b
     ce6:	e7ef      	b.n	cc8 <CONFIG_ISR_STACK_SIZE+0x4c8>
		switch (conv->specifier) {
     ce8:	2600      	movs	r6, #0
     cea:	e751      	b.n	b90 <CONFIG_ISR_STACK_SIZE+0x390>
			if (value->ptr != NULL) {
     cec:	980a      	ldr	r0, [sp, #40]	; 0x28
     cee:	b348      	cbz	r0, d44 <CONFIG_ISR_STACK_SIZE+0x544>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     cf0:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     cf4:	9300      	str	r3, [sp, #0]
     cf6:	aa0c      	add	r2, sp, #48	; 0x30
     cf8:	ab04      	add	r3, sp, #16
     cfa:	2100      	movs	r1, #0
     cfc:	f003 fde8 	bl	48d0 <encode_uint>
				conv->altform_0c = true;
     d00:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
     d04:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     d08:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     d0c:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     d10:	4682      	mov	sl, r0
				conv->altform_0c = true;
     d12:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
     d16:	2600      	movs	r6, #0
				goto prec_int_pad0;
     d18:	e744      	b.n	ba4 <CONFIG_ISR_STACK_SIZE+0x3a4>
				store_count(conv, value->ptr, count);
     d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     d1c:	2a07      	cmp	r2, #7
     d1e:	f63f aee1 	bhi.w	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
     d22:	e8df f002 	tbb	[pc, r2]
     d26:	040d      	.short	0x040d
     d28:	08080d06 	.word	0x08080d06
     d2c:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
     d2e:	701d      	strb	r5, [r3, #0]
		break;
     d30:	e6d8      	b.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
		*(short *)dp = (short)count;
     d32:	801d      	strh	r5, [r3, #0]
		break;
     d34:	e6d6      	b.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
		*(intmax_t *)dp = (intmax_t)count;
     d36:	4628      	mov	r0, r5
     d38:	17e9      	asrs	r1, r5, #31
     d3a:	e9c3 0100 	strd	r0, r1, [r3]
		break;
     d3e:	e6d1      	b.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     d40:	601d      	str	r5, [r3, #0]
		break;
     d42:	e6cf      	b.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
			bpe = bps + 5;
     d44:	f8df 80c4 	ldr.w	r8, [pc, #196]	; e0c <CONFIG_ISR_STACK_SIZE+0x60c>
     d48:	4606      	mov	r6, r0
			bps = "(nil)";
     d4a:	f1a8 0a05 	sub.w	sl, r8, #5
     d4e:	e78b      	b.n	c68 <CONFIG_ISR_STACK_SIZE+0x468>
		} else if (conv->altform_0) {
     d50:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     d52:	bf48      	it	mi
     d54:	3301      	addmi	r3, #1
     d56:	e790      	b.n	c7a <CONFIG_ISR_STACK_SIZE+0x47a>
					OUTC(pad);
     d58:	4618      	mov	r0, r3
     d5a:	9303      	str	r3, [sp, #12]
     d5c:	4659      	mov	r1, fp
     d5e:	9b02      	ldr	r3, [sp, #8]
     d60:	4798      	blx	r3
     d62:	2800      	cmp	r0, #0
     d64:	9b03      	ldr	r3, [sp, #12]
     d66:	da04      	bge.n	d72 <CONFIG_ISR_STACK_SIZE+0x572>
#undef OUTS
#undef OUTC
}
     d68:	b011      	add	sp, #68	; 0x44
     d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     d6e:	2320      	movs	r3, #32
     d70:	444d      	add	r5, r9
     d72:	464a      	mov	r2, r9
				while (width-- > 0) {
     d74:	2a00      	cmp	r2, #0
     d76:	eba5 0109 	sub.w	r1, r5, r9
     d7a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
     d7e:	dceb      	bgt.n	d58 <CONFIG_ISR_STACK_SIZE+0x558>
     d80:	460d      	mov	r5, r1
		if (sign != 0) {
     d82:	b136      	cbz	r6, d92 <CONFIG_ISR_STACK_SIZE+0x592>
			OUTC(sign);
     d84:	9b02      	ldr	r3, [sp, #8]
     d86:	4659      	mov	r1, fp
     d88:	4630      	mov	r0, r6
     d8a:	4798      	blx	r3
     d8c:	2800      	cmp	r0, #0
     d8e:	dbeb      	blt.n	d68 <CONFIG_ISR_STACK_SIZE+0x568>
     d90:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     d92:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d96:	06d9      	lsls	r1, r3, #27
     d98:	d401      	bmi.n	d9e <CONFIG_ISR_STACK_SIZE+0x59e>
     d9a:	071a      	lsls	r2, r3, #28
     d9c:	d506      	bpl.n	dac <CONFIG_ISR_STACK_SIZE+0x5ac>
				OUTC('0');
     d9e:	9b02      	ldr	r3, [sp, #8]
     da0:	4659      	mov	r1, fp
     da2:	2030      	movs	r0, #48	; 0x30
     da4:	4798      	blx	r3
     da6:	2800      	cmp	r0, #0
     da8:	dbde      	blt.n	d68 <CONFIG_ISR_STACK_SIZE+0x568>
     daa:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     dac:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     db0:	06db      	lsls	r3, r3, #27
     db2:	d507      	bpl.n	dc4 <CONFIG_ISR_STACK_SIZE+0x5c4>
				OUTC(conv->specifier);
     db4:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     db8:	9b02      	ldr	r3, [sp, #8]
     dba:	4659      	mov	r1, fp
     dbc:	4798      	blx	r3
     dbe:	2800      	cmp	r0, #0
     dc0:	dbd2      	blt.n	d68 <CONFIG_ISR_STACK_SIZE+0x568>
     dc2:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     dc4:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     dc6:	442e      	add	r6, r5
     dc8:	1b73      	subs	r3, r6, r5
     dca:	2b00      	cmp	r3, #0
     dcc:	dc16      	bgt.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
			OUTS(bps, bpe);
     dce:	9802      	ldr	r0, [sp, #8]
     dd0:	4643      	mov	r3, r8
     dd2:	4652      	mov	r2, sl
     dd4:	4659      	mov	r1, fp
     dd6:	f003 fdc6 	bl	4966 <outs>
     dda:	2800      	cmp	r0, #0
     ddc:	dbc4      	blt.n	d68 <CONFIG_ISR_STACK_SIZE+0x568>
     dde:	4405      	add	r5, r0
		while (width > 0) {
     de0:	44a9      	add	r9, r5
     de2:	eba9 0305 	sub.w	r3, r9, r5
     de6:	2b00      	cmp	r3, #0
     de8:	f77f ae7c 	ble.w	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
			OUTC(' ');
     dec:	9b02      	ldr	r3, [sp, #8]
     dee:	4659      	mov	r1, fp
     df0:	2020      	movs	r0, #32
     df2:	4798      	blx	r3
     df4:	2800      	cmp	r0, #0
     df6:	dbb7      	blt.n	d68 <CONFIG_ISR_STACK_SIZE+0x568>
     df8:	3501      	adds	r5, #1
			--width;
     dfa:	e7f2      	b.n	de2 <CONFIG_ISR_STACK_SIZE+0x5e2>
				OUTC('0');
     dfc:	9b02      	ldr	r3, [sp, #8]
     dfe:	4659      	mov	r1, fp
     e00:	2030      	movs	r0, #48	; 0x30
     e02:	4798      	blx	r3
     e04:	2800      	cmp	r0, #0
     e06:	dbaf      	blt.n	d68 <CONFIG_ISR_STACK_SIZE+0x568>
     e08:	3501      	adds	r5, #1
     e0a:	e7dd      	b.n	dc8 <CONFIG_ISR_STACK_SIZE+0x5c8>
     e0c:	00005598 	.word	0x00005598

00000e10 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     e10:	b508      	push	{r3, lr}
     e12:	f04f 0220 	mov.w	r2, #32
     e16:	f3ef 8311 	mrs	r3, BASEPRI
     e1a:	f382 8812 	msr	BASEPRI_MAX, r2
     e1e:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     e22:	f000 fda1 	bl	1968 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     e26:	4803      	ldr	r0, [pc, #12]	; (e34 <sys_reboot+0x24>)
     e28:	f003 fc90 	bl	474c <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     e2c:	f000 f9e6 	bl	11fc <arch_cpu_idle>
     e30:	e7fc      	b.n	e2c <sys_reboot+0x1c>
     e32:	bf00      	nop
     e34:	00005599 	.word	0x00005599

00000e38 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     e3c:	4605      	mov	r5, r0
     e3e:	f04f 0320 	mov.w	r3, #32
     e42:	f3ef 8611 	mrs	r6, BASEPRI
     e46:	f383 8812 	msr	BASEPRI_MAX, r3
     e4a:	f3bf 8f6f 	isb	sy
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     e4e:	4b10      	ldr	r3, [pc, #64]	; (e90 <pm_state_notify+0x58>)
     e50:	681c      	ldr	r4, [r3, #0]
     e52:	2c00      	cmp	r4, #0
     e54:	bf38      	it	cc
     e56:	2400      	movcc	r4, #0
     e58:	b19c      	cbz	r4, e82 <pm_state_notify+0x4a>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
     e5a:	4f0e      	ldr	r7, [pc, #56]	; (e94 <pm_state_notify+0x5c>)
     e5c:	f8df 8038 	ldr.w	r8, [pc, #56]	; e98 <pm_state_notify+0x60>
     e60:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
     e64:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
     e68:	2d00      	cmp	r5, #0
     e6a:	bf08      	it	eq
     e6c:	4613      	moveq	r3, r2
		if (callback) {
     e6e:	b12b      	cbz	r3, e7c <pm_state_notify+0x44>
			callback(z_power_states[_current_cpu->id].state);
     e70:	f898 2014 	ldrb.w	r2, [r8, #20]
     e74:	fb09 f202 	mul.w	r2, r9, r2
     e78:	5cb8      	ldrb	r0, [r7, r2]
     e7a:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     e7c:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     e7e:	2c00      	cmp	r4, #0
     e80:	d1f0      	bne.n	e64 <pm_state_notify+0x2c>
	__asm__ volatile(
     e82:	f386 8811 	msr	BASEPRI, r6
     e86:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     e8e:	bf00      	nop
     e90:	200002d4 	.word	0x200002d4
     e94:	200002e0 	.word	0x200002e0
     e98:	20000958 	.word	0x20000958

00000e9c <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     e9c:	f000 031f 	and.w	r3, r0, #31
     ea0:	2201      	movs	r2, #1
     ea2:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     ea4:	4b0a      	ldr	r3, [pc, #40]	; (ed0 <atomic_test_and_set_bit.constprop.0+0x34>)
     ea6:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
     eaa:	0940      	lsrs	r0, r0, #5
     eac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     eb0:	e850 3f00 	ldrex	r3, [r0]
     eb4:	ea43 0102 	orr.w	r1, r3, r2
     eb8:	e840 1c00 	strex	ip, r1, [r0]
     ebc:	f1bc 0f00 	cmp.w	ip, #0
     ec0:	d1f6      	bne.n	eb0 <atomic_test_and_set_bit.constprop.0+0x14>
     ec2:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
     ec6:	421a      	tst	r2, r3
}
     ec8:	bf14      	ite	ne
     eca:	2001      	movne	r0, #1
     ecc:	2000      	moveq	r0, #0
     ece:	4770      	bx	lr
     ed0:	200002ec 	.word	0x200002ec

00000ed4 <pm_system_resume>:

void pm_system_resume(void)
{
     ed4:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
     ed6:	4b1d      	ldr	r3, [pc, #116]	; (f4c <pm_system_resume+0x78>)
     ed8:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     eda:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
     ede:	f005 031f 	and.w	r3, r5, #31
     ee2:	2201      	movs	r2, #1
     ee4:	409a      	lsls	r2, r3
     ee6:	4b1a      	ldr	r3, [pc, #104]	; (f50 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     ee8:	0969      	lsrs	r1, r5, #5
{
     eea:	b085      	sub	sp, #20
     eec:	43d0      	mvns	r0, r2
     eee:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     ef2:	e853 1f00 	ldrex	r1, [r3]
     ef6:	ea01 0400 	and.w	r4, r1, r0
     efa:	e843 4c00 	strex	ip, r4, [r3]
     efe:	f1bc 0f00 	cmp.w	ip, #0
     f02:	d1f6      	bne.n	ef2 <pm_system_resume+0x1e>
     f04:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     f08:	4211      	tst	r1, r2
     f0a:	d017      	beq.n	f3c <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
     f0c:	4c11      	ldr	r4, [pc, #68]	; (f54 <pm_system_resume+0x80>)
     f0e:	220c      	movs	r2, #12
     f10:	fb02 4205 	mla	r2, r2, r5, r4
     f14:	ca07      	ldmia	r2, {r0, r1, r2}
     f16:	ab01      	add	r3, sp, #4
     f18:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
     f1c:	4a0e      	ldr	r2, [pc, #56]	; (f58 <pm_system_resume+0x84>)
     f1e:	b17a      	cbz	r2, f40 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
     f20:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     f24:	f003 fda0 	bl	4a68 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
     f28:	2000      	movs	r0, #0
     f2a:	f7ff ff85 	bl	e38 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     f2e:	230c      	movs	r3, #12
     f30:	436b      	muls	r3, r5
     f32:	2200      	movs	r2, #0
     f34:	18e1      	adds	r1, r4, r3
     f36:	50e2      	str	r2, [r4, r3]
     f38:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
     f3c:	b005      	add	sp, #20
     f3e:	bd30      	pop	{r4, r5, pc}
     f40:	f382 8811 	msr	BASEPRI, r2
     f44:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     f48:	e7ee      	b.n	f28 <pm_system_resume+0x54>
     f4a:	bf00      	nop
     f4c:	20000958 	.word	0x20000958
     f50:	200002dc 	.word	0x200002dc
     f54:	200002e0 	.word	0x200002e0
     f58:	00004a69 	.word	0x00004a69

00000f5c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
     f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
     f60:	4b37      	ldr	r3, [pc, #220]	; (1040 <CONFIG_FPROTECT_BLOCK_SIZE+0x40>)
     f62:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 1058 <CONFIG_FPROTECT_BLOCK_SIZE+0x58>
     f66:	7d1c      	ldrb	r4, [r3, #20]
{
     f68:	b088      	sub	sp, #32
     f6a:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
     f6c:	4620      	mov	r0, r4
     f6e:	f7ff ff95 	bl	e9c <atomic_test_and_set_bit.constprop.0>
     f72:	b960      	cbnz	r0, f8e <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
     f74:	466e      	mov	r6, sp
     f76:	463a      	mov	r2, r7
     f78:	4621      	mov	r1, r4
     f7a:	4630      	mov	r0, r6
     f7c:	f003 fd0a 	bl	4994 <pm_policy_next_state>
     f80:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
     f84:	250c      	movs	r5, #12
     f86:	fb05 8504 	mla	r5, r5, r4, r8
     f8a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
     f8e:	230c      	movs	r3, #12
     f90:	4363      	muls	r3, r4
     f92:	eb08 0203 	add.w	r2, r8, r3
     f96:	f818 0003 	ldrb.w	r0, [r8, r3]
     f9a:	0965      	lsrs	r5, r4, #5
     f9c:	f004 061f 	and.w	r6, r4, #31
     fa0:	b3c8      	cbz	r0, 1016 <CONFIG_FPROTECT_BLOCK_SIZE+0x16>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
     fa2:	1c7b      	adds	r3, r7, #1
     fa4:	d00f      	beq.n	fc6 <pm_system_suspend+0x6a>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     fa6:	f8d2 e008 	ldr.w	lr, [r2, #8]
     faa:	4826      	ldr	r0, [pc, #152]	; (1044 <CONFIG_FPROTECT_BLOCK_SIZE+0x44>)
     fac:	4a26      	ldr	r2, [pc, #152]	; (1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>)
     fae:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
     fb2:	2100      	movs	r1, #0
     fb4:	2300      	movs	r3, #0
     fb6:	fbec 010e 	umlal	r0, r1, ip, lr
     fba:	f7ff f8a1 	bl	100 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
     fbe:	2101      	movs	r1, #1
     fc0:	1a38      	subs	r0, r7, r0
     fc2:	f004 f893 	bl	50ec <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
     fc6:	f002 fd35 	bl	3a34 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
     fca:	2001      	movs	r0, #1
     fcc:	f7ff ff34 	bl	e38 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     fd0:	f3bf 8f5b 	dmb	ish
     fd4:	4b1d      	ldr	r3, [pc, #116]	; (104c <CONFIG_FPROTECT_BLOCK_SIZE+0x4c>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     fd6:	2201      	movs	r2, #1
     fd8:	40b2      	lsls	r2, r6
     fda:	eb03 0385 	add.w	r3, r3, r5, lsl #2
     fde:	e853 1f00 	ldrex	r1, [r3]
     fe2:	4311      	orrs	r1, r2
     fe4:	e843 1000 	strex	r0, r1, [r3]
     fe8:	2800      	cmp	r0, #0
     fea:	d1f8      	bne.n	fde <pm_system_suspend+0x82>
     fec:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
     ff0:	230c      	movs	r3, #12
     ff2:	fb03 8404 	mla	r4, r3, r4, r8
     ff6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
     ffa:	ab05      	add	r3, sp, #20
     ffc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    1000:	4a13      	ldr	r2, [pc, #76]	; (1050 <CONFIG_FPROTECT_BLOCK_SIZE+0x50>)
    1002:	b11a      	cbz	r2, 100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>
		pm_power_state_set(info);
    1004:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1008:	f003 fd1b 	bl	4a42 <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    100c:	f7ff ff62 	bl	ed4 <pm_system_resume>
	k_sched_unlock();
    1010:	f002 feea 	bl	3de8 <k_sched_unlock>
	bool ret = true;
    1014:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1016:	4a0f      	ldr	r2, [pc, #60]	; (1054 <CONFIG_FPROTECT_BLOCK_SIZE+0x54>)
    1018:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    101c:	2301      	movs	r3, #1
    101e:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1020:	43db      	mvns	r3, r3
    1022:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    1026:	e855 2f00 	ldrex	r2, [r5]
    102a:	401a      	ands	r2, r3
    102c:	e845 2100 	strex	r1, r2, [r5]
    1030:	2900      	cmp	r1, #0
    1032:	d1f8      	bne.n	1026 <CONFIG_FPROTECT_BLOCK_SIZE+0x26>
    1034:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    1038:	b008      	add	sp, #32
    103a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    103e:	bf00      	nop
    1040:	20000958 	.word	0x20000958
    1044:	000f423f 	.word	0x000f423f
    1048:	000f4240 	.word	0x000f4240
    104c:	200002dc 	.word	0x200002dc
    1050:	00004a43 	.word	0x00004a43
    1054:	200002ec 	.word	0x200002ec
    1058:	200002e0 	.word	0x200002e0

0000105c <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    105c:	4801      	ldr	r0, [pc, #4]	; (1064 <nrf_cc3xx_platform_abort_init+0x8>)
    105e:	f003 b9bd 	b.w	43dc <nrf_cc3xx_platform_set_abort>
    1062:	bf00      	nop
    1064:	000053c8 	.word	0x000053c8

00001068 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1068:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    106a:	b1d0      	cbz	r0, 10a2 <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    106c:	6843      	ldr	r3, [r0, #4]
    106e:	2b04      	cmp	r3, #4
    1070:	d111      	bne.n	1096 <mutex_unlock_platform+0x2e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1072:	2200      	movs	r2, #0
    1074:	6803      	ldr	r3, [r0, #0]
    1076:	f3bf 8f5b 	dmb	ish
    107a:	e853 1f00 	ldrex	r1, [r3]
    107e:	2901      	cmp	r1, #1
    1080:	d103      	bne.n	108a <mutex_unlock_platform+0x22>
    1082:	e843 2000 	strex	r0, r2, [r3]
    1086:	2800      	cmp	r0, #0
    1088:	d1f7      	bne.n	107a <mutex_unlock_platform+0x12>
    108a:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    108e:	4807      	ldr	r0, [pc, #28]	; (10ac <mutex_unlock_platform+0x44>)
    1090:	bf08      	it	eq
    1092:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1094:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1096:	b13b      	cbz	r3, 10a8 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1098:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    109a:	f002 fbe1 	bl	3860 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    109e:	2000      	movs	r0, #0
    10a0:	e7f8      	b.n	1094 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    10a2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    10a6:	e7f5      	b.n	1094 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    10a8:	4801      	ldr	r0, [pc, #4]	; (10b0 <mutex_unlock_platform+0x48>)
    10aa:	e7f3      	b.n	1094 <mutex_unlock_platform+0x2c>
    10ac:	ffff8fe9 	.word	0xffff8fe9
    10b0:	ffff8fea 	.word	0xffff8fea

000010b4 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    10b4:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    10b6:	4604      	mov	r4, r0
    10b8:	b918      	cbnz	r0, 10c2 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    10ba:	4b0d      	ldr	r3, [pc, #52]	; (10f0 <mutex_free_platform+0x3c>)
    10bc:	480d      	ldr	r0, [pc, #52]	; (10f4 <mutex_free_platform+0x40>)
    10be:	685b      	ldr	r3, [r3, #4]
    10c0:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    10c2:	6861      	ldr	r1, [r4, #4]
    10c4:	2908      	cmp	r1, #8
    10c6:	d00d      	beq.n	10e4 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    10c8:	f031 0304 	bics.w	r3, r1, #4
    10cc:	d00a      	beq.n	10e4 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    10ce:	f011 0102 	ands.w	r1, r1, #2
    10d2:	d008      	beq.n	10e6 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    10d4:	4808      	ldr	r0, [pc, #32]	; (10f8 <mutex_free_platform+0x44>)
    10d6:	4621      	mov	r1, r4
    10d8:	f003 fefc 	bl	4ed4 <k_mem_slab_free>
        mutex->mutex = NULL;
    10dc:	2300      	movs	r3, #0
    10de:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    10e0:	2300      	movs	r3, #0
    10e2:	6063      	str	r3, [r4, #4]
}
    10e4:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    10e6:	6820      	ldr	r0, [r4, #0]
    10e8:	2214      	movs	r2, #20
    10ea:	f003 fc9e 	bl	4a2a <memset>
    10ee:	e7f7      	b.n	10e0 <mutex_free_platform+0x2c>
    10f0:	200000dc 	.word	0x200000dc
    10f4:	000055c2 	.word	0x000055c2
    10f8:	200002f0 	.word	0x200002f0

000010fc <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    10fc:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    10fe:	4604      	mov	r4, r0
    1100:	b918      	cbnz	r0, 110a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1102:	4b16      	ldr	r3, [pc, #88]	; (115c <mutex_init_platform+0x60>)
    1104:	4816      	ldr	r0, [pc, #88]	; (1160 <mutex_init_platform+0x64>)
    1106:	685b      	ldr	r3, [r3, #4]
    1108:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    110a:	6863      	ldr	r3, [r4, #4]
    110c:	2b04      	cmp	r3, #4
    110e:	d023      	beq.n	1158 <mutex_init_platform+0x5c>
    1110:	2b08      	cmp	r3, #8
    1112:	d021      	beq.n	1158 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1114:	b9cb      	cbnz	r3, 114a <mutex_init_platform+0x4e>
    1116:	6823      	ldr	r3, [r4, #0]
    1118:	b9bb      	cbnz	r3, 114a <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    111a:	4812      	ldr	r0, [pc, #72]	; (1164 <mutex_init_platform+0x68>)
    111c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1120:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1124:	4621      	mov	r1, r4
    1126:	f002 fa47 	bl	35b8 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    112a:	b908      	cbnz	r0, 1130 <mutex_init_platform+0x34>
    112c:	6823      	ldr	r3, [r4, #0]
    112e:	b91b      	cbnz	r3, 1138 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1130:	4b0a      	ldr	r3, [pc, #40]	; (115c <mutex_init_platform+0x60>)
    1132:	480d      	ldr	r0, [pc, #52]	; (1168 <mutex_init_platform+0x6c>)
    1134:	685b      	ldr	r3, [r3, #4]
    1136:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1138:	6820      	ldr	r0, [r4, #0]
    113a:	2214      	movs	r2, #20
    113c:	2100      	movs	r1, #0
    113e:	f003 fc74 	bl	4a2a <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1142:	6863      	ldr	r3, [r4, #4]
    1144:	f043 0302 	orr.w	r3, r3, #2
    1148:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    114a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    114c:	f003 fef8 	bl	4f40 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1150:	6863      	ldr	r3, [r4, #4]
    1152:	f043 0301 	orr.w	r3, r3, #1
    1156:	6063      	str	r3, [r4, #4]
}
    1158:	bd10      	pop	{r4, pc}
    115a:	bf00      	nop
    115c:	200000dc 	.word	0x200000dc
    1160:	000055c2 	.word	0x000055c2
    1164:	200002f0 	.word	0x200002f0
    1168:	000055e8 	.word	0x000055e8

0000116c <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    116c:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    116e:	b308      	cbz	r0, 11b4 <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1170:	6843      	ldr	r3, [r0, #4]
    1172:	2b04      	cmp	r3, #4
    1174:	d110      	bne.n	1198 <mutex_lock_platform+0x2c>
    1176:	2201      	movs	r2, #1
    1178:	6803      	ldr	r3, [r0, #0]
    117a:	f3bf 8f5b 	dmb	ish
    117e:	e853 1f00 	ldrex	r1, [r3]
    1182:	2900      	cmp	r1, #0
    1184:	d103      	bne.n	118e <mutex_lock_platform+0x22>
    1186:	e843 2000 	strex	r0, r2, [r3]
    118a:	2800      	cmp	r0, #0
    118c:	d1f7      	bne.n	117e <mutex_lock_platform+0x12>
    118e:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1192:	d10b      	bne.n	11ac <mutex_lock_platform+0x40>
    1194:	2000      	movs	r0, #0
}
    1196:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1198:	b153      	cbz	r3, 11b0 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    119a:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    119c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    11a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    11a4:	f002 fade 	bl	3764 <z_impl_k_mutex_lock>
        if (ret == 0) {
    11a8:	2800      	cmp	r0, #0
    11aa:	d0f3      	beq.n	1194 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    11ac:	4803      	ldr	r0, [pc, #12]	; (11bc <mutex_lock_platform+0x50>)
    11ae:	e7f2      	b.n	1196 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    11b0:	4803      	ldr	r0, [pc, #12]	; (11c0 <mutex_lock_platform+0x54>)
    11b2:	e7f0      	b.n	1196 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    11b4:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    11b8:	e7ed      	b.n	1196 <mutex_lock_platform+0x2a>
    11ba:	bf00      	nop
    11bc:	ffff8fe9 	.word	0xffff8fe9
    11c0:	ffff8fea 	.word	0xffff8fea

000011c4 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    11c4:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    11c6:	4906      	ldr	r1, [pc, #24]	; (11e0 <nrf_cc3xx_platform_mutex_init+0x1c>)
    11c8:	4806      	ldr	r0, [pc, #24]	; (11e4 <nrf_cc3xx_platform_mutex_init+0x20>)
    11ca:	2340      	movs	r3, #64	; 0x40
    11cc:	2214      	movs	r2, #20
    11ce:	f003 fe66 	bl	4e9e <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    11d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    11d6:	4904      	ldr	r1, [pc, #16]	; (11e8 <nrf_cc3xx_platform_mutex_init+0x24>)
    11d8:	4804      	ldr	r0, [pc, #16]	; (11ec <nrf_cc3xx_platform_mutex_init+0x28>)
    11da:	f003 b961 	b.w	44a0 <nrf_cc3xx_platform_set_mutexes>
    11de:	bf00      	nop
    11e0:	2000030c 	.word	0x2000030c
    11e4:	200002f0 	.word	0x200002f0
    11e8:	000053e0 	.word	0x000053e0
    11ec:	000053d0 	.word	0x000053d0

000011f0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    11f0:	4901      	ldr	r1, [pc, #4]	; (11f8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    11f2:	2210      	movs	r2, #16
	str	r2, [r1]
    11f4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    11f6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    11f8:	e000ed10 	.word	0xe000ed10

000011fc <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    11fc:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    11fe:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1200:	f380 8811 	msr	BASEPRI, r0
	isb
    1204:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1208:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    120c:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    120e:	b662      	cpsie	i
	isb
    1210:	f3bf 8f6f 	isb	sy

	bx	lr
    1214:	4770      	bx	lr
    1216:	bf00      	nop

00001218 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1218:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    121a:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    121c:	f381 8811 	msr	BASEPRI, r1

	wfe
    1220:	bf20      	wfe

	msr	BASEPRI, r0
    1222:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1226:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1228:	4770      	bx	lr
    122a:	bf00      	nop

0000122c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    122c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    122e:	2b00      	cmp	r3, #0
    1230:	db08      	blt.n	1244 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1232:	2201      	movs	r2, #1
    1234:	f000 001f 	and.w	r0, r0, #31
    1238:	fa02 f000 	lsl.w	r0, r2, r0
    123c:	095b      	lsrs	r3, r3, #5
    123e:	4a02      	ldr	r2, [pc, #8]	; (1248 <arch_irq_enable+0x1c>)
    1240:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1244:	4770      	bx	lr
    1246:	bf00      	nop
    1248:	e000e100 	.word	0xe000e100

0000124c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    124c:	4b05      	ldr	r3, [pc, #20]	; (1264 <arch_irq_is_enabled+0x18>)
    124e:	0942      	lsrs	r2, r0, #5
    1250:	f000 001f 	and.w	r0, r0, #31
    1254:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1258:	2301      	movs	r3, #1
    125a:	fa03 f000 	lsl.w	r0, r3, r0
}
    125e:	4010      	ands	r0, r2
    1260:	4770      	bx	lr
    1262:	bf00      	nop
    1264:	e000e100 	.word	0xe000e100

00001268 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1268:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    126a:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    126c:	bfa8      	it	ge
    126e:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    1272:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1276:	bfb8      	it	lt
    1278:	4b06      	ldrlt	r3, [pc, #24]	; (1294 <z_arm_irq_priority_set+0x2c>)
    127a:	ea4f 1141 	mov.w	r1, r1, lsl #5
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    127e:	bfac      	ite	ge
    1280:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1284:	f000 000f 	andlt.w	r0, r0, #15
    1288:	b2c9      	uxtb	r1, r1
    128a:	bfb4      	ite	lt
    128c:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    128e:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    1292:	4770      	bx	lr
    1294:	e000ed14 	.word	0xe000ed14

00001298 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1298:	bf30      	wfi
    b z_SysNmiOnReset
    129a:	f7ff bffd 	b.w	1298 <z_SysNmiOnReset>
    129e:	bf00      	nop

000012a0 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    12a0:	4a0b      	ldr	r2, [pc, #44]	; (12d0 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    12a2:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    12a4:	4b0b      	ldr	r3, [pc, #44]	; (12d4 <z_arm_prep_c+0x34>)
    12a6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    12aa:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    12ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    12b0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    12b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    12b8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    12bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    12c0:	f002 f8dc 	bl	347c <z_bss_zero>
	z_data_copy();
    12c4:	f002 feb8 	bl	4038 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    12c8:	f000 f9d0 	bl	166c <z_arm_interrupt_init>
	z_cstart();
    12cc:	f002 f8e0 	bl	3490 <z_cstart>
    12d0:	00000000 	.word	0x00000000
    12d4:	e000ed00 	.word	0xe000ed00

000012d8 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    12d8:	4a09      	ldr	r2, [pc, #36]	; (1300 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    12da:	490a      	ldr	r1, [pc, #40]	; (1304 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    12dc:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    12de:	6809      	ldr	r1, [r1, #0]
    12e0:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    12e2:	4909      	ldr	r1, [pc, #36]	; (1308 <arch_swap+0x30>)
	_current->arch.basepri = key;
    12e4:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    12e6:	684b      	ldr	r3, [r1, #4]
    12e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    12ec:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    12ee:	2300      	movs	r3, #0
    12f0:	f383 8811 	msr	BASEPRI, r3
    12f4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    12f8:	6893      	ldr	r3, [r2, #8]
}
    12fa:	6f98      	ldr	r0, [r3, #120]	; 0x78
    12fc:	4770      	bx	lr
    12fe:	bf00      	nop
    1300:	20000958 	.word	0x20000958
    1304:	00005500 	.word	0x00005500
    1308:	e000ed00 	.word	0xe000ed00

0000130c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    130c:	4912      	ldr	r1, [pc, #72]	; (1358 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    130e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1310:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1314:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1316:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    131a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    131e:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1320:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1324:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1328:	4f0c      	ldr	r7, [pc, #48]	; (135c <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    132a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    132e:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1330:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1332:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1334:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    1336:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1338:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    133a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    133e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1340:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1342:	f000 fa29 	bl	1798 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    1346:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    134a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    134e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1352:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1356:	4770      	bx	lr
    ldr r1, =_kernel
    1358:	20000958 	.word	0x20000958
    ldr v4, =_SCS_ICSR
    135c:	e000ed04 	.word	0xe000ed04

00001360 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1360:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1364:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1366:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    136a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    136e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1370:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1374:	2902      	cmp	r1, #2
    beq _oops
    1376:	d0ff      	beq.n	1378 <_oops>

00001378 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1378:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    137a:	f003 fb16 	bl	49aa <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    137e:	bd01      	pop	{r0, pc}

00001380 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1380:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1384:	9b00      	ldr	r3, [sp, #0]
    1386:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    138a:	490a      	ldr	r1, [pc, #40]	; (13b4 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    138c:	9b01      	ldr	r3, [sp, #4]
    138e:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1392:	9b02      	ldr	r3, [sp, #8]
    1394:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    1398:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    139c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    13a0:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    13a4:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    13a8:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    13aa:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    13ac:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    13ae:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    13b0:	4770      	bx	lr
    13b2:	bf00      	nop
    13b4:	000048bd 	.word	0x000048bd

000013b8 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    13b8:	4a0b      	ldr	r2, [pc, #44]	; (13e8 <z_check_thread_stack_fail+0x30>)
{
    13ba:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    13bc:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    13be:	b190      	cbz	r0, 13e6 <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    13c0:	f113 0f16 	cmn.w	r3, #22
    13c4:	6e40      	ldr	r0, [r0, #100]	; 0x64
    13c6:	d005      	beq.n	13d4 <z_check_thread_stack_fail+0x1c>
    13c8:	f1a0 0220 	sub.w	r2, r0, #32
    13cc:	429a      	cmp	r2, r3
    13ce:	d806      	bhi.n	13de <z_check_thread_stack_fail+0x26>
    13d0:	4283      	cmp	r3, r0
    13d2:	d204      	bcs.n	13de <z_check_thread_stack_fail+0x26>
    13d4:	4281      	cmp	r1, r0
    13d6:	bf2c      	ite	cs
    13d8:	2100      	movcs	r1, #0
    13da:	2101      	movcc	r1, #1
    13dc:	e000      	b.n	13e0 <z_check_thread_stack_fail+0x28>
    13de:	2100      	movs	r1, #0
    13e0:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    13e2:	bf08      	it	eq
    13e4:	2000      	moveq	r0, #0
}
    13e6:	4770      	bx	lr
    13e8:	20000958 	.word	0x20000958

000013ec <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    13ec:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    13ee:	4b09      	ldr	r3, [pc, #36]	; (1414 <arch_switch_to_main_thread+0x28>)
    13f0:	6098      	str	r0, [r3, #8]
{
    13f2:	460d      	mov	r5, r1
    13f4:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    13f6:	f000 f9cf 	bl	1798 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    13fa:	4620      	mov	r0, r4
    13fc:	f385 8809 	msr	PSP, r5
    1400:	2100      	movs	r1, #0
    1402:	b663      	cpsie	if
    1404:	f381 8811 	msr	BASEPRI, r1
    1408:	f3bf 8f6f 	isb	sy
    140c:	2200      	movs	r2, #0
    140e:	2300      	movs	r3, #0
    1410:	f003 fa54 	bl	48bc <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1414:	20000958 	.word	0x20000958

00001418 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1418:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    141a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    141c:	4a0b      	ldr	r2, [pc, #44]	; (144c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    141e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    1420:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1422:	bf1e      	ittt	ne
	movne	r1, #0
    1424:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1426:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1428:	f003 fd83 	blne	4f32 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    142c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    142e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1432:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1436:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    143a:	4905      	ldr	r1, [pc, #20]	; (1450 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    143c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    143e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1440:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1442:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1446:	4903      	ldr	r1, [pc, #12]	; (1454 <_isr_wrapper+0x3c>)
	bx r1
    1448:	4708      	bx	r1
    144a:	0000      	.short	0x0000
	ldr r2, =_kernel
    144c:	20000958 	.word	0x20000958
	ldr r1, =_sw_isr_table
    1450:	00005214 	.word	0x00005214
	ldr r1, =z_arm_int_exit
    1454:	00001459 	.word	0x00001459

00001458 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1458:	4b04      	ldr	r3, [pc, #16]	; (146c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    145a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    145c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    145e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1460:	d003      	beq.n	146a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1462:	4903      	ldr	r1, [pc, #12]	; (1470 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1464:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1468:	600a      	str	r2, [r1, #0]

0000146a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    146a:	4770      	bx	lr
	ldr r3, =_kernel
    146c:	20000958 	.word	0x20000958
	ldr r1, =_SCS_ICSR
    1470:	e000ed04 	.word	0xe000ed04

00001474 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1474:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1476:	4b19      	ldr	r3, [pc, #100]	; (14dc <mem_manage_fault+0x68>)
{
    1478:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    147a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    147c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    147e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    1480:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1482:	0790      	lsls	r0, r2, #30
    1484:	d519      	bpl.n	14ba <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1486:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1488:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    148a:	0612      	lsls	r2, r2, #24
    148c:	d515      	bpl.n	14ba <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    148e:	b119      	cbz	r1, 1498 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1492:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1496:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    149a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    149c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    149e:	06d1      	lsls	r1, r2, #27
    14a0:	d40e      	bmi.n	14c0 <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    14a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    14a4:	079a      	lsls	r2, r3, #30
    14a6:	d40b      	bmi.n	14c0 <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    14a8:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    14aa:	4a0c      	ldr	r2, [pc, #48]	; (14dc <mem_manage_fault+0x68>)
    14ac:	6a93      	ldr	r3, [r2, #40]	; 0x28
    14ae:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    14b2:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    14b4:	2300      	movs	r3, #0
    14b6:	7023      	strb	r3, [r4, #0]

	return reason;
}
    14b8:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    14ba:	f06f 0015 	mvn.w	r0, #21
    14be:	e7eb      	b.n	1498 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    14c0:	4b06      	ldr	r3, [pc, #24]	; (14dc <mem_manage_fault+0x68>)
    14c2:	685b      	ldr	r3, [r3, #4]
    14c4:	051b      	lsls	r3, r3, #20
    14c6:	d5ef      	bpl.n	14a8 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    14c8:	4629      	mov	r1, r5
    14ca:	f7ff ff75 	bl	13b8 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    14ce:	2800      	cmp	r0, #0
    14d0:	d0ea      	beq.n	14a8 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    14d2:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    14d6:	2002      	movs	r0, #2
    14d8:	e7e7      	b.n	14aa <mem_manage_fault+0x36>
    14da:	bf00      	nop
    14dc:	e000ed00 	.word	0xe000ed00

000014e0 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    14e0:	4b0d      	ldr	r3, [pc, #52]	; (1518 <bus_fault.isra.0+0x38>)
    14e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    14e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    14e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14e8:	0592      	lsls	r2, r2, #22
    14ea:	d508      	bpl.n	14fe <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    14ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    14ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14f0:	0412      	lsls	r2, r2, #16
    14f2:	d504      	bpl.n	14fe <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    14f4:	b118      	cbz	r0, 14fe <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    14f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    14fc:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    14fe:	4b06      	ldr	r3, [pc, #24]	; (1518 <bus_fault.isra.0+0x38>)
    1500:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1502:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1504:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1506:	bf58      	it	pl
    1508:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    150a:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    150c:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    150e:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    1512:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1514:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1516:	4770      	bx	lr
    1518:	e000ed00 	.word	0xe000ed00

0000151c <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    151c:	4b07      	ldr	r3, [pc, #28]	; (153c <usage_fault.isra.0+0x20>)
    151e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1520:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1522:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1524:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1526:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1528:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    152a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    152c:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1530:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1534:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    1536:	2000      	movs	r0, #0
    1538:	4770      	bx	lr
    153a:	bf00      	nop
    153c:	e000ed00 	.word	0xe000ed00

00001540 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1540:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1542:	4b3e      	ldr	r3, [pc, #248]	; (163c <z_arm_fault+0xfc>)
    1544:	685b      	ldr	r3, [r3, #4]
{
    1546:	b08a      	sub	sp, #40	; 0x28
    1548:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    154a:	f3c3 0308 	ubfx	r3, r3, #0, #9
    154e:	2600      	movs	r6, #0
    1550:	f386 8811 	msr	BASEPRI, r6
    1554:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1558:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    155c:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    1560:	d111      	bne.n	1586 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1562:	f002 010c 	and.w	r1, r2, #12
    1566:	2908      	cmp	r1, #8
    1568:	d00d      	beq.n	1586 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    156a:	0712      	lsls	r2, r2, #28
    156c:	d401      	bmi.n	1572 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    156e:	4605      	mov	r5, r0
			*nested_exc = true;
    1570:	2601      	movs	r6, #1
	*recoverable = false;
    1572:	2200      	movs	r2, #0
    1574:	3b03      	subs	r3, #3
    1576:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    157a:	2b03      	cmp	r3, #3
    157c:	d857      	bhi.n	162e <z_arm_fault+0xee>
    157e:	e8df f003 	tbb	[pc, r3]
    1582:	4e04      	.short	0x4e04
    1584:	4b52      	.short	0x4b52
		return NULL;
    1586:	4635      	mov	r5, r6
    1588:	e7f3      	b.n	1572 <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    158a:	4b2c      	ldr	r3, [pc, #176]	; (163c <z_arm_fault+0xfc>)
    158c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    158e:	f014 0402 	ands.w	r4, r4, #2
    1592:	d14c      	bne.n	162e <z_arm_fault+0xee>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1596:	2a00      	cmp	r2, #0
    1598:	db18      	blt.n	15cc <z_arm_fault+0x8c>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    159a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    159c:	005b      	lsls	r3, r3, #1
    159e:	d515      	bpl.n	15cc <z_arm_fault+0x8c>
	uint16_t fault_insn = *(ret_addr - 1);
    15a0:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    15a2:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    15a6:	f64d 7302 	movw	r3, #57090	; 0xdf02
    15aa:	429a      	cmp	r2, r3
    15ac:	d00d      	beq.n	15ca <z_arm_fault+0x8a>
		} else if (SCB_MMFSR != 0) {
    15ae:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    15b2:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    15b6:	781b      	ldrb	r3, [r3, #0]
    15b8:	b303      	cbz	r3, 15fc <z_arm_fault+0xbc>
			reason = mem_manage_fault(esf, 1, recoverable);
    15ba:	f10d 0207 	add.w	r2, sp, #7
    15be:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    15c0:	4628      	mov	r0, r5
    15c2:	f7ff ff57 	bl	1474 <mem_manage_fault>
    15c6:	4604      	mov	r4, r0
		break;
    15c8:	e000      	b.n	15cc <z_arm_fault+0x8c>
			reason = esf->basic.r0;
    15ca:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    15cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    15d0:	b993      	cbnz	r3, 15f8 <z_arm_fault+0xb8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    15d2:	2220      	movs	r2, #32
    15d4:	4629      	mov	r1, r5
    15d6:	a802      	add	r0, sp, #8
    15d8:	f003 fa1c 	bl	4a14 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    15dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    15de:	b346      	cbz	r6, 1632 <z_arm_fault+0xf2>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    15e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
    15e4:	b922      	cbnz	r2, 15f0 <z_arm_fault+0xb0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    15e6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    15ea:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    15ee:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    15f0:	a902      	add	r1, sp, #8
    15f2:	4620      	mov	r0, r4
    15f4:	f003 f9d7 	bl	49a6 <z_arm_fatal_error>
}
    15f8:	b00a      	add	sp, #40	; 0x28
    15fa:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    15fc:	4b10      	ldr	r3, [pc, #64]	; (1640 <z_arm_fault+0x100>)
    15fe:	781b      	ldrb	r3, [r3, #0]
    1600:	b12b      	cbz	r3, 160e <z_arm_fault+0xce>
			reason = bus_fault(esf, 1, recoverable);
    1602:	f10d 0107 	add.w	r1, sp, #7
    1606:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    1608:	f7ff ff6a 	bl	14e0 <bus_fault.isra.0>
    160c:	e7db      	b.n	15c6 <z_arm_fault+0x86>
		} else if (SCB_UFSR != 0) {
    160e:	4b0d      	ldr	r3, [pc, #52]	; (1644 <z_arm_fault+0x104>)
    1610:	881b      	ldrh	r3, [r3, #0]
    1612:	b29b      	uxth	r3, r3
    1614:	2b00      	cmp	r3, #0
    1616:	d0d9      	beq.n	15cc <z_arm_fault+0x8c>
		reason = usage_fault(esf);
    1618:	f7ff ff80 	bl	151c <usage_fault.isra.0>
    161c:	e7d3      	b.n	15c6 <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    161e:	f10d 0207 	add.w	r2, sp, #7
    1622:	2100      	movs	r1, #0
    1624:	e7cc      	b.n	15c0 <z_arm_fault+0x80>
		reason = bus_fault(esf, 0, recoverable);
    1626:	f10d 0107 	add.w	r1, sp, #7
    162a:	2000      	movs	r0, #0
    162c:	e7ec      	b.n	1608 <z_arm_fault+0xc8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    162e:	2400      	movs	r4, #0
    1630:	e7cc      	b.n	15cc <z_arm_fault+0x8c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1632:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1636:	f023 0301 	bic.w	r3, r3, #1
    163a:	e7d8      	b.n	15ee <z_arm_fault+0xae>
    163c:	e000ed00 	.word	0xe000ed00
    1640:	e000ed29 	.word	0xe000ed29
    1644:	e000ed2a 	.word	0xe000ed2a

00001648 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1648:	4a02      	ldr	r2, [pc, #8]	; (1654 <z_arm_fault_init+0xc>)
    164a:	6953      	ldr	r3, [r2, #20]
    164c:	f043 0310 	orr.w	r3, r3, #16
    1650:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    1652:	4770      	bx	lr
    1654:	e000ed00 	.word	0xe000ed00

00001658 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1658:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    165c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1660:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1662:	4672      	mov	r2, lr
	bl z_arm_fault
    1664:	f7ff ff6c 	bl	1540 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1668:	bd01      	pop	{r0, pc}
    166a:	bf00      	nop

0000166c <z_arm_interrupt_init>:
    166c:	4804      	ldr	r0, [pc, #16]	; (1680 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    166e:	2300      	movs	r3, #0
    1670:	2120      	movs	r1, #32
    1672:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1674:	3301      	adds	r3, #1
    1676:	2b30      	cmp	r3, #48	; 0x30
    1678:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    167c:	d1f9      	bne.n	1672 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    167e:	4770      	bx	lr
    1680:	e000e100 	.word	0xe000e100

00001684 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1684:	2000      	movs	r0, #0
    msr CONTROL, r0
    1686:	f380 8814 	msr	CONTROL, r0
    isb
    168a:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    168e:	f003 fd4f 	bl	5130 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1692:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1694:	490d      	ldr	r1, [pc, #52]	; (16cc <__start+0x48>)
    str r0, [r1]
    1696:	6008      	str	r0, [r1, #0]
    dsb
    1698:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    169c:	480c      	ldr	r0, [pc, #48]	; (16d0 <__start+0x4c>)
    msr msp, r0
    169e:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    16a2:	f000 f829 	bl	16f8 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    16a6:	2020      	movs	r0, #32
    msr BASEPRI, r0
    16a8:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    16ac:	4809      	ldr	r0, [pc, #36]	; (16d4 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    16ae:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    16b2:	1840      	adds	r0, r0, r1
    msr PSP, r0
    16b4:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    16b8:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    16bc:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    16be:	4308      	orrs	r0, r1
    msr CONTROL, r0
    16c0:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    16c4:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    16c8:	f7ff fdea 	bl	12a0 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    16cc:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    16d0:	20001380 	.word	0x20001380
    ldr r0, =z_interrupt_stacks
    16d4:	20001500 	.word	0x20001500

000016d8 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    16d8:	4a06      	ldr	r2, [pc, #24]	; (16f4 <z_arm_clear_arm_mpu_config+0x1c>)
    16da:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    16dc:	2300      	movs	r3, #0
	int num_regions =
    16de:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    16e2:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    16e4:	428b      	cmp	r3, r1
    16e6:	d100      	bne.n	16ea <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    16e8:	4770      	bx	lr
  MPU->RNR = rnr;
    16ea:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    16ec:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    16ee:	3301      	adds	r3, #1
    16f0:	e7f8      	b.n	16e4 <z_arm_clear_arm_mpu_config+0xc>
    16f2:	bf00      	nop
    16f4:	e000ed90 	.word	0xe000ed90

000016f8 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    16f8:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    16fa:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    16fc:	2300      	movs	r3, #0
    16fe:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1702:	f7ff ffe9 	bl	16d8 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1706:	4b14      	ldr	r3, [pc, #80]	; (1758 <z_arm_init_arch_hw_at_boot+0x60>)
    1708:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    170c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1710:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    1714:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1718:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    171c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    1720:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1724:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    1728:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    172c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1730:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    1734:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    1738:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    173c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    1740:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    1744:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    1748:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    174c:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    174e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1752:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1756:	bd08      	pop	{r3, pc}
    1758:	e000e100 	.word	0xe000e100

0000175c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    175c:	4b06      	ldr	r3, [pc, #24]	; (1778 <z_impl_k_thread_abort+0x1c>)
    175e:	689b      	ldr	r3, [r3, #8]
    1760:	4283      	cmp	r3, r0
    1762:	d107      	bne.n	1774 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1764:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1768:	b123      	cbz	r3, 1774 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    176a:	4a04      	ldr	r2, [pc, #16]	; (177c <z_impl_k_thread_abort+0x20>)
    176c:	6853      	ldr	r3, [r2, #4]
    176e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1772:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    1774:	f002 bc0e 	b.w	3f94 <z_thread_abort>
    1778:	20000958 	.word	0x20000958
    177c:	e000ed00 	.word	0xe000ed00

00001780 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1780:	4b02      	ldr	r3, [pc, #8]	; (178c <z_arm_configure_static_mpu_regions+0xc>)
    1782:	4a03      	ldr	r2, [pc, #12]	; (1790 <z_arm_configure_static_mpu_regions+0x10>)
    1784:	4803      	ldr	r0, [pc, #12]	; (1794 <z_arm_configure_static_mpu_regions+0x14>)
    1786:	2101      	movs	r1, #1
    1788:	f000 b868 	b.w	185c <arm_core_mpu_configure_static_mpu_regions>
    178c:	20040000 	.word	0x20040000
    1790:	20000000 	.word	0x20000000
    1794:	000053f4 	.word	0x000053f4

00001798 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    1798:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    179a:	4b05      	ldr	r3, [pc, #20]	; (17b0 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    179c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    179e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    17a0:	4a04      	ldr	r2, [pc, #16]	; (17b4 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    17a2:	2120      	movs	r1, #32
    17a4:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    17a8:	4618      	mov	r0, r3
    17aa:	2101      	movs	r1, #1
    17ac:	f000 b860 	b.w	1870 <arm_core_mpu_configure_dynamic_mpu_regions>
    17b0:	2000080c 	.word	0x2000080c
    17b4:	150b0000 	.word	0x150b0000

000017b8 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    17b8:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    17ba:	4f1e      	ldr	r7, [pc, #120]	; (1834 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    17bc:	2600      	movs	r6, #0
    17be:	428e      	cmp	r6, r1
    17c0:	db01      	blt.n	17c6 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    17c2:	4610      	mov	r0, r2
    17c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    17c6:	6844      	ldr	r4, [r0, #4]
    17c8:	b384      	cbz	r4, 182c <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    17ca:	b153      	cbz	r3, 17e2 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    17cc:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    17d0:	ea14 0f0c 	tst.w	r4, ip
    17d4:	d118      	bne.n	1808 <mpu_configure_regions+0x50>
		&&
    17d6:	2c1f      	cmp	r4, #31
    17d8:	d916      	bls.n	1808 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    17da:	6805      	ldr	r5, [r0, #0]
		&&
    17dc:	ea1c 0f05 	tst.w	ip, r5
    17e0:	d112      	bne.n	1808 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    17e2:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    17e4:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    17e6:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    17ea:	b2d2      	uxtb	r2, r2
    17ec:	d90f      	bls.n	180e <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    17ee:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    17f2:	d80e      	bhi.n	1812 <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    17f4:	3c01      	subs	r4, #1
    17f6:	fab4 f484 	clz	r4, r4
    17fa:	f1c4 041f 	rsb	r4, r4, #31
    17fe:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    1800:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1802:	ea4c 0404 	orr.w	r4, ip, r4
    1806:	d906      	bls.n	1816 <mpu_configure_regions+0x5e>
			return -EINVAL;
    1808:	f06f 0215 	mvn.w	r2, #21
    180c:	e7d9      	b.n	17c2 <mpu_configure_regions+0xa>
		return REGION_32B;
    180e:	2408      	movs	r4, #8
    1810:	e7f6      	b.n	1800 <mpu_configure_regions+0x48>
		return REGION_4G;
    1812:	243e      	movs	r4, #62	; 0x3e
    1814:	e7f4      	b.n	1800 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1816:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    181a:	4315      	orrs	r5, r2
    181c:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1820:	f044 0401 	orr.w	r4, r4, #1
    1824:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1826:	60fd      	str	r5, [r7, #12]
		reg_index++;
    1828:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    182a:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    182c:	3601      	adds	r6, #1
    182e:	300c      	adds	r0, #12
    1830:	e7c5      	b.n	17be <mpu_configure_regions+0x6>
    1832:	bf00      	nop
    1834:	e000ed90 	.word	0xe000ed90

00001838 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1838:	4b03      	ldr	r3, [pc, #12]	; (1848 <arm_core_mpu_enable+0x10>)
    183a:	2205      	movs	r2, #5
    183c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    183e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1842:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1846:	4770      	bx	lr
    1848:	e000ed90 	.word	0xe000ed90

0000184c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    184c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1850:	4b01      	ldr	r3, [pc, #4]	; (1858 <arm_core_mpu_disable+0xc>)
    1852:	2200      	movs	r2, #0
    1854:	605a      	str	r2, [r3, #4]
}
    1856:	4770      	bx	lr
    1858:	e000ed90 	.word	0xe000ed90

0000185c <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    185c:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    185e:	4c03      	ldr	r4, [pc, #12]	; (186c <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    1860:	2301      	movs	r3, #1
    1862:	7822      	ldrb	r2, [r4, #0]
    1864:	f7ff ffa8 	bl	17b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1868:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    186a:	bd10      	pop	{r4, pc}
    186c:	200009a8 	.word	0x200009a8

00001870 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    1870:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    1872:	4a08      	ldr	r2, [pc, #32]	; (1894 <arm_core_mpu_configure_dynamic_mpu_regions+0x24>)
    1874:	2300      	movs	r3, #0
    1876:	7812      	ldrb	r2, [r2, #0]
    1878:	f7ff ff9e 	bl	17b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    187c:	f110 0f16 	cmn.w	r0, #22
    1880:	d003      	beq.n	188a <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
  MPU->RNR = rnr;
    1882:	4b05      	ldr	r3, [pc, #20]	; (1898 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
  MPU->RASR = 0U;
    1884:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1886:	2807      	cmp	r0, #7
    1888:	dd00      	ble.n	188c <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    188a:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
    188c:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    188e:	611a      	str	r2, [r3, #16]
    1890:	3001      	adds	r0, #1
    1892:	e7f8      	b.n	1886 <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
    1894:	200009a8 	.word	0x200009a8
    1898:	e000ed90 	.word	0xe000ed90

0000189c <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    189c:	4913      	ldr	r1, [pc, #76]	; (18ec <z_arm_mpu_init+0x50>)
    189e:	6808      	ldr	r0, [r1, #0]
    18a0:	2808      	cmp	r0, #8
{
    18a2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    18a4:	d81e      	bhi.n	18e4 <z_arm_mpu_init+0x48>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    18a6:	f7ff ffd1 	bl	184c <arm_core_mpu_disable>
    18aa:	4c11      	ldr	r4, [pc, #68]	; (18f0 <z_arm_mpu_init+0x54>)
    18ac:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    18ae:	2200      	movs	r2, #0
    18b0:	4290      	cmp	r0, r2
    18b2:	f101 010c 	add.w	r1, r1, #12
    18b6:	d105      	bne.n	18c4 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    18b8:	4b0e      	ldr	r3, [pc, #56]	; (18f4 <z_arm_mpu_init+0x58>)
    18ba:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    18bc:	f7ff ffbc 	bl	1838 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    18c0:	2000      	movs	r0, #0
}
    18c2:	bd10      	pop	{r4, pc}
    18c4:	60a2      	str	r2, [r4, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    18c6:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    18ca:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    18ce:	4313      	orrs	r3, r2
    18d0:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    18d4:	60e3      	str	r3, [r4, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    18d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
    18da:	f043 0301 	orr.w	r3, r3, #1
    18de:	6123      	str	r3, [r4, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    18e0:	3201      	adds	r2, #1
    18e2:	e7e5      	b.n	18b0 <z_arm_mpu_init+0x14>
		return -1;
    18e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    18e8:	e7eb      	b.n	18c2 <z_arm_mpu_init+0x26>
    18ea:	bf00      	nop
    18ec:	00005400 	.word	0x00005400
    18f0:	e000ed90 	.word	0xe000ed90
    18f4:	200009a8 	.word	0x200009a8

000018f8 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    18f8:	4b01      	ldr	r3, [pc, #4]	; (1900 <__stdout_hook_install+0x8>)
    18fa:	6018      	str	r0, [r3, #0]
}
    18fc:	4770      	bx	lr
    18fe:	bf00      	nop
    1900:	20000024 	.word	0x20000024

00001904 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    1904:	f04f 0320 	mov.w	r3, #32
    1908:	f3ef 8111 	mrs	r1, BASEPRI
    190c:	f383 8812 	msr	BASEPRI_MAX, r3
    1910:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1914:	4a0f      	ldr	r2, [pc, #60]	; (1954 <nordicsemi_nrf52_init+0x50>)
    1916:	2301      	movs	r3, #1
    1918:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    191c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1920:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    1924:	4a0c      	ldr	r2, [pc, #48]	; (1958 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    1926:	6812      	ldr	r2, [r2, #0]
    1928:	2a08      	cmp	r2, #8
    192a:	d108      	bne.n	193e <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    192c:	4a0b      	ldr	r2, [pc, #44]	; (195c <nordicsemi_nrf52_init+0x58>)
    192e:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    1930:	2a05      	cmp	r2, #5
    1932:	d804      	bhi.n	193e <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    1934:	480a      	ldr	r0, [pc, #40]	; (1960 <nordicsemi_nrf52_init+0x5c>)
    1936:	5c82      	ldrb	r2, [r0, r2]
    1938:	b10a      	cbz	r2, 193e <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    193a:	4a0a      	ldr	r2, [pc, #40]	; (1964 <nordicsemi_nrf52_init+0x60>)
    193c:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    193e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1942:	2201      	movs	r2, #1
    1944:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    1948:	f381 8811 	msr	BASEPRI, r1
    194c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1950:	2000      	movs	r0, #0
    1952:	4770      	bx	lr
    1954:	4001e000 	.word	0x4001e000
    1958:	10000130 	.word	0x10000130
    195c:	10000134 	.word	0x10000134
    1960:	00005624 	.word	0x00005624
    1964:	40000638 	.word	0x40000638

00001968 <sys_arch_reboot>:
    *p_gpregret = val;
    1968:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    196c:	b2c0      	uxtb	r0, r0
    196e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1972:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1976:	4905      	ldr	r1, [pc, #20]	; (198c <sys_arch_reboot+0x24>)
    1978:	4b05      	ldr	r3, [pc, #20]	; (1990 <sys_arch_reboot+0x28>)
    197a:	68ca      	ldr	r2, [r1, #12]
    197c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1980:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1982:	60cb      	str	r3, [r1, #12]
    1984:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1988:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    198a:	e7fd      	b.n	1988 <sys_arch_reboot+0x20>
    198c:	e000ed00 	.word	0xe000ed00
    1990:	05fa0004 	.word	0x05fa0004

00001994 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1994:	b120      	cbz	r0, 19a0 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    1996:	4b03      	ldr	r3, [pc, #12]	; (19a4 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1998:	0180      	lsls	r0, r0, #6
    199a:	f043 0301 	orr.w	r3, r3, #1
    199e:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    19a0:	4770      	bx	lr
    19a2:	bf00      	nop
    19a4:	000053c0 	.word	0x000053c0

000019a8 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    19a8:	4a0e      	ldr	r2, [pc, #56]	; (19e4 <onoff_stop+0x3c>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    19aa:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    19ac:	1a84      	subs	r4, r0, r2
    19ae:	10a3      	asrs	r3, r4, #2
    19b0:	4c0d      	ldr	r4, [pc, #52]	; (19e8 <onoff_stop+0x40>)
    19b2:	435c      	muls	r4, r3
{
    19b4:	4605      	mov	r5, r0
    19b6:	b2e4      	uxtb	r4, r4
	err = set_off_state(&subdata->flags, ctx);
    19b8:	200c      	movs	r0, #12
    19ba:	fb00 2004 	mla	r0, r0, r4, r2
{
    19be:	460e      	mov	r6, r1
	err = set_off_state(&subdata->flags, ctx);
    19c0:	2140      	movs	r1, #64	; 0x40
    19c2:	4408      	add	r0, r1
    19c4:	f003 f864 	bl	4a90 <set_off_state>
	if (err < 0) {
    19c8:	1e01      	subs	r1, r0, #0
    19ca:	db05      	blt.n	19d8 <onoff_stop+0x30>
	get_sub_config(dev, type)->stop();
    19cc:	4b07      	ldr	r3, [pc, #28]	; (19ec <onoff_stop+0x44>)
    19ce:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    19d2:	6863      	ldr	r3, [r4, #4]
    19d4:	4798      	blx	r3
	return 0;
    19d6:	2100      	movs	r1, #0
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
	notify(mgr, res);
    19d8:	4628      	mov	r0, r5
    19da:	4633      	mov	r3, r6
}
    19dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    19e0:	4718      	bx	r3
    19e2:	bf00      	nop
    19e4:	20000828 	.word	0x20000828
    19e8:	b6db6db7 	.word	0xb6db6db7
    19ec:	00005438 	.word	0x00005438

000019f0 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    19f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    19f4:	4e10      	ldr	r6, [pc, #64]	; (1a38 <onoff_start+0x48>)
    19f6:	1b84      	subs	r4, r0, r6
    19f8:	10a3      	asrs	r3, r4, #2
    19fa:	4c10      	ldr	r4, [pc, #64]	; (1a3c <onoff_start+0x4c>)
    19fc:	435c      	muls	r4, r3
    19fe:	b2e4      	uxtb	r4, r4
	err = set_starting_state(&subdata->flags, ctx);
    1a00:	250c      	movs	r5, #12
    1a02:	4365      	muls	r5, r4
{
    1a04:	4680      	mov	r8, r0
	err = set_starting_state(&subdata->flags, ctx);
    1a06:	f105 0040 	add.w	r0, r5, #64	; 0x40
{
    1a0a:	460f      	mov	r7, r1
	err = set_starting_state(&subdata->flags, ctx);
    1a0c:	4430      	add	r0, r6
    1a0e:	2140      	movs	r1, #64	; 0x40
    1a10:	f003 f857 	bl	4ac2 <set_starting_state>
	if (err < 0) {
    1a14:	1e01      	subs	r1, r0, #0
    1a16:	db09      	blt.n	1a2c <onoff_start+0x3c>
	subdata->cb = cb;
    1a18:	4a09      	ldr	r2, [pc, #36]	; (1a40 <onoff_start+0x50>)
    1a1a:	1973      	adds	r3, r6, r5
	subdata->user_data = user_data;
    1a1c:	e9c3 270e 	strd	r2, r7, [r3, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    1a20:	4b08      	ldr	r3, [pc, #32]	; (1a44 <onoff_start+0x54>)
    1a22:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    1a26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    1a2a:	4718      	bx	r3
		notify(mgr, err);
    1a2c:	4640      	mov	r0, r8
    1a2e:	463b      	mov	r3, r7
}
    1a30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    1a34:	4718      	bx	r3
    1a36:	bf00      	nop
    1a38:	20000828 	.word	0x20000828
    1a3c:	b6db6db7 	.word	0xb6db6db7
    1a40:	00004b25 	.word	0x00004b25
    1a44:	00005438 	.word	0x00005438

00001a48 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1a48:	2200      	movs	r2, #0
{
    1a4a:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1a4c:	2101      	movs	r1, #1
{
    1a4e:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1a50:	4610      	mov	r0, r2
    1a52:	f7ff fc09 	bl	1268 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    1a56:	2000      	movs	r0, #0
    1a58:	f7ff fbe8 	bl	122c <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1a5c:	480f      	ldr	r0, [pc, #60]	; (1a9c <clk_init+0x54>)
    1a5e:	f001 f83f 	bl	2ae0 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1a62:	4b0f      	ldr	r3, [pc, #60]	; (1aa0 <clk_init+0x58>)
    1a64:	4298      	cmp	r0, r3
    1a66:	d115      	bne.n	1a94 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1a68:	f003 f98c 	bl	4d84 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    1a6c:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1a6e:	490d      	ldr	r1, [pc, #52]	; (1aa4 <clk_init+0x5c>)
    1a70:	4630      	mov	r0, r6
    1a72:	f002 fec7 	bl	4804 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1a76:	2800      	cmp	r0, #0
    1a78:	db0b      	blt.n	1a92 <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1a7a:	2501      	movs	r5, #1
    1a7c:	6435      	str	r5, [r6, #64]	; 0x40
						get_sub_data(dev, i);
    1a7e:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1a80:	4908      	ldr	r1, [pc, #32]	; (1aa4 <clk_init+0x5c>)
    1a82:	f104 001c 	add.w	r0, r4, #28
    1a86:	f002 febd 	bl	4804 <onoff_manager_init>
		if (err < 0) {
    1a8a:	2800      	cmp	r0, #0
    1a8c:	db01      	blt.n	1a92 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1a8e:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    1a90:	2000      	movs	r0, #0
}
    1a92:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1a94:	f06f 0004 	mvn.w	r0, #4
    1a98:	e7fb      	b.n	1a92 <clk_init+0x4a>
    1a9a:	bf00      	nop
    1a9c:	00001add 	.word	0x00001add
    1aa0:	0bad0000 	.word	0x0bad0000
    1aa4:	00005448 	.word	0x00005448

00001aa8 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1aa8:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1aaa:	230c      	movs	r3, #12
    1aac:	4809      	ldr	r0, [pc, #36]	; (1ad4 <clkstarted_handle.constprop.0+0x2c>)
    1aae:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    1ab0:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    1ab2:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    1ab4:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    1ab8:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    1aba:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    1abc:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1abe:	4418      	add	r0, r3
    1ac0:	f003 f81d 	bl	4afe <set_on_state>
	if (callback) {
    1ac4:	b12d      	cbz	r5, 1ad2 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    1ac6:	4632      	mov	r2, r6
    1ac8:	462b      	mov	r3, r5
    1aca:	4803      	ldr	r0, [pc, #12]	; (1ad8 <clkstarted_handle.constprop.0+0x30>)
}
    1acc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    1ad0:	4718      	bx	r3
}
    1ad2:	bd70      	pop	{r4, r5, r6, pc}
    1ad4:	20000828 	.word	0x20000828
    1ad8:	0000519c 	.word	0x0000519c

00001adc <clock_event_handler>:
	switch (event) {
    1adc:	b110      	cbz	r0, 1ae4 <clock_event_handler+0x8>
    1ade:	2801      	cmp	r0, #1
    1ae0:	d004      	beq.n	1aec <clock_event_handler+0x10>
    1ae2:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1ae4:	4b03      	ldr	r3, [pc, #12]	; (1af4 <clock_event_handler+0x18>)
    1ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    1ae8:	075b      	lsls	r3, r3, #29
    1aea:	d101      	bne.n	1af0 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1aec:	f7ff bfdc 	b.w	1aa8 <clkstarted_handle.constprop.0>
}
    1af0:	4770      	bx	lr
    1af2:	bf00      	nop
    1af4:	20000828 	.word	0x20000828

00001af8 <generic_hfclk_start>:
{
    1af8:	b508      	push	{r3, lr}
	__asm__ volatile(
    1afa:	f04f 0320 	mov.w	r3, #32
    1afe:	f3ef 8111 	mrs	r1, BASEPRI
    1b02:	f383 8812 	msr	BASEPRI_MAX, r3
    1b06:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1b0a:	4a12      	ldr	r2, [pc, #72]	; (1b54 <generic_hfclk_start+0x5c>)
    1b0c:	6813      	ldr	r3, [r2, #0]
    1b0e:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    1b12:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    1b16:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1b18:	d00c      	beq.n	1b34 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1b1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1b1e:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1b22:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1b26:	f013 0301 	ands.w	r3, r3, #1
    1b2a:	d003      	beq.n	1b34 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    1b2c:	480a      	ldr	r0, [pc, #40]	; (1b58 <generic_hfclk_start+0x60>)
    1b2e:	f002 ffe6 	bl	4afe <set_on_state>
			already_started = true;
    1b32:	2301      	movs	r3, #1
	__asm__ volatile(
    1b34:	f381 8811 	msr	BASEPRI, r1
    1b38:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1b3c:	b123      	cbz	r3, 1b48 <generic_hfclk_start+0x50>
}
    1b3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    1b42:	2000      	movs	r0, #0
    1b44:	f7ff bfb0 	b.w	1aa8 <clkstarted_handle.constprop.0>
}
    1b48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1b4c:	2001      	movs	r0, #1
    1b4e:	f000 bfd7 	b.w	2b00 <nrfx_clock_start>
    1b52:	bf00      	nop
    1b54:	20000878 	.word	0x20000878
    1b58:	20000868 	.word	0x20000868

00001b5c <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1b5c:	4b09      	ldr	r3, [pc, #36]	; (1b84 <generic_hfclk_stop+0x28>)
    1b5e:	f3bf 8f5b 	dmb	ish
    1b62:	e853 2f00 	ldrex	r2, [r3]
    1b66:	f022 0102 	bic.w	r1, r2, #2
    1b6a:	e843 1000 	strex	r0, r1, [r3]
    1b6e:	2800      	cmp	r0, #0
    1b70:	d1f7      	bne.n	1b62 <generic_hfclk_stop+0x6>
    1b72:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1b76:	07d3      	lsls	r3, r2, #31
    1b78:	d402      	bmi.n	1b80 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    1b7a:	2001      	movs	r0, #1
    1b7c:	f000 bff2 	b.w	2b64 <nrfx_clock_stop>
}
    1b80:	4770      	bx	lr
    1b82:	bf00      	nop
    1b84:	20000878 	.word	0x20000878

00001b88 <api_blocking_start>:
{
    1b88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1b8a:	2200      	movs	r2, #0
    1b8c:	2301      	movs	r3, #1
    1b8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1b92:	4a09      	ldr	r2, [pc, #36]	; (1bb8 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1b94:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1b98:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1b9a:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1b9e:	f002 ffe7 	bl	4b70 <api_start>
	if (err < 0) {
    1ba2:	2800      	cmp	r0, #0
    1ba4:	db05      	blt.n	1bb2 <api_blocking_start+0x2a>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1ba6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1baa:	2300      	movs	r3, #0
    1bac:	4668      	mov	r0, sp
    1bae:	f001 febd 	bl	392c <z_impl_k_sem_take>
}
    1bb2:	b005      	add	sp, #20
    1bb4:	f85d fb04 	ldr.w	pc, [sp], #4
    1bb8:	00004b43 	.word	0x00004b43

00001bbc <z_nrf_clock_control_lf_on>:
{
    1bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1bc0:	493a      	ldr	r1, [pc, #232]	; (1cac <z_nrf_clock_control_lf_on+0xf0>)
    1bc2:	f3bf 8f5b 	dmb	ish
    1bc6:	4606      	mov	r6, r0
    1bc8:	2201      	movs	r2, #1
    1bca:	e851 3f00 	ldrex	r3, [r1]
    1bce:	e841 2000 	strex	r0, r2, [r1]
    1bd2:	2800      	cmp	r0, #0
    1bd4:	d1f9      	bne.n	1bca <z_nrf_clock_control_lf_on+0xe>
    1bd6:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1bda:	b933      	cbnz	r3, 1bea <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1bdc:	4934      	ldr	r1, [pc, #208]	; (1cb0 <z_nrf_clock_control_lf_on+0xf4>)
		err = onoff_request(mgr, &cli);
    1bde:	4835      	ldr	r0, [pc, #212]	; (1cb4 <z_nrf_clock_control_lf_on+0xf8>)
    1be0:	604b      	str	r3, [r1, #4]
    1be2:	60cb      	str	r3, [r1, #12]
    1be4:	608a      	str	r2, [r1, #8]
    1be6:	f002 fe20 	bl	482a <onoff_request>
	switch (start_mode) {
    1bea:	1e73      	subs	r3, r6, #1
    1bec:	2b01      	cmp	r3, #1
    1bee:	d832      	bhi.n	1c56 <z_nrf_clock_control_lf_on+0x9a>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1bf0:	2e01      	cmp	r6, #1
    1bf2:	d107      	bne.n	1c04 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1bf4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1bf8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1bfc:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1c00:	2b01      	cmp	r3, #1
    1c02:	d028      	beq.n	1c56 <z_nrf_clock_control_lf_on+0x9a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1c04:	f003 f98f 	bl	4f26 <k_is_in_isr>
    1c08:	4604      	mov	r4, r0
    1c0a:	b918      	cbnz	r0, 1c14 <z_nrf_clock_control_lf_on+0x58>
	return !z_sys_post_kernel;
    1c0c:	4b2a      	ldr	r3, [pc, #168]	; (1cb8 <z_nrf_clock_control_lf_on+0xfc>)
	int key = isr_mode ? irq_lock() : 0;
    1c0e:	781b      	ldrb	r3, [r3, #0]
    1c10:	2b00      	cmp	r3, #0
    1c12:	d144      	bne.n	1c9e <z_nrf_clock_control_lf_on+0xe2>
	__asm__ volatile(
    1c14:	f04f 0320 	mov.w	r3, #32
    1c18:	f3ef 8511 	mrs	r5, BASEPRI
    1c1c:	f383 8812 	msr	BASEPRI_MAX, r3
    1c20:	f3bf 8f6f 	isb	sy
    1c24:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1c26:	4f25      	ldr	r7, [pc, #148]	; (1cbc <z_nrf_clock_control_lf_on+0x100>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1c28:	f8df 8094 	ldr.w	r8, [pc, #148]	; 1cc0 <z_nrf_clock_control_lf_on+0x104>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1c2c:	f8df 9094 	ldr.w	r9, [pc, #148]	; 1cc4 <z_nrf_clock_control_lf_on+0x108>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1c30:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1c34:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1c38:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    1c3c:	03d2      	lsls	r2, r2, #15
    1c3e:	d50c      	bpl.n	1c5a <z_nrf_clock_control_lf_on+0x9e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1c40:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1c44:	2b01      	cmp	r3, #1
    1c46:	d001      	beq.n	1c4c <z_nrf_clock_control_lf_on+0x90>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1c48:	2e01      	cmp	r6, #1
    1c4a:	d106      	bne.n	1c5a <z_nrf_clock_control_lf_on+0x9e>
	if (isr_mode) {
    1c4c:	b30c      	cbz	r4, 1c92 <z_nrf_clock_control_lf_on+0xd6>
	__asm__ volatile(
    1c4e:	f385 8811 	msr	BASEPRI, r5
    1c52:	f3bf 8f6f 	isb	sy
}
    1c56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1c5a:	b1ac      	cbz	r4, 1c88 <z_nrf_clock_control_lf_on+0xcc>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1c5c:	4628      	mov	r0, r5
    1c5e:	f7ff fadb 	bl	1218 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1c62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1c66:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1c6a:	2b00      	cmp	r3, #0
    1c6c:	d1e0      	bne.n	1c30 <z_nrf_clock_control_lf_on+0x74>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1c6e:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    1c70:	2900      	cmp	r1, #0
    1c72:	d0dd      	beq.n	1c30 <z_nrf_clock_control_lf_on+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1c74:	603b      	str	r3, [r7, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1c76:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    1c78:	2301      	movs	r3, #1
    1c7a:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    1c7e:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1c82:	f8c9 3000 	str.w	r3, [r9]
}
    1c86:	e7d3      	b.n	1c30 <z_nrf_clock_control_lf_on+0x74>
	return z_impl_k_sleep(timeout);
    1c88:	2100      	movs	r1, #0
    1c8a:	2021      	movs	r0, #33	; 0x21
    1c8c:	f002 f962 	bl	3f54 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1c90:	e7e7      	b.n	1c62 <z_nrf_clock_control_lf_on+0xa6>
    p_reg->INTENSET = mask;
    1c92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c96:	2202      	movs	r2, #2
    1c98:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1c9c:	e7db      	b.n	1c56 <z_nrf_clock_control_lf_on+0x9a>
    p_reg->INTENCLR = mask;
    1c9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1ca2:	2202      	movs	r2, #2
    1ca4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    1ca8:	4605      	mov	r5, r0
}
    1caa:	e7bc      	b.n	1c26 <z_nrf_clock_control_lf_on+0x6a>
    1cac:	2000087c 	.word	0x2000087c
    1cb0:	20000818 	.word	0x20000818
    1cb4:	20000844 	.word	0x20000844
    1cb8:	20000db9 	.word	0x20000db9
    1cbc:	40000104 	.word	0x40000104
    1cc0:	e000e100 	.word	0xe000e100
    1cc4:	40000008 	.word	0x40000008

00001cc8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1cc8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1cca:	4b08      	ldr	r3, [pc, #32]	; (1cec <uart_console_init+0x24>)
    1ccc:	4808      	ldr	r0, [pc, #32]	; (1cf0 <uart_console_init+0x28>)
    1cce:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    1cd0:	f003 f8c0 	bl	4e54 <z_device_ready>
    1cd4:	b138      	cbz	r0, 1ce6 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    1cd6:	4807      	ldr	r0, [pc, #28]	; (1cf4 <uart_console_init+0x2c>)
    1cd8:	f7ff fe0e 	bl	18f8 <__stdout_hook_install>
	__printk_hook_install(console_out);
    1cdc:	4805      	ldr	r0, [pc, #20]	; (1cf4 <uart_console_init+0x2c>)
    1cde:	f7fe fbdd 	bl	49c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    1ce2:	2000      	movs	r0, #0
}
    1ce4:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1ce6:	f06f 0012 	mvn.w	r0, #18
    1cea:	e7fb      	b.n	1ce4 <uart_console_init+0x1c>
    1cec:	20000880 	.word	0x20000880
    1cf0:	000051fc 	.word	0x000051fc
    1cf4:	00001cf9 	.word	0x00001cf9

00001cf8 <console_out>:
	if ('\n' == c) {
    1cf8:	280a      	cmp	r0, #10
{
    1cfa:	b538      	push	{r3, r4, r5, lr}
    1cfc:	4d07      	ldr	r5, [pc, #28]	; (1d1c <console_out+0x24>)
    1cfe:	4604      	mov	r4, r0
	if ('\n' == c) {
    1d00:	d104      	bne.n	1d0c <console_out+0x14>
    1d02:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1d04:	6883      	ldr	r3, [r0, #8]
    1d06:	210d      	movs	r1, #13
    1d08:	685b      	ldr	r3, [r3, #4]
    1d0a:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    1d0c:	6828      	ldr	r0, [r5, #0]
    1d0e:	6883      	ldr	r3, [r0, #8]
    1d10:	b2e1      	uxtb	r1, r4
    1d12:	685b      	ldr	r3, [r3, #4]
    1d14:	4798      	blx	r3
}
    1d16:	4620      	mov	r0, r4
    1d18:	bd38      	pop	{r3, r4, r5, pc}
    1d1a:	bf00      	nop
    1d1c:	20000880 	.word	0x20000880

00001d20 <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1d20:	0942      	lsrs	r2, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    1d22:	b570      	push	{r4, r5, r6, lr}
    1d24:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1d26:	d002      	beq.n	1d2e <nrfx_gpio_handler+0xe>
    1d28:	2a01      	cmp	r2, #1
    1d2a:	d01d      	beq.n	1d68 <nrfx_gpio_handler+0x48>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    1d2c:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1d2e:	4e0f      	ldr	r6, [pc, #60]	; (1d6c <nrfx_gpio_handler+0x4c>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1d30:	6932      	ldr	r2, [r6, #16]
    1d32:	6851      	ldr	r1, [r2, #4]
    1d34:	2900      	cmp	r1, #0
    1d36:	d0f9      	beq.n	1d2c <nrfx_gpio_handler+0xc>
    1d38:	680c      	ldr	r4, [r1, #0]
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1d3a:	f003 031f 	and.w	r3, r3, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    1d3e:	2501      	movs	r5, #1
    1d40:	2c00      	cmp	r4, #0
    1d42:	fa05 f503 	lsl.w	r5, r5, r3
	return node->next;
    1d46:	bf38      	it	cc
    1d48:	2400      	movcc	r4, #0
		if (cb->pin_mask & pins) {
    1d4a:	688a      	ldr	r2, [r1, #8]
    1d4c:	402a      	ands	r2, r5
    1d4e:	d002      	beq.n	1d56 <nrfx_gpio_handler+0x36>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    1d50:	684b      	ldr	r3, [r1, #4]
    1d52:	4630      	mov	r0, r6
    1d54:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1d56:	2c00      	cmp	r4, #0
    1d58:	d0e8      	beq.n	1d2c <nrfx_gpio_handler+0xc>
    1d5a:	6823      	ldr	r3, [r4, #0]
    1d5c:	2b00      	cmp	r3, #0
    1d5e:	bf38      	it	cc
    1d60:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1d62:	4621      	mov	r1, r4
    1d64:	461c      	mov	r4, r3
    1d66:	e7f0      	b.n	1d4a <nrfx_gpio_handler+0x2a>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1d68:	4e01      	ldr	r6, [pc, #4]	; (1d70 <nrfx_gpio_handler+0x50>)
    1d6a:	e7e1      	b.n	1d30 <nrfx_gpio_handler+0x10>
    1d6c:	000051b4 	.word	0x000051b4
    1d70:	000051cc 	.word	0x000051cc

00001d74 <gpio_nrfx_pin_interrupt_configure>:
{
    1d74:	b530      	push	{r4, r5, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1d76:	6840      	ldr	r0, [r0, #4]
    1d78:	7b04      	ldrb	r4, [r0, #12]
    1d7a:	f001 051f 	and.w	r5, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    1d7e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1d82:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    1d86:	b085      	sub	sp, #20
    1d88:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    1d8c:	d104      	bne.n	1d98 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    1d8e:	4628      	mov	r0, r5
    1d90:	f001 f988 	bl	30a4 <nrfx_gpiote_trigger_disable>
	return 0;
    1d94:	2000      	movs	r0, #0
    1d96:	e032      	b.n	1dfe <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
    1d98:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1d9c:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1da0:	d12f      	bne.n	1e02 <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1da2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    1da6:	bf0c      	ite	eq
    1da8:	2304      	moveq	r3, #4
    1daa:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    1dac:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1db0:	6883      	ldr	r3, [r0, #8]
    1db2:	fa23 f101 	lsr.w	r1, r3, r1
    1db6:	07c9      	lsls	r1, r1, #31
    1db8:	d42f      	bmi.n	1e1a <gpio_nrfx_pin_interrupt_configure+0xa6>
    1dba:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    1dbe:	d12c      	bne.n	1e1a <gpio_nrfx_pin_interrupt_configure+0xa6>

    return pin_number >> 5;
    1dc0:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
    1dc2:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    1dc4:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
    1dc8:	4a1c      	ldr	r2, [pc, #112]	; (1e3c <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1dca:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    1dce:	bf18      	it	ne
    1dd0:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1dd8:	07db      	lsls	r3, r3, #31
    1dda:	d41e      	bmi.n	1e1a <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1ddc:	f10d 0407 	add.w	r4, sp, #7
    1de0:	4621      	mov	r1, r4
    1de2:	4628      	mov	r0, r5
    1de4:	f001 f8ca 	bl	2f7c <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1de8:	4b15      	ldr	r3, [pc, #84]	; (1e40 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    1dea:	4298      	cmp	r0, r3
    1dec:	d114      	bne.n	1e18 <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
    1dee:	4620      	mov	r0, r4
    1df0:	f001 f90e 	bl	3010 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1df4:	4b13      	ldr	r3, [pc, #76]	; (1e44 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    1df6:	4298      	cmp	r0, r3
    1df8:	d00e      	beq.n	1e18 <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
    1dfa:	f06f 000b 	mvn.w	r0, #11
}
    1dfe:	b005      	add	sp, #20
    1e00:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1e02:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    1e06:	d005      	beq.n	1e14 <gpio_nrfx_pin_interrupt_configure+0xa0>
    1e08:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    1e0c:	bf0c      	ite	eq
    1e0e:	2302      	moveq	r3, #2
    1e10:	2301      	movne	r3, #1
    1e12:	e7cb      	b.n	1dac <gpio_nrfx_pin_interrupt_configure+0x38>
    1e14:	2303      	movs	r3, #3
    1e16:	e7c9      	b.n	1dac <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    1e18:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1e1a:	2300      	movs	r3, #0
    1e1c:	4619      	mov	r1, r3
    1e1e:	aa02      	add	r2, sp, #8
    1e20:	4628      	mov	r0, r5
    1e22:	f000 ff89 	bl	2d38 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1e26:	4b07      	ldr	r3, [pc, #28]	; (1e44 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    1e28:	4298      	cmp	r0, r3
    1e2a:	d104      	bne.n	1e36 <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1e2c:	2101      	movs	r1, #1
    1e2e:	4628      	mov	r0, r5
    1e30:	f001 f8f4 	bl	301c <nrfx_gpiote_trigger_enable>
    1e34:	e7ae      	b.n	1d94 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    1e36:	f06f 0004 	mvn.w	r0, #4
    1e3a:	e7e0      	b.n	1dfe <gpio_nrfx_pin_interrupt_configure+0x8a>
    1e3c:	50000300 	.word	0x50000300
    1e40:	0bad0004 	.word	0x0bad0004
    1e44:	0bad0000 	.word	0x0bad0000

00001e48 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1e48:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1e4a:	f001 f8d1 	bl	2ff0 <nrfx_gpiote_is_init>
    1e4e:	4604      	mov	r4, r0
    1e50:	b968      	cbnz	r0, 1e6e <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    1e52:	f001 f8a5 	bl	2fa0 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1e56:	4b08      	ldr	r3, [pc, #32]	; (1e78 <gpio_nrfx_init+0x30>)
    1e58:	4298      	cmp	r0, r3
    1e5a:	d10a      	bne.n	1e72 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1e5c:	4807      	ldr	r0, [pc, #28]	; (1e7c <gpio_nrfx_init+0x34>)
    1e5e:	4621      	mov	r1, r4
    1e60:	f001 f886 	bl	2f70 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1e64:	4622      	mov	r2, r4
    1e66:	2105      	movs	r1, #5
    1e68:	2006      	movs	r0, #6
    1e6a:	f7ff f9fd 	bl	1268 <z_arm_irq_priority_set>
		return 0;
    1e6e:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1e70:	bd10      	pop	{r4, pc}
		return -EIO;
    1e72:	f06f 0004 	mvn.w	r0, #4
    1e76:	e7fb      	b.n	1e70 <gpio_nrfx_init+0x28>
    1e78:	0bad0000 	.word	0x0bad0000
    1e7c:	00001d21 	.word	0x00001d21

00001e80 <gpio_nrfx_pin_configure>:
{
    1e80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    1e84:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1e86:	7b3b      	ldrb	r3, [r7, #12]
    1e88:	f001 051f 	and.w	r5, r1, #31
{
    1e8c:	b085      	sub	sp, #20
    1e8e:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1e90:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    1e94:	4614      	mov	r4, r2
    1e96:	b9ca      	cbnz	r2, 1ecc <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    1e98:	a902      	add	r1, sp, #8
    1e9a:	4628      	mov	r0, r5
    1e9c:	f001 f86e 	bl	2f7c <nrfx_gpiote_channel_get>
    1ea0:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    1ea2:	4628      	mov	r0, r5
    1ea4:	f001 f920 	bl	30e8 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    1ea8:	4b48      	ldr	r3, [pc, #288]	; (1fcc <gpio_nrfx_pin_configure+0x14c>)
    1eaa:	4298      	cmp	r0, r3
    1eac:	d004      	beq.n	1eb8 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    1eae:	f06f 0004 	mvn.w	r0, #4
}
    1eb2:	b005      	add	sp, #20
    1eb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    1eb8:	4284      	cmp	r4, r0
    1eba:	d105      	bne.n	1ec8 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    1ebc:	f89d 0008 	ldrb.w	r0, [sp, #8]
    1ec0:	f001 f8a0 	bl	3004 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1ec4:	42a0      	cmp	r0, r4
    1ec6:	d1f2      	bne.n	1eae <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1ec8:	2000      	movs	r0, #0
    1eca:	e7f2      	b.n	1eb2 <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1ecc:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    1ed0:	f10d 0103 	add.w	r1, sp, #3
    1ed4:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    1ed6:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    1eda:	f001 f84f 	bl	2f7c <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1ede:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    1ee0:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1ee2:	aa02      	add	r2, sp, #8
    1ee4:	4649      	mov	r1, r9
    1ee6:	4628      	mov	r0, r5
    1ee8:	f000 ff26 	bl	2d38 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1eec:	4b37      	ldr	r3, [pc, #220]	; (1fcc <gpio_nrfx_pin_configure+0x14c>)
    1eee:	4298      	cmp	r0, r3
    1ef0:	d002      	beq.n	1ef8 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1ef2:	f06f 0015 	mvn.w	r0, #21
    1ef6:	e7dc      	b.n	1eb2 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    1ef8:	4580      	cmp	r8, r0
    1efa:	d103      	bne.n	1f04 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    1efc:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1f00:	f001 f880 	bl	3004 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    1f04:	05a3      	lsls	r3, r4, #22
    1f06:	d54e      	bpl.n	1fa6 <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f08:	4b31      	ldr	r3, [pc, #196]	; (1fd0 <gpio_nrfx_pin_configure+0x150>)
    1f0a:	4a32      	ldr	r2, [pc, #200]	; (1fd4 <gpio_nrfx_pin_configure+0x154>)
    1f0c:	4023      	ands	r3, r4
    1f0e:	4293      	cmp	r3, r2
    1f10:	d03a      	beq.n	1f88 <gpio_nrfx_pin_configure+0x108>
    1f12:	d80c      	bhi.n	1f2e <gpio_nrfx_pin_configure+0xae>
    1f14:	2b06      	cmp	r3, #6
    1f16:	d014      	beq.n	1f42 <gpio_nrfx_pin_configure+0xc2>
    1f18:	d804      	bhi.n	1f24 <gpio_nrfx_pin_configure+0xa4>
    1f1a:	b193      	cbz	r3, 1f42 <gpio_nrfx_pin_configure+0xc2>
    1f1c:	2b02      	cmp	r3, #2
    1f1e:	d1e8      	bne.n	1ef2 <gpio_nrfx_pin_configure+0x72>
    1f20:	2304      	movs	r3, #4
    1f22:	e00e      	b.n	1f42 <gpio_nrfx_pin_configure+0xc2>
    1f24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    1f28:	d1e3      	bne.n	1ef2 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    1f2a:	2301      	movs	r3, #1
    1f2c:	e009      	b.n	1f42 <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f2e:	4a2a      	ldr	r2, [pc, #168]	; (1fd8 <gpio_nrfx_pin_configure+0x158>)
    1f30:	4293      	cmp	r3, r2
    1f32:	d02b      	beq.n	1f8c <gpio_nrfx_pin_configure+0x10c>
    1f34:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    1f38:	d02a      	beq.n	1f90 <gpio_nrfx_pin_configure+0x110>
    1f3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    1f3e:	d1d8      	bne.n	1ef2 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    1f40:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    1f42:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1f46:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    1f4a:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    1f4e:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    1f50:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    1f54:	bf54      	ite	pl
    1f56:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1f5a:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1f5c:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    1f5e:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1f62:	d517      	bpl.n	1f94 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1f64:	687b      	ldr	r3, [r7, #4]
    1f66:	2101      	movs	r1, #1
    1f68:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    1f6c:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1f70:	2200      	movs	r2, #0
    1f72:	a901      	add	r1, sp, #4
    1f74:	4628      	mov	r0, r5
    1f76:	f000 ff8b 	bl	2e90 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1f7a:	4b14      	ldr	r3, [pc, #80]	; (1fcc <gpio_nrfx_pin_configure+0x14c>)
    1f7c:	4298      	cmp	r0, r3
    1f7e:	bf14      	ite	ne
    1f80:	f06f 0015 	mvnne.w	r0, #21
    1f84:	2000      	moveq	r0, #0
    1f86:	e794      	b.n	1eb2 <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    1f88:	2307      	movs	r3, #7
    1f8a:	e7da      	b.n	1f42 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    1f8c:	2305      	movs	r3, #5
    1f8e:	e7d8      	b.n	1f42 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    1f90:	2303      	movs	r3, #3
    1f92:	e7d6      	b.n	1f42 <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1f94:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1f96:	bf41      	itttt	mi
    1f98:	687b      	ldrmi	r3, [r7, #4]
    1f9a:	2101      	movmi	r1, #1
    1f9c:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    1fa0:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    1fa4:	e7e4      	b.n	1f70 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    1fa6:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1fa8:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    1fac:	bf54      	ite	pl
    1fae:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    1fb2:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1fb4:	461a      	mov	r2, r3
    1fb6:	a901      	add	r1, sp, #4
    1fb8:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    1fba:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1fbe:	f000 febb 	bl	2d38 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1fc2:	4b02      	ldr	r3, [pc, #8]	; (1fcc <gpio_nrfx_pin_configure+0x14c>)
    1fc4:	4298      	cmp	r0, r3
    1fc6:	f43f af7f 	beq.w	1ec8 <gpio_nrfx_pin_configure+0x48>
    1fca:	e792      	b.n	1ef2 <gpio_nrfx_pin_configure+0x72>
    1fcc:	0bad0000 	.word	0x0bad0000
    1fd0:	00f00006 	.word	0x00f00006
    1fd4:	00100006 	.word	0x00100006
    1fd8:	00400002 	.word	0x00400002

00001fdc <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    1fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    1fde:	794b      	ldrb	r3, [r1, #5]
    1fe0:	2b01      	cmp	r3, #1
    1fe2:	d026      	beq.n	2032 <uarte_nrfx_configure+0x56>
    1fe4:	2b03      	cmp	r3, #3
    1fe6:	d121      	bne.n	202c <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1fe8:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1fea:	798b      	ldrb	r3, [r1, #6]
    1fec:	2b03      	cmp	r3, #3
    1fee:	d11d      	bne.n	202c <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1ff0:	79cc      	ldrb	r4, [r1, #7]
    1ff2:	b10c      	cbz	r4, 1ff8 <uarte_nrfx_configure+0x1c>
    1ff4:	2c01      	cmp	r4, #1
    1ff6:	d119      	bne.n	202c <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1ff8:	790a      	ldrb	r2, [r1, #4]
    1ffa:	b112      	cbz	r2, 2002 <uarte_nrfx_configure+0x26>
    1ffc:	2a02      	cmp	r2, #2
    1ffe:	d115      	bne.n	202c <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    2000:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    2002:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    2004:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    2006:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    200a:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    200c:	d065      	beq.n	20da <uarte_nrfx_configure+0xfe>
    200e:	d82d      	bhi.n	206c <uarte_nrfx_configure+0x90>
    2010:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    2014:	d064      	beq.n	20e0 <uarte_nrfx_configure+0x104>
    2016:	d816      	bhi.n	2046 <uarte_nrfx_configure+0x6a>
    2018:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    201c:	d062      	beq.n	20e4 <uarte_nrfx_configure+0x108>
    201e:	d80a      	bhi.n	2036 <uarte_nrfx_configure+0x5a>
    2020:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2024:	d061      	beq.n	20ea <uarte_nrfx_configure+0x10e>
    2026:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    202a:	d061      	beq.n	20f0 <uarte_nrfx_configure+0x114>
    202c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2030:	e052      	b.n	20d8 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    2032:	2600      	movs	r6, #0
    2034:	e7d9      	b.n	1fea <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    2036:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    203a:	d05c      	beq.n	20f6 <uarte_nrfx_configure+0x11a>
    203c:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2040:	d1f4      	bne.n	202c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2042:	4b37      	ldr	r3, [pc, #220]	; (2120 <uarte_nrfx_configure+0x144>)
    2044:	e03c      	b.n	20c0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2046:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    204a:	d057      	beq.n	20fc <uarte_nrfx_configure+0x120>
    204c:	d807      	bhi.n	205e <uarte_nrfx_configure+0x82>
    204e:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2052:	d055      	beq.n	2100 <uarte_nrfx_configure+0x124>
    2054:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2058:	d1e8      	bne.n	202c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    205a:	4b32      	ldr	r3, [pc, #200]	; (2124 <uarte_nrfx_configure+0x148>)
    205c:	e030      	b.n	20c0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    205e:	f647 2712 	movw	r7, #31250	; 0x7a12
    2062:	42bb      	cmp	r3, r7
    2064:	d1e2      	bne.n	202c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2066:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    206a:	e029      	b.n	20c0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    206c:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2070:	d048      	beq.n	2104 <uarte_nrfx_configure+0x128>
    2072:	d813      	bhi.n	209c <uarte_nrfx_configure+0xc0>
    2074:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2078:	d047      	beq.n	210a <uarte_nrfx_configure+0x12e>
    207a:	d809      	bhi.n	2090 <uarte_nrfx_configure+0xb4>
    207c:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2080:	42bb      	cmp	r3, r7
    2082:	d044      	beq.n	210e <uarte_nrfx_configure+0x132>
    2084:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2088:	d1d0      	bne.n	202c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    208a:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    208e:	e017      	b.n	20c0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2090:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2094:	d1ca      	bne.n	202c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2096:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    209a:	e011      	b.n	20c0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    209c:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    20a0:	d038      	beq.n	2114 <uarte_nrfx_configure+0x138>
    20a2:	d808      	bhi.n	20b6 <uarte_nrfx_configure+0xda>
    20a4:	4f20      	ldr	r7, [pc, #128]	; (2128 <uarte_nrfx_configure+0x14c>)
    20a6:	42bb      	cmp	r3, r7
    20a8:	d037      	beq.n	211a <uarte_nrfx_configure+0x13e>
    20aa:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    20ae:	d1bd      	bne.n	202c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    20b0:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    20b4:	e004      	b.n	20c0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    20b6:	4f1d      	ldr	r7, [pc, #116]	; (212c <uarte_nrfx_configure+0x150>)
    20b8:	42bb      	cmp	r3, r7
    20ba:	d1b7      	bne.n	202c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    20bc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    20c0:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    20c4:	6903      	ldr	r3, [r0, #16]
    20c6:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    20c8:	4334      	orrs	r4, r6
    20ca:	4322      	orrs	r2, r4
    20cc:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    20ce:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    20d2:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    20d6:	2000      	movs	r0, #0
}
    20d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    20da:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    20de:	e7ef      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    20e0:	4b13      	ldr	r3, [pc, #76]	; (2130 <uarte_nrfx_configure+0x154>)
    20e2:	e7ed      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    20e4:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    20e8:	e7ea      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    20ea:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    20ee:	e7e7      	b.n	20c0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    20f0:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    20f4:	e7e4      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    20f6:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    20fa:	e7e1      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    20fc:	4b0d      	ldr	r3, [pc, #52]	; (2134 <uarte_nrfx_configure+0x158>)
    20fe:	e7df      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2100:	4b0d      	ldr	r3, [pc, #52]	; (2138 <uarte_nrfx_configure+0x15c>)
    2102:	e7dd      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2104:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2108:	e7da      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    210a:	4b0c      	ldr	r3, [pc, #48]	; (213c <uarte_nrfx_configure+0x160>)
    210c:	e7d8      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    210e:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2112:	e7d5      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2114:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2118:	e7d2      	b.n	20c0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    211a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    211e:	e7cf      	b.n	20c0 <uarte_nrfx_configure+0xe4>
    2120:	0013b000 	.word	0x0013b000
    2124:	004ea000 	.word	0x004ea000
    2128:	0003d090 	.word	0x0003d090
    212c:	000f4240 	.word	0x000f4240
    2130:	00275000 	.word	0x00275000
    2134:	0075c000 	.word	0x0075c000
    2138:	003af000 	.word	0x003af000
    213c:	013a9000 	.word	0x013a9000

00002140 <nrf_gpio_cfg_input>:
    *p_pin = pin_number & 0x1F;
    2140:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    2144:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2146:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    2148:	4b04      	ldr	r3, [pc, #16]	; (215c <nrf_gpio_cfg_input+0x1c>)
    reg->PIN_CNF[pin_number] = cnf;
    214a:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
        case 1: return NRF_P1;
    214e:	bf18      	it	ne
    2150:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2154:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    2156:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    215a:	4770      	bx	lr
    215c:	50000300 	.word	0x50000300

00002160 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    2162:	6906      	ldr	r6, [r0, #16]
{
    2164:	4605      	mov	r5, r0
    2166:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2168:	f002 fedd 	bl	4f26 <k_is_in_isr>
    216c:	b910      	cbnz	r0, 2174 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    216e:	4b2c      	ldr	r3, [pc, #176]	; (2220 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    2170:	781b      	ldrb	r3, [r3, #0]
    2172:	b983      	cbnz	r3, 2196 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2174:	f04f 0320 	mov.w	r3, #32
    2178:	f3ef 8411 	mrs	r4, BASEPRI
    217c:	f383 8812 	msr	BASEPRI_MAX, r3
    2180:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    2184:	4628      	mov	r0, r5
    2186:	f002 fda9 	bl	4cdc <is_tx_ready>
    218a:	bb28      	cbnz	r0, 21d8 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    218c:	f384 8811 	msr	BASEPRI, r4
    2190:	f3bf 8f6f 	isb	sy
}
    2194:	e7ee      	b.n	2174 <uarte_nrfx_poll_out+0x14>
{
    2196:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    2198:	4628      	mov	r0, r5
    219a:	f002 fd9f 	bl	4cdc <is_tx_ready>
    219e:	b970      	cbnz	r0, 21be <uarte_nrfx_poll_out+0x5e>
    21a0:	2001      	movs	r0, #1
    21a2:	f002 fded 	bl	4d80 <nrfx_busy_wait>
    21a6:	3c01      	subs	r4, #1
    21a8:	d1f6      	bne.n	2198 <uarte_nrfx_poll_out+0x38>
    21aa:	2100      	movs	r1, #0
    21ac:	2021      	movs	r0, #33	; 0x21
    21ae:	f001 fed1 	bl	3f54 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    21b2:	e7f0      	b.n	2196 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    21b4:	f384 8811 	msr	BASEPRI, r4
    21b8:	f3bf 8f6f 	isb	sy
}
    21bc:	e7f5      	b.n	21aa <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    21be:	f04f 0320 	mov.w	r3, #32
    21c2:	f3ef 8411 	mrs	r4, BASEPRI
    21c6:	f383 8812 	msr	BASEPRI_MAX, r3
    21ca:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    21ce:	4628      	mov	r0, r5
    21d0:	f002 fd84 	bl	4cdc <is_tx_ready>
    21d4:	2800      	cmp	r0, #0
    21d6:	d0ed      	beq.n	21b4 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    21d8:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    21dc:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    21de:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    21e0:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    21e2:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    21e6:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    21ea:	2200      	movs	r2, #0
    21ec:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    21f0:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    21f4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    21f8:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    21fc:	684a      	ldr	r2, [r1, #4]
    21fe:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2200:	bf41      	itttt	mi
    2202:	2208      	movmi	r2, #8
    2204:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    2208:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    220c:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2210:	2201      	movs	r2, #1
    2212:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    2214:	f384 8811 	msr	BASEPRI, r4
    2218:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    221c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    221e:	bf00      	nop
    2220:	20000db9 	.word	0x20000db9

00002224 <nrf_gpio_cfg_output>:
    *p_pin = pin_number & 0x1F;
    2224:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    2228:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    222a:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    222c:	4b04      	ldr	r3, [pc, #16]	; (2240 <nrf_gpio_cfg_output+0x1c>)
    reg->PIN_CNF[pin_number] = cnf;
    222e:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
        case 1: return NRF_P1;
    2232:	bf18      	it	ne
    2234:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    2238:	2103      	movs	r1, #3
    223a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    223e:	4770      	bx	lr
    2240:	50000300 	.word	0x50000300

00002244 <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
    2244:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    2248:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    224a:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    224c:	4b04      	ldr	r3, [pc, #16]	; (2260 <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    224e:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    2252:	bf18      	it	ne
    2254:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2258:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    225a:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
    225e:	4770      	bx	lr
    2260:	50000300 	.word	0x50000300

00002264 <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    2264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    2268:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    226c:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    226e:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    2272:	2300      	movs	r3, #0
    2274:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    2278:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    227a:	6845      	ldr	r5, [r0, #4]
static int uarte_instance_init(const struct device *dev,
    227c:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    227e:	68e8      	ldr	r0, [r5, #12]
    2280:	1c42      	adds	r2, r0, #1
    2282:	d004      	beq.n	228e <uarte_instance_init.isra.0+0x2a>
        nrf_gpio_pin_set(pin_number);
    2284:	f7ff ffde 	bl	2244 <nrf_gpio_pin_set>
			nrf_gpio_cfg_output(cfg->tx_pin);
    2288:	68e8      	ldr	r0, [r5, #12]
    228a:	f7ff ffcb 	bl	2224 <nrf_gpio_cfg_output>
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    228e:	6928      	ldr	r0, [r5, #16]
    2290:	1c43      	adds	r3, r0, #1
    2292:	d006      	beq.n	22a2 <uarte_instance_init.isra.0+0x3e>
			nrf_gpio_cfg_input(cfg->rx_pin,
    2294:	7f2b      	ldrb	r3, [r5, #28]
    2296:	2b00      	cmp	r3, #0
    2298:	bf14      	ite	ne
    229a:	2103      	movne	r1, #3
    229c:	2100      	moveq	r1, #0
    229e:	f7ff ff4f 	bl	2140 <nrf_gpio_cfg_input>
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    22a2:	6968      	ldr	r0, [r5, #20]
    22a4:	1c42      	adds	r2, r0, #1
    22a6:	d004      	beq.n	22b2 <uarte_instance_init.isra.0+0x4e>
    22a8:	f7ff ffcc 	bl	2244 <nrf_gpio_pin_set>
			nrf_gpio_cfg_output(cfg->rts_pin);
    22ac:	6968      	ldr	r0, [r5, #20]
    22ae:	f7ff ffb9 	bl	2224 <nrf_gpio_cfg_output>
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    22b2:	69a8      	ldr	r0, [r5, #24]
    22b4:	1c43      	adds	r3, r0, #1
    22b6:	d006      	beq.n	22c6 <uarte_instance_init.isra.0+0x62>
			nrf_gpio_cfg_input(cfg->cts_pin,
    22b8:	7f6b      	ldrb	r3, [r5, #29]
    22ba:	2b00      	cmp	r3, #0
    22bc:	bf14      	ite	ne
    22be:	2103      	movne	r1, #3
    22c0:	2100      	moveq	r1, #0
    22c2:	f7ff ff3d 	bl	2140 <nrf_gpio_cfg_input>
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    22c6:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    22ca:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    22cc:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    22d0:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    22d4:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    22d8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    22dc:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    22de:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    22e2:	3104      	adds	r1, #4
    22e4:	4630      	mov	r0, r6
    22e6:	f7ff fe79 	bl	1fdc <uarte_nrfx_configure>
	if (err) {
    22ea:	4605      	mov	r5, r0
    22ec:	2800      	cmp	r0, #0
    22ee:	d146      	bne.n	237e <uarte_instance_init.isra.0+0x11a>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    22f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    22f4:	0799      	lsls	r1, r3, #30
    22f6:	d519      	bpl.n	232c <uarte_instance_init.isra.0+0xc8>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    22f8:	f107 0012 	add.w	r0, r7, #18
    22fc:	f000 fff0 	bl	32e0 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2300:	4b22      	ldr	r3, [pc, #136]	; (238c <uarte_instance_init.isra.0+0x128>)
    2302:	4298      	cmp	r0, r3
    2304:	d13e      	bne.n	2384 <uarte_instance_init.isra.0+0x120>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2306:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2308:	00c3      	lsls	r3, r0, #3
    230a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    230e:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    2312:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2316:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    231a:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    231e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    2322:	4a1b      	ldr	r2, [pc, #108]	; (2390 <uarte_instance_init.isra.0+0x12c>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    2324:	2301      	movs	r3, #1
    2326:	4083      	lsls	r3, r0
    2328:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    232c:	2308      	movs	r3, #8
    232e:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    2332:	f898 3008 	ldrb.w	r3, [r8, #8]
    2336:	b95b      	cbnz	r3, 2350 <uarte_instance_init.isra.0+0xec>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2338:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    233c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    2340:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    2344:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2348:	2301      	movs	r3, #1
    234a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    234e:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    2350:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2354:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    2356:	bf5c      	itt	pl
    2358:	f44f 7280 	movpl.w	r2, #256	; 0x100
    235c:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2360:	06db      	lsls	r3, r3, #27
    2362:	bf44      	itt	mi
    2364:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    2368:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    236c:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    236e:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2370:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2374:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2378:	2301      	movs	r3, #1
    237a:	60a3      	str	r3, [r4, #8]
    237c:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    237e:	4628      	mov	r0, r5
    2380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EIO;
    2384:	f06f 0504 	mvn.w	r5, #4
    2388:	e7f9      	b.n	237e <uarte_instance_init.isra.0+0x11a>
    238a:	bf00      	nop
    238c:	0bad0000 	.word	0x0bad0000
    2390:	4001f000 	.word	0x4001f000

00002394 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2394:	4919      	ldr	r1, [pc, #100]	; (23fc <sys_clock_timeout_handler+0x68>)
{
    2396:	b570      	push	{r4, r5, r6, lr}
    2398:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    239a:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    239e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    23a0:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    23a4:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    23a8:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    23aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    23ae:	f04f 0500 	mov.w	r5, #0
    23b2:	d20a      	bcs.n	23ca <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    23b4:	4b12      	ldr	r3, [pc, #72]	; (2400 <sys_clock_timeout_handler+0x6c>)
    23b6:	6819      	ldr	r1, [r3, #0]
    23b8:	060a      	lsls	r2, r1, #24
    23ba:	0a0b      	lsrs	r3, r1, #8
    23bc:	1992      	adds	r2, r2, r6
    23be:	4911      	ldr	r1, [pc, #68]	; (2404 <sys_clock_timeout_handler+0x70>)
    23c0:	f143 0300 	adc.w	r3, r3, #0
    23c4:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    23c8:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    23ca:	f001 ff27 	bl	421c <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    23ce:	00a3      	lsls	r3, r4, #2
    23d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    23d4:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    23d8:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    23dc:	42b2      	cmp	r2, r6
    23de:	d10b      	bne.n	23f8 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    23e0:	b91d      	cbnz	r5, 23ea <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    23e2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    23e6:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    23ea:	4b07      	ldr	r3, [pc, #28]	; (2408 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    23ec:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    23f0:	fa00 f404 	lsl.w	r4, r0, r4
    23f4:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    23f8:	bd70      	pop	{r4, r5, r6, pc}
    23fa:	bf00      	nop
    23fc:	200001b8 	.word	0x200001b8
    2400:	200008a4 	.word	0x200008a4
    2404:	200001a0 	.word	0x200001a0
    2408:	40011000 	.word	0x40011000

0000240c <compare_int_lock>:
{
    240c:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    240e:	2301      	movs	r3, #1
    2410:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2412:	4a11      	ldr	r2, [pc, #68]	; (2458 <compare_int_lock+0x4c>)
    2414:	f3bf 8f5b 	dmb	ish
    2418:	43dc      	mvns	r4, r3
    241a:	e852 1f00 	ldrex	r1, [r2]
    241e:	ea01 0c04 	and.w	ip, r1, r4
    2422:	e842 ce00 	strex	lr, ip, [r2]
    2426:	f1be 0f00 	cmp.w	lr, #0
    242a:	d1f6      	bne.n	241a <compare_int_lock+0xe>
    242c:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2430:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2434:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    2438:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    243c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    2440:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    2444:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2448:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    244c:	420b      	tst	r3, r1
}
    244e:	bf14      	ite	ne
    2450:	2001      	movne	r0, #1
    2452:	2000      	moveq	r0, #0
    2454:	bd10      	pop	{r4, pc}
    2456:	bf00      	nop
    2458:	200008a0 	.word	0x200008a0

0000245c <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    245c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    245e:	4a12      	ldr	r2, [pc, #72]	; (24a8 <compare_int_unlock.part.0+0x4c>)
    2460:	f3bf 8f5b 	dmb	ish
    2464:	4083      	lsls	r3, r0
    2466:	e852 1f00 	ldrex	r1, [r2]
    246a:	4319      	orrs	r1, r3
    246c:	e842 1c00 	strex	ip, r1, [r2]
    2470:	f1bc 0f00 	cmp.w	ip, #0
    2474:	d1f7      	bne.n	2466 <compare_int_unlock.part.0+0xa>
    2476:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    247a:	4a0c      	ldr	r2, [pc, #48]	; (24ac <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    247c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2480:	4083      	lsls	r3, r0
    2482:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2486:	4b0a      	ldr	r3, [pc, #40]	; (24b0 <compare_int_unlock.part.0+0x54>)
    2488:	f3bf 8f5b 	dmb	ish
    248c:	681b      	ldr	r3, [r3, #0]
    248e:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2492:	fa23 f000 	lsr.w	r0, r3, r0
    2496:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2498:	bf42      	ittt	mi
    249a:	4b06      	ldrmi	r3, [pc, #24]	; (24b4 <compare_int_unlock.part.0+0x58>)
    249c:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    24a0:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    24a4:	4770      	bx	lr
    24a6:	bf00      	nop
    24a8:	200008a0 	.word	0x200008a0
    24ac:	40011000 	.word	0x40011000
    24b0:	2000089c 	.word	0x2000089c
    24b4:	e000e100 	.word	0xe000e100

000024b8 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    24b8:	4b0d      	ldr	r3, [pc, #52]	; (24f0 <z_nrf_rtc_timer_read+0x38>)
    24ba:	681b      	ldr	r3, [r3, #0]
    24bc:	0a19      	lsrs	r1, r3, #8
    24be:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    24c0:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    24c4:	4b0b      	ldr	r3, [pc, #44]	; (24f4 <z_nrf_rtc_timer_read+0x3c>)
    24c6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    24ca:	18c0      	adds	r0, r0, r3
    24cc:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    24d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    24d4:	d20a      	bcs.n	24ec <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    24d6:	4b08      	ldr	r3, [pc, #32]	; (24f8 <z_nrf_rtc_timer_read+0x40>)
    24d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    24dc:	4299      	cmp	r1, r3
    24de:	bf08      	it	eq
    24e0:	4290      	cmpeq	r0, r2
    24e2:	d203      	bcs.n	24ec <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    24e4:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    24e8:	f141 0100 	adc.w	r1, r1, #0
}
    24ec:	4770      	bx	lr
    24ee:	bf00      	nop
    24f0:	200008a4 	.word	0x200008a4
    24f4:	40011000 	.word	0x40011000
    24f8:	200001a0 	.word	0x200001a0

000024fc <compare_set>:
{
    24fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2500:	b085      	sub	sp, #20
    2502:	4616      	mov	r6, r2
    2504:	461f      	mov	r7, r3
    2506:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    2508:	f7ff ff80 	bl	240c <compare_int_lock>
    250c:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    250e:	f7ff ffd3 	bl	24b8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2512:	42b9      	cmp	r1, r7
    2514:	bf08      	it	eq
    2516:	42b0      	cmpeq	r0, r6
    2518:	d27f      	bcs.n	261a <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    251a:	ebb6 0800 	subs.w	r8, r6, r0
    251e:	eb67 0901 	sbc.w	r9, r7, r1
    2522:	2300      	movs	r3, #0
    2524:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    2528:	454b      	cmp	r3, r9
    252a:	bf08      	it	eq
    252c:	4542      	cmpeq	r2, r8
    252e:	f0c0 8085 	bcc.w	263c <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    2532:	4b44      	ldr	r3, [pc, #272]	; (2644 <compare_set+0x148>)
    2534:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    2538:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    253c:	429f      	cmp	r7, r3
    253e:	bf08      	it	eq
    2540:	4296      	cmpeq	r6, r2
    2542:	d054      	beq.n	25ee <compare_set+0xf2>
    2544:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2548:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    254c:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    2550:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2554:	fa0b f205 	lsl.w	r2, fp, r5
    2558:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    255c:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2560:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2564:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    2566:	4a38      	ldr	r2, [pc, #224]	; (2648 <compare_set+0x14c>)
    return p_reg->CC[ch];
    2568:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    256c:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2570:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    2574:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    2578:	461c      	mov	r4, r3
    257a:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    257c:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    2580:	eba0 000a 	sub.w	r0, r0, sl
    2584:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2588:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    258c:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    258e:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    2592:	d105      	bne.n	25a0 <compare_set+0xa4>
    2594:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    2596:	2013      	movs	r0, #19
    2598:	f002 fdc6 	bl	5128 <z_impl_k_busy_wait>
    259c:	4a2a      	ldr	r2, [pc, #168]	; (2648 <compare_set+0x14c>)
    259e:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    25a0:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    25a2:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    25a6:	eba4 000c 	sub.w	r0, r4, ip
    25aa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    25ae:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    25b2:	bf88      	it	hi
    25b4:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    25b6:	2000      	movs	r0, #0
    25b8:	f8c8 0000 	str.w	r0, [r8]
    25bc:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    25c0:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    25c4:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    25c8:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    25cc:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    25d0:	4582      	cmp	sl, r0
    25d2:	d006      	beq.n	25e2 <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    25d4:	1a20      	subs	r0, r4, r0
    25d6:	3802      	subs	r0, #2
    25d8:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    25dc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    25e0:	d819      	bhi.n	2616 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    25e2:	1ae4      	subs	r4, r4, r3
    25e4:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    25e8:	1932      	adds	r2, r6, r4
    25ea:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    25ee:	4c15      	ldr	r4, [pc, #84]	; (2644 <compare_set+0x148>)
    25f0:	0129      	lsls	r1, r5, #4
    25f2:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    25f6:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    25fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    25fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    25fe:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    2600:	6043      	str	r3, [r0, #4]
	return ret;
    2602:	2400      	movs	r4, #0
	if (key) {
    2604:	9b01      	ldr	r3, [sp, #4]
    2606:	b113      	cbz	r3, 260e <compare_set+0x112>
    2608:	4628      	mov	r0, r5
    260a:	f7ff ff27 	bl	245c <compare_int_unlock.part.0>
}
    260e:	4620      	mov	r0, r4
    2610:	b005      	add	sp, #20
    2612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2616:	4620      	mov	r0, r4
    2618:	e7b0      	b.n	257c <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    261a:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    261c:	4a0b      	ldr	r2, [pc, #44]	; (264c <compare_set+0x150>)
    261e:	f3bf 8f5b 	dmb	ish
    2622:	40ab      	lsls	r3, r5
    2624:	e852 1f00 	ldrex	r1, [r2]
    2628:	4319      	orrs	r1, r3
    262a:	e842 1000 	strex	r0, r1, [r2]
    262e:	2800      	cmp	r0, #0
    2630:	d1f8      	bne.n	2624 <compare_set+0x128>
    2632:	f3bf 8f5b 	dmb	ish
    2636:	4632      	mov	r2, r6
    2638:	463b      	mov	r3, r7
    263a:	e7d8      	b.n	25ee <compare_set+0xf2>
			return -EINVAL;
    263c:	f06f 0415 	mvn.w	r4, #21
    2640:	e7e0      	b.n	2604 <compare_set+0x108>
    2642:	bf00      	nop
    2644:	200001a8 	.word	0x200001a8
    2648:	40011000 	.word	0x40011000
    264c:	2000089c 	.word	0x2000089c

00002650 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    2650:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2652:	4b19      	ldr	r3, [pc, #100]	; (26b8 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    2654:	4d19      	ldr	r5, [pc, #100]	; (26bc <sys_clock_driver_init+0x6c>)
    2656:	2400      	movs	r4, #0
    2658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    265c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2660:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    2664:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    2668:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    266c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2670:	4b13      	ldr	r3, [pc, #76]	; (26c0 <sys_clock_driver_init+0x70>)
    2672:	2602      	movs	r6, #2
    2674:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    2678:	2101      	movs	r1, #1
    267a:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    267e:	2011      	movs	r0, #17
    2680:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    2684:	4622      	mov	r2, r4
    2686:	f7fe fdef 	bl	1268 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    268a:	2011      	movs	r0, #17
    268c:	f7fe fdce 	bl	122c <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2690:	4a0c      	ldr	r2, [pc, #48]	; (26c4 <sys_clock_driver_init+0x74>)
    2692:	2301      	movs	r3, #1
    2694:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    2696:	4a0c      	ldr	r2, [pc, #48]	; (26c8 <sys_clock_driver_init+0x78>)
    2698:	602b      	str	r3, [r5, #0]
    269a:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    269c:	4b0b      	ldr	r3, [pc, #44]	; (26cc <sys_clock_driver_init+0x7c>)
    269e:	4a0c      	ldr	r2, [pc, #48]	; (26d0 <sys_clock_driver_init+0x80>)
    26a0:	9300      	str	r3, [sp, #0]
    26a2:	9401      	str	r4, [sp, #4]
    26a4:	2300      	movs	r3, #0
    26a6:	4620      	mov	r0, r4
    26a8:	f7ff ff28 	bl	24fc <compare_set>

	z_nrf_clock_control_lf_on(mode);
    26ac:	4630      	mov	r0, r6
    26ae:	f7ff fa85 	bl	1bbc <z_nrf_clock_control_lf_on>

	return 0;
}
    26b2:	4620      	mov	r0, r4
    26b4:	b002      	add	sp, #8
    26b6:	bd70      	pop	{r4, r5, r6, pc}
    26b8:	200001a8 	.word	0x200001a8
    26bc:	40011000 	.word	0x40011000
    26c0:	e000e100 	.word	0xe000e100
    26c4:	40011008 	.word	0x40011008
    26c8:	200008a0 	.word	0x200008a0
    26cc:	00002395 	.word	0x00002395
    26d0:	007fffff 	.word	0x007fffff

000026d4 <rtc_nrf_isr>:
{
    26d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    26d8:	4c34      	ldr	r4, [pc, #208]	; (27ac <rtc_nrf_isr+0xd8>)
    26da:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    26de:	079a      	lsls	r2, r3, #30
    26e0:	d509      	bpl.n	26f6 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    26e2:	4b33      	ldr	r3, [pc, #204]	; (27b0 <rtc_nrf_isr+0xdc>)
    26e4:	681a      	ldr	r2, [r3, #0]
    26e6:	b132      	cbz	r2, 26f6 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26e8:	2200      	movs	r2, #0
    26ea:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    26ec:	4a31      	ldr	r2, [pc, #196]	; (27b4 <rtc_nrf_isr+0xe0>)
    26ee:	681b      	ldr	r3, [r3, #0]
    26f0:	6813      	ldr	r3, [r2, #0]
    26f2:	3301      	adds	r3, #1
    26f4:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    26f6:	f04f 0320 	mov.w	r3, #32
    26fa:	f3ef 8211 	mrs	r2, BASEPRI
    26fe:	f383 8812 	msr	BASEPRI_MAX, r3
    2702:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    2706:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    270a:	03db      	lsls	r3, r3, #15
    270c:	d512      	bpl.n	2734 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    270e:	f3bf 8f5b 	dmb	ish
    2712:	4b29      	ldr	r3, [pc, #164]	; (27b8 <rtc_nrf_isr+0xe4>)
    2714:	e853 1f00 	ldrex	r1, [r3]
    2718:	f021 0001 	bic.w	r0, r1, #1
    271c:	e843 0600 	strex	r6, r0, [r3]
    2720:	2e00      	cmp	r6, #0
    2722:	d1f7      	bne.n	2714 <rtc_nrf_isr+0x40>
    2724:	f3bf 8f5b 	dmb	ish
    2728:	4b24      	ldr	r3, [pc, #144]	; (27bc <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    272a:	2900      	cmp	r1, #0
    272c:	d136      	bne.n	279c <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    272e:	6819      	ldr	r1, [r3, #0]
		if (result) {
    2730:	2900      	cmp	r1, #0
    2732:	d133      	bne.n	279c <rtc_nrf_isr+0xc8>
{
    2734:	2300      	movs	r3, #0
	__asm__ volatile(
    2736:	f382 8811 	msr	BASEPRI, r2
    273a:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    273e:	b353      	cbz	r3, 2796 <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    2740:	f7ff feba 	bl	24b8 <z_nrf_rtc_timer_read>
    2744:	4606      	mov	r6, r0
	__asm__ volatile(
    2746:	f04f 0320 	mov.w	r3, #32
    274a:	f3ef 8011 	mrs	r0, BASEPRI
    274e:	f383 8812 	msr	BASEPRI_MAX, r3
    2752:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    2756:	4b1a      	ldr	r3, [pc, #104]	; (27c0 <rtc_nrf_isr+0xec>)
    2758:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    275c:	4549      	cmp	r1, r9
    275e:	bf08      	it	eq
    2760:	4546      	cmpeq	r6, r8
    2762:	f04f 0200 	mov.w	r2, #0
    2766:	d31e      	bcc.n	27a6 <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2768:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    276c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    2770:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2774:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    2778:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    277a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    277e:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    2782:	f380 8811 	msr	BASEPRI, r0
    2786:	f3bf 8f6f 	isb	sy
		if (handler) {
    278a:	b121      	cbz	r1, 2796 <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    278c:	9500      	str	r5, [sp, #0]
    278e:	4642      	mov	r2, r8
    2790:	464b      	mov	r3, r9
    2792:	2000      	movs	r0, #0
    2794:	4788      	blx	r1
}
    2796:	b003      	add	sp, #12
    2798:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    279c:	2100      	movs	r1, #0
    279e:	6019      	str	r1, [r3, #0]
    27a0:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    27a2:	2301      	movs	r3, #1
}
    27a4:	e7c7      	b.n	2736 <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    27a6:	4611      	mov	r1, r2
    27a8:	e7eb      	b.n	2782 <rtc_nrf_isr+0xae>
    27aa:	bf00      	nop
    27ac:	40011000 	.word	0x40011000
    27b0:	40011104 	.word	0x40011104
    27b4:	200008a4 	.word	0x200008a4
    27b8:	2000089c 	.word	0x2000089c
    27bc:	40011140 	.word	0x40011140
    27c0:	200001a8 	.word	0x200001a8

000027c4 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    27c4:	4b14      	ldr	r3, [pc, #80]	; (2818 <sys_clock_set_timeout+0x54>)
{
    27c6:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    27c8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    27cc:	bf08      	it	eq
    27ce:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    27d0:	1e44      	subs	r4, r0, #1
    27d2:	2c00      	cmp	r4, #0
    27d4:	dd1e      	ble.n	2814 <sys_clock_set_timeout+0x50>
    27d6:	429c      	cmp	r4, r3
    27d8:	bfa8      	it	ge
    27da:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    27dc:	f7ff fe6c 	bl	24b8 <z_nrf_rtc_timer_read>
    27e0:	4b0e      	ldr	r3, [pc, #56]	; (281c <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    27e2:	490f      	ldr	r1, [pc, #60]	; (2820 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    27e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    27e8:	1a80      	subs	r0, r0, r2
		ticks = 0;
    27ea:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    27ee:	bf28      	it	cs
    27f0:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    27f2:	3001      	adds	r0, #1
    27f4:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    27f6:	4808      	ldr	r0, [pc, #32]	; (2818 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    27f8:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    27fa:	4284      	cmp	r4, r0
    27fc:	bf28      	it	cs
    27fe:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2800:	1912      	adds	r2, r2, r4
    2802:	f04f 0000 	mov.w	r0, #0
    2806:	9001      	str	r0, [sp, #4]
    2808:	f143 0300 	adc.w	r3, r3, #0
    280c:	f7ff fe76 	bl	24fc <compare_set>
}
    2810:	b002      	add	sp, #8
    2812:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2814:	2400      	movs	r4, #0
    2816:	e7e1      	b.n	27dc <sys_clock_set_timeout+0x18>
    2818:	007fffff 	.word	0x007fffff
    281c:	200001b8 	.word	0x200001b8
    2820:	00002395 	.word	0x00002395

00002824 <sys_clock_elapsed>:
{
    2824:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    2826:	f7ff fe47 	bl	24b8 <z_nrf_rtc_timer_read>
    282a:	4b02      	ldr	r3, [pc, #8]	; (2834 <sys_clock_elapsed+0x10>)
    282c:	681b      	ldr	r3, [r3, #0]
}
    282e:	1ac0      	subs	r0, r0, r3
    2830:	bd08      	pop	{r3, pc}
    2832:	bf00      	nop
    2834:	200001b8 	.word	0x200001b8

00002838 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2838:	4b03      	ldr	r3, [pc, #12]	; (2848 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    283a:	6818      	ldr	r0, [r3, #0]
}
    283c:	f1a0 0308 	sub.w	r3, r0, #8
    2840:	4258      	negs	r0, r3
    2842:	4158      	adcs	r0, r3
    2844:	4770      	bx	lr
    2846:	bf00      	nop
    2848:	10000130 	.word	0x10000130

0000284c <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    284c:	4b06      	ldr	r3, [pc, #24]	; (2868 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    284e:	681b      	ldr	r3, [r3, #0]
    2850:	2b08      	cmp	r3, #8
    2852:	d106      	bne.n	2862 <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2854:	4b05      	ldr	r3, [pc, #20]	; (286c <nrf52_errata_103+0x20>)
    2856:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    2858:	2b05      	cmp	r3, #5
    285a:	d802      	bhi.n	2862 <nrf52_errata_103+0x16>
    285c:	4a04      	ldr	r2, [pc, #16]	; (2870 <nrf52_errata_103+0x24>)
    285e:	5cd0      	ldrb	r0, [r2, r3]
    2860:	4770      	bx	lr
        return false;
    2862:	2000      	movs	r0, #0
}
    2864:	4770      	bx	lr
    2866:	bf00      	nop
    2868:	10000130 	.word	0x10000130
    286c:	10000134 	.word	0x10000134
    2870:	0000564b 	.word	0x0000564b

00002874 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    2874:	4a02      	ldr	r2, [pc, #8]	; (2880 <nvmc_wait+0xc>)
    2876:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    287a:	2b00      	cmp	r3, #0
    287c:	d0fb      	beq.n	2876 <nvmc_wait+0x2>
}
    287e:	4770      	bx	lr
    2880:	4001e000 	.word	0x4001e000

00002884 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    2884:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    2886:	f7ff ffd7 	bl	2838 <nrf52_errata_136>
    288a:	b140      	cbz	r0, 289e <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    288c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2890:	2200      	movs	r2, #0
    2892:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    2896:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    289a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    289e:	f7ff ffcb 	bl	2838 <nrf52_errata_136>
    28a2:	2800      	cmp	r0, #0
    28a4:	d046      	beq.n	2934 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    28a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    28aa:	4b5b      	ldr	r3, [pc, #364]	; (2a18 <SystemInit+0x194>)
    28ac:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    28b0:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    28b4:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    28b8:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    28bc:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    28c0:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    28c4:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    28c8:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    28cc:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    28d0:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    28d4:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    28d8:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    28dc:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    28e0:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    28e4:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    28e8:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    28ec:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    28f0:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    28f4:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    28f8:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    28fc:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2900:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    2904:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    2908:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    290c:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    2910:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    2914:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    2918:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    291c:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    2920:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    2924:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    2928:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    292c:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    2930:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    2934:	f7ff ff8a 	bl	284c <nrf52_errata_103>
    2938:	b110      	cbz	r0, 2940 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    293a:	4b38      	ldr	r3, [pc, #224]	; (2a1c <SystemInit+0x198>)
    293c:	4a38      	ldr	r2, [pc, #224]	; (2a20 <SystemInit+0x19c>)
    293e:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    2940:	f7ff ff84 	bl	284c <nrf52_errata_103>
    2944:	b118      	cbz	r0, 294e <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    2946:	4b37      	ldr	r3, [pc, #220]	; (2a24 <SystemInit+0x1a0>)
    2948:	22fb      	movs	r2, #251	; 0xfb
    294a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    294e:	f7ff ff7d 	bl	284c <nrf52_errata_103>
    2952:	b148      	cbz	r0, 2968 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    2954:	4934      	ldr	r1, [pc, #208]	; (2a28 <SystemInit+0x1a4>)
    2956:	4b35      	ldr	r3, [pc, #212]	; (2a2c <SystemInit+0x1a8>)
    2958:	680a      	ldr	r2, [r1, #0]
    295a:	681b      	ldr	r3, [r3, #0]
    295c:	f022 020f 	bic.w	r2, r2, #15
    2960:	f003 030f 	and.w	r3, r3, #15
    2964:	4313      	orrs	r3, r2
    2966:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    2968:	f7ff ff70 	bl	284c <nrf52_errata_103>
    296c:	b118      	cbz	r0, 2976 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    296e:	4b30      	ldr	r3, [pc, #192]	; (2a30 <SystemInit+0x1ac>)
    2970:	f44f 7200 	mov.w	r2, #512	; 0x200
    2974:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    2976:	f7ff ff5f 	bl	2838 <nrf52_errata_136>
    297a:	b148      	cbz	r0, 2990 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    297c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2980:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2984:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2986:	bf44      	itt	mi
    2988:	f06f 0201 	mvnmi.w	r2, #1
    298c:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2990:	4b28      	ldr	r3, [pc, #160]	; (2a34 <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2992:	681b      	ldr	r3, [r3, #0]
    2994:	2b08      	cmp	r3, #8
    2996:	d10e      	bne.n	29b6 <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2998:	4b27      	ldr	r3, [pc, #156]	; (2a38 <SystemInit+0x1b4>)
    299a:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    299c:	2b05      	cmp	r3, #5
    299e:	d802      	bhi.n	29a6 <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    29a0:	4a26      	ldr	r2, [pc, #152]	; (2a3c <SystemInit+0x1b8>)
    29a2:	5cd3      	ldrb	r3, [r2, r3]
    29a4:	b13b      	cbz	r3, 29b6 <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    29a6:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    29aa:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    29ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    29b2:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    29b6:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    29ba:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    29be:	2a00      	cmp	r2, #0
    29c0:	db03      	blt.n	29ca <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    29c2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    29c6:	2b00      	cmp	r3, #0
    29c8:	da22      	bge.n	2a10 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    29ca:	491d      	ldr	r1, [pc, #116]	; (2a40 <SystemInit+0x1bc>)
    29cc:	2301      	movs	r3, #1
    29ce:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    29d2:	f7ff ff4f 	bl	2874 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    29d6:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    29da:	2412      	movs	r4, #18
    29dc:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    29e0:	f7ff ff48 	bl	2874 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    29e4:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    29e8:	f7ff ff44 	bl	2874 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    29ec:	2300      	movs	r3, #0
    29ee:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    29f2:	f7ff ff3f 	bl	2874 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    29f6:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    29fa:	4912      	ldr	r1, [pc, #72]	; (2a44 <SystemInit+0x1c0>)
    29fc:	4b12      	ldr	r3, [pc, #72]	; (2a48 <SystemInit+0x1c4>)
    29fe:	68ca      	ldr	r2, [r1, #12]
    2a00:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2a04:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2a06:	60cb      	str	r3, [r1, #12]
    2a08:	f3bf 8f4f 	dsb	sy
    __NOP();
    2a0c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2a0e:	e7fd      	b.n	2a0c <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    2a10:	4b0e      	ldr	r3, [pc, #56]	; (2a4c <SystemInit+0x1c8>)
    2a12:	4a0f      	ldr	r2, [pc, #60]	; (2a50 <SystemInit+0x1cc>)
    2a14:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    2a16:	bd10      	pop	{r4, pc}
    2a18:	4000c000 	.word	0x4000c000
    2a1c:	4000568c 	.word	0x4000568c
    2a20:	00038148 	.word	0x00038148
    2a24:	4000f000 	.word	0x4000f000
    2a28:	40000ee4 	.word	0x40000ee4
    2a2c:	10000258 	.word	0x10000258
    2a30:	40029640 	.word	0x40029640
    2a34:	10000130 	.word	0x10000130
    2a38:	10000134 	.word	0x10000134
    2a3c:	00005645 	.word	0x00005645
    2a40:	4001e000 	.word	0x4001e000
    2a44:	e000ed00 	.word	0xe000ed00
    2a48:	05fa0004 	.word	0x05fa0004
    2a4c:	20000050 	.word	0x20000050
    2a50:	03d09000 	.word	0x03d09000

00002a54 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2a54:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2a56:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    2a58:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2a5a:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    2a5e:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    2a60:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    2a64:	d014      	beq.n	2a90 <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2a66:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    2a6a:	fa05 f204 	lsl.w	r2, r5, r4
    2a6e:	ea23 0202 	bic.w	r2, r3, r2
    2a72:	e850 6f00 	ldrex	r6, [r0]
    2a76:	429e      	cmp	r6, r3
    2a78:	d104      	bne.n	2a84 <nrfx_flag32_alloc+0x30>
    2a7a:	e840 2c00 	strex	ip, r2, [r0]
    2a7e:	f1bc 0f00 	cmp.w	ip, #0
    2a82:	d1f6      	bne.n	2a72 <nrfx_flag32_alloc+0x1e>
    2a84:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2a88:	d1e6      	bne.n	2a58 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    2a8a:	4802      	ldr	r0, [pc, #8]	; (2a94 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    2a8c:	700c      	strb	r4, [r1, #0]
}
    2a8e:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    2a90:	4801      	ldr	r0, [pc, #4]	; (2a98 <nrfx_flag32_alloc+0x44>)
    2a92:	e7fc      	b.n	2a8e <nrfx_flag32_alloc+0x3a>
    2a94:	0bad0000 	.word	0x0bad0000
    2a98:	0bad0002 	.word	0x0bad0002

00002a9c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2a9c:	6803      	ldr	r3, [r0, #0]
    2a9e:	40cb      	lsrs	r3, r1
    2aa0:	07db      	lsls	r3, r3, #31
{
    2aa2:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    2aa4:	d415      	bmi.n	2ad2 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    2aa6:	2301      	movs	r3, #1
    2aa8:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    2aac:	6803      	ldr	r3, [r0, #0]
    2aae:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    2ab2:	ea41 0203 	orr.w	r2, r1, r3
    2ab6:	e850 4f00 	ldrex	r4, [r0]
    2aba:	429c      	cmp	r4, r3
    2abc:	d104      	bne.n	2ac8 <nrfx_flag32_free+0x2c>
    2abe:	e840 2c00 	strex	ip, r2, [r0]
    2ac2:	f1bc 0f00 	cmp.w	ip, #0
    2ac6:	d1f6      	bne.n	2ab6 <nrfx_flag32_free+0x1a>
    2ac8:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2acc:	d1ee      	bne.n	2aac <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    2ace:	4802      	ldr	r0, [pc, #8]	; (2ad8 <nrfx_flag32_free+0x3c>)
}
    2ad0:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2ad2:	4802      	ldr	r0, [pc, #8]	; (2adc <nrfx_flag32_free+0x40>)
    2ad4:	e7fc      	b.n	2ad0 <nrfx_flag32_free+0x34>
    2ad6:	bf00      	nop
    2ad8:	0bad0000 	.word	0x0bad0000
    2adc:	0bad0004 	.word	0x0bad0004

00002ae0 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2ae0:	4b04      	ldr	r3, [pc, #16]	; (2af4 <nrfx_clock_init+0x14>)
    2ae2:	791a      	ldrb	r2, [r3, #4]
    2ae4:	b922      	cbnz	r2, 2af0 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2ae6:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2ae8:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2aea:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2aec:	4802      	ldr	r0, [pc, #8]	; (2af8 <nrfx_clock_init+0x18>)
    2aee:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2af0:	4802      	ldr	r0, [pc, #8]	; (2afc <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2af2:	4770      	bx	lr
    2af4:	200008a8 	.word	0x200008a8
    2af8:	0bad0000 	.word	0x0bad0000
    2afc:	0bad000c 	.word	0x0bad000c

00002b00 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2b00:	b110      	cbz	r0, 2b08 <nrfx_clock_start+0x8>
    2b02:	2801      	cmp	r0, #1
    2b04:	d020      	beq.n	2b48 <nrfx_clock_start+0x48>
    2b06:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2b08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b0c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2b10:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    2b14:	f411 3f80 	tst.w	r1, #65536	; 0x10000
    2b18:	4619      	mov	r1, r3
    2b1a:	d011      	beq.n	2b40 <nrfx_clock_start+0x40>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2b1c:	f002 0203 	and.w	r2, r2, #3
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    2b20:	2a01      	cmp	r2, #1
    2b22:	d10d      	bne.n	2b40 <nrfx_clock_start+0x40>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2b24:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b28:	4b0c      	ldr	r3, [pc, #48]	; (2b5c <nrfx_clock_start+0x5c>)
    2b2a:	2200      	movs	r2, #0
    2b2c:	601a      	str	r2, [r3, #0]
    2b2e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2b30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b34:	2202      	movs	r2, #2
    2b36:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b3a:	2201      	movs	r2, #1
    2b3c:	609a      	str	r2, [r3, #8]
}
    2b3e:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    2b40:	2300      	movs	r3, #0
    2b42:	f8c1 3518 	str.w	r3, [r1, #1304]	; 0x518
}
    2b46:	e7ef      	b.n	2b28 <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b48:	4b05      	ldr	r3, [pc, #20]	; (2b60 <nrfx_clock_start+0x60>)
    2b4a:	2200      	movs	r2, #0
    2b4c:	601a      	str	r2, [r3, #0]
    2b4e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2b50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b54:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b58:	6018      	str	r0, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    2b5a:	4770      	bx	lr
    2b5c:	40000104 	.word	0x40000104
    2b60:	40000100 	.word	0x40000100

00002b64 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    2b64:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2b66:	b110      	cbz	r0, 2b6e <nrfx_clock_stop+0xa>
    2b68:	2801      	cmp	r0, #1
    2b6a:	d018      	beq.n	2b9e <nrfx_clock_stop+0x3a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    2b6c:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    2b6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b72:	2202      	movs	r2, #2
    2b74:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b78:	4a18      	ldr	r2, [pc, #96]	; (2bdc <nrfx_clock_stop+0x78>)
    2b7a:	6010      	str	r0, [r2, #0]
    2b7c:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b7e:	4a18      	ldr	r2, [pc, #96]	; (2be0 <nrfx_clock_stop+0x7c>)
    2b80:	2101      	movs	r1, #1
    2b82:	6011      	str	r1, [r2, #0]
    2b84:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2b88:	461c      	mov	r4, r3
    2b8a:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    2b8e:	03db      	lsls	r3, r3, #15
    2b90:	d5ec      	bpl.n	2b6c <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    2b92:	2001      	movs	r0, #1
    2b94:	f002 f8f4 	bl	4d80 <nrfx_busy_wait>
    2b98:	3d01      	subs	r5, #1
    2b9a:	d1f6      	bne.n	2b8a <nrfx_clock_stop+0x26>
    2b9c:	e7e6      	b.n	2b6c <nrfx_clock_stop+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b9e:	4b11      	ldr	r3, [pc, #68]	; (2be4 <nrfx_clock_stop+0x80>)
    p_reg->INTENCLR = mask;
    2ba0:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2ba4:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    2ba6:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2baa:	601a      	str	r2, [r3, #0]
    2bac:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2bae:	4b0e      	ldr	r3, [pc, #56]	; (2be8 <nrfx_clock_stop+0x84>)
    2bb0:	f242 7510 	movw	r5, #10000	; 0x2710
    2bb4:	6018      	str	r0, [r3, #0]
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2bb6:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2bba:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    2bbe:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2bc0:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2bc4:	d505      	bpl.n	2bd2 <nrfx_clock_stop+0x6e>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    2bc6:	b123      	cbz	r3, 2bd2 <nrfx_clock_stop+0x6e>
    2bc8:	2001      	movs	r0, #1
    2bca:	f002 f8d9 	bl	4d80 <nrfx_busy_wait>
    2bce:	3d01      	subs	r5, #1
    2bd0:	d1f1      	bne.n	2bb6 <nrfx_clock_stop+0x52>
            m_clock_cb.hfclk_started = false;
    2bd2:	4b06      	ldr	r3, [pc, #24]	; (2bec <nrfx_clock_stop+0x88>)
    2bd4:	2200      	movs	r2, #0
    2bd6:	715a      	strb	r2, [r3, #5]
    2bd8:	e7c8      	b.n	2b6c <nrfx_clock_stop+0x8>
    2bda:	bf00      	nop
    2bdc:	40000104 	.word	0x40000104
    2be0:	4000000c 	.word	0x4000000c
    2be4:	40000100 	.word	0x40000100
    2be8:	40000004 	.word	0x40000004
    2bec:	200008a8 	.word	0x200008a8

00002bf0 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2bf0:	4b16      	ldr	r3, [pc, #88]	; (2c4c <nrfx_power_clock_irq_handler+0x5c>)
    2bf2:	681a      	ldr	r2, [r3, #0]
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2bf4:	b510      	push	{r4, lr}
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2bf6:	b16a      	cbz	r2, 2c14 <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2bf8:	2200      	movs	r2, #0
    2bfa:	601a      	str	r2, [r3, #0]
    2bfc:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    2bfe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c02:	2201      	movs	r2, #1
    2c04:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    2c08:	4b11      	ldr	r3, [pc, #68]	; (2c50 <nrfx_power_clock_irq_handler+0x60>)
    2c0a:	7958      	ldrb	r0, [r3, #5]
    2c0c:	b910      	cbnz	r0, 2c14 <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    2c0e:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2c10:	681b      	ldr	r3, [r3, #0]
    2c12:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2c14:	4b0f      	ldr	r3, [pc, #60]	; (2c54 <nrfx_power_clock_irq_handler+0x64>)
    2c16:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2c18:	b172      	cbz	r2, 2c38 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c1a:	2200      	movs	r2, #0
    2c1c:	601a      	str	r2, [r3, #0]
    2c1e:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2c20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c24:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2c28:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2c2c:	0792      	lsls	r2, r2, #30
    2c2e:	d104      	bne.n	2c3a <nrfx_power_clock_irq_handler+0x4a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2c30:	2201      	movs	r2, #1
    2c32:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c36:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2c38:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    2c3a:	2202      	movs	r2, #2
    2c3c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2c40:	4b03      	ldr	r3, [pc, #12]	; (2c50 <nrfx_power_clock_irq_handler+0x60>)
}
    2c42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2c46:	681b      	ldr	r3, [r3, #0]
    2c48:	2001      	movs	r0, #1
    2c4a:	4718      	bx	r3
    2c4c:	40000100 	.word	0x40000100
    2c50:	200008a8 	.word	0x200008a8
    2c54:	40000104 	.word	0x40000104

00002c58 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    2c58:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    2c5a:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    2c5e:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2c60:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    2c62:	6002      	str	r2, [r0, #0]
}
    2c64:	4802      	ldr	r0, [pc, #8]	; (2c70 <nrf_gpio_pin_port_decode+0x18>)
    2c66:	bf18      	it	ne
    2c68:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    2c6c:	4770      	bx	lr
    2c6e:	bf00      	nop
    2c70:	50000300 	.word	0x50000300

00002c74 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2c74:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2c76:	f100 0308 	add.w	r3, r0, #8
    2c7a:	4c0c      	ldr	r4, [pc, #48]	; (2cac <call_handler+0x38>)
    2c7c:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    2c80:	05da      	lsls	r2, r3, #23
{
    2c82:	4605      	mov	r5, r0
    2c84:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2c86:	d507      	bpl.n	2c98 <call_handler+0x24>
    2c88:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    2c8c:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    2c90:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    2c94:	6852      	ldr	r2, [r2, #4]
    2c96:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    2c98:	68a3      	ldr	r3, [r4, #8]
    2c9a:	b12b      	cbz	r3, 2ca8 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2c9c:	68e2      	ldr	r2, [r4, #12]
    2c9e:	4631      	mov	r1, r6
    2ca0:	4628      	mov	r0, r5
    }
}
    2ca2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2ca6:	4718      	bx	r3
}
    2ca8:	bd70      	pop	{r4, r5, r6, pc}
    2caa:	bf00      	nop
    2cac:	20000054 	.word	0x20000054

00002cb0 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2cb0:	4b12      	ldr	r3, [pc, #72]	; (2cfc <release_handler+0x4c>)
    2cb2:	3008      	adds	r0, #8
{
    2cb4:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2cb6:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    2cba:	05d1      	lsls	r1, r2, #23
    2cbc:	d51b      	bpl.n	2cf6 <release_handler+0x46>
    2cbe:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2cc2:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    2cc6:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2cca:	f103 0410 	add.w	r4, r3, #16
    2cce:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2cd0:	f834 2b02 	ldrh.w	r2, [r4], #2
    2cd4:	f412 7f80 	tst.w	r2, #256	; 0x100
    2cd8:	d003      	beq.n	2ce2 <release_handler+0x32>
    2cda:	f3c2 2243 	ubfx	r2, r2, #9, #4
    2cde:	4291      	cmp	r1, r2
    2ce0:	d009      	beq.n	2cf6 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2ce2:	3001      	adds	r0, #1
    2ce4:	2830      	cmp	r0, #48	; 0x30
    2ce6:	d1f3      	bne.n	2cd0 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2ce8:	2200      	movs	r2, #0
    2cea:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2cee:	4804      	ldr	r0, [pc, #16]	; (2d00 <release_handler+0x50>)
}
    2cf0:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2cf2:	f7ff bed3 	b.w	2a9c <nrfx_flag32_free>
}
    2cf6:	bc10      	pop	{r4}
    2cf8:	4770      	bx	lr
    2cfa:	bf00      	nop
    2cfc:	20000054 	.word	0x20000054
    2d00:	200000c8 	.word	0x200000c8

00002d04 <pin_handler_trigger_uninit>:
{
    2d04:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2d06:	4c0a      	ldr	r4, [pc, #40]	; (2d30 <pin_handler_trigger_uninit+0x2c>)
    2d08:	f100 0508 	add.w	r5, r0, #8
    2d0c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    2d10:	069a      	lsls	r2, r3, #26
    2d12:	d506      	bpl.n	2d22 <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2d14:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2d16:	4a07      	ldr	r2, [pc, #28]	; (2d34 <pin_handler_trigger_uninit+0x30>)
    2d18:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2d1c:	2100      	movs	r1, #0
    2d1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    2d22:	f7ff ffc5 	bl	2cb0 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2d26:	2300      	movs	r3, #0
    2d28:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    2d2c:	bd38      	pop	{r3, r4, r5, pc}
    2d2e:	bf00      	nop
    2d30:	20000054 	.word	0x20000054
    2d34:	40006000 	.word	0x40006000

00002d38 <nrfx_gpiote_input_configure>:
{
    2d38:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    2d3c:	461d      	mov	r5, r3
    2d3e:	4604      	mov	r4, r0
    2d40:	4617      	mov	r7, r2
    if (p_input_config)
    2d42:	460b      	mov	r3, r1
    2d44:	b309      	cbz	r1, 2d8a <nrfx_gpiote_input_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2d46:	4e4d      	ldr	r6, [pc, #308]	; (2e7c <nrfx_gpiote_input_configure+0x144>)
    2d48:	f100 0808 	add.w	r8, r0, #8
        if (pin_is_task_output(pin))
    2d4c:	f836 2018 	ldrh.w	r2, [r6, r8, lsl #1]
    2d50:	f002 0222 	and.w	r2, r2, #34	; 0x22
    2d54:	2a22      	cmp	r2, #34	; 0x22
    2d56:	d103      	bne.n	2d60 <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    2d58:	4849      	ldr	r0, [pc, #292]	; (2e80 <nrfx_gpiote_input_configure+0x148>)
}
    2d5a:	b004      	add	sp, #16
    2d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    2d60:	2200      	movs	r2, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2d62:	e9cd 2200 	strd	r2, r2, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    2d66:	f88d 200e 	strb.w	r2, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    2d6a:	f88d 200f 	strb.w	r2, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2d6e:	f10d 010e 	add.w	r1, sp, #14
    2d72:	f10d 020f 	add.w	r2, sp, #15
    2d76:	f002 f80f 	bl	4d98 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    2d7a:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    2d7e:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    2d82:	f043 0301 	orr.w	r3, r3, #1
    2d86:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    2d8a:	b197      	cbz	r7, 2db2 <nrfx_gpiote_input_configure+0x7a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2d8c:	483b      	ldr	r0, [pc, #236]	; (2e7c <nrfx_gpiote_input_configure+0x144>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    2d8e:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    2d90:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2d92:	f104 0308 	add.w	r3, r4, #8
    2d96:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
        if (pin_is_output(pin))
    2d9a:	078f      	lsls	r7, r1, #30
    2d9c:	d50c      	bpl.n	2db8 <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    2d9e:	2a00      	cmp	r2, #0
    2da0:	d1da      	bne.n	2d58 <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    2da2:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
    2da6:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    2daa:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    2dae:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
    if (p_handler_config)
    2db2:	bbcd      	cbnz	r5, 2e28 <nrfx_gpiote_input_configure+0xf0>
    return NRFX_SUCCESS;
    2db4:	4833      	ldr	r0, [pc, #204]	; (2e84 <nrfx_gpiote_input_configure+0x14c>)
    2db6:	e7d0      	b.n	2d5a <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    2db8:	f021 0120 	bic.w	r1, r1, #32
    2dbc:	04c9      	lsls	r1, r1, #19
    2dbe:	0cc9      	lsrs	r1, r1, #19
    2dc0:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
            if (use_evt)
    2dc4:	2a00      	cmp	r2, #0
    2dc6:	d0ec      	beq.n	2da2 <nrfx_gpiote_input_configure+0x6a>
                if (!edge)
    2dc8:	2e03      	cmp	r6, #3
    2dca:	d8c5      	bhi.n	2d58 <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    2dcc:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    2dce:	b92e      	cbnz	r6, 2ddc <nrfx_gpiote_input_configure+0xa4>
    2dd0:	4a2d      	ldr	r2, [pc, #180]	; (2e88 <nrfx_gpiote_input_configure+0x150>)
    2dd2:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    2dd6:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    2dda:	e7e2      	b.n	2da2 <nrfx_gpiote_input_configure+0x6a>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2ddc:	00ba      	lsls	r2, r7, #2
    2dde:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2de2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2de6:	ea4f 2e04 	mov.w	lr, r4, lsl #8
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2dea:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2dee:	f02c 0c03 	bic.w	ip, ip, #3
    2df2:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2df6:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2dfa:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    2dfe:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    2e02:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2e06:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2e0a:	f40e 5e7c 	and.w	lr, lr, #16128	; 0x3f00
    2e0e:	ea4c 4c06 	orr.w	ip, ip, r6, lsl #16
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2e12:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    2e16:	ea4c 0c0e 	orr.w	ip, ip, lr
    2e1a:	f041 0120 	orr.w	r1, r1, #32
    2e1e:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
    2e22:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    2e26:	e7bc      	b.n	2da2 <nrfx_gpiote_input_configure+0x6a>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2e28:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    2e2c:	4620      	mov	r0, r4
    2e2e:	f7ff ff3f 	bl	2cb0 <release_handler>
    if (!handler)
    2e32:	2e00      	cmp	r6, #0
    2e34:	d0be      	beq.n	2db4 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2e36:	4d11      	ldr	r5, [pc, #68]	; (2e7c <nrfx_gpiote_input_configure+0x144>)
    2e38:	682b      	ldr	r3, [r5, #0]
    2e3a:	429e      	cmp	r6, r3
    2e3c:	d104      	bne.n	2e48 <nrfx_gpiote_input_configure+0x110>
    2e3e:	686b      	ldr	r3, [r5, #4]
    2e40:	429f      	cmp	r7, r3
    2e42:	d101      	bne.n	2e48 <nrfx_gpiote_input_configure+0x110>
    2e44:	2200      	movs	r2, #0
    2e46:	e009      	b.n	2e5c <nrfx_gpiote_input_configure+0x124>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2e48:	4810      	ldr	r0, [pc, #64]	; (2e8c <nrfx_gpiote_input_configure+0x154>)
    2e4a:	f10d 010f 	add.w	r1, sp, #15
    2e4e:	f7ff fe01 	bl	2a54 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2e52:	4b0c      	ldr	r3, [pc, #48]	; (2e84 <nrfx_gpiote_input_configure+0x14c>)
    2e54:	4298      	cmp	r0, r3
    2e56:	d180      	bne.n	2d5a <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    2e58:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    2e5c:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2e60:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2e64:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    2e66:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2e68:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    2e6c:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    2e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2e74:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    2e78:	e79c      	b.n	2db4 <nrfx_gpiote_input_configure+0x7c>
    2e7a:	bf00      	nop
    2e7c:	20000054 	.word	0x20000054
    2e80:	0bad0004 	.word	0x0bad0004
    2e84:	0bad0000 	.word	0x0bad0000
    2e88:	40006000 	.word	0x40006000
    2e8c:	200000c8 	.word	0x200000c8

00002e90 <nrfx_gpiote_output_configure>:
{
    2e90:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e92:	4604      	mov	r4, r0
    2e94:	b085      	sub	sp, #20
    2e96:	4615      	mov	r5, r2
    if (p_config)
    2e98:	b309      	cbz	r1, 2ede <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2e9a:	f100 0708 	add.w	r7, r0, #8
    2e9e:	4e31      	ldr	r6, [pc, #196]	; (2f64 <nrfx_gpiote_output_configure+0xd4>)
    2ea0:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    2ea4:	0798      	lsls	r0, r3, #30
    2ea6:	d401      	bmi.n	2eac <nrfx_gpiote_output_configure+0x1c>
    2ea8:	069a      	lsls	r2, r3, #26
    2eaa:	d458      	bmi.n	2f5e <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    2eac:	f013 0f1c 	tst.w	r3, #28
    2eb0:	d002      	beq.n	2eb8 <nrfx_gpiote_output_configure+0x28>
    2eb2:	784b      	ldrb	r3, [r1, #1]
    2eb4:	2b01      	cmp	r3, #1
    2eb6:	d052      	beq.n	2f5e <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2eb8:	2301      	movs	r3, #1
    2eba:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    2ebe:	2300      	movs	r3, #0
    2ec0:	e9cd 1300 	strd	r1, r3, [sp]
    2ec4:	1c4a      	adds	r2, r1, #1
    2ec6:	1c8b      	adds	r3, r1, #2
    2ec8:	4620      	mov	r0, r4
    2eca:	f10d 010f 	add.w	r1, sp, #15
    2ece:	f001 ff63 	bl	4d98 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    2ed2:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    2ed6:	f043 0303 	orr.w	r3, r3, #3
    2eda:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    2ede:	b915      	cbnz	r5, 2ee6 <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    2ee0:	4821      	ldr	r0, [pc, #132]	; (2f68 <nrfx_gpiote_output_configure+0xd8>)
}
    2ee2:	b005      	add	sp, #20
    2ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2ee6:	4e1f      	ldr	r6, [pc, #124]	; (2f64 <nrfx_gpiote_output_configure+0xd4>)
    2ee8:	f104 0708 	add.w	r7, r4, #8
    2eec:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    2ef0:	0783      	lsls	r3, r0, #30
    2ef2:	d534      	bpl.n	2f5e <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    2ef4:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    2ef8:	4661      	mov	r1, ip
    2efa:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    2efc:	f020 0020 	bic.w	r0, r0, #32
    2f00:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    2f04:	04c0      	lsls	r0, r0, #19
    2f06:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    2f0a:	0cc0      	lsrs	r0, r0, #19
    2f0c:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2f10:	2300      	movs	r3, #0
    2f12:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    2f16:	786a      	ldrb	r2, [r5, #1]
    2f18:	2a00      	cmp	r2, #0
    2f1a:	d0e1      	beq.n	2ee0 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    2f1c:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    2f20:	78ad      	ldrb	r5, [r5, #2]
    2f22:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    2f26:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2f2a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2f2e:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    2f32:	0223      	lsls	r3, r4, #8
    2f34:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    2f38:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2f3a:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    2f3e:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2f42:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2f44:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2f46:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2f4a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2f4e:	432b      	orrs	r3, r5
    2f50:	f040 0020 	orr.w	r0, r0, #32
    2f54:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2f58:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    2f5c:	e7c0      	b.n	2ee0 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    2f5e:	4803      	ldr	r0, [pc, #12]	; (2f6c <nrfx_gpiote_output_configure+0xdc>)
    2f60:	e7bf      	b.n	2ee2 <nrfx_gpiote_output_configure+0x52>
    2f62:	bf00      	nop
    2f64:	20000054 	.word	0x20000054
    2f68:	0bad0000 	.word	0x0bad0000
    2f6c:	0bad0004 	.word	0x0bad0004

00002f70 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    2f70:	4b01      	ldr	r3, [pc, #4]	; (2f78 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    2f72:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    2f76:	4770      	bx	lr
    2f78:	20000054 	.word	0x20000054

00002f7c <nrfx_gpiote_channel_get>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2f7c:	3008      	adds	r0, #8
    2f7e:	4b05      	ldr	r3, [pc, #20]	; (2f94 <nrfx_gpiote_channel_get+0x18>)
    2f80:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    if (pin_in_use_by_te(pin))
    2f84:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2f86:	bf43      	ittte	mi
    2f88:	0b5b      	lsrmi	r3, r3, #13
        return NRFX_SUCCESS;
    2f8a:	4803      	ldrmi	r0, [pc, #12]	; (2f98 <nrfx_gpiote_channel_get+0x1c>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2f8c:	700b      	strbmi	r3, [r1, #0]
        return NRFX_ERROR_INVALID_PARAM;
    2f8e:	4803      	ldrpl	r0, [pc, #12]	; (2f9c <nrfx_gpiote_channel_get+0x20>)
}
    2f90:	4770      	bx	lr
    2f92:	bf00      	nop
    2f94:	20000054 	.word	0x20000054
    2f98:	0bad0000 	.word	0x0bad0000
    2f9c:	0bad0004 	.word	0x0bad0004

00002fa0 <nrfx_gpiote_init>:
{
    2fa0:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    2fa2:	4c0e      	ldr	r4, [pc, #56]	; (2fdc <nrfx_gpiote_init+0x3c>)
    2fa4:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    2fa8:	b9b5      	cbnz	r5, 2fd8 <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    2faa:	2260      	movs	r2, #96	; 0x60
    2fac:	4629      	mov	r1, r5
    2fae:	f104 0010 	add.w	r0, r4, #16
    2fb2:	f001 fd3a 	bl	4a2a <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    2fb6:	2006      	movs	r0, #6
    2fb8:	f7fe f938 	bl	122c <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2fbc:	4b08      	ldr	r3, [pc, #32]	; (2fe0 <nrfx_gpiote_init+0x40>)
    return err_code;
    2fbe:	4809      	ldr	r0, [pc, #36]	; (2fe4 <nrfx_gpiote_init+0x44>)
    2fc0:	601d      	str	r5, [r3, #0]
    2fc2:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2fc4:	4b08      	ldr	r3, [pc, #32]	; (2fe8 <nrfx_gpiote_init+0x48>)
    2fc6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2fca:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    2fce:	2301      	movs	r3, #1
    2fd0:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    2fd4:	6763      	str	r3, [r4, #116]	; 0x74
}
    2fd6:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    2fd8:	4804      	ldr	r0, [pc, #16]	; (2fec <nrfx_gpiote_init+0x4c>)
    2fda:	e7fc      	b.n	2fd6 <nrfx_gpiote_init+0x36>
    2fdc:	20000054 	.word	0x20000054
    2fe0:	4000617c 	.word	0x4000617c
    2fe4:	0bad0000 	.word	0x0bad0000
    2fe8:	40006000 	.word	0x40006000
    2fec:	0bad0005 	.word	0x0bad0005

00002ff0 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    2ff0:	4b03      	ldr	r3, [pc, #12]	; (3000 <nrfx_gpiote_is_init+0x10>)
    2ff2:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    2ff6:	3800      	subs	r0, #0
    2ff8:	bf18      	it	ne
    2ffa:	2001      	movne	r0, #1
    2ffc:	4770      	bx	lr
    2ffe:	bf00      	nop
    3000:	20000054 	.word	0x20000054

00003004 <nrfx_gpiote_channel_free>:
{
    3004:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3006:	4801      	ldr	r0, [pc, #4]	; (300c <nrfx_gpiote_channel_free+0x8>)
    3008:	f7ff bd48 	b.w	2a9c <nrfx_flag32_free>
    300c:	200000c4 	.word	0x200000c4

00003010 <nrfx_gpiote_channel_alloc>:
{
    3010:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3012:	4801      	ldr	r0, [pc, #4]	; (3018 <nrfx_gpiote_channel_alloc+0x8>)
    3014:	f7ff bd1e 	b.w	2a54 <nrfx_flag32_alloc>
    3018:	200000c4 	.word	0x200000c4

0000301c <nrfx_gpiote_trigger_enable>:
{
    301c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    301e:	4b1f      	ldr	r3, [pc, #124]	; (309c <nrfx_gpiote_trigger_enable+0x80>)
    3020:	f100 0208 	add.w	r2, r0, #8
{
    3024:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3026:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    302a:	069a      	lsls	r2, r3, #26
    302c:	d51d      	bpl.n	306a <nrfx_gpiote_trigger_enable+0x4e>
    302e:	f013 0502 	ands.w	r5, r3, #2
    3032:	d11a      	bne.n	306a <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3034:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    3036:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    3038:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    303c:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    3040:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3044:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3048:	6005      	str	r5, [r0, #0]
    304a:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    304c:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    3050:	f040 0001 	orr.w	r0, r0, #1
    3054:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    3058:	b129      	cbz	r1, 3066 <nrfx_gpiote_trigger_enable+0x4a>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    305a:	2201      	movs	r2, #1
    305c:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    3060:	4a0f      	ldr	r2, [pc, #60]	; (30a0 <nrfx_gpiote_trigger_enable+0x84>)
    3062:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3066:	b003      	add	sp, #12
    3068:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    306a:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    306e:	2b04      	cmp	r3, #4
    3070:	d010      	beq.n	3094 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3072:	2b05      	cmp	r3, #5
    3074:	d010      	beq.n	3098 <nrfx_gpiote_trigger_enable+0x7c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3076:	a801      	add	r0, sp, #4
    3078:	9401      	str	r4, [sp, #4]
    307a:	f7ff fded 	bl	2c58 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    307e:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    3080:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3084:	40d9      	lsrs	r1, r3
    3086:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    308a:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    308c:	4620      	mov	r0, r4
    308e:	f001 feca 	bl	4e26 <nrf_gpio_cfg_sense_set>
}
    3092:	e7e8      	b.n	3066 <nrfx_gpiote_trigger_enable+0x4a>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3094:	2103      	movs	r1, #3
    3096:	e7f9      	b.n	308c <nrfx_gpiote_trigger_enable+0x70>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3098:	2102      	movs	r1, #2
    309a:	e7f7      	b.n	308c <nrfx_gpiote_trigger_enable+0x70>
    309c:	20000054 	.word	0x20000054
    30a0:	40006000 	.word	0x40006000

000030a4 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    30a4:	4b0e      	ldr	r3, [pc, #56]	; (30e0 <nrfx_gpiote_trigger_disable+0x3c>)
    30a6:	f100 0208 	add.w	r2, r0, #8
    30aa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    30ae:	0699      	lsls	r1, r3, #26
    30b0:	d513      	bpl.n	30da <nrfx_gpiote_trigger_disable+0x36>
    30b2:	079a      	lsls	r2, r3, #30
    30b4:	d411      	bmi.n	30da <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    30b6:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    30b8:	2201      	movs	r2, #1
    30ba:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    30bc:	009b      	lsls	r3, r3, #2
    30be:	4909      	ldr	r1, [pc, #36]	; (30e4 <nrfx_gpiote_trigger_disable+0x40>)
    30c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    30c4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    30c8:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    30cc:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    30d0:	f022 0203 	bic.w	r2, r2, #3
    30d4:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    30d8:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    30da:	2100      	movs	r1, #0
    30dc:	f001 bea3 	b.w	4e26 <nrf_gpio_cfg_sense_set>
    30e0:	20000054 	.word	0x20000054
    30e4:	40006000 	.word	0x40006000

000030e8 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    30e8:	4b0e      	ldr	r3, [pc, #56]	; (3124 <nrfx_gpiote_pin_uninit+0x3c>)
    30ea:	f100 0208 	add.w	r2, r0, #8
{
    30ee:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    30f0:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    30f4:	07db      	lsls	r3, r3, #31
{
    30f6:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    30f8:	d511      	bpl.n	311e <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    30fa:	f7ff ffd3 	bl	30a4 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    30fe:	4620      	mov	r0, r4
    3100:	f7ff fe00 	bl	2d04 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3104:	a801      	add	r0, sp, #4
    3106:	9401      	str	r4, [sp, #4]
    3108:	f7ff fda6 	bl	2c58 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    310c:	9b01      	ldr	r3, [sp, #4]
    310e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3112:	2202      	movs	r2, #2
    3114:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    3118:	4803      	ldr	r0, [pc, #12]	; (3128 <nrfx_gpiote_pin_uninit+0x40>)
}
    311a:	b002      	add	sp, #8
    311c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    311e:	4803      	ldr	r0, [pc, #12]	; (312c <nrfx_gpiote_pin_uninit+0x44>)
    3120:	e7fb      	b.n	311a <nrfx_gpiote_pin_uninit+0x32>
    3122:	bf00      	nop
    3124:	20000054 	.word	0x20000054
    3128:	0bad0000 	.word	0x0bad0000
    312c:	0bad0004 	.word	0x0bad0004

00003130 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    3130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3134:	4b64      	ldr	r3, [pc, #400]	; (32c8 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    3136:	4865      	ldr	r0, [pc, #404]	; (32cc <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3138:	4965      	ldr	r1, [pc, #404]	; (32d0 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    313a:	2500      	movs	r5, #0
{
    313c:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    313e:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3140:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3142:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3144:	b136      	cbz	r6, 3154 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    3146:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    314a:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    314c:	bf1e      	ittt	ne
    314e:	601c      	strne	r4, [r3, #0]
    3150:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    3152:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    3154:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3156:	428b      	cmp	r3, r1
        mask <<= 1;
    3158:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    315c:	d1f1      	bne.n	3142 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    315e:	4f5d      	ldr	r7, [pc, #372]	; (32d4 <nrfx_gpiote_irq_handler+0x1a4>)
    3160:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3162:	b37b      	cbz	r3, 31c4 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    3164:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3168:	4e5b      	ldr	r6, [pc, #364]	; (32d8 <nrfx_gpiote_irq_handler+0x1a8>)
    316a:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    316e:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    3170:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3174:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    3178:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    317a:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    317e:	9600      	str	r6, [sp, #0]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3180:	f10d 0910 	add.w	r9, sp, #16
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3184:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    3188:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    318c:	f8d9 3000 	ldr.w	r3, [r9]
    3190:	b9f3      	cbnz	r3, 31d0 <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3192:	f108 0820 	add.w	r8, r8, #32
    3196:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    319a:	f109 0904 	add.w	r9, r9, #4
    319e:	d1f5      	bne.n	318c <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    31a0:	603b      	str	r3, [r7, #0]
    31a2:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    31a4:	9900      	ldr	r1, [sp, #0]
        *p_masks = gpio_regs[i]->LATCH;
    31a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    31aa:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    31ae:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    31b0:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    31b4:	9b00      	ldr	r3, [sp, #0]
    31b6:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    31ba:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    31bc:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    31c0:	4313      	orrs	r3, r2
    31c2:	d1dd      	bne.n	3180 <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    31c4:	2401      	movs	r4, #1
    while (mask)
    31c6:	2d00      	cmp	r5, #0
    31c8:	d166      	bne.n	3298 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    31ca:	b007      	add	sp, #28
    31cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    31d0:	fa93 f3a3 	rbit	r3, r3
    31d4:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    31d8:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    31dc:	f106 0208 	add.w	r2, r6, #8
    31e0:	4b3e      	ldr	r3, [pc, #248]	; (32dc <nrfx_gpiote_irq_handler+0x1ac>)
    31e2:	9603      	str	r6, [sp, #12]
    31e4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    31e8:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    31ec:	08f4      	lsrs	r4, r6, #3
    31ee:	9301      	str	r3, [sp, #4]
    31f0:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    31f2:	ab04      	add	r3, sp, #16
    bit = BITMASK_RELBIT_GET(bit);
    31f4:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    31f8:	fa0b fc00 	lsl.w	ip, fp, r0
    31fc:	5d18      	ldrb	r0, [r3, r4]
    31fe:	ea20 000c 	bic.w	r0, r0, ip
    3202:	5518      	strb	r0, [r3, r4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3204:	a803      	add	r0, sp, #12
    3206:	0891      	lsrs	r1, r2, #2
    3208:	f7ff fd26 	bl	2c58 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    320c:	9c03      	ldr	r4, [sp, #12]
    320e:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    if (is_level(trigger))
    3212:	074b      	lsls	r3, r1, #29
    3214:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    3218:	f3c4 4401 	ubfx	r4, r4, #16, #2
    321c:	d523      	bpl.n	3266 <nrfx_gpiote_irq_handler+0x136>
        call_handler(pin, trigger);
    321e:	4651      	mov	r1, sl
    3220:	4630      	mov	r0, r6
    3222:	f7ff fd27 	bl	2c74 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3226:	a803      	add	r0, sp, #12
    3228:	9603      	str	r6, [sp, #12]
    322a:	f7ff fd15 	bl	2c58 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    322e:	9a03      	ldr	r2, [sp, #12]
    3230:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3234:	b2e4      	uxtb	r4, r4
    3236:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    323a:	f3c2 4201 	ubfx	r2, r2, #16, #2
    323e:	4294      	cmp	r4, r2
    3240:	d107      	bne.n	3252 <nrfx_gpiote_irq_handler+0x122>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3242:	2100      	movs	r1, #0
    3244:	4630      	mov	r0, r6
    3246:	f001 fdee 	bl	4e26 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    324a:	4621      	mov	r1, r4
    324c:	4630      	mov	r0, r6
    324e:	f001 fdea 	bl	4e26 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3252:	a803      	add	r0, sp, #12
    3254:	9603      	str	r6, [sp, #12]
    3256:	f7ff fcff 	bl	2c58 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    325a:	9b03      	ldr	r3, [sp, #12]
    325c:	fa0b f303 	lsl.w	r3, fp, r3
    3260:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    3264:	e792      	b.n	318c <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3266:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3268:	bf0c      	ite	eq
    326a:	2103      	moveq	r1, #3
    326c:	2102      	movne	r1, #2
    326e:	4630      	mov	r0, r6
    3270:	f001 fdd9 	bl	4e26 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3274:	9b01      	ldr	r3, [sp, #4]
    3276:	2b03      	cmp	r3, #3
    3278:	d004      	beq.n	3284 <nrfx_gpiote_irq_handler+0x154>
    327a:	2c02      	cmp	r4, #2
    327c:	d107      	bne.n	328e <nrfx_gpiote_irq_handler+0x15e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    327e:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3282:	d1e6      	bne.n	3252 <nrfx_gpiote_irq_handler+0x122>
            call_handler(pin, trigger);
    3284:	4651      	mov	r1, sl
    3286:	4630      	mov	r0, r6
    3288:	f7ff fcf4 	bl	2c74 <call_handler>
    328c:	e7e1      	b.n	3252 <nrfx_gpiote_irq_handler+0x122>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    328e:	2c03      	cmp	r4, #3
    3290:	d1df      	bne.n	3252 <nrfx_gpiote_irq_handler+0x122>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3292:	f1ba 0f02 	cmp.w	sl, #2
    3296:	e7f4      	b.n	3282 <nrfx_gpiote_irq_handler+0x152>
        uint32_t ch = NRF_CTZ(mask);
    3298:	fa95 f3a5 	rbit	r3, r5
    329c:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    32a0:	fa04 f203 	lsl.w	r2, r4, r3
    32a4:	009b      	lsls	r3, r3, #2
    32a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    32aa:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    32ae:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    32b2:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    32b6:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    32ba:	f3c0 2005 	ubfx	r0, r0, #8, #6
    32be:	f3c1 4101 	ubfx	r1, r1, #16, #2
    32c2:	f7ff fcd7 	bl	2c74 <call_handler>
    32c6:	e77e      	b.n	31c6 <nrfx_gpiote_irq_handler+0x96>
    32c8:	40006100 	.word	0x40006100
    32cc:	40006000 	.word	0x40006000
    32d0:	40006120 	.word	0x40006120
    32d4:	4000617c 	.word	0x4000617c
    32d8:	50000300 	.word	0x50000300
    32dc:	20000054 	.word	0x20000054

000032e0 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    32e0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    32e2:	4801      	ldr	r0, [pc, #4]	; (32e8 <nrfx_ppi_channel_alloc+0x8>)
    32e4:	f7ff bbb6 	b.w	2a54 <nrfx_flag32_alloc>
    32e8:	200000d0 	.word	0x200000d0

000032ec <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    32ec:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    32ee:	4c14      	ldr	r4, [pc, #80]	; (3340 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    32f0:	4a14      	ldr	r2, [pc, #80]	; (3344 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    32f2:	4915      	ldr	r1, [pc, #84]	; (3348 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    32f4:	2303      	movs	r3, #3
    32f6:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    32f8:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    32fa:	4b14      	ldr	r3, [pc, #80]	; (334c <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    32fc:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    32fe:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    3300:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3304:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    3306:	2300      	movs	r3, #0
    3308:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    330a:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    330c:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    330e:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    3310:	4a0f      	ldr	r2, [pc, #60]	; (3350 <_DoInit+0x64>)
    3312:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    3314:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    3316:	2210      	movs	r2, #16
    3318:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    331a:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    331c:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    331e:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    3320:	f001 fb52 	bl	49c8 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3324:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    3328:	490a      	ldr	r1, [pc, #40]	; (3354 <_DoInit+0x68>)
    332a:	4620      	mov	r0, r4
    332c:	f001 fb4c 	bl	49c8 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3330:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    3334:	2320      	movs	r3, #32
    3336:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3338:	f3bf 8f5f 	dmb	sy
}
    333c:	bd10      	pop	{r4, pc}
    333e:	bf00      	nop
    3340:	200008b0 	.word	0x200008b0
    3344:	00005651 	.word	0x00005651
    3348:	0000565a 	.word	0x0000565a
    334c:	200009b9 	.word	0x200009b9
    3350:	200009a9 	.word	0x200009a9
    3354:	0000565e 	.word	0x0000565e

00003358 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3358:	4b0e      	ldr	r3, [pc, #56]	; (3394 <z_sys_init_run_level+0x3c>)
{
    335a:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    335c:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3360:	3001      	adds	r0, #1
    3362:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    3366:	42a6      	cmp	r6, r4
    3368:	d800      	bhi.n	336c <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    336a:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    336c:	e9d4 3500 	ldrd	r3, r5, [r4]
    3370:	4628      	mov	r0, r5
    3372:	4798      	blx	r3
		if (dev != NULL) {
    3374:	b165      	cbz	r5, 3390 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    3376:	68eb      	ldr	r3, [r5, #12]
    3378:	b130      	cbz	r0, 3388 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    337a:	2800      	cmp	r0, #0
    337c:	bfb8      	it	lt
    337e:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    3380:	28ff      	cmp	r0, #255	; 0xff
    3382:	bfa8      	it	ge
    3384:	20ff      	movge	r0, #255	; 0xff
    3386:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3388:	785a      	ldrb	r2, [r3, #1]
    338a:	f042 0201 	orr.w	r2, r2, #1
    338e:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3390:	3408      	adds	r4, #8
    3392:	e7e8      	b.n	3366 <z_sys_init_run_level+0xe>
    3394:	000054ec 	.word	0x000054ec

00003398 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    3398:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    339a:	4605      	mov	r5, r0
    339c:	b910      	cbnz	r0, 33a4 <z_impl_device_get_binding+0xc>
		return NULL;
    339e:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    33a0:	4620      	mov	r0, r4
    33a2:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    33a4:	7803      	ldrb	r3, [r0, #0]
    33a6:	2b00      	cmp	r3, #0
    33a8:	d0f9      	beq.n	339e <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    33aa:	4a0f      	ldr	r2, [pc, #60]	; (33e8 <z_impl_device_get_binding+0x50>)
    33ac:	4c0f      	ldr	r4, [pc, #60]	; (33ec <z_impl_device_get_binding+0x54>)
    33ae:	4616      	mov	r6, r2
    33b0:	4294      	cmp	r4, r2
    33b2:	d108      	bne.n	33c6 <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    33b4:	4c0d      	ldr	r4, [pc, #52]	; (33ec <z_impl_device_get_binding+0x54>)
    33b6:	42b4      	cmp	r4, r6
    33b8:	d0f1      	beq.n	339e <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    33ba:	4620      	mov	r0, r4
    33bc:	f001 fd4a 	bl	4e54 <z_device_ready>
    33c0:	b950      	cbnz	r0, 33d8 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    33c2:	3418      	adds	r4, #24
    33c4:	e7f7      	b.n	33b6 <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    33c6:	4620      	mov	r0, r4
    33c8:	f001 fd44 	bl	4e54 <z_device_ready>
    33cc:	b110      	cbz	r0, 33d4 <z_impl_device_get_binding+0x3c>
    33ce:	6823      	ldr	r3, [r4, #0]
    33d0:	42ab      	cmp	r3, r5
    33d2:	d0e5      	beq.n	33a0 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    33d4:	3418      	adds	r4, #24
    33d6:	e7eb      	b.n	33b0 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    33d8:	6821      	ldr	r1, [r4, #0]
    33da:	4628      	mov	r0, r5
    33dc:	f001 fb0e 	bl	49fc <strcmp>
    33e0:	2800      	cmp	r0, #0
    33e2:	d1ee      	bne.n	33c2 <z_impl_device_get_binding+0x2a>
    33e4:	e7dc      	b.n	33a0 <z_impl_device_get_binding+0x8>
    33e6:	bf00      	nop
    33e8:	00005214 	.word	0x00005214
    33ec:	0000519c 	.word	0x0000519c

000033f0 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    33f0:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    33f2:	2300      	movs	r3, #0
{
    33f4:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    33f6:	2201      	movs	r2, #1
    33f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    33fc:	220f      	movs	r2, #15
    33fe:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    3402:	4c0d      	ldr	r4, [pc, #52]	; (3438 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3404:	4a0d      	ldr	r2, [pc, #52]	; (343c <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    3406:	9301      	str	r3, [sp, #4]
    3408:	490d      	ldr	r1, [pc, #52]	; (3440 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    340a:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    340c:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3410:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    3414:	f44f 75b0 	mov.w	r5, #352	; 0x160
    3418:	9300      	str	r3, [sp, #0]
    341a:	fb05 1100 	mla	r1, r5, r0, r1
    341e:	4b09      	ldr	r3, [pc, #36]	; (3444 <init_idle_thread+0x54>)
    3420:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3424:	4620      	mov	r0, r4
    3426:	f000 f8f7 	bl	3618 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    342a:	7b63      	ldrb	r3, [r4, #13]
    342c:	f023 0304 	bic.w	r3, r3, #4
    3430:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    3432:	b007      	add	sp, #28
    3434:	bd30      	pop	{r4, r5, pc}
    3436:	bf00      	nop
    3438:	200001c0 	.word	0x200001c0
    343c:	20000958 	.word	0x20000958
    3440:	200013a0 	.word	0x200013a0
    3444:	00003739 	.word	0x00003739

00003448 <bg_thread_main>:
{
    3448:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    344a:	4b0a      	ldr	r3, [pc, #40]	; (3474 <bg_thread_main+0x2c>)
    344c:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    344e:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    3450:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3452:	f7ff ff81 	bl	3358 <z_sys_init_run_level>
	boot_banner();
    3456:	f000 ff67 	bl	4328 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    345a:	2003      	movs	r0, #3
    345c:	f7ff ff7c 	bl	3358 <z_sys_init_run_level>
	z_init_static_threads();
    3460:	f000 f90c 	bl	367c <z_init_static_threads>
	main();
    3464:	f7fc ffc6 	bl	3f4 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3468:	4a03      	ldr	r2, [pc, #12]	; (3478 <bg_thread_main+0x30>)
    346a:	7b13      	ldrb	r3, [r2, #12]
    346c:	f023 0301 	bic.w	r3, r3, #1
    3470:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3472:	bd08      	pop	{r3, pc}
    3474:	20000db9 	.word	0x20000db9
    3478:	20000240 	.word	0x20000240

0000347c <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    347c:	4802      	ldr	r0, [pc, #8]	; (3488 <z_bss_zero+0xc>)
    347e:	4a03      	ldr	r2, [pc, #12]	; (348c <z_bss_zero+0x10>)
    3480:	2100      	movs	r1, #0
    3482:	1a12      	subs	r2, r2, r0
    3484:	f001 bad1 	b.w	4a2a <memset>
    3488:	200001a0 	.word	0x200001a0
    348c:	20000f78 	.word	0x20000f78

00003490 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3490:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3492:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 356c <z_cstart+0xdc>
    3496:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3498:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    349c:	4d2d      	ldr	r5, [pc, #180]	; (3554 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    349e:	4e2e      	ldr	r6, [pc, #184]	; (3558 <z_cstart+0xc8>)
    34a0:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    34a2:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 3570 <z_cstart+0xe0>
    34a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    34aa:	2400      	movs	r4, #0
    34ac:	616b      	str	r3, [r5, #20]
    34ae:	23e0      	movs	r3, #224	; 0xe0
    34b0:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    34b4:	77ec      	strb	r4, [r5, #31]
    34b6:	762c      	strb	r4, [r5, #24]
    34b8:	766c      	strb	r4, [r5, #25]
    34ba:	76ac      	strb	r4, [r5, #26]
    34bc:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    34c0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    34c2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    34c6:	626b      	str	r3, [r5, #36]	; 0x24
    34c8:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    34cc:	f7fe f8bc 	bl	1648 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    34d0:	f7fd fe8e 	bl	11f0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    34d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    34d8:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    34da:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    34dc:	f7fe f9de 	bl	189c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    34e0:	f7fe f94e 	bl	1780 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    34e4:	f240 1301 	movw	r3, #257	; 0x101
    34e8:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    34ec:	ab06      	add	r3, sp, #24
    34ee:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    34f0:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    34f4:	f001 fcad 	bl	4e52 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    34f8:	4620      	mov	r0, r4
    34fa:	f7ff ff2d 	bl	3358 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    34fe:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    3500:	4d16      	ldr	r5, [pc, #88]	; (355c <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3502:	f7ff ff29 	bl	3358 <z_sys_init_run_level>
	z_sched_init();
    3506:	f000 fc8b 	bl	3e20 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    350a:	4b15      	ldr	r3, [pc, #84]	; (3560 <z_cstart+0xd0>)
    350c:	9305      	str	r3, [sp, #20]
    350e:	2301      	movs	r3, #1
    3510:	4914      	ldr	r1, [pc, #80]	; (3564 <z_cstart+0xd4>)
    3512:	9400      	str	r4, [sp, #0]
    3514:	e9cd 4303 	strd	r4, r3, [sp, #12]
    3518:	f44f 6280 	mov.w	r2, #1024	; 0x400
    351c:	464b      	mov	r3, r9
    351e:	e9cd 4401 	strd	r4, r4, [sp, #4]
    3522:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    3524:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3526:	f000 f877 	bl	3618 <z_setup_new_thread>
    352a:	7b6a      	ldrb	r2, [r5, #13]
    352c:	f022 0204 	bic.w	r2, r2, #4
    3530:	736a      	strb	r2, [r5, #13]
    3532:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    3534:	4628      	mov	r0, r5
    3536:	f001 fd3c 	bl	4fb2 <z_ready_thread>
		init_idle_thread(i);
    353a:	4620      	mov	r0, r4
    353c:	f7ff ff58 	bl	33f0 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    3540:	4b09      	ldr	r3, [pc, #36]	; (3568 <z_cstart+0xd8>)
    3542:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3544:	464a      	mov	r2, r9
    3546:	4639      	mov	r1, r7
    3548:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    354a:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    354c:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3550:	f7fd ff4c 	bl	13ec <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3554:	e000ed00 	.word	0xe000ed00
    3558:	20000958 	.word	0x20000958
    355c:	20000240 	.word	0x20000240
    3560:	00005665 	.word	0x00005665
    3564:	20000f80 	.word	0x20000f80
    3568:	200001c0 	.word	0x200001c0
    356c:	20001d20 	.word	0x20001d20
    3570:	00003449 	.word	0x00003449

00003574 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    3574:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3576:	4b0e      	ldr	r3, [pc, #56]	; (35b0 <init_mem_slab_module+0x3c>)
    3578:	4c0e      	ldr	r4, [pc, #56]	; (35b4 <init_mem_slab_module+0x40>)
    357a:	42a3      	cmp	r3, r4
    357c:	d301      	bcc.n	3582 <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    357e:	2000      	movs	r0, #0
	return rc;
}
    3580:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    3582:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    3586:	ea41 0200 	orr.w	r2, r1, r0
    358a:	f012 0203 	ands.w	r2, r2, #3
    358e:	d10b      	bne.n	35a8 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    3590:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    3592:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    3594:	42aa      	cmp	r2, r5
    3596:	d101      	bne.n	359c <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3598:	331c      	adds	r3, #28
    359a:	e7ee      	b.n	357a <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    359c:	695e      	ldr	r6, [r3, #20]
    359e:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    35a0:	3201      	adds	r2, #1
		slab->free_list = p;
    35a2:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    35a4:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    35a6:	e7f5      	b.n	3594 <init_mem_slab_module+0x20>
		return -EINVAL;
    35a8:	f06f 0015 	mvn.w	r0, #21
	return rc;
    35ac:	e7e8      	b.n	3580 <init_mem_slab_module+0xc>
    35ae:	bf00      	nop
    35b0:	20000150 	.word	0x20000150
    35b4:	20000150 	.word	0x20000150

000035b8 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    35b8:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
    35ba:	460c      	mov	r4, r1
    35bc:	4616      	mov	r6, r2
    35be:	461f      	mov	r7, r3
	__asm__ volatile(
    35c0:	f04f 0320 	mov.w	r3, #32
    35c4:	f3ef 8111 	mrs	r1, BASEPRI
    35c8:	f383 8812 	msr	BASEPRI_MAX, r3
    35cc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    35d0:	6943      	ldr	r3, [r0, #20]
    35d2:	b15b      	cbz	r3, 35ec <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    35d4:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    35d6:	681b      	ldr	r3, [r3, #0]
    35d8:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    35da:	6983      	ldr	r3, [r0, #24]
    35dc:	3301      	adds	r3, #1
    35de:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    35e0:	2000      	movs	r0, #0
	__asm__ volatile(
    35e2:	f381 8811 	msr	BASEPRI, r1
    35e6:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    35ea:	e011      	b.n	3610 <k_mem_slab_alloc+0x58>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    35ec:	ea56 0207 	orrs.w	r2, r6, r7
    35f0:	d103      	bne.n	35fa <k_mem_slab_alloc+0x42>
		*mem = NULL;
    35f2:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    35f4:	f06f 000b 	mvn.w	r0, #11
    35f8:	e7f3      	b.n	35e2 <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    35fa:	4602      	mov	r2, r0
    35fc:	e9cd 6700 	strd	r6, r7, [sp]
    3600:	3008      	adds	r0, #8
    3602:	f000 fb5f 	bl	3cc4 <z_pend_curr>
		if (result == 0) {
    3606:	b918      	cbnz	r0, 3610 <k_mem_slab_alloc+0x58>
			*mem = _current->base.swap_data;
    3608:	4b02      	ldr	r3, [pc, #8]	; (3614 <k_mem_slab_alloc+0x5c>)
    360a:	689b      	ldr	r3, [r3, #8]
    360c:	695b      	ldr	r3, [r3, #20]
    360e:	6023      	str	r3, [r4, #0]
}
    3610:	b002      	add	sp, #8
    3612:	bdd0      	pop	{r4, r6, r7, pc}
    3614:	20000958 	.word	0x20000958

00003618 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3618:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    361c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    361e:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    3620:	2604      	movs	r6, #4
    3622:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    3624:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    3626:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3628:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    362c:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    362e:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    3630:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3634:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    3636:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3638:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    363c:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    363e:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    3642:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    3646:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    3648:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    364a:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    364c:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3650:	9202      	str	r2, [sp, #8]
    3652:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3654:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    3656:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3658:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    365a:	9200      	str	r2, [sp, #0]
    365c:	4642      	mov	r2, r8
{
    365e:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3660:	f7fd fe8e 	bl	1380 <arch_new_thread>
	if (!_current) {
    3664:	4b04      	ldr	r3, [pc, #16]	; (3678 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    3666:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    3668:	689b      	ldr	r3, [r3, #8]
    366a:	b103      	cbz	r3, 366e <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    366c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    366e:	6723      	str	r3, [r4, #112]	; 0x70
}
    3670:	4640      	mov	r0, r8
    3672:	b004      	add	sp, #16
    3674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3678:	20000958 	.word	0x20000958

0000367c <z_init_static_threads>:
{
    367c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    3680:	4e2a      	ldr	r6, [pc, #168]	; (372c <z_init_static_threads+0xb0>)
    3682:	4d2b      	ldr	r5, [pc, #172]	; (3730 <z_init_static_threads+0xb4>)
{
    3684:	b086      	sub	sp, #24
    3686:	46b0      	mov	r8, r6
	_FOREACH_STATIC_THREAD(thread_data) {
    3688:	42b5      	cmp	r5, r6
    368a:	f105 0430 	add.w	r4, r5, #48	; 0x30
    368e:	d310      	bcc.n	36b2 <z_init_static_threads+0x36>
	k_sched_lock();
    3690:	f000 f9d0 	bl	3a34 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3694:	4c26      	ldr	r4, [pc, #152]	; (3730 <z_init_static_threads+0xb4>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3696:	f8df a09c 	ldr.w	sl, [pc, #156]	; 3734 <z_init_static_threads+0xb8>
		} else {
			return (t * to_hz + off) / from_hz;
    369a:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    369e:	f240 36e7 	movw	r6, #999	; 0x3e7
    36a2:	2700      	movs	r7, #0
    36a4:	4544      	cmp	r4, r8
    36a6:	d321      	bcc.n	36ec <z_init_static_threads+0x70>
}
    36a8:	b006      	add	sp, #24
    36aa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
    36ae:	f000 bb9b 	b.w	3de8 <k_sched_unlock>
		z_setup_new_thread(
    36b2:	f854 3c04 	ldr.w	r3, [r4, #-4]
    36b6:	9305      	str	r3, [sp, #20]
    36b8:	f854 3c10 	ldr.w	r3, [r4, #-16]
    36bc:	9304      	str	r3, [sp, #16]
    36be:	f854 3c14 	ldr.w	r3, [r4, #-20]
    36c2:	9303      	str	r3, [sp, #12]
    36c4:	f854 3c18 	ldr.w	r3, [r4, #-24]
    36c8:	9302      	str	r3, [sp, #8]
    36ca:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    36ce:	9301      	str	r3, [sp, #4]
    36d0:	f854 3c20 	ldr.w	r3, [r4, #-32]
    36d4:	9300      	str	r3, [sp, #0]
    36d6:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    36da:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    36de:	f7ff ff9b 	bl	3618 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    36e2:	f854 3c30 	ldr.w	r3, [r4, #-48]
    36e6:	655d      	str	r5, [r3, #84]	; 0x54
    36e8:	4625      	mov	r5, r4
    36ea:	e7cd      	b.n	3688 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    36ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
    36ee:	1c5a      	adds	r2, r3, #1
    36f0:	d00d      	beq.n	370e <z_init_static_threads+0x92>
					    K_MSEC(thread_data->init_delay));
    36f2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    36f6:	4630      	mov	r0, r6
    36f8:	4639      	mov	r1, r7
    36fa:	fbc9 0103 	smlal	r0, r1, r9, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    36fe:	42b9      	cmp	r1, r7
    3700:	bf08      	it	eq
    3702:	42b0      	cmpeq	r0, r6
			schedule_new_thread(thread_data->init_thread,
    3704:	6825      	ldr	r5, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3706:	d104      	bne.n	3712 <z_init_static_threads+0x96>
	z_sched_start(thread);
    3708:	4628      	mov	r0, r5
    370a:	f000 fa7f 	bl	3c0c <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    370e:	3430      	adds	r4, #48	; 0x30
    3710:	e7c8      	b.n	36a4 <z_init_static_threads+0x28>
    3712:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3716:	2300      	movs	r3, #0
    3718:	f7fc fcf2 	bl	100 <__aeabi_uldivmod>
    371c:	4602      	mov	r2, r0
    371e:	460b      	mov	r3, r1
    3720:	f105 0018 	add.w	r0, r5, #24
    3724:	4651      	mov	r1, sl
    3726:	f000 fcf1 	bl	410c <z_add_timeout>
    372a:	e7f0      	b.n	370e <z_init_static_threads+0x92>
    372c:	20000150 	.word	0x20000150
    3730:	20000150 	.word	0x20000150
    3734:	00004fd3 	.word	0x00004fd3

00003738 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3738:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    373a:	4c09      	ldr	r4, [pc, #36]	; (3760 <idle+0x28>)
	__asm__ volatile(
    373c:	f04f 0220 	mov.w	r2, #32
    3740:	f3ef 8311 	mrs	r3, BASEPRI
    3744:	f382 8812 	msr	BASEPRI_MAX, r2
    3748:	f3bf 8f6f 	isb	sy
    374c:	f001 fcbe 	bl	50cc <z_get_next_timeout_expiry>
    3750:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    3752:	f7fd fc03 	bl	f5c <pm_system_suspend>
    3756:	2800      	cmp	r0, #0
    3758:	d1f0      	bne.n	373c <idle+0x4>
	arch_cpu_idle();
    375a:	f7fd fd4f 	bl	11fc <arch_cpu_idle>
}
    375e:	e7ed      	b.n	373c <idle+0x4>
    3760:	20000958 	.word	0x20000958

00003764 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    3764:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3768:	4604      	mov	r4, r0
    376a:	4616      	mov	r6, r2
    376c:	461f      	mov	r7, r3
    376e:	f04f 0320 	mov.w	r3, #32
    3772:	f3ef 8811 	mrs	r8, BASEPRI
    3776:	f383 8812 	msr	BASEPRI_MAX, r3
    377a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    377e:	68c3      	ldr	r3, [r0, #12]
    3780:	4a35      	ldr	r2, [pc, #212]	; (3858 <z_impl_k_mutex_lock+0xf4>)
    3782:	b16b      	cbz	r3, 37a0 <z_impl_k_mutex_lock+0x3c>
    3784:	6880      	ldr	r0, [r0, #8]
    3786:	6891      	ldr	r1, [r2, #8]
    3788:	4288      	cmp	r0, r1
    378a:	d019      	beq.n	37c0 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    378c:	ea56 0307 	orrs.w	r3, r6, r7
    3790:	d118      	bne.n	37c4 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    3792:	f388 8811 	msr	BASEPRI, r8
    3796:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    379a:	f06f 000f 	mvn.w	r0, #15
    379e:	e00c      	b.n	37ba <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    37a0:	6891      	ldr	r1, [r2, #8]
    37a2:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    37a6:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    37a8:	3301      	adds	r3, #1
    37aa:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    37ac:	6893      	ldr	r3, [r2, #8]
    37ae:	60a3      	str	r3, [r4, #8]
    37b0:	f388 8811 	msr	BASEPRI, r8
    37b4:	f3bf 8f6f 	isb	sy
		return 0;
    37b8:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    37ba:	b002      	add	sp, #8
    37bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    37c0:	6921      	ldr	r1, [r4, #16]
    37c2:	e7f0      	b.n	37a6 <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    37c4:	f991 100e 	ldrsb.w	r1, [r1, #14]
    37c8:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    37cc:	4299      	cmp	r1, r3
    37ce:	bfa8      	it	ge
    37d0:	4619      	movge	r1, r3
    37d2:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    37d6:	4291      	cmp	r1, r2
    37d8:	bfb8      	it	lt
    37da:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    37dc:	428b      	cmp	r3, r1
    37de:	dd2f      	ble.n	3840 <z_impl_k_mutex_lock+0xdc>
		return z_set_prio(mutex->owner, new_prio);
    37e0:	f000 fa84 	bl	3cec <z_set_prio>
    37e4:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    37e6:	e9cd 6700 	strd	r6, r7, [sp]
    37ea:	481c      	ldr	r0, [pc, #112]	; (385c <z_impl_k_mutex_lock+0xf8>)
    37ec:	4622      	mov	r2, r4
    37ee:	4641      	mov	r1, r8
    37f0:	f000 fa68 	bl	3cc4 <z_pend_curr>
	if (got_mutex == 0) {
    37f4:	2800      	cmp	r0, #0
    37f6:	d0e0      	beq.n	37ba <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    37f8:	f04f 0320 	mov.w	r3, #32
    37fc:	f3ef 8611 	mrs	r6, BASEPRI
    3800:	f383 8812 	msr	BASEPRI_MAX, r3
    3804:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3808:	6823      	ldr	r3, [r4, #0]
    380a:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    380c:	429c      	cmp	r4, r3
    380e:	d00a      	beq.n	3826 <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3810:	b14b      	cbz	r3, 3826 <z_impl_k_mutex_lock+0xc2>
    3812:	f993 300e 	ldrsb.w	r3, [r3, #14]
    3816:	4299      	cmp	r1, r3
    3818:	bfa8      	it	ge
    381a:	4619      	movge	r1, r3
    381c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    3820:	4299      	cmp	r1, r3
    3822:	bfb8      	it	lt
    3824:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    3826:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    3828:	f990 300e 	ldrsb.w	r3, [r0, #14]
    382c:	4299      	cmp	r1, r3
    382e:	d109      	bne.n	3844 <z_impl_k_mutex_lock+0xe0>
	if (resched) {
    3830:	b16d      	cbz	r5, 384e <z_impl_k_mutex_lock+0xea>
		z_reschedule(&lock, key);
    3832:	480a      	ldr	r0, [pc, #40]	; (385c <z_impl_k_mutex_lock+0xf8>)
    3834:	4631      	mov	r1, r6
    3836:	f000 f8eb 	bl	3a10 <z_reschedule>
	return -EAGAIN;
    383a:	f06f 000a 	mvn.w	r0, #10
    383e:	e7bc      	b.n	37ba <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    3840:	2500      	movs	r5, #0
    3842:	e7d0      	b.n	37e6 <z_impl_k_mutex_lock+0x82>
		return z_set_prio(mutex->owner, new_prio);
    3844:	f000 fa52 	bl	3cec <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    3848:	2800      	cmp	r0, #0
    384a:	d1f2      	bne.n	3832 <z_impl_k_mutex_lock+0xce>
    384c:	e7f0      	b.n	3830 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    384e:	f386 8811 	msr	BASEPRI, r6
    3852:	f3bf 8f6f 	isb	sy
    3856:	e7f0      	b.n	383a <z_impl_k_mutex_lock+0xd6>
    3858:	20000958 	.word	0x20000958
    385c:	20000dba 	.word	0x20000dba

00003860 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    3860:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    3862:	6883      	ldr	r3, [r0, #8]
{
    3864:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    3866:	2b00      	cmp	r3, #0
    3868:	d036      	beq.n	38d8 <z_impl_k_mutex_unlock+0x78>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    386a:	4a1e      	ldr	r2, [pc, #120]	; (38e4 <z_impl_k_mutex_unlock+0x84>)
    386c:	6892      	ldr	r2, [r2, #8]
    386e:	4293      	cmp	r3, r2
    3870:	d135      	bne.n	38de <z_impl_k_mutex_unlock+0x7e>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3872:	7bda      	ldrb	r2, [r3, #15]
    3874:	3a01      	subs	r2, #1
    3876:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    3878:	68c3      	ldr	r3, [r0, #12]
    387a:	2b01      	cmp	r3, #1
    387c:	d905      	bls.n	388a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    387e:	3b01      	subs	r3, #1
    3880:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    3882:	f000 fab1 	bl	3de8 <k_sched_unlock>

	return 0;
    3886:	2000      	movs	r0, #0
}
    3888:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    388a:	f04f 0320 	mov.w	r3, #32
    388e:	f3ef 8511 	mrs	r5, BASEPRI
    3892:	f383 8812 	msr	BASEPRI_MAX, r3
    3896:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    389a:	6901      	ldr	r1, [r0, #16]
    389c:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    389e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    38a2:	4299      	cmp	r1, r3
    38a4:	d001      	beq.n	38aa <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    38a6:	f000 fa21 	bl	3cec <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    38aa:	4620      	mov	r0, r4
    38ac:	f001 fbe0 	bl	5070 <z_unpend_first_thread>
	mutex->owner = new_owner;
    38b0:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    38b2:	b158      	cbz	r0, 38cc <z_impl_k_mutex_unlock+0x6c>
		mutex->owner_orig_prio = new_owner->base.prio;
    38b4:	f990 200e 	ldrsb.w	r2, [r0, #14]
    38b8:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    38ba:	2200      	movs	r2, #0
    38bc:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    38be:	f001 fb78 	bl	4fb2 <z_ready_thread>
		z_reschedule(&lock, key);
    38c2:	4809      	ldr	r0, [pc, #36]	; (38e8 <z_impl_k_mutex_unlock+0x88>)
    38c4:	4629      	mov	r1, r5
    38c6:	f000 f8a3 	bl	3a10 <z_reschedule>
    38ca:	e7da      	b.n	3882 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    38cc:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    38ce:	f385 8811 	msr	BASEPRI, r5
    38d2:	f3bf 8f6f 	isb	sy
    38d6:	e7d4      	b.n	3882 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    38d8:	f06f 0015 	mvn.w	r0, #21
    38dc:	e7d4      	b.n	3888 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    38de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    38e2:	e7d1      	b.n	3888 <z_impl_k_mutex_unlock+0x28>
    38e4:	20000958 	.word	0x20000958
    38e8:	20000dba 	.word	0x20000dba

000038ec <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    38ec:	b538      	push	{r3, r4, r5, lr}
    38ee:	4604      	mov	r4, r0
	__asm__ volatile(
    38f0:	f04f 0320 	mov.w	r3, #32
    38f4:	f3ef 8511 	mrs	r5, BASEPRI
    38f8:	f383 8812 	msr	BASEPRI_MAX, r3
    38fc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3900:	f001 fbb6 	bl	5070 <z_unpend_first_thread>

	if (thread != NULL) {
    3904:	b148      	cbz	r0, 391a <z_impl_k_sem_give+0x2e>
    3906:	2200      	movs	r2, #0
    3908:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    390a:	f001 fb52 	bl	4fb2 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    390e:	4629      	mov	r1, r5
    3910:	4805      	ldr	r0, [pc, #20]	; (3928 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    3916:	f000 b87b 	b.w	3a10 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    391a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    391e:	429a      	cmp	r2, r3
    3920:	bf18      	it	ne
    3922:	3301      	addne	r3, #1
    3924:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    3926:	e7f2      	b.n	390e <z_impl_k_sem_give+0x22>
    3928:	20000dba 	.word	0x20000dba

0000392c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    392c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    392e:	4614      	mov	r4, r2
    3930:	461d      	mov	r5, r3
    3932:	f04f 0320 	mov.w	r3, #32
    3936:	f3ef 8111 	mrs	r1, BASEPRI
    393a:	f383 8812 	msr	BASEPRI_MAX, r3
    393e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3942:	6883      	ldr	r3, [r0, #8]
    3944:	b143      	cbz	r3, 3958 <z_impl_k_sem_take+0x2c>
		sem->count--;
    3946:	3b01      	subs	r3, #1
    3948:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    394a:	f381 8811 	msr	BASEPRI, r1
    394e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3952:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3954:	b003      	add	sp, #12
    3956:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3958:	ea54 0305 	orrs.w	r3, r4, r5
    395c:	d106      	bne.n	396c <z_impl_k_sem_take+0x40>
    395e:	f381 8811 	msr	BASEPRI, r1
    3962:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3966:	f06f 000f 	mvn.w	r0, #15
    396a:	e7f3      	b.n	3954 <z_impl_k_sem_take+0x28>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    396c:	4602      	mov	r2, r0
    396e:	e9cd 4500 	strd	r4, r5, [sp]
    3972:	4802      	ldr	r0, [pc, #8]	; (397c <z_impl_k_sem_take+0x50>)
    3974:	f000 f9a6 	bl	3cc4 <z_pend_curr>
	return ret;
    3978:	e7ec      	b.n	3954 <z_impl_k_sem_take+0x28>
    397a:	bf00      	nop
    397c:	20000dba 	.word	0x20000dba

00003980 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    3980:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    3982:	4c08      	ldr	r4, [pc, #32]	; (39a4 <z_reset_time_slice+0x24>)
    3984:	6823      	ldr	r3, [r4, #0]
    3986:	b15b      	cbz	r3, 39a0 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    3988:	f7fe ff4c 	bl	2824 <sys_clock_elapsed>
    398c:	4603      	mov	r3, r0
    398e:	6820      	ldr	r0, [r4, #0]
    3990:	4a05      	ldr	r2, [pc, #20]	; (39a8 <z_reset_time_slice+0x28>)
    3992:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    3994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    3998:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    399a:	2100      	movs	r1, #0
    399c:	f001 bba6 	b.w	50ec <z_set_timeout_expiry>
}
    39a0:	bd10      	pop	{r4, pc}
    39a2:	bf00      	nop
    39a4:	20000988 	.word	0x20000988
    39a8:	20000958 	.word	0x20000958

000039ac <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    39ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39ae:	4604      	mov	r4, r0
    39b0:	460d      	mov	r5, r1
	__asm__ volatile(
    39b2:	f04f 0320 	mov.w	r3, #32
    39b6:	f3ef 8611 	mrs	r6, BASEPRI
    39ba:	f383 8812 	msr	BASEPRI_MAX, r3
    39be:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    39c2:	4b10      	ldr	r3, [pc, #64]	; (3a04 <k_sched_time_slice_set+0x58>)
    39c4:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    39c6:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    39ca:	f240 30e7 	movw	r0, #999	; 0x3e7
    39ce:	2100      	movs	r1, #0
    39d0:	611a      	str	r2, [r3, #16]
    39d2:	fbe7 0104 	umlal	r0, r1, r7, r4
    39d6:	2300      	movs	r3, #0
    39d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    39dc:	f7fc fb90 	bl	100 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    39e0:	2c00      	cmp	r4, #0
    39e2:	4b09      	ldr	r3, [pc, #36]	; (3a08 <k_sched_time_slice_set+0x5c>)
    39e4:	dc09      	bgt.n	39fa <k_sched_time_slice_set+0x4e>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    39e6:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    39e8:	4b08      	ldr	r3, [pc, #32]	; (3a0c <k_sched_time_slice_set+0x60>)
    39ea:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    39ec:	f7ff ffc8 	bl	3980 <z_reset_time_slice>
	__asm__ volatile(
    39f0:	f386 8811 	msr	BASEPRI, r6
    39f4:	f3bf 8f6f 	isb	sy
	}
}
    39f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    39fa:	2802      	cmp	r0, #2
    39fc:	bfb8      	it	lt
    39fe:	2002      	movlt	r0, #2
    3a00:	e7f1      	b.n	39e6 <k_sched_time_slice_set+0x3a>
    3a02:	bf00      	nop
    3a04:	20000958 	.word	0x20000958
    3a08:	20000988 	.word	0x20000988
    3a0c:	20000984 	.word	0x20000984

00003a10 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3a10:	b949      	cbnz	r1, 3a26 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3a12:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    3a16:	b930      	cbnz	r0, 3a26 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    3a18:	4b05      	ldr	r3, [pc, #20]	; (3a30 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    3a1a:	69da      	ldr	r2, [r3, #28]
    3a1c:	689b      	ldr	r3, [r3, #8]
    3a1e:	429a      	cmp	r2, r3
    3a20:	d001      	beq.n	3a26 <z_reschedule+0x16>
	ret = arch_swap(key);
    3a22:	f7fd bc59 	b.w	12d8 <arch_swap>
    3a26:	f381 8811 	msr	BASEPRI, r1
    3a2a:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    3a2e:	4770      	bx	lr
    3a30:	20000958 	.word	0x20000958

00003a34 <k_sched_lock>:
	__asm__ volatile(
    3a34:	f04f 0320 	mov.w	r3, #32
    3a38:	f3ef 8111 	mrs	r1, BASEPRI
    3a3c:	f383 8812 	msr	BASEPRI_MAX, r3
    3a40:	f3bf 8f6f 	isb	sy
    3a44:	4b04      	ldr	r3, [pc, #16]	; (3a58 <k_sched_lock+0x24>)
    3a46:	689a      	ldr	r2, [r3, #8]
    3a48:	7bd3      	ldrb	r3, [r2, #15]
    3a4a:	3b01      	subs	r3, #1
    3a4c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3a4e:	f381 8811 	msr	BASEPRI, r1
    3a52:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    3a56:	4770      	bx	lr
    3a58:	20000958 	.word	0x20000958

00003a5c <update_cache>:
{
    3a5c:	b538      	push	{r3, r4, r5, lr}
    3a5e:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    3a60:	480c      	ldr	r0, [pc, #48]	; (3a94 <update_cache+0x38>)
    3a62:	4d0d      	ldr	r5, [pc, #52]	; (3a98 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT>)
    3a64:	f001 fa9b 	bl	4f9e <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3a68:	4604      	mov	r4, r0
    3a6a:	b900      	cbnz	r0, 3a6e <update_cache+0x12>
    3a6c:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    3a6e:	68ab      	ldr	r3, [r5, #8]
    3a70:	b94a      	cbnz	r2, 3a86 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    3a72:	7b5a      	ldrb	r2, [r3, #13]
    3a74:	06d2      	lsls	r2, r2, #27
    3a76:	d106      	bne.n	3a86 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3a78:	69a2      	ldr	r2, [r4, #24]
    3a7a:	b922      	cbnz	r2, 3a86 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    3a7c:	89da      	ldrh	r2, [r3, #14]
    3a7e:	2a7f      	cmp	r2, #127	; 0x7f
    3a80:	d901      	bls.n	3a86 <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    3a82:	61eb      	str	r3, [r5, #28]
}
    3a84:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    3a86:	429c      	cmp	r4, r3
    3a88:	d001      	beq.n	3a8e <update_cache+0x32>
			z_reset_time_slice();
    3a8a:	f7ff ff79 	bl	3980 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    3a8e:	61ec      	str	r4, [r5, #28]
}
    3a90:	e7f8      	b.n	3a84 <update_cache+0x28>
    3a92:	bf00      	nop
    3a94:	20000978 	.word	0x20000978
    3a98:	20000958 	.word	0x20000958

00003a9c <move_thread_to_end_of_prio_q>:
{
    3a9c:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    3a9e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    3aa2:	7b43      	ldrb	r3, [r0, #13]
    3aa4:	2a00      	cmp	r2, #0
{
    3aa6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3aa8:	da04      	bge.n	3ab4 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3aaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3aae:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    3ab0:	f001 fa4d 	bl	4f4e <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    3ab4:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    3ab6:	4a17      	ldr	r2, [pc, #92]	; (3b14 <move_thread_to_end_of_prio_q+0x78>)
    3ab8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3abc:	4610      	mov	r0, r2
    3abe:	734b      	strb	r3, [r1, #13]
    3ac0:	f850 3f20 	ldr.w	r3, [r0, #32]!
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3ac4:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3ac6:	4283      	cmp	r3, r0
    3ac8:	bf08      	it	eq
    3aca:	2300      	moveq	r3, #0
    3acc:	2b00      	cmp	r3, #0
    3ace:	bf38      	it	cc
    3ad0:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3ad2:	b1cb      	cbz	r3, 3b08 <move_thread_to_end_of_prio_q+0x6c>
	int32_t b1 = thread_1->base.prio;
    3ad4:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    3ad8:	f993 400e 	ldrsb.w	r4, [r3, #14]
	if (b1 != b2) {
    3adc:	42a6      	cmp	r6, r4
    3ade:	d00f      	beq.n	3b00 <move_thread_to_end_of_prio_q+0x64>
		return b2 - b1;
    3ae0:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    3ae2:	2c00      	cmp	r4, #0
    3ae4:	dd0c      	ble.n	3b00 <move_thread_to_end_of_prio_q+0x64>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3ae6:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    3ae8:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    3aec:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    3aee:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    3af0:	6890      	ldr	r0, [r2, #8]
    3af2:	1a43      	subs	r3, r0, r1
    3af4:	4258      	negs	r0, r3
}
    3af6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    3afa:	4158      	adcs	r0, r3
    3afc:	f7ff bfae 	b.w	3a5c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3b00:	42ab      	cmp	r3, r5
    3b02:	d001      	beq.n	3b08 <move_thread_to_end_of_prio_q+0x6c>
    3b04:	681b      	ldr	r3, [r3, #0]
    3b06:	e7e4      	b.n	3ad2 <move_thread_to_end_of_prio_q+0x36>
	node->prev = tail;
    3b08:	e9c1 0500 	strd	r0, r5, [r1]
	tail->next = node;
    3b0c:	6029      	str	r1, [r5, #0]
	list->tail = node;
    3b0e:	6251      	str	r1, [r2, #36]	; 0x24
}
    3b10:	e7ee      	b.n	3af0 <move_thread_to_end_of_prio_q+0x54>
    3b12:	bf00      	nop
    3b14:	20000958 	.word	0x20000958

00003b18 <z_time_slice>:
{
    3b18:	b570      	push	{r4, r5, r6, lr}
    3b1a:	4601      	mov	r1, r0
	__asm__ volatile(
    3b1c:	f04f 0320 	mov.w	r3, #32
    3b20:	f3ef 8411 	mrs	r4, BASEPRI
    3b24:	f383 8812 	msr	BASEPRI_MAX, r3
    3b28:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3b2c:	4b16      	ldr	r3, [pc, #88]	; (3b88 <z_time_slice+0x70>)
    3b2e:	4a17      	ldr	r2, [pc, #92]	; (3b8c <z_time_slice+0x74>)
    3b30:	6898      	ldr	r0, [r3, #8]
    3b32:	6815      	ldr	r5, [r2, #0]
    3b34:	42a8      	cmp	r0, r5
    3b36:	461d      	mov	r5, r3
    3b38:	d106      	bne.n	3b48 <z_time_slice+0x30>
			z_reset_time_slice();
    3b3a:	f7ff ff21 	bl	3980 <z_reset_time_slice>
	__asm__ volatile(
    3b3e:	f384 8811 	msr	BASEPRI, r4
    3b42:	f3bf 8f6f 	isb	sy
}
    3b46:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    3b48:	2600      	movs	r6, #0
    3b4a:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    3b4c:	4a10      	ldr	r2, [pc, #64]	; (3b90 <z_time_slice+0x78>)
    3b4e:	6812      	ldr	r2, [r2, #0]
    3b50:	b1ba      	cbz	r2, 3b82 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    3b52:	89c2      	ldrh	r2, [r0, #14]
    3b54:	2a7f      	cmp	r2, #127	; 0x7f
    3b56:	d814      	bhi.n	3b82 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    3b58:	7b42      	ldrb	r2, [r0, #13]
    3b5a:	06d2      	lsls	r2, r2, #27
    3b5c:	d111      	bne.n	3b82 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3b5e:	4a0d      	ldr	r2, [pc, #52]	; (3b94 <z_time_slice+0x7c>)
    3b60:	f990 600e 	ldrsb.w	r6, [r0, #14]
    3b64:	6812      	ldr	r2, [r2, #0]
    3b66:	4296      	cmp	r6, r2
    3b68:	db0b      	blt.n	3b82 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    3b6a:	4a0b      	ldr	r2, [pc, #44]	; (3b98 <z_time_slice+0x80>)
    3b6c:	4290      	cmp	r0, r2
    3b6e:	d008      	beq.n	3b82 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    3b70:	691a      	ldr	r2, [r3, #16]
    3b72:	428a      	cmp	r2, r1
    3b74:	dc02      	bgt.n	3b7c <z_time_slice+0x64>
			move_thread_to_end_of_prio_q(_current);
    3b76:	f7ff ff91 	bl	3a9c <move_thread_to_end_of_prio_q>
    3b7a:	e7de      	b.n	3b3a <z_time_slice+0x22>
			_current_cpu->slice_ticks -= ticks;
    3b7c:	1a52      	subs	r2, r2, r1
    3b7e:	611a      	str	r2, [r3, #16]
    3b80:	e7dd      	b.n	3b3e <z_time_slice+0x26>
		_current_cpu->slice_ticks = 0;
    3b82:	2300      	movs	r3, #0
    3b84:	612b      	str	r3, [r5, #16]
    3b86:	e7da      	b.n	3b3e <z_time_slice+0x26>
    3b88:	20000958 	.word	0x20000958
    3b8c:	20000980 	.word	0x20000980
    3b90:	20000988 	.word	0x20000988
    3b94:	20000984 	.word	0x20000984
    3b98:	200001c0 	.word	0x200001c0

00003b9c <ready_thread>:
{
    3b9c:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    3b9e:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3ba2:	7b42      	ldrb	r2, [r0, #13]
    3ba4:	2b00      	cmp	r3, #0
    3ba6:	db2d      	blt.n	3c04 <ready_thread+0x68>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3ba8:	06d3      	lsls	r3, r2, #27
    3baa:	d12b      	bne.n	3c04 <ready_thread+0x68>
	return !sys_dnode_is_linked(&to->node);
    3bac:	6983      	ldr	r3, [r0, #24]
    3bae:	bb4b      	cbnz	r3, 3c04 <ready_thread+0x68>
	return list->head == list;
    3bb0:	4915      	ldr	r1, [pc, #84]	; (3c08 <ready_thread+0x6c>)
	thread->base.thread_state |= _THREAD_QUEUED;
    3bb2:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3bb6:	7342      	strb	r2, [r0, #13]
    3bb8:	460a      	mov	r2, r1
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3bba:	6a4d      	ldr	r5, [r1, #36]	; 0x24
	return list->head == list;
    3bbc:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3bc0:	4294      	cmp	r4, r2
    3bc2:	bf18      	it	ne
    3bc4:	4623      	movne	r3, r4
    3bc6:	2b00      	cmp	r3, #0
    3bc8:	bf38      	it	cc
    3bca:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3bcc:	b1ab      	cbz	r3, 3bfa <ready_thread+0x5e>
	int32_t b1 = thread_1->base.prio;
    3bce:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    3bd2:	f993 400e 	ldrsb.w	r4, [r3, #14]
	if (b1 != b2) {
    3bd6:	42a6      	cmp	r6, r4
    3bd8:	d00b      	beq.n	3bf2 <ready_thread+0x56>
		return b2 - b1;
    3bda:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    3bdc:	2c00      	cmp	r4, #0
    3bde:	dd08      	ble.n	3bf2 <ready_thread+0x56>
	sys_dnode_t *const prev = successor->prev;
    3be0:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    3be2:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    3be6:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    3be8:	6058      	str	r0, [r3, #4]
}
    3bea:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    3bec:	2000      	movs	r0, #0
    3bee:	f7ff bf35 	b.w	3a5c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3bf2:	42ab      	cmp	r3, r5
    3bf4:	d001      	beq.n	3bfa <ready_thread+0x5e>
    3bf6:	681b      	ldr	r3, [r3, #0]
    3bf8:	e7e8      	b.n	3bcc <ready_thread+0x30>
	node->prev = tail;
    3bfa:	e9c0 2500 	strd	r2, r5, [r0]
	tail->next = node;
    3bfe:	6028      	str	r0, [r5, #0]
	list->tail = node;
    3c00:	6248      	str	r0, [r1, #36]	; 0x24
}
    3c02:	e7f2      	b.n	3bea <ready_thread+0x4e>
}
    3c04:	bc70      	pop	{r4, r5, r6}
    3c06:	4770      	bx	lr
    3c08:	20000958 	.word	0x20000958

00003c0c <z_sched_start>:
{
    3c0c:	b510      	push	{r4, lr}
	__asm__ volatile(
    3c0e:	f04f 0220 	mov.w	r2, #32
    3c12:	f3ef 8411 	mrs	r4, BASEPRI
    3c16:	f382 8812 	msr	BASEPRI_MAX, r2
    3c1a:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
    3c1e:	7b42      	ldrb	r2, [r0, #13]
    3c20:	0751      	lsls	r1, r2, #29
    3c22:	d404      	bmi.n	3c2e <z_sched_start+0x22>
	__asm__ volatile(
    3c24:	f384 8811 	msr	BASEPRI, r4
    3c28:	f3bf 8f6f 	isb	sy
}
    3c2c:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3c2e:	f022 0204 	bic.w	r2, r2, #4
    3c32:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    3c34:	f7ff ffb2 	bl	3b9c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    3c38:	4621      	mov	r1, r4
    3c3a:	4802      	ldr	r0, [pc, #8]	; (3c44 <z_sched_start+0x38>)
}
    3c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    3c40:	f7ff bee6 	b.w	3a10 <z_reschedule>
    3c44:	20000dba 	.word	0x20000dba

00003c48 <unready_thread>:
{
    3c48:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    3c4a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    3c4e:	7b43      	ldrb	r3, [r0, #13]
    3c50:	2a00      	cmp	r2, #0
{
    3c52:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3c54:	da04      	bge.n	3c60 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3c56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3c5a:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3c5c:	f001 f977 	bl	4f4e <sys_dlist_remove>
	update_cache(thread == _current);
    3c60:	4b04      	ldr	r3, [pc, #16]	; (3c74 <unready_thread+0x2c>)
    3c62:	6898      	ldr	r0, [r3, #8]
    3c64:	1a43      	subs	r3, r0, r1
    3c66:	4258      	negs	r0, r3
    3c68:	4158      	adcs	r0, r3
}
    3c6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    3c6e:	f7ff bef5 	b.w	3a5c <update_cache>
    3c72:	bf00      	nop
    3c74:	20000958 	.word	0x20000958

00003c78 <pend>:
{
    3c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3c7c:	4606      	mov	r6, r0
    3c7e:	4614      	mov	r4, r2
    3c80:	461d      	mov	r5, r3
	__asm__ volatile(
    3c82:	f04f 0320 	mov.w	r3, #32
    3c86:	f3ef 8711 	mrs	r7, BASEPRI
    3c8a:	f383 8812 	msr	BASEPRI_MAX, r3
    3c8e:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    3c92:	f001 f9c0 	bl	5016 <add_to_waitq_locked>
	__asm__ volatile(
    3c96:	f387 8811 	msr	BASEPRI, r7
    3c9a:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3c9e:	1c6b      	adds	r3, r5, #1
    3ca0:	bf08      	it	eq
    3ca2:	f1b4 3fff 	cmpeq.w	r4, #4294967295	; 0xffffffff
    3ca6:	d008      	beq.n	3cba <pend+0x42>
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3ca8:	4622      	mov	r2, r4
    3caa:	462b      	mov	r3, r5
    3cac:	f106 0018 	add.w	r0, r6, #24
    3cb0:	4903      	ldr	r1, [pc, #12]	; (3cc0 <pend+0x48>)
}
    3cb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    3cb6:	f000 ba29 	b.w	410c <z_add_timeout>
    3cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3cbe:	bf00      	nop
    3cc0:	00004fd3 	.word	0x00004fd3

00003cc4 <z_pend_curr>:
{
    3cc4:	b510      	push	{r4, lr}
	pending_current = _current;
    3cc6:	4b07      	ldr	r3, [pc, #28]	; (3ce4 <z_pend_curr+0x20>)
    3cc8:	6898      	ldr	r0, [r3, #8]
    3cca:	4b07      	ldr	r3, [pc, #28]	; (3ce8 <z_pend_curr+0x24>)
{
    3ccc:	460c      	mov	r4, r1
	pending_current = _current;
    3cce:	6018      	str	r0, [r3, #0]
{
    3cd0:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    3cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    3cd6:	f7ff ffcf 	bl	3c78 <pend>
    3cda:	4620      	mov	r0, r4
}
    3cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3ce0:	f7fd bafa 	b.w	12d8 <arch_swap>
    3ce4:	20000958 	.word	0x20000958
    3ce8:	20000980 	.word	0x20000980

00003cec <z_set_prio>:
{
    3cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3cee:	4604      	mov	r4, r0
	__asm__ volatile(
    3cf0:	f04f 0320 	mov.w	r3, #32
    3cf4:	f3ef 8611 	mrs	r6, BASEPRI
    3cf8:	f383 8812 	msr	BASEPRI_MAX, r3
    3cfc:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3d00:	7b43      	ldrb	r3, [r0, #13]
    3d02:	06da      	lsls	r2, r3, #27
    3d04:	b249      	sxtb	r1, r1
    3d06:	d138      	bne.n	3d7a <z_set_prio+0x8e>
	return !sys_dnode_is_linked(&to->node);
    3d08:	6985      	ldr	r5, [r0, #24]
		if (need_sched) {
    3d0a:	2d00      	cmp	r5, #0
    3d0c:	d135      	bne.n	3d7a <z_set_prio+0x8e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3d0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3d12:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3d14:	f001 f91b 	bl	4f4e <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    3d18:	7b43      	ldrb	r3, [r0, #13]
				thread->base.prio = prio;
    3d1a:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    3d1c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3d20:	7343      	strb	r3, [r0, #13]
	return list->head == list;
    3d22:	4817      	ldr	r0, [pc, #92]	; (3d80 <z_set_prio+0x94>)
    3d24:	4603      	mov	r3, r0
    3d26:	f853 7f20 	ldr.w	r7, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3d2a:	429f      	cmp	r7, r3
    3d2c:	bf18      	it	ne
    3d2e:	463d      	movne	r5, r7
    3d30:	2d00      	cmp	r5, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3d32:	6a47      	ldr	r7, [r0, #36]	; 0x24
    3d34:	461a      	mov	r2, r3
    3d36:	462b      	mov	r3, r5
    3d38:	bf38      	it	cc
    3d3a:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3d3c:	b1c3      	cbz	r3, 3d70 <z_set_prio+0x84>
	int32_t b2 = thread_2->base.prio;
    3d3e:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    3d42:	42a9      	cmp	r1, r5
    3d44:	d010      	beq.n	3d68 <z_set_prio+0x7c>
		return b2 - b1;
    3d46:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    3d48:	2d00      	cmp	r5, #0
    3d4a:	dd0d      	ble.n	3d68 <z_set_prio+0x7c>
	sys_dnode_t *const prev = successor->prev;
    3d4c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    3d4e:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    3d52:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    3d54:	605c      	str	r4, [r3, #4]
			update_cache(1);
    3d56:	2001      	movs	r0, #1
    3d58:	f7ff fe80 	bl	3a5c <update_cache>
    3d5c:	2001      	movs	r0, #1
	__asm__ volatile(
    3d5e:	f386 8811 	msr	BASEPRI, r6
    3d62:	f3bf 8f6f 	isb	sy
}
    3d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    3d68:	42bb      	cmp	r3, r7
    3d6a:	d001      	beq.n	3d70 <z_set_prio+0x84>
    3d6c:	681b      	ldr	r3, [r3, #0]
    3d6e:	e7e5      	b.n	3d3c <z_set_prio+0x50>
	node->prev = tail;
    3d70:	e9c4 2700 	strd	r2, r7, [r4]
	tail->next = node;
    3d74:	603c      	str	r4, [r7, #0]
	list->tail = node;
    3d76:	6244      	str	r4, [r0, #36]	; 0x24
}
    3d78:	e7ed      	b.n	3d56 <z_set_prio+0x6a>
			thread->base.prio = prio;
    3d7a:	73a1      	strb	r1, [r4, #14]
    3d7c:	2000      	movs	r0, #0
    3d7e:	e7ee      	b.n	3d5e <z_set_prio+0x72>
    3d80:	20000958 	.word	0x20000958

00003d84 <z_impl_k_thread_suspend>:
{
    3d84:	b570      	push	{r4, r5, r6, lr}
    3d86:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    3d88:	3018      	adds	r0, #24
    3d8a:	f001 f989 	bl	50a0 <z_abort_timeout>
	__asm__ volatile(
    3d8e:	f04f 0320 	mov.w	r3, #32
    3d92:	f3ef 8611 	mrs	r6, BASEPRI
    3d96:	f383 8812 	msr	BASEPRI_MAX, r3
    3d9a:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    3d9e:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    3da2:	7b63      	ldrb	r3, [r4, #13]
    3da4:	2a00      	cmp	r2, #0
    3da6:	da05      	bge.n	3db4 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3da8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3dac:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3dae:	4620      	mov	r0, r4
    3db0:	f001 f8cd 	bl	4f4e <sys_dlist_remove>
		update_cache(thread == _current);
    3db4:	4d0b      	ldr	r5, [pc, #44]	; (3de4 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3db6:	7b63      	ldrb	r3, [r4, #13]
    3db8:	68a8      	ldr	r0, [r5, #8]
    3dba:	f043 0310 	orr.w	r3, r3, #16
    3dbe:	7363      	strb	r3, [r4, #13]
    3dc0:	1b03      	subs	r3, r0, r4
    3dc2:	4258      	negs	r0, r3
    3dc4:	4158      	adcs	r0, r3
    3dc6:	f7ff fe49 	bl	3a5c <update_cache>
	__asm__ volatile(
    3dca:	f386 8811 	msr	BASEPRI, r6
    3dce:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    3dd2:	68ab      	ldr	r3, [r5, #8]
    3dd4:	42a3      	cmp	r3, r4
    3dd6:	d103      	bne.n	3de0 <z_impl_k_thread_suspend+0x5c>
}
    3dd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    3ddc:	f001 b8d5 	b.w	4f8a <z_reschedule_unlocked>
}
    3de0:	bd70      	pop	{r4, r5, r6, pc}
    3de2:	bf00      	nop
    3de4:	20000958 	.word	0x20000958

00003de8 <k_sched_unlock>:
{
    3de8:	b510      	push	{r4, lr}
	__asm__ volatile(
    3dea:	f04f 0320 	mov.w	r3, #32
    3dee:	f3ef 8411 	mrs	r4, BASEPRI
    3df2:	f383 8812 	msr	BASEPRI_MAX, r3
    3df6:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    3dfa:	4b08      	ldr	r3, [pc, #32]	; (3e1c <k_sched_unlock+0x34>)
    3dfc:	689a      	ldr	r2, [r3, #8]
    3dfe:	7bd3      	ldrb	r3, [r2, #15]
    3e00:	3301      	adds	r3, #1
    3e02:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    3e04:	2000      	movs	r0, #0
    3e06:	f7ff fe29 	bl	3a5c <update_cache>
	__asm__ volatile(
    3e0a:	f384 8811 	msr	BASEPRI, r4
    3e0e:	f3bf 8f6f 	isb	sy
}
    3e12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    3e16:	f001 b8b8 	b.w	4f8a <z_reschedule_unlocked>
    3e1a:	bf00      	nop
    3e1c:	20000958 	.word	0x20000958

00003e20 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    3e20:	4b04      	ldr	r3, [pc, #16]	; (3e34 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    3e22:	2100      	movs	r1, #0
    3e24:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    3e28:	e9c3 2208 	strd	r2, r2, [r3, #32]
    3e2c:	4608      	mov	r0, r1
    3e2e:	f7ff bdbd 	b.w	39ac <k_sched_time_slice_set>
    3e32:	bf00      	nop
    3e34:	20000958 	.word	0x20000958

00003e38 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    3e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    3e3a:	f04f 0320 	mov.w	r3, #32
    3e3e:	f3ef 8411 	mrs	r4, BASEPRI
    3e42:	f383 8812 	msr	BASEPRI_MAX, r3
    3e46:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    3e4a:	491b      	ldr	r1, [pc, #108]	; (3eb8 <z_impl_k_yield+0x80>)
    3e4c:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3e4e:	7b43      	ldrb	r3, [r0, #13]
    3e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3e54:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3e56:	f001 f87a 	bl	4f4e <sys_dlist_remove>
	}
	queue_thread(_current);
    3e5a:	688a      	ldr	r2, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    3e5c:	7b53      	ldrb	r3, [r2, #13]
	return list->head == list;
    3e5e:	4608      	mov	r0, r1
    3e60:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3e64:	7353      	strb	r3, [r2, #13]
    3e66:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3e6a:	6a4e      	ldr	r6, [r1, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3e6c:	4283      	cmp	r3, r0
    3e6e:	bf08      	it	eq
    3e70:	2300      	moveq	r3, #0
    3e72:	2b00      	cmp	r3, #0
    3e74:	bf38      	it	cc
    3e76:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3e78:	b1cb      	cbz	r3, 3eae <z_impl_k_yield+0x76>
	int32_t b1 = thread_1->base.prio;
    3e7a:	f992 700e 	ldrsb.w	r7, [r2, #14]
	int32_t b2 = thread_2->base.prio;
    3e7e:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    3e82:	42af      	cmp	r7, r5
    3e84:	d00f      	beq.n	3ea6 <z_impl_k_yield+0x6e>
		return b2 - b1;
    3e86:	1bed      	subs	r5, r5, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    3e88:	2d00      	cmp	r5, #0
    3e8a:	dd0c      	ble.n	3ea6 <z_impl_k_yield+0x6e>
	sys_dnode_t *const prev = successor->prev;
    3e8c:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    3e8e:	e9c2 3100 	strd	r3, r1, [r2]
	prev->next = node;
    3e92:	600a      	str	r2, [r1, #0]
	successor->prev = node;
    3e94:	605a      	str	r2, [r3, #4]
	update_cache(1);
    3e96:	2001      	movs	r0, #1
    3e98:	f7ff fde0 	bl	3a5c <update_cache>
    3e9c:	4620      	mov	r0, r4
	z_swap(&sched_spinlock, key);
}
    3e9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3ea2:	f7fd ba19 	b.w	12d8 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    3ea6:	42b3      	cmp	r3, r6
    3ea8:	d001      	beq.n	3eae <z_impl_k_yield+0x76>
    3eaa:	681b      	ldr	r3, [r3, #0]
    3eac:	e7e4      	b.n	3e78 <z_impl_k_yield+0x40>
	node->prev = tail;
    3eae:	e9c2 0600 	strd	r0, r6, [r2]
	tail->next = node;
    3eb2:	6032      	str	r2, [r6, #0]
	list->tail = node;
    3eb4:	624a      	str	r2, [r1, #36]	; 0x24
}
    3eb6:	e7ee      	b.n	3e96 <z_impl_k_yield+0x5e>
    3eb8:	20000958 	.word	0x20000958

00003ebc <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    3ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3ec0:	4604      	mov	r4, r0
    3ec2:	460d      	mov	r5, r1
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    3ec4:	ea54 0105 	orrs.w	r1, r4, r5
    3ec8:	d104      	bne.n	3ed4 <z_tick_sleep+0x18>
	z_impl_k_yield();
    3eca:	f7ff ffb5 	bl	3e38 <z_impl_k_yield>
		k_yield();
		return 0;
    3ece:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    3ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    3ed4:	f06f 0101 	mvn.w	r1, #1
    3ed8:	1a0a      	subs	r2, r1, r0
    3eda:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3ede:	eb61 0305 	sbc.w	r3, r1, r5
    3ee2:	2a01      	cmp	r2, #1
    3ee4:	f173 0300 	sbcs.w	r3, r3, #0
    3ee8:	da2a      	bge.n	3f40 <z_tick_sleep+0x84>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    3eea:	f001 f919 	bl	5120 <sys_clock_tick_get_32>
    3eee:	1906      	adds	r6, r0, r4
    3ef0:	f04f 0320 	mov.w	r3, #32
    3ef4:	f3ef 8811 	mrs	r8, BASEPRI
    3ef8:	f383 8812 	msr	BASEPRI_MAX, r3
    3efc:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    3f00:	4f11      	ldr	r7, [pc, #68]	; (3f48 <z_tick_sleep+0x8c>)
    3f02:	4b12      	ldr	r3, [pc, #72]	; (3f4c <z_tick_sleep+0x90>)
    3f04:	68b8      	ldr	r0, [r7, #8]
    3f06:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    3f08:	f7ff fe9e 	bl	3c48 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    3f0c:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3f0e:	4910      	ldr	r1, [pc, #64]	; (3f50 <z_tick_sleep+0x94>)
    3f10:	4622      	mov	r2, r4
    3f12:	462b      	mov	r3, r5
    3f14:	3018      	adds	r0, #24
    3f16:	f000 f8f9 	bl	410c <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    3f1a:	68ba      	ldr	r2, [r7, #8]
    3f1c:	7b53      	ldrb	r3, [r2, #13]
    3f1e:	f043 0310 	orr.w	r3, r3, #16
    3f22:	7353      	strb	r3, [r2, #13]
    3f24:	4640      	mov	r0, r8
    3f26:	f7fd f9d7 	bl	12d8 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    3f2a:	f001 f8f9 	bl	5120 <sys_clock_tick_get_32>
    3f2e:	1a30      	subs	r0, r6, r0
    3f30:	eb66 0106 	sbc.w	r1, r6, r6
	if (ticks > 0) {
    3f34:	2801      	cmp	r0, #1
    3f36:	f171 0300 	sbcs.w	r3, r1, #0
		return ticks;
    3f3a:	bfb8      	it	lt
    3f3c:	2000      	movlt	r0, #0
    3f3e:	e7c7      	b.n	3ed0 <z_tick_sleep+0x14>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    3f40:	f06f 0601 	mvn.w	r6, #1
    3f44:	1a36      	subs	r6, r6, r0
    3f46:	e7d3      	b.n	3ef0 <z_tick_sleep+0x34>
    3f48:	20000958 	.word	0x20000958
    3f4c:	20000980 	.word	0x20000980
    3f50:	00004fd3 	.word	0x00004fd3

00003f54 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    3f54:	b508      	push	{r3, lr}
    3f56:	460b      	mov	r3, r1
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3f58:	3301      	adds	r3, #1
    3f5a:	bf08      	it	eq
    3f5c:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
    3f60:	d106      	bne.n	3f70 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    3f62:	4b08      	ldr	r3, [pc, #32]	; (3f84 <z_impl_k_sleep+0x30>)
    3f64:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    3f66:	f7ff ff0d 	bl	3d84 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    3f6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    3f6e:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    3f70:	f7ff ffa4 	bl	3ebc <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    3f74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    3f78:	fb80 2303 	smull	r2, r3, r0, r3
    3f7c:	0bd0      	lsrs	r0, r2, #15
    3f7e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    3f82:	e7f4      	b.n	3f6e <z_impl_k_sleep+0x1a>
    3f84:	20000958 	.word	0x20000958

00003f88 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    3f88:	4b01      	ldr	r3, [pc, #4]	; (3f90 <z_impl_z_current_get+0x8>)
    3f8a:	6898      	ldr	r0, [r3, #8]
    3f8c:	4770      	bx	lr
    3f8e:	bf00      	nop
    3f90:	20000958 	.word	0x20000958

00003f94 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    3f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3f98:	4604      	mov	r4, r0
    3f9a:	f04f 0320 	mov.w	r3, #32
    3f9e:	f3ef 8611 	mrs	r6, BASEPRI
    3fa2:	f383 8812 	msr	BASEPRI_MAX, r3
    3fa6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    3faa:	7b43      	ldrb	r3, [r0, #13]
    3fac:	071a      	lsls	r2, r3, #28
    3fae:	d505      	bpl.n	3fbc <z_thread_abort+0x28>
	__asm__ volatile(
    3fb0:	f386 8811 	msr	BASEPRI, r6
    3fb4:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    3fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3fbc:	f023 0220 	bic.w	r2, r3, #32
    3fc0:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    3fc4:	09d2      	lsrs	r2, r2, #7
    3fc6:	d120      	bne.n	400a <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3fc8:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    3fca:	68a3      	ldr	r3, [r4, #8]
    3fcc:	b113      	cbz	r3, 3fd4 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    3fce:	4620      	mov	r0, r4
    3fd0:	f000 ffc5 	bl	4f5e <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    3fd4:	f104 0018 	add.w	r0, r4, #24
    3fd8:	f001 f862 	bl	50a0 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    3fdc:	f104 0758 	add.w	r7, r4, #88	; 0x58
    3fe0:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    3fe4:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3fe6:	42bd      	cmp	r5, r7
    3fe8:	d000      	beq.n	3fec <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    3fea:	b9b5      	cbnz	r5, 401a <z_thread_abort+0x86>
		update_cache(1);
    3fec:	2001      	movs	r0, #1
    3fee:	f7ff fd35 	bl	3a5c <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    3ff2:	4b10      	ldr	r3, [pc, #64]	; (4034 <z_thread_abort+0xa0>)
    3ff4:	689b      	ldr	r3, [r3, #8]
    3ff6:	42a3      	cmp	r3, r4
    3ff8:	d1da      	bne.n	3fb0 <z_thread_abort+0x1c>
    3ffa:	f3ef 8305 	mrs	r3, IPSR
    3ffe:	2b00      	cmp	r3, #0
    4000:	d1d6      	bne.n	3fb0 <z_thread_abort+0x1c>
    4002:	4630      	mov	r0, r6
    4004:	f7fd f968 	bl	12d8 <arch_swap>
	return ret;
    4008:	e7d2      	b.n	3fb0 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    400a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    400e:	f043 0308 	orr.w	r3, r3, #8
    4012:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4014:	f000 ff9b 	bl	4f4e <sys_dlist_remove>
}
    4018:	e7d7      	b.n	3fca <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    401a:	4628      	mov	r0, r5
    401c:	f000 ff9f 	bl	4f5e <unpend_thread_no_timeout>
    4020:	f105 0018 	add.w	r0, r5, #24
    4024:	f001 f83c 	bl	50a0 <z_abort_timeout>
    4028:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    402c:	4628      	mov	r0, r5
    402e:	f7ff fdb5 	bl	3b9c <ready_thread>
    4032:	e7d7      	b.n	3fe4 <z_thread_abort+0x50>
    4034:	20000958 	.word	0x20000958

00004038 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    4038:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    403a:	4806      	ldr	r0, [pc, #24]	; (4054 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    403c:	4a06      	ldr	r2, [pc, #24]	; (4058 <z_data_copy+0x20>)
    403e:	4907      	ldr	r1, [pc, #28]	; (405c <z_data_copy+0x24>)
    4040:	1a12      	subs	r2, r2, r0
    4042:	f000 fce7 	bl	4a14 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4046:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    404a:	4a05      	ldr	r2, [pc, #20]	; (4060 <z_data_copy+0x28>)
    404c:	4905      	ldr	r1, [pc, #20]	; (4064 <z_data_copy+0x2c>)
    404e:	4806      	ldr	r0, [pc, #24]	; (4068 <z_data_copy+0x30>)
    4050:	f000 bce0 	b.w	4a14 <memcpy>
    4054:	20000000 	.word	0x20000000
    4058:	200001a0 	.word	0x200001a0
    405c:	000056a0 	.word	0x000056a0
    4060:	00000000 	.word	0x00000000
    4064:	000056a0 	.word	0x000056a0
    4068:	20000000 	.word	0x20000000

0000406c <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    406c:	4b03      	ldr	r3, [pc, #12]	; (407c <elapsed+0x10>)
    406e:	681b      	ldr	r3, [r3, #0]
    4070:	b90b      	cbnz	r3, 4076 <elapsed+0xa>
    4072:	f7fe bbd7 	b.w	2824 <sys_clock_elapsed>
}
    4076:	2000      	movs	r0, #0
    4078:	4770      	bx	lr
    407a:	bf00      	nop
    407c:	2000098c 	.word	0x2000098c

00004080 <remove_timeout>:
{
    4080:	b530      	push	{r4, r5, lr}
    4082:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4084:	b168      	cbz	r0, 40a2 <remove_timeout+0x22>
    4086:	4a0a      	ldr	r2, [pc, #40]	; (40b0 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    4088:	6852      	ldr	r2, [r2, #4]
    408a:	4290      	cmp	r0, r2
    408c:	d009      	beq.n	40a2 <remove_timeout+0x22>
	if (next(t) != NULL) {
    408e:	b143      	cbz	r3, 40a2 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    4090:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    4094:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    4098:	1912      	adds	r2, r2, r4
    409a:	eb45 0101 	adc.w	r1, r5, r1
    409e:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    40a2:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    40a4:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    40a6:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    40a8:	2300      	movs	r3, #0
	node->prev = NULL;
    40aa:	e9c0 3300 	strd	r3, r3, [r0]
}
    40ae:	bd30      	pop	{r4, r5, pc}
    40b0:	200000d4 	.word	0x200000d4

000040b4 <next_timeout>:

static int32_t next_timeout(void)
{
    40b4:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    40b6:	4b13      	ldr	r3, [pc, #76]	; (4104 <next_timeout+0x50>)
    40b8:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    40ba:	429c      	cmp	r4, r3
    40bc:	bf08      	it	eq
    40be:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    40c0:	f7ff ffd4 	bl	406c <elapsed>
    40c4:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    40c6:	b1bc      	cbz	r4, 40f8 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    40c8:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    40cc:	1b40      	subs	r0, r0, r5
    40ce:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    40d2:	2801      	cmp	r0, #1
    40d4:	f171 0300 	sbcs.w	r3, r1, #0
    40d8:	db11      	blt.n	40fe <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    40da:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    40de:	2300      	movs	r3, #0
    40e0:	4282      	cmp	r2, r0
    40e2:	eb73 0401 	sbcs.w	r4, r3, r1
    40e6:	da00      	bge.n	40ea <next_timeout+0x36>
    40e8:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    40ea:	4b07      	ldr	r3, [pc, #28]	; (4108 <next_timeout+0x54>)
    40ec:	691b      	ldr	r3, [r3, #16]
    40ee:	b113      	cbz	r3, 40f6 <next_timeout+0x42>
    40f0:	4298      	cmp	r0, r3
    40f2:	bfa8      	it	ge
    40f4:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    40f6:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    40f8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    40fc:	e7f5      	b.n	40ea <next_timeout+0x36>
    40fe:	2000      	movs	r0, #0
    4100:	e7f3      	b.n	40ea <next_timeout+0x36>
    4102:	bf00      	nop
    4104:	200000d4 	.word	0x200000d4
    4108:	20000958 	.word	0x20000958

0000410c <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    410c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    4110:	bf08      	it	eq
    4112:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    4116:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    411a:	4604      	mov	r4, r0
    411c:	4692      	mov	sl, r2
    411e:	469b      	mov	fp, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4120:	d073      	beq.n	420a <z_add_timeout+0xfe>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    4122:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    4124:	f04f 0320 	mov.w	r3, #32
    4128:	f3ef 8511 	mrs	r5, BASEPRI
    412c:	f383 8812 	msr	BASEPRI_MAX, r3
    4130:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4134:	f06f 0301 	mvn.w	r3, #1
    4138:	ebb3 080a 	subs.w	r8, r3, sl
    413c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4140:	eb62 090b 	sbc.w	r9, r2, fp
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4144:	f1b8 0f00 	cmp.w	r8, #0
    4148:	f179 0100 	sbcs.w	r1, r9, #0
    414c:	db1c      	blt.n	4188 <z_add_timeout+0x7c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    414e:	4830      	ldr	r0, [pc, #192]	; (4210 <z_add_timeout+0x104>)
    4150:	e9d0 1000 	ldrd	r1, r0, [r0]
    4154:	1a5b      	subs	r3, r3, r1
    4156:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    415a:	ebb3 060a 	subs.w	r6, r3, sl
    415e:	eb62 070b 	sbc.w	r7, r2, fp
    4162:	2e01      	cmp	r6, #1
    4164:	f177 0300 	sbcs.w	r3, r7, #0
    4168:	bfbc      	itt	lt
    416a:	2601      	movlt	r6, #1
    416c:	2700      	movlt	r7, #0
    416e:	e9c4 6704 	strd	r6, r7, [r4, #16]
	return list->head == list;
    4172:	4a28      	ldr	r2, [pc, #160]	; (4214 <z_add_timeout+0x108>)
    4174:	e9d2 3c00 	ldrd	r3, ip, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4178:	4293      	cmp	r3, r2
    417a:	d11e      	bne.n	41ba <z_add_timeout+0xae>
	node->prev = tail;
    417c:	e9c4 2c00 	strd	r2, ip, [r4]
	tail->next = node;
    4180:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    4184:	6054      	str	r4, [r2, #4]
}
    4186:	e02d      	b.n	41e4 <z_add_timeout+0xd8>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    4188:	f7ff ff70 	bl	406c <elapsed>
    418c:	f11a 0301 	adds.w	r3, sl, #1
    4190:	9300      	str	r3, [sp, #0]
    4192:	f14b 0300 	adc.w	r3, fp, #0
    4196:	9301      	str	r3, [sp, #4]
    4198:	e9dd 2300 	ldrd	r2, r3, [sp]
    419c:	1812      	adds	r2, r2, r0
    419e:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    41a2:	e9c4 2304 	strd	r2, r3, [r4, #16]
    41a6:	e7e4      	b.n	4172 <z_add_timeout+0x66>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    41a8:	ebb6 0008 	subs.w	r0, r6, r8
    41ac:	eb67 0109 	sbc.w	r1, r7, r9
	return (node == list->tail) ? NULL : node->next;
    41b0:	4563      	cmp	r3, ip
    41b2:	e9c4 0104 	strd	r0, r1, [r4, #16]
    41b6:	d0e1      	beq.n	417c <z_add_timeout+0x70>
    41b8:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    41ba:	2b00      	cmp	r3, #0
    41bc:	d0de      	beq.n	417c <z_add_timeout+0x70>
			if (t->dticks > to->dticks) {
    41be:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
    41c2:	e9d4 6704 	ldrd	r6, r7, [r4, #16]
    41c6:	4546      	cmp	r6, r8
    41c8:	eb77 0109 	sbcs.w	r1, r7, r9
    41cc:	daec      	bge.n	41a8 <z_add_timeout+0x9c>
				t->dticks -= to->dticks;
    41ce:	ebb8 0006 	subs.w	r0, r8, r6
    41d2:	eb69 0107 	sbc.w	r1, r9, r7
    41d6:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    41da:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    41dc:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    41e0:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    41e2:	605c      	str	r4, [r3, #4]
	return list->head == list;
    41e4:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    41e6:	4293      	cmp	r3, r2
    41e8:	d00b      	beq.n	4202 <z_add_timeout+0xf6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    41ea:	429c      	cmp	r4, r3
    41ec:	d109      	bne.n	4202 <z_add_timeout+0xf6>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    41ee:	f7ff ff61 	bl	40b4 <next_timeout>

			if (next_time == 0 ||
    41f2:	b118      	cbz	r0, 41fc <z_add_timeout+0xf0>
			    _current_cpu->slice_ticks != next_time) {
    41f4:	4b08      	ldr	r3, [pc, #32]	; (4218 <z_add_timeout+0x10c>)
			if (next_time == 0 ||
    41f6:	691b      	ldr	r3, [r3, #16]
    41f8:	4283      	cmp	r3, r0
    41fa:	d002      	beq.n	4202 <z_add_timeout+0xf6>
				sys_clock_set_timeout(next_time, false);
    41fc:	2100      	movs	r1, #0
    41fe:	f7fe fae1 	bl	27c4 <sys_clock_set_timeout>
	__asm__ volatile(
    4202:	f385 8811 	msr	BASEPRI, r5
    4206:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    420a:	b003      	add	sp, #12
    420c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4210:	200002c0 	.word	0x200002c0
    4214:	200000d4 	.word	0x200000d4
    4218:	20000958 	.word	0x20000958

0000421c <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    421c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4220:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    4222:	f7ff fc79 	bl	3b18 <z_time_slice>
	__asm__ volatile(
    4226:	f04f 0320 	mov.w	r3, #32
    422a:	f3ef 8411 	mrs	r4, BASEPRI
    422e:	f383 8812 	msr	BASEPRI_MAX, r3
    4232:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    4236:	4d2c      	ldr	r5, [pc, #176]	; (42e8 <sys_clock_announce+0xcc>)
    4238:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 42ec <sys_clock_announce+0xd0>
	return list->head == list;
    423c:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 42f0 <sys_clock_announce+0xd4>
    4240:	602e      	str	r6, [r5, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    4242:	4651      	mov	r1, sl
    4244:	f8d5 c000 	ldr.w	ip, [r5]
    4248:	f8db 0000 	ldr.w	r0, [fp]
    424c:	4662      	mov	r2, ip
    424e:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4250:	4558      	cmp	r0, fp
    4252:	e9da 8900 	ldrd	r8, r9, [sl]
    4256:	e9cd 2300 	strd	r2, r3, [sp]
    425a:	d00d      	beq.n	4278 <sys_clock_announce+0x5c>
    425c:	b160      	cbz	r0, 4278 <sys_clock_announce+0x5c>
    425e:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    4262:	45b4      	cmp	ip, r6
    4264:	41bb      	sbcs	r3, r7
    4266:	da1e      	bge.n	42a6 <sys_clock_announce+0x8a>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    4268:	9b00      	ldr	r3, [sp, #0]
    426a:	ebb6 0c03 	subs.w	ip, r6, r3
    426e:	9b01      	ldr	r3, [sp, #4]
    4270:	eb67 0603 	sbc.w	r6, r7, r3
    4274:	e9c0 c604 	strd	ip, r6, [r0, #16]
	}

	curr_tick += announce_remaining;
    4278:	9b00      	ldr	r3, [sp, #0]
    427a:	eb13 0208 	adds.w	r2, r3, r8
    427e:	9b01      	ldr	r3, [sp, #4]
	announce_remaining = 0;
    4280:	f04f 0600 	mov.w	r6, #0
	curr_tick += announce_remaining;
    4284:	eb43 0309 	adc.w	r3, r3, r9
    4288:	e9c1 2300 	strd	r2, r3, [r1]
	announce_remaining = 0;
    428c:	602e      	str	r6, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    428e:	f7ff ff11 	bl	40b4 <next_timeout>
    4292:	4631      	mov	r1, r6
    4294:	f7fe fa96 	bl	27c4 <sys_clock_set_timeout>
	__asm__ volatile(
    4298:	f384 8811 	msr	BASEPRI, r4
    429c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    42a0:	b003      	add	sp, #12
    42a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    42a6:	eb18 0806 	adds.w	r8, r8, r6
		t->dticks = 0;
    42aa:	f04f 0200 	mov.w	r2, #0
    42ae:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    42b2:	eb49 79e6 	adc.w	r9, r9, r6, asr #31
		t->dticks = 0;
    42b6:	e9c0 2304 	strd	r2, r3, [r0, #16]
		announce_remaining -= dt;
    42ba:	ebac 0606 	sub.w	r6, ip, r6
		curr_tick += dt;
    42be:	e9ca 8900 	strd	r8, r9, [sl]
		announce_remaining -= dt;
    42c2:	602e      	str	r6, [r5, #0]
		remove_timeout(t);
    42c4:	f7ff fedc 	bl	4080 <remove_timeout>
    42c8:	f384 8811 	msr	BASEPRI, r4
    42cc:	f3bf 8f6f 	isb	sy
		t->fn(t);
    42d0:	6883      	ldr	r3, [r0, #8]
    42d2:	4798      	blx	r3
	__asm__ volatile(
    42d4:	f04f 0320 	mov.w	r3, #32
    42d8:	f3ef 8411 	mrs	r4, BASEPRI
    42dc:	f383 8812 	msr	BASEPRI_MAX, r3
    42e0:	f3bf 8f6f 	isb	sy

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
    42e4:	4901      	ldr	r1, [pc, #4]	; (42ec <sys_clock_announce+0xd0>)
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    42e6:	e7ad      	b.n	4244 <sys_clock_announce+0x28>
    42e8:	2000098c 	.word	0x2000098c
    42ec:	200002c0 	.word	0x200002c0
    42f0:	200000d4 	.word	0x200000d4

000042f4 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    42f4:	b510      	push	{r4, lr}
    42f6:	f04f 0320 	mov.w	r3, #32
    42fa:	f3ef 8411 	mrs	r4, BASEPRI
    42fe:	f383 8812 	msr	BASEPRI_MAX, r3
    4302:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    4306:	f7fe fa8d 	bl	2824 <sys_clock_elapsed>
    430a:	4b06      	ldr	r3, [pc, #24]	; (4324 <sys_clock_tick_get+0x30>)
    430c:	e9d3 2300 	ldrd	r2, r3, [r3]
    4310:	1812      	adds	r2, r2, r0
    4312:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    4316:	f384 8811 	msr	BASEPRI, r4
    431a:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    431e:	4610      	mov	r0, r2
    4320:	4619      	mov	r1, r3
    4322:	bd10      	pop	{r4, pc}
    4324:	200002c0 	.word	0x200002c0

00004328 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    4328:	4a02      	ldr	r2, [pc, #8]	; (4334 <boot_banner+0xc>)
    432a:	4903      	ldr	r1, [pc, #12]	; (4338 <boot_banner+0x10>)
    432c:	4803      	ldr	r0, [pc, #12]	; (433c <boot_banner+0x14>)
    432e:	f000 ba0d 	b.w	474c <printk>
    4332:	bf00      	nop
    4334:	0000569f 	.word	0x0000569f
    4338:	0000566a 	.word	0x0000566a
    433c:	00005679 	.word	0x00005679

00004340 <nrf_cc3xx_platform_init_no_rng>:
    4340:	b510      	push	{r4, lr}
    4342:	4c0a      	ldr	r4, [pc, #40]	; (436c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    4344:	6823      	ldr	r3, [r4, #0]
    4346:	b11b      	cbz	r3, 4350 <nrf_cc3xx_platform_init_no_rng+0x10>
    4348:	2301      	movs	r3, #1
    434a:	6023      	str	r3, [r4, #0]
    434c:	2000      	movs	r0, #0
    434e:	bd10      	pop	{r4, pc}
    4350:	f000 f8d6 	bl	4500 <CC_LibInitNoRng>
    4354:	2800      	cmp	r0, #0
    4356:	d0f7      	beq.n	4348 <nrf_cc3xx_platform_init_no_rng+0x8>
    4358:	3801      	subs	r0, #1
    435a:	2806      	cmp	r0, #6
    435c:	d803      	bhi.n	4366 <nrf_cc3xx_platform_init_no_rng+0x26>
    435e:	4b04      	ldr	r3, [pc, #16]	; (4370 <nrf_cc3xx_platform_init_no_rng+0x30>)
    4360:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    4364:	bd10      	pop	{r4, pc}
    4366:	4803      	ldr	r0, [pc, #12]	; (4374 <nrf_cc3xx_platform_init_no_rng+0x34>)
    4368:	bd10      	pop	{r4, pc}
    436a:	bf00      	nop
    436c:	20000990 	.word	0x20000990
    4370:	00005504 	.word	0x00005504
    4374:	ffff8ffe 	.word	0xffff8ffe

00004378 <nrf_cc3xx_platform_abort>:
    4378:	f3bf 8f4f 	dsb	sy
    437c:	4905      	ldr	r1, [pc, #20]	; (4394 <nrf_cc3xx_platform_abort+0x1c>)
    437e:	4b06      	ldr	r3, [pc, #24]	; (4398 <nrf_cc3xx_platform_abort+0x20>)
    4380:	68ca      	ldr	r2, [r1, #12]
    4382:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4386:	4313      	orrs	r3, r2
    4388:	60cb      	str	r3, [r1, #12]
    438a:	f3bf 8f4f 	dsb	sy
    438e:	bf00      	nop
    4390:	e7fd      	b.n	438e <nrf_cc3xx_platform_abort+0x16>
    4392:	bf00      	nop
    4394:	e000ed00 	.word	0xe000ed00
    4398:	05fa0004 	.word	0x05fa0004

0000439c <CC_PalAbort>:
    439c:	b4f0      	push	{r4, r5, r6, r7}
    439e:	4f09      	ldr	r7, [pc, #36]	; (43c4 <CC_PalAbort+0x28>)
    43a0:	4e09      	ldr	r6, [pc, #36]	; (43c8 <CC_PalAbort+0x2c>)
    43a2:	4c0a      	ldr	r4, [pc, #40]	; (43cc <CC_PalAbort+0x30>)
    43a4:	4a0a      	ldr	r2, [pc, #40]	; (43d0 <CC_PalAbort+0x34>)
    43a6:	4d0b      	ldr	r5, [pc, #44]	; (43d4 <CC_PalAbort+0x38>)
    43a8:	490b      	ldr	r1, [pc, #44]	; (43d8 <CC_PalAbort+0x3c>)
    43aa:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    43ae:	603b      	str	r3, [r7, #0]
    43b0:	6852      	ldr	r2, [r2, #4]
    43b2:	6033      	str	r3, [r6, #0]
    43b4:	6023      	str	r3, [r4, #0]
    43b6:	2400      	movs	r4, #0
    43b8:	602b      	str	r3, [r5, #0]
    43ba:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    43be:	bcf0      	pop	{r4, r5, r6, r7}
    43c0:	4710      	bx	r2
    43c2:	bf00      	nop
    43c4:	5002b400 	.word	0x5002b400
    43c8:	5002b404 	.word	0x5002b404
    43cc:	5002b408 	.word	0x5002b408
    43d0:	200000dc 	.word	0x200000dc
    43d4:	5002b40c 	.word	0x5002b40c
    43d8:	5002a000 	.word	0x5002a000

000043dc <nrf_cc3xx_platform_set_abort>:
    43dc:	e9d0 1200 	ldrd	r1, r2, [r0]
    43e0:	4b01      	ldr	r3, [pc, #4]	; (43e8 <nrf_cc3xx_platform_set_abort+0xc>)
    43e2:	e9c3 1200 	strd	r1, r2, [r3]
    43e6:	4770      	bx	lr
    43e8:	200000dc 	.word	0x200000dc

000043ec <mutex_free>:
    43ec:	b510      	push	{r4, lr}
    43ee:	4604      	mov	r4, r0
    43f0:	b130      	cbz	r0, 4400 <mutex_free+0x14>
    43f2:	6863      	ldr	r3, [r4, #4]
    43f4:	06db      	lsls	r3, r3, #27
    43f6:	d502      	bpl.n	43fe <mutex_free+0x12>
    43f8:	2300      	movs	r3, #0
    43fa:	6023      	str	r3, [r4, #0]
    43fc:	6063      	str	r3, [r4, #4]
    43fe:	bd10      	pop	{r4, pc}
    4400:	4b02      	ldr	r3, [pc, #8]	; (440c <mutex_free+0x20>)
    4402:	4803      	ldr	r0, [pc, #12]	; (4410 <mutex_free+0x24>)
    4404:	685b      	ldr	r3, [r3, #4]
    4406:	4798      	blx	r3
    4408:	e7f3      	b.n	43f2 <mutex_free+0x6>
    440a:	bf00      	nop
    440c:	200000dc 	.word	0x200000dc
    4410:	00005520 	.word	0x00005520

00004414 <mutex_unlock>:
    4414:	b168      	cbz	r0, 4432 <mutex_unlock+0x1e>
    4416:	6843      	ldr	r3, [r0, #4]
    4418:	b13b      	cbz	r3, 442a <mutex_unlock+0x16>
    441a:	06db      	lsls	r3, r3, #27
    441c:	d507      	bpl.n	442e <mutex_unlock+0x1a>
    441e:	f3bf 8f5f 	dmb	sy
    4422:	2300      	movs	r3, #0
    4424:	6003      	str	r3, [r0, #0]
    4426:	4618      	mov	r0, r3
    4428:	4770      	bx	lr
    442a:	4803      	ldr	r0, [pc, #12]	; (4438 <mutex_unlock+0x24>)
    442c:	4770      	bx	lr
    442e:	4803      	ldr	r0, [pc, #12]	; (443c <mutex_unlock+0x28>)
    4430:	4770      	bx	lr
    4432:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4436:	4770      	bx	lr
    4438:	ffff8fea 	.word	0xffff8fea
    443c:	ffff8fe9 	.word	0xffff8fe9

00004440 <mutex_init>:
    4440:	b510      	push	{r4, lr}
    4442:	4604      	mov	r4, r0
    4444:	b120      	cbz	r0, 4450 <mutex_init+0x10>
    4446:	2200      	movs	r2, #0
    4448:	2311      	movs	r3, #17
    444a:	6022      	str	r2, [r4, #0]
    444c:	6063      	str	r3, [r4, #4]
    444e:	bd10      	pop	{r4, pc}
    4450:	4801      	ldr	r0, [pc, #4]	; (4458 <mutex_init+0x18>)
    4452:	f7ff ffa3 	bl	439c <CC_PalAbort>
    4456:	e7f6      	b.n	4446 <mutex_init+0x6>
    4458:	00005548 	.word	0x00005548

0000445c <mutex_lock>:
    445c:	b1c0      	cbz	r0, 4490 <mutex_lock+0x34>
    445e:	6843      	ldr	r3, [r0, #4]
    4460:	b1a3      	cbz	r3, 448c <mutex_lock+0x30>
    4462:	06db      	lsls	r3, r3, #27
    4464:	d510      	bpl.n	4488 <mutex_lock+0x2c>
    4466:	2201      	movs	r2, #1
    4468:	f3bf 8f5b 	dmb	ish
    446c:	e850 3f00 	ldrex	r3, [r0]
    4470:	e840 2100 	strex	r1, r2, [r0]
    4474:	2900      	cmp	r1, #0
    4476:	d1f9      	bne.n	446c <mutex_lock+0x10>
    4478:	f3bf 8f5b 	dmb	ish
    447c:	2b01      	cmp	r3, #1
    447e:	d0f3      	beq.n	4468 <mutex_lock+0xc>
    4480:	f3bf 8f5f 	dmb	sy
    4484:	2000      	movs	r0, #0
    4486:	4770      	bx	lr
    4488:	4803      	ldr	r0, [pc, #12]	; (4498 <mutex_lock+0x3c>)
    448a:	4770      	bx	lr
    448c:	4803      	ldr	r0, [pc, #12]	; (449c <mutex_lock+0x40>)
    448e:	4770      	bx	lr
    4490:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4494:	4770      	bx	lr
    4496:	bf00      	nop
    4498:	ffff8fe9 	.word	0xffff8fe9
    449c:	ffff8fea 	.word	0xffff8fea

000044a0 <nrf_cc3xx_platform_set_mutexes>:
    44a0:	b570      	push	{r4, r5, r6, lr}
    44a2:	e9d0 2300 	ldrd	r2, r3, [r0]
    44a6:	4c13      	ldr	r4, [pc, #76]	; (44f4 <nrf_cc3xx_platform_set_mutexes+0x54>)
    44a8:	4d13      	ldr	r5, [pc, #76]	; (44f8 <nrf_cc3xx_platform_set_mutexes+0x58>)
    44aa:	e9c4 2300 	strd	r2, r3, [r4]
    44ae:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    44b2:	e9c4 6302 	strd	r6, r3, [r4, #8]
    44b6:	4b11      	ldr	r3, [pc, #68]	; (44fc <nrf_cc3xx_platform_set_mutexes+0x5c>)
    44b8:	6808      	ldr	r0, [r1, #0]
    44ba:	6018      	str	r0, [r3, #0]
    44bc:	6848      	ldr	r0, [r1, #4]
    44be:	6058      	str	r0, [r3, #4]
    44c0:	6888      	ldr	r0, [r1, #8]
    44c2:	6098      	str	r0, [r3, #8]
    44c4:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    44c8:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    44cc:	60de      	str	r6, [r3, #12]
    44ce:	6118      	str	r0, [r3, #16]
    44d0:	06cb      	lsls	r3, r1, #27
    44d2:	d50d      	bpl.n	44f0 <nrf_cc3xx_platform_set_mutexes+0x50>
    44d4:	2300      	movs	r3, #0
    44d6:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    44da:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    44de:	f505 7088 	add.w	r0, r5, #272	; 0x110
    44e2:	4790      	blx	r2
    44e4:	6823      	ldr	r3, [r4, #0]
    44e6:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    44ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    44ee:	4718      	bx	r3
    44f0:	bd70      	pop	{r4, r5, r6, pc}
    44f2:	bf00      	nop
    44f4:	200000ec 	.word	0x200000ec
    44f8:	20000dbc 	.word	0x20000dbc
    44fc:	200000fc 	.word	0x200000fc

00004500 <CC_LibInitNoRng>:
    4500:	b510      	push	{r4, lr}
    4502:	f000 f833 	bl	456c <CC_HalInit>
    4506:	b120      	cbz	r0, 4512 <CC_LibInitNoRng+0x12>
    4508:	2403      	movs	r4, #3
    450a:	f000 f867 	bl	45dc <CC_PalTerminate>
    450e:	4620      	mov	r0, r4
    4510:	bd10      	pop	{r4, pc}
    4512:	f000 f835 	bl	4580 <CC_PalInit>
    4516:	b990      	cbnz	r0, 453e <CC_LibInitNoRng+0x3e>
    4518:	f000 f8b0 	bl	467c <CC_PalPowerSaveModeSelect>
    451c:	b990      	cbnz	r0, 4544 <CC_LibInitNoRng+0x44>
    451e:	4b0f      	ldr	r3, [pc, #60]	; (455c <CC_LibInitNoRng+0x5c>)
    4520:	681b      	ldr	r3, [r3, #0]
    4522:	0e1b      	lsrs	r3, r3, #24
    4524:	2bf0      	cmp	r3, #240	; 0xf0
    4526:	d108      	bne.n	453a <CC_LibInitNoRng+0x3a>
    4528:	4a0d      	ldr	r2, [pc, #52]	; (4560 <CC_LibInitNoRng+0x60>)
    452a:	4b0e      	ldr	r3, [pc, #56]	; (4564 <CC_LibInitNoRng+0x64>)
    452c:	6812      	ldr	r2, [r2, #0]
    452e:	429a      	cmp	r2, r3
    4530:	d00a      	beq.n	4548 <CC_LibInitNoRng+0x48>
    4532:	2407      	movs	r4, #7
    4534:	f000 f81c 	bl	4570 <CC_HalTerminate>
    4538:	e7e7      	b.n	450a <CC_LibInitNoRng+0xa>
    453a:	2406      	movs	r4, #6
    453c:	e7fa      	b.n	4534 <CC_LibInitNoRng+0x34>
    453e:	2404      	movs	r4, #4
    4540:	4620      	mov	r0, r4
    4542:	bd10      	pop	{r4, pc}
    4544:	2400      	movs	r4, #0
    4546:	e7f5      	b.n	4534 <CC_LibInitNoRng+0x34>
    4548:	2001      	movs	r0, #1
    454a:	f000 f897 	bl	467c <CC_PalPowerSaveModeSelect>
    454e:	4604      	mov	r4, r0
    4550:	2800      	cmp	r0, #0
    4552:	d1f7      	bne.n	4544 <CC_LibInitNoRng+0x44>
    4554:	4b04      	ldr	r3, [pc, #16]	; (4568 <CC_LibInitNoRng+0x68>)
    4556:	6018      	str	r0, [r3, #0]
    4558:	e7d9      	b.n	450e <CC_LibInitNoRng+0xe>
    455a:	bf00      	nop
    455c:	5002b928 	.word	0x5002b928
    4560:	5002ba24 	.word	0x5002ba24
    4564:	20e00000 	.word	0x20e00000
    4568:	5002ba0c 	.word	0x5002ba0c

0000456c <CC_HalInit>:
    456c:	2000      	movs	r0, #0
    456e:	4770      	bx	lr

00004570 <CC_HalTerminate>:
    4570:	2000      	movs	r0, #0
    4572:	4770      	bx	lr

00004574 <CC_HalMaskInterrupt>:
    4574:	4b01      	ldr	r3, [pc, #4]	; (457c <CC_HalMaskInterrupt+0x8>)
    4576:	6018      	str	r0, [r3, #0]
    4578:	4770      	bx	lr
    457a:	bf00      	nop
    457c:	5002ba04 	.word	0x5002ba04

00004580 <CC_PalInit>:
    4580:	b510      	push	{r4, lr}
    4582:	4811      	ldr	r0, [pc, #68]	; (45c8 <CC_PalInit+0x48>)
    4584:	f000 f848 	bl	4618 <CC_PalMutexCreate>
    4588:	b100      	cbz	r0, 458c <CC_PalInit+0xc>
    458a:	bd10      	pop	{r4, pc}
    458c:	480f      	ldr	r0, [pc, #60]	; (45cc <CC_PalInit+0x4c>)
    458e:	f000 f843 	bl	4618 <CC_PalMutexCreate>
    4592:	2800      	cmp	r0, #0
    4594:	d1f9      	bne.n	458a <CC_PalInit+0xa>
    4596:	4c0e      	ldr	r4, [pc, #56]	; (45d0 <CC_PalInit+0x50>)
    4598:	4620      	mov	r0, r4
    459a:	f000 f83d 	bl	4618 <CC_PalMutexCreate>
    459e:	2800      	cmp	r0, #0
    45a0:	d1f3      	bne.n	458a <CC_PalInit+0xa>
    45a2:	4b0c      	ldr	r3, [pc, #48]	; (45d4 <CC_PalInit+0x54>)
    45a4:	480c      	ldr	r0, [pc, #48]	; (45d8 <CC_PalInit+0x58>)
    45a6:	601c      	str	r4, [r3, #0]
    45a8:	f000 f836 	bl	4618 <CC_PalMutexCreate>
    45ac:	4601      	mov	r1, r0
    45ae:	2800      	cmp	r0, #0
    45b0:	d1eb      	bne.n	458a <CC_PalInit+0xa>
    45b2:	f000 f82d 	bl	4610 <CC_PalDmaInit>
    45b6:	4604      	mov	r4, r0
    45b8:	b108      	cbz	r0, 45be <CC_PalInit+0x3e>
    45ba:	4620      	mov	r0, r4
    45bc:	bd10      	pop	{r4, pc}
    45be:	f000 f83f 	bl	4640 <CC_PalPowerSaveModeInit>
    45c2:	4620      	mov	r0, r4
    45c4:	e7fa      	b.n	45bc <CC_PalInit+0x3c>
    45c6:	bf00      	nop
    45c8:	20000134 	.word	0x20000134
    45cc:	20000128 	.word	0x20000128
    45d0:	20000130 	.word	0x20000130
    45d4:	20000138 	.word	0x20000138
    45d8:	2000012c 	.word	0x2000012c

000045dc <CC_PalTerminate>:
    45dc:	b508      	push	{r3, lr}
    45de:	4808      	ldr	r0, [pc, #32]	; (4600 <CC_PalTerminate+0x24>)
    45e0:	f000 f824 	bl	462c <CC_PalMutexDestroy>
    45e4:	4807      	ldr	r0, [pc, #28]	; (4604 <CC_PalTerminate+0x28>)
    45e6:	f000 f821 	bl	462c <CC_PalMutexDestroy>
    45ea:	4807      	ldr	r0, [pc, #28]	; (4608 <CC_PalTerminate+0x2c>)
    45ec:	f000 f81e 	bl	462c <CC_PalMutexDestroy>
    45f0:	4806      	ldr	r0, [pc, #24]	; (460c <CC_PalTerminate+0x30>)
    45f2:	f000 f81b 	bl	462c <CC_PalMutexDestroy>
    45f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    45fa:	f000 b80b 	b.w	4614 <CC_PalDmaTerminate>
    45fe:	bf00      	nop
    4600:	20000134 	.word	0x20000134
    4604:	20000128 	.word	0x20000128
    4608:	20000130 	.word	0x20000130
    460c:	2000012c 	.word	0x2000012c

00004610 <CC_PalDmaInit>:
    4610:	2000      	movs	r0, #0
    4612:	4770      	bx	lr

00004614 <CC_PalDmaTerminate>:
    4614:	4770      	bx	lr
    4616:	bf00      	nop

00004618 <CC_PalMutexCreate>:
    4618:	b508      	push	{r3, lr}
    461a:	4b03      	ldr	r3, [pc, #12]	; (4628 <CC_PalMutexCreate+0x10>)
    461c:	6802      	ldr	r2, [r0, #0]
    461e:	681b      	ldr	r3, [r3, #0]
    4620:	6810      	ldr	r0, [r2, #0]
    4622:	4798      	blx	r3
    4624:	2000      	movs	r0, #0
    4626:	bd08      	pop	{r3, pc}
    4628:	200000ec 	.word	0x200000ec

0000462c <CC_PalMutexDestroy>:
    462c:	b508      	push	{r3, lr}
    462e:	4b03      	ldr	r3, [pc, #12]	; (463c <CC_PalMutexDestroy+0x10>)
    4630:	6802      	ldr	r2, [r0, #0]
    4632:	685b      	ldr	r3, [r3, #4]
    4634:	6810      	ldr	r0, [r2, #0]
    4636:	4798      	blx	r3
    4638:	2000      	movs	r0, #0
    463a:	bd08      	pop	{r3, pc}
    463c:	200000ec 	.word	0x200000ec

00004640 <CC_PalPowerSaveModeInit>:
    4640:	b570      	push	{r4, r5, r6, lr}
    4642:	4c09      	ldr	r4, [pc, #36]	; (4668 <CC_PalPowerSaveModeInit+0x28>)
    4644:	4d09      	ldr	r5, [pc, #36]	; (466c <CC_PalPowerSaveModeInit+0x2c>)
    4646:	6920      	ldr	r0, [r4, #16]
    4648:	68ab      	ldr	r3, [r5, #8]
    464a:	4798      	blx	r3
    464c:	b118      	cbz	r0, 4656 <CC_PalPowerSaveModeInit+0x16>
    464e:	4b08      	ldr	r3, [pc, #32]	; (4670 <CC_PalPowerSaveModeInit+0x30>)
    4650:	4808      	ldr	r0, [pc, #32]	; (4674 <CC_PalPowerSaveModeInit+0x34>)
    4652:	685b      	ldr	r3, [r3, #4]
    4654:	4798      	blx	r3
    4656:	4a08      	ldr	r2, [pc, #32]	; (4678 <CC_PalPowerSaveModeInit+0x38>)
    4658:	68eb      	ldr	r3, [r5, #12]
    465a:	6920      	ldr	r0, [r4, #16]
    465c:	2100      	movs	r1, #0
    465e:	6011      	str	r1, [r2, #0]
    4660:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4664:	4718      	bx	r3
    4666:	bf00      	nop
    4668:	200000fc 	.word	0x200000fc
    466c:	200000ec 	.word	0x200000ec
    4670:	200000dc 	.word	0x200000dc
    4674:	0000556c 	.word	0x0000556c
    4678:	200009a4 	.word	0x200009a4

0000467c <CC_PalPowerSaveModeSelect>:
    467c:	b570      	push	{r4, r5, r6, lr}
    467e:	4d1a      	ldr	r5, [pc, #104]	; (46e8 <CC_PalPowerSaveModeSelect+0x6c>)
    4680:	4e1a      	ldr	r6, [pc, #104]	; (46ec <CC_PalPowerSaveModeSelect+0x70>)
    4682:	4604      	mov	r4, r0
    4684:	68b2      	ldr	r2, [r6, #8]
    4686:	6928      	ldr	r0, [r5, #16]
    4688:	4790      	blx	r2
    468a:	b9f0      	cbnz	r0, 46ca <CC_PalPowerSaveModeSelect+0x4e>
    468c:	b15c      	cbz	r4, 46a6 <CC_PalPowerSaveModeSelect+0x2a>
    468e:	4c18      	ldr	r4, [pc, #96]	; (46f0 <CC_PalPowerSaveModeSelect+0x74>)
    4690:	6823      	ldr	r3, [r4, #0]
    4692:	b1ab      	cbz	r3, 46c0 <CC_PalPowerSaveModeSelect+0x44>
    4694:	2b01      	cmp	r3, #1
    4696:	d01a      	beq.n	46ce <CC_PalPowerSaveModeSelect+0x52>
    4698:	3b01      	subs	r3, #1
    469a:	6023      	str	r3, [r4, #0]
    469c:	6928      	ldr	r0, [r5, #16]
    469e:	68f3      	ldr	r3, [r6, #12]
    46a0:	4798      	blx	r3
    46a2:	2000      	movs	r0, #0
    46a4:	bd70      	pop	{r4, r5, r6, pc}
    46a6:	4c12      	ldr	r4, [pc, #72]	; (46f0 <CC_PalPowerSaveModeSelect+0x74>)
    46a8:	6821      	ldr	r1, [r4, #0]
    46aa:	b939      	cbnz	r1, 46bc <CC_PalPowerSaveModeSelect+0x40>
    46ac:	4b11      	ldr	r3, [pc, #68]	; (46f4 <CC_PalPowerSaveModeSelect+0x78>)
    46ae:	4a12      	ldr	r2, [pc, #72]	; (46f8 <CC_PalPowerSaveModeSelect+0x7c>)
    46b0:	2001      	movs	r0, #1
    46b2:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    46b6:	6813      	ldr	r3, [r2, #0]
    46b8:	2b00      	cmp	r3, #0
    46ba:	d1fc      	bne.n	46b6 <CC_PalPowerSaveModeSelect+0x3a>
    46bc:	3101      	adds	r1, #1
    46be:	6021      	str	r1, [r4, #0]
    46c0:	68f3      	ldr	r3, [r6, #12]
    46c2:	6928      	ldr	r0, [r5, #16]
    46c4:	4798      	blx	r3
    46c6:	2000      	movs	r0, #0
    46c8:	bd70      	pop	{r4, r5, r6, pc}
    46ca:	480c      	ldr	r0, [pc, #48]	; (46fc <CC_PalPowerSaveModeSelect+0x80>)
    46cc:	bd70      	pop	{r4, r5, r6, pc}
    46ce:	4a0a      	ldr	r2, [pc, #40]	; (46f8 <CC_PalPowerSaveModeSelect+0x7c>)
    46d0:	6813      	ldr	r3, [r2, #0]
    46d2:	2b00      	cmp	r3, #0
    46d4:	d1fc      	bne.n	46d0 <CC_PalPowerSaveModeSelect+0x54>
    46d6:	4a07      	ldr	r2, [pc, #28]	; (46f4 <CC_PalPowerSaveModeSelect+0x78>)
    46d8:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    46dc:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    46e0:	f7ff ff48 	bl	4574 <CC_HalMaskInterrupt>
    46e4:	6823      	ldr	r3, [r4, #0]
    46e6:	e7d7      	b.n	4698 <CC_PalPowerSaveModeSelect+0x1c>
    46e8:	200000fc 	.word	0x200000fc
    46ec:	200000ec 	.word	0x200000ec
    46f0:	200009a4 	.word	0x200009a4
    46f4:	5002a000 	.word	0x5002a000
    46f8:	5002b910 	.word	0x5002b910
    46fc:	ffff8fe9 	.word	0xffff8fe9

00004700 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    4700:	4770      	bx	lr

00004702 <button_pressed>:
	return api->port_toggle_bits(port, pins);
    4702:	6883      	ldr	r3, [r0, #8]
    4704:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    4708:	695b      	ldr	r3, [r3, #20]
    470a:	4718      	bx	r3

0000470c <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    470c:	4603      	mov	r3, r0
    470e:	b158      	cbz	r0, 4728 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4710:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4712:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    4716:	2a01      	cmp	r2, #1
    4718:	d003      	beq.n	4722 <sys_notify_validate+0x16>
    471a:	2a03      	cmp	r2, #3
    471c:	d104      	bne.n	4728 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    471e:	6802      	ldr	r2, [r0, #0]
    4720:	b112      	cbz	r2, 4728 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4722:	2000      	movs	r0, #0
    4724:	6098      	str	r0, [r3, #8]
    4726:	4770      	bx	lr
		return -EINVAL;
    4728:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    472c:	4770      	bx	lr

0000472e <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    472e:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    4730:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    4732:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    4736:	2a03      	cmp	r2, #3
    4738:	f04f 0200 	mov.w	r2, #0
{
    473c:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    473e:	bf0c      	ite	eq
    4740:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    4742:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    4744:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4746:	4770      	bx	lr

00004748 <arch_printk_char_out>:
}
    4748:	2000      	movs	r0, #0
    474a:	4770      	bx	lr

0000474c <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    474c:	b40f      	push	{r0, r1, r2, r3}
    474e:	b507      	push	{r0, r1, r2, lr}
    4750:	a904      	add	r1, sp, #16
    4752:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    4756:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    4758:	f7fb fea6 	bl	4a8 <vprintk>
	}
	va_end(ap);
}
    475c:	b003      	add	sp, #12
    475e:	f85d eb04 	ldr.w	lr, [sp], #4
    4762:	b004      	add	sp, #16
    4764:	4770      	bx	lr

00004766 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4766:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    4768:	f013 0307 	ands.w	r3, r3, #7
    476c:	d105      	bne.n	477a <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    476e:	6803      	ldr	r3, [r0, #0]
    4770:	2b00      	cmp	r3, #0
		evt = EVT_START;
    4772:	bf0c      	ite	eq
    4774:	2000      	moveq	r0, #0
    4776:	2003      	movne	r0, #3
    4778:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    477a:	2b02      	cmp	r3, #2
    477c:	d105      	bne.n	478a <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    477e:	8b43      	ldrh	r3, [r0, #26]
    4780:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    4782:	bf14      	ite	ne
    4784:	2000      	movne	r0, #0
    4786:	2004      	moveq	r0, #4
    4788:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    478a:	2b01      	cmp	r3, #1
    478c:	d105      	bne.n	479a <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    478e:	6803      	ldr	r3, [r0, #0]
    4790:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    4792:	bf0c      	ite	eq
    4794:	2000      	moveq	r0, #0
    4796:	2005      	movne	r0, #5
    4798:	4770      	bx	lr
	int evt = EVT_NOP;
    479a:	2000      	movs	r0, #0
}
    479c:	4770      	bx	lr

0000479e <notify_one>:
{
    479e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    47a2:	460d      	mov	r5, r1
    47a4:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    47a6:	4619      	mov	r1, r3
    47a8:	1d28      	adds	r0, r5, #4
{
    47aa:	4690      	mov	r8, r2
    47ac:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    47ae:	f7ff ffbe 	bl	472e <sys_notify_finalize>
	if (cb) {
    47b2:	4604      	mov	r4, r0
    47b4:	b138      	cbz	r0, 47c6 <notify_one+0x28>
		cb(mgr, cli, state, res);
    47b6:	4633      	mov	r3, r6
    47b8:	4642      	mov	r2, r8
    47ba:	4629      	mov	r1, r5
    47bc:	4638      	mov	r0, r7
    47be:	46a4      	mov	ip, r4
}
    47c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    47c4:	4760      	bx	ip
}
    47c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000047ca <transition_complete>:
{
    47ca:	b410      	push	{r4}
	__asm__ volatile(
    47cc:	f04f 0420 	mov.w	r4, #32
    47d0:	f3ef 8211 	mrs	r2, BASEPRI
    47d4:	f384 8812 	msr	BASEPRI_MAX, r4
    47d8:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    47dc:	6141      	str	r1, [r0, #20]
}
    47de:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    47e0:	2101      	movs	r1, #1
    47e2:	f7fb be6f 	b.w	4c4 <process_event>

000047e6 <validate_args>:
{
    47e6:	b510      	push	{r4, lr}
    47e8:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    47ea:	b140      	cbz	r0, 47fe <validate_args+0x18>
    47ec:	b139      	cbz	r1, 47fe <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    47ee:	1d08      	adds	r0, r1, #4
    47f0:	f7ff ff8c 	bl	470c <sys_notify_validate>
	if ((rv == 0)
    47f4:	b928      	cbnz	r0, 4802 <validate_args+0x1c>
	    && ((cli->notify.flags
    47f6:	68a3      	ldr	r3, [r4, #8]
    47f8:	f033 0303 	bics.w	r3, r3, #3
    47fc:	d001      	beq.n	4802 <validate_args+0x1c>
		rv = -EINVAL;
    47fe:	f06f 0015 	mvn.w	r0, #21
}
    4802:	bd10      	pop	{r4, pc}

00004804 <onoff_manager_init>:
{
    4804:	b538      	push	{r3, r4, r5, lr}
    4806:	460c      	mov	r4, r1
	if ((mgr == NULL)
    4808:	4605      	mov	r5, r0
    480a:	b158      	cbz	r0, 4824 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    480c:	b151      	cbz	r1, 4824 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    480e:	680b      	ldr	r3, [r1, #0]
    4810:	b143      	cbz	r3, 4824 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    4812:	684b      	ldr	r3, [r1, #4]
    4814:	b133      	cbz	r3, 4824 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4816:	221c      	movs	r2, #28
    4818:	2100      	movs	r1, #0
    481a:	f000 f906 	bl	4a2a <memset>
    481e:	612c      	str	r4, [r5, #16]
	return 0;
    4820:	2000      	movs	r0, #0
}
    4822:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    4824:	f06f 0015 	mvn.w	r0, #21
    4828:	e7fb      	b.n	4822 <onoff_manager_init+0x1e>

0000482a <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    482a:	b570      	push	{r4, r5, r6, lr}
    482c:	4604      	mov	r4, r0
    482e:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4830:	f7ff ffd9 	bl	47e6 <validate_args>

	if (rv < 0) {
    4834:	1e05      	subs	r5, r0, #0
    4836:	db31      	blt.n	489c <onoff_request+0x72>
    4838:	f04f 0320 	mov.w	r3, #32
    483c:	f3ef 8111 	mrs	r1, BASEPRI
    4840:	f383 8812 	msr	BASEPRI_MAX, r3
    4844:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    4848:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    484a:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    484c:	f64f 75ff 	movw	r5, #65535	; 0xffff
    4850:	42ab      	cmp	r3, r5
    4852:	f000 0207 	and.w	r2, r0, #7
    4856:	d02e      	beq.n	48b6 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    4858:	2a02      	cmp	r2, #2
    485a:	d10e      	bne.n	487a <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    485c:	3301      	adds	r3, #1
    485e:	8363      	strh	r3, [r4, #26]
	rv = state;
    4860:	4615      	mov	r5, r2
		notify = true;
    4862:	2301      	movs	r3, #1
	__asm__ volatile(
    4864:	f381 8811 	msr	BASEPRI, r1
    4868:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    486c:	b1b3      	cbz	r3, 489c <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    486e:	2300      	movs	r3, #0
    4870:	4631      	mov	r1, r6
    4872:	4620      	mov	r0, r4
    4874:	f7ff ff93 	bl	479e <notify_one>
    4878:	e010      	b.n	489c <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    487a:	0783      	lsls	r3, r0, #30
    487c:	d001      	beq.n	4882 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    487e:	2a06      	cmp	r2, #6
    4880:	d10e      	bne.n	48a0 <onoff_request+0x76>
	parent->next = child;
    4882:	2300      	movs	r3, #0
    4884:	6033      	str	r3, [r6, #0]
Z_GENLIST_APPEND(slist, snode)
    4886:	6863      	ldr	r3, [r4, #4]
    4888:	b993      	cbnz	r3, 48b0 <onoff_request+0x86>
	list->head = node;
    488a:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    488e:	4615      	mov	r5, r2
    4890:	b962      	cbnz	r2, 48ac <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    4892:	460a      	mov	r2, r1
    4894:	4620      	mov	r0, r4
    4896:	2102      	movs	r1, #2
    4898:	f7fb fe14 	bl	4c4 <process_event>
		}
	}

	return rv;
}
    489c:	4628      	mov	r0, r5
    489e:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    48a0:	2a05      	cmp	r2, #5
    48a2:	bf0c      	ite	eq
    48a4:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    48a8:	f06f 0504 	mvnne.w	r5, #4
    48ac:	2300      	movs	r3, #0
    48ae:	e7d9      	b.n	4864 <onoff_request+0x3a>
	parent->next = child;
    48b0:	601e      	str	r6, [r3, #0]
	list->tail = node;
    48b2:	6066      	str	r6, [r4, #4]
}
    48b4:	e7eb      	b.n	488e <onoff_request+0x64>
		rv = -EAGAIN;
    48b6:	f06f 050a 	mvn.w	r5, #10
    48ba:	e7f7      	b.n	48ac <onoff_request+0x82>

000048bc <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    48bc:	4604      	mov	r4, r0
    48be:	b508      	push	{r3, lr}
    48c0:	4608      	mov	r0, r1
    48c2:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    48c4:	461a      	mov	r2, r3
    48c6:	47a0      	blx	r4
	return z_impl_z_current_get();
    48c8:	f7ff fb5e 	bl	3f88 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    48cc:	f7fc ff46 	bl	175c <z_impl_k_thread_abort>

000048d0 <encode_uint>:
{
    48d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    48d4:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    48d6:	78d3      	ldrb	r3, [r2, #3]
{
    48d8:	4614      	mov	r4, r2
	switch (specifier) {
    48da:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    48dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    48e0:	4606      	mov	r6, r0
    48e2:	460f      	mov	r7, r1
    48e4:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    48e6:	d02d      	beq.n	4944 <encode_uint+0x74>
    48e8:	d828      	bhi.n	493c <encode_uint+0x6c>
		return 16;
    48ea:	2b58      	cmp	r3, #88	; 0x58
    48ec:	bf14      	ite	ne
    48ee:	250a      	movne	r5, #10
    48f0:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    48f2:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    48f6:	46aa      	mov	sl, r5
    48f8:	f04f 0b00 	mov.w	fp, #0
    48fc:	4652      	mov	r2, sl
    48fe:	465b      	mov	r3, fp
    4900:	4630      	mov	r0, r6
    4902:	4639      	mov	r1, r7
    4904:	f7fb fbfc 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4908:	2a09      	cmp	r2, #9
    490a:	b2d3      	uxtb	r3, r2
    490c:	d81f      	bhi.n	494e <encode_uint+0x7e>
    490e:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    4910:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4912:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    4914:	bf08      	it	eq
    4916:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4918:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    491c:	d301      	bcc.n	4922 <encode_uint+0x52>
    491e:	45c8      	cmp	r8, r9
    4920:	d812      	bhi.n	4948 <encode_uint+0x78>
	if (conv->flag_hash) {
    4922:	7823      	ldrb	r3, [r4, #0]
    4924:	069b      	lsls	r3, r3, #26
    4926:	d505      	bpl.n	4934 <encode_uint+0x64>
		if (radix == 8) {
    4928:	2d08      	cmp	r5, #8
    492a:	d116      	bne.n	495a <encode_uint+0x8a>
			conv->altform_0 = true;
    492c:	78a3      	ldrb	r3, [r4, #2]
    492e:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    4932:	70a3      	strb	r3, [r4, #2]
}
    4934:	4640      	mov	r0, r8
    4936:	b003      	add	sp, #12
    4938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    493c:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    4940:	2b70      	cmp	r3, #112	; 0x70
    4942:	e7d3      	b.n	48ec <encode_uint+0x1c>
	switch (specifier) {
    4944:	2508      	movs	r5, #8
    4946:	e7d4      	b.n	48f2 <encode_uint+0x22>
		value /= radix;
    4948:	4606      	mov	r6, r0
    494a:	460f      	mov	r7, r1
    494c:	e7d6      	b.n	48fc <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    494e:	9a01      	ldr	r2, [sp, #4]
    4950:	2a19      	cmp	r2, #25
    4952:	bf94      	ite	ls
    4954:	3337      	addls	r3, #55	; 0x37
    4956:	3357      	addhi	r3, #87	; 0x57
    4958:	e7da      	b.n	4910 <encode_uint+0x40>
		} else if (radix == 16) {
    495a:	2d10      	cmp	r5, #16
    495c:	d1ea      	bne.n	4934 <encode_uint+0x64>
			conv->altform_0c = true;
    495e:	78a3      	ldrb	r3, [r4, #2]
    4960:	f043 0310 	orr.w	r3, r3, #16
    4964:	e7e5      	b.n	4932 <encode_uint+0x62>

00004966 <outs>:
{
    4966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    496a:	4607      	mov	r7, r0
    496c:	4688      	mov	r8, r1
    496e:	4615      	mov	r5, r2
    4970:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4972:	4614      	mov	r4, r2
    4974:	42b4      	cmp	r4, r6
    4976:	eba4 0005 	sub.w	r0, r4, r5
    497a:	d302      	bcc.n	4982 <outs+0x1c>
    497c:	b93e      	cbnz	r6, 498e <outs+0x28>
    497e:	7823      	ldrb	r3, [r4, #0]
    4980:	b12b      	cbz	r3, 498e <outs+0x28>
		int rc = out((int)*sp++, ctx);
    4982:	f814 0b01 	ldrb.w	r0, [r4], #1
    4986:	4641      	mov	r1, r8
    4988:	47b8      	blx	r7
		if (rc < 0) {
    498a:	2800      	cmp	r0, #0
    498c:	daf2      	bge.n	4974 <outs+0xe>
}
    498e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004992 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    4992:	4770      	bx	lr

00004994 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    4994:	2200      	movs	r2, #0
    4996:	e9c0 2200 	strd	r2, r2, [r0]
    499a:	6082      	str	r2, [r0, #8]
}
    499c:	4770      	bx	lr

0000499e <abort_function>:
{
    499e:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    49a0:	2000      	movs	r0, #0
    49a2:	f7fc fa35 	bl	e10 <sys_reboot>

000049a6 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    49a6:	f000 ba5f 	b.w	4e68 <z_fatal_error>

000049aa <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    49aa:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    49ac:	6800      	ldr	r0, [r0, #0]
    49ae:	f000 ba5b 	b.w	4e68 <z_fatal_error>

000049b2 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    49b2:	2100      	movs	r1, #0
    49b4:	2001      	movs	r0, #1
    49b6:	f7ff bff6 	b.w	49a6 <z_arm_fatal_error>

000049ba <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    49ba:	b508      	push	{r3, lr}
	handler();
    49bc:	f7fc fc6c 	bl	1298 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    49c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    49c4:	f7fc bd48 	b.w	1458 <z_arm_exc_exit>

000049c8 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    49c8:	3901      	subs	r1, #1
    49ca:	4603      	mov	r3, r0
    49cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    49d0:	b90a      	cbnz	r2, 49d6 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    49d2:	701a      	strb	r2, [r3, #0]

	return dest;
}
    49d4:	4770      	bx	lr
		*d = *s;
    49d6:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    49da:	e7f7      	b.n	49cc <strcpy+0x4>

000049dc <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    49dc:	4603      	mov	r3, r0
	size_t n = 0;
    49de:	2000      	movs	r0, #0

	while (*s != '\0') {
    49e0:	5c1a      	ldrb	r2, [r3, r0]
    49e2:	b902      	cbnz	r2, 49e6 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    49e4:	4770      	bx	lr
		n++;
    49e6:	3001      	adds	r0, #1
    49e8:	e7fa      	b.n	49e0 <strlen+0x4>

000049ea <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    49ea:	4603      	mov	r3, r0
	size_t n = 0;
    49ec:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    49ee:	5c1a      	ldrb	r2, [r3, r0]
    49f0:	b10a      	cbz	r2, 49f6 <strnlen+0xc>
    49f2:	4288      	cmp	r0, r1
    49f4:	d100      	bne.n	49f8 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    49f6:	4770      	bx	lr
		n++;
    49f8:	3001      	adds	r0, #1
    49fa:	e7f8      	b.n	49ee <strnlen+0x4>

000049fc <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    49fc:	1e43      	subs	r3, r0, #1
    49fe:	3901      	subs	r1, #1
    4a00:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    4a04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    4a08:	4282      	cmp	r2, r0
    4a0a:	d101      	bne.n	4a10 <strcmp+0x14>
    4a0c:	2a00      	cmp	r2, #0
    4a0e:	d1f7      	bne.n	4a00 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    4a10:	1a10      	subs	r0, r2, r0
    4a12:	4770      	bx	lr

00004a14 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    4a14:	b510      	push	{r4, lr}
    4a16:	1e43      	subs	r3, r0, #1
    4a18:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    4a1a:	4291      	cmp	r1, r2
    4a1c:	d100      	bne.n	4a20 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    4a1e:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    4a20:	f811 4b01 	ldrb.w	r4, [r1], #1
    4a24:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    4a28:	e7f7      	b.n	4a1a <memcpy+0x6>

00004a2a <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    4a2a:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    4a2c:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    4a2e:	4603      	mov	r3, r0
	while (n > 0) {
    4a30:	4293      	cmp	r3, r2
    4a32:	d100      	bne.n	4a36 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    4a34:	4770      	bx	lr
		*(d_byte++) = c_byte;
    4a36:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4a3a:	e7f9      	b.n	4a30 <memset+0x6>

00004a3c <_stdout_hook_default>:
}
    4a3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4a40:	4770      	bx	lr

00004a42 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    4a42:	b084      	sub	sp, #16
    4a44:	ab04      	add	r3, sp, #16
    4a46:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    4a4a:	f89d 3004 	ldrb.w	r3, [sp, #4]
    4a4e:	2b06      	cmp	r3, #6
    4a50:	d108      	bne.n	4a64 <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    4a52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a56:	2201      	movs	r2, #1
    4a58:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    4a5c:	f3bf 8f4f 	dsb	sy
        __WFE();
    4a60:	bf20      	wfe
    while (true)
    4a62:	e7fd      	b.n	4a60 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    4a64:	b004      	add	sp, #16
    4a66:	4770      	bx	lr

00004a68 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    4a68:	b084      	sub	sp, #16
    4a6a:	ab04      	add	r3, sp, #16
    4a6c:	e903 0007 	stmdb	r3, {r0, r1, r2}
    4a70:	2300      	movs	r3, #0
    4a72:	f383 8811 	msr	BASEPRI, r3
    4a76:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    4a7a:	b004      	add	sp, #16
    4a7c:	4770      	bx	lr

00004a7e <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4a7e:	6902      	ldr	r2, [r0, #16]
    4a80:	b2cb      	uxtb	r3, r1
    4a82:	210c      	movs	r1, #12
    4a84:	fb03 2101 	mla	r1, r3, r1, r2
    4a88:	6c08      	ldr	r0, [r1, #64]	; 0x40
}
    4a8a:	f000 0007 	and.w	r0, r0, #7
    4a8e:	4770      	bx	lr

00004a90 <set_off_state>:
	__asm__ volatile(
    4a90:	f04f 0320 	mov.w	r3, #32
    4a94:	f3ef 8211 	mrs	r2, BASEPRI
    4a98:	f383 8812 	msr	BASEPRI_MAX, r3
    4a9c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4aa0:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4aa2:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    4aa6:	d001      	beq.n	4aac <set_off_state+0x1c>
    4aa8:	428b      	cmp	r3, r1
    4aaa:	d107      	bne.n	4abc <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4aac:	2301      	movs	r3, #1
    4aae:	6003      	str	r3, [r0, #0]
	int err = 0;
    4ab0:	2000      	movs	r0, #0
	__asm__ volatile(
    4ab2:	f382 8811 	msr	BASEPRI, r2
    4ab6:	f3bf 8f6f 	isb	sy
}
    4aba:	4770      	bx	lr
		err = -EPERM;
    4abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4ac0:	e7f7      	b.n	4ab2 <set_off_state+0x22>

00004ac2 <set_starting_state>:
{
    4ac2:	b510      	push	{r4, lr}
	__asm__ volatile(
    4ac4:	f04f 0320 	mov.w	r3, #32
    4ac8:	f3ef 8211 	mrs	r2, BASEPRI
    4acc:	f383 8812 	msr	BASEPRI_MAX, r3
    4ad0:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4ad4:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    4ad6:	f003 0407 	and.w	r4, r3, #7
    4ada:	2c01      	cmp	r4, #1
    4adc:	d106      	bne.n	4aec <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    4ade:	6001      	str	r1, [r0, #0]
	int err = 0;
    4ae0:	2000      	movs	r0, #0
	__asm__ volatile(
    4ae2:	f382 8811 	msr	BASEPRI, r2
    4ae6:	f3bf 8f6f 	isb	sy
}
    4aea:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    4aec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    4af0:	428b      	cmp	r3, r1
		err = -EALREADY;
    4af2:	bf14      	ite	ne
    4af4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    4af8:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    4afc:	e7f1      	b.n	4ae2 <set_starting_state+0x20>

00004afe <set_on_state>:
	__asm__ volatile(
    4afe:	f04f 0320 	mov.w	r3, #32
    4b02:	f3ef 8211 	mrs	r2, BASEPRI
    4b06:	f383 8812 	msr	BASEPRI_MAX, r3
    4b0a:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4b0e:	6803      	ldr	r3, [r0, #0]
    4b10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4b14:	f043 0302 	orr.w	r3, r3, #2
    4b18:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4b1a:	f382 8811 	msr	BASEPRI, r2
    4b1e:	f3bf 8f6f 	isb	sy
}
    4b22:	4770      	bx	lr

00004b24 <onoff_started_callback>:
	return &data->mgr[type];
    4b24:	6900      	ldr	r0, [r0, #16]
{
    4b26:	b410      	push	{r4}
	return &data->mgr[type];
    4b28:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    4b2a:	241c      	movs	r4, #28
    4b2c:	fb03 0004 	mla	r0, r3, r4, r0
    4b30:	2100      	movs	r1, #0
}
    4b32:	bc10      	pop	{r4}
	notify(mgr, 0);
    4b34:	4710      	bx	r2

00004b36 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    4b36:	2000      	movs	r0, #0
    4b38:	f7fd bfe2 	b.w	2b00 <nrfx_clock_start>

00004b3c <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4b3c:	2000      	movs	r0, #0
    4b3e:	f7fe b811 	b.w	2b64 <nrfx_clock_stop>

00004b42 <blocking_start_callback>:
{
    4b42:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    4b44:	f7fe bed2 	b.w	38ec <z_impl_k_sem_give>

00004b48 <api_stop>:
{
    4b48:	b538      	push	{r3, r4, r5, lr}
    4b4a:	b2cc      	uxtb	r4, r1
	err = set_off_state(&subdata->flags, ctx);
    4b4c:	230c      	movs	r3, #12
{
    4b4e:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
    4b50:	4363      	muls	r3, r4
    4b52:	6900      	ldr	r0, [r0, #16]
    4b54:	3340      	adds	r3, #64	; 0x40
    4b56:	2180      	movs	r1, #128	; 0x80
    4b58:	4418      	add	r0, r3
    4b5a:	f7ff ff99 	bl	4a90 <set_off_state>
	if (err < 0) {
    4b5e:	2800      	cmp	r0, #0
    4b60:	db05      	blt.n	4b6e <api_stop+0x26>
	get_sub_config(dev, type)->stop();
    4b62:	6869      	ldr	r1, [r5, #4]
    4b64:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    4b68:	6863      	ldr	r3, [r4, #4]
    4b6a:	4798      	blx	r3
	return 0;
    4b6c:	2000      	movs	r0, #0
}
    4b6e:	bd38      	pop	{r3, r4, r5, pc}

00004b70 <api_start>:
{
    4b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4b74:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    4b76:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    4b78:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    4b7a:	436f      	muls	r7, r5
{
    4b7c:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    4b7e:	f107 0040 	add.w	r0, r7, #64	; 0x40
    4b82:	2180      	movs	r1, #128	; 0x80
    4b84:	4420      	add	r0, r4
{
    4b86:	4690      	mov	r8, r2
    4b88:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    4b8a:	f7ff ff9a 	bl	4ac2 <set_starting_state>
	if (err < 0) {
    4b8e:	2800      	cmp	r0, #0
    4b90:	db07      	blt.n	4ba2 <api_start+0x32>
	subdata->cb = cb;
    4b92:	443c      	add	r4, r7
	subdata->user_data = user_data;
    4b94:	e9c4 890e 	strd	r8, r9, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    4b98:	6873      	ldr	r3, [r6, #4]
    4b9a:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    4b9e:	4798      	blx	r3
	return 0;
    4ba0:	2000      	movs	r0, #0
}
    4ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00004ba6 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4ba6:	6843      	ldr	r3, [r0, #4]
    4ba8:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    4baa:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    4bae:	600b      	str	r3, [r1, #0]
}
    4bb0:	2000      	movs	r0, #0
    4bb2:	4770      	bx	lr

00004bb4 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4bb4:	6843      	ldr	r3, [r0, #4]
    4bb6:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    4bb8:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    4bbc:	4042      	eors	r2, r0
    4bbe:	400a      	ands	r2, r1
    4bc0:	4042      	eors	r2, r0
    p_reg->OUT = value;
    4bc2:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    4bc6:	2000      	movs	r0, #0
    4bc8:	4770      	bx	lr

00004bca <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4bca:	6843      	ldr	r3, [r0, #4]
    4bcc:	685b      	ldr	r3, [r3, #4]
}
    4bce:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    4bd0:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    4bd4:	4770      	bx	lr

00004bd6 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4bd6:	6843      	ldr	r3, [r0, #4]
    4bd8:	685b      	ldr	r3, [r3, #4]
}
    4bda:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    4bdc:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    4be0:	4770      	bx	lr

00004be2 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4be2:	6843      	ldr	r3, [r0, #4]
    4be4:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    4be6:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    4bea:	404b      	eors	r3, r1
    p_reg->OUT = value;
    4bec:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    4bf0:	2000      	movs	r0, #0
    4bf2:	4770      	bx	lr

00004bf4 <gpio_nrfx_manage_callback>:
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    4bf4:	6903      	ldr	r3, [r0, #16]
Z_GENLIST_IS_EMPTY(slist)
    4bf6:	6858      	ldr	r0, [r3, #4]
{
    4bf8:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    4bfa:	b158      	cbz	r0, 4c14 <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4bfc:	2400      	movs	r4, #0
    4bfe:	4281      	cmp	r1, r0
    4c00:	d113      	bne.n	4c2a <gpio_nrfx_manage_callback+0x36>
Z_GENLIST_REMOVE(slist, snode)
    4c02:	6808      	ldr	r0, [r1, #0]
    4c04:	b95c      	cbnz	r4, 4c1e <gpio_nrfx_manage_callback+0x2a>
    4c06:	689c      	ldr	r4, [r3, #8]
	list->head = node;
    4c08:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    4c0a:	42a1      	cmp	r1, r4
    4c0c:	d100      	bne.n	4c10 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    4c0e:	6098      	str	r0, [r3, #8]
	parent->next = child;
    4c10:	2000      	movs	r0, #0
    4c12:	6008      	str	r0, [r1, #0]
	if (set) {
    4c14:	b972      	cbnz	r2, 4c34 <gpio_nrfx_manage_callback+0x40>
	return 0;
    4c16:	2000      	movs	r0, #0
}
    4c18:	bd30      	pop	{r4, r5, pc}
    4c1a:	4628      	mov	r0, r5
    4c1c:	e7ef      	b.n	4bfe <gpio_nrfx_manage_callback+0xa>
    4c1e:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    4c20:	6898      	ldr	r0, [r3, #8]
    4c22:	4281      	cmp	r1, r0
	list->tail = node;
    4c24:	bf08      	it	eq
    4c26:	609c      	streq	r4, [r3, #8]
}
    4c28:	e7f2      	b.n	4c10 <gpio_nrfx_manage_callback+0x1c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    4c2a:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4c2c:	4604      	mov	r4, r0
    4c2e:	2d00      	cmp	r5, #0
    4c30:	d1f3      	bne.n	4c1a <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    4c32:	b13a      	cbz	r2, 4c44 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
    4c34:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    4c36:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    4c38:	6898      	ldr	r0, [r3, #8]
	list->head = node;
    4c3a:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    4c3c:	2800      	cmp	r0, #0
    4c3e:	d1ea      	bne.n	4c16 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    4c40:	6099      	str	r1, [r3, #8]
}
    4c42:	e7e9      	b.n	4c18 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    4c44:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    4c48:	e7e6      	b.n	4c18 <gpio_nrfx_manage_callback+0x24>

00004c4a <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    4c4a:	6843      	ldr	r3, [r0, #4]
    4c4c:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    4c4e:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    4c52:	05d1      	lsls	r1, r2, #23
    4c54:	d518      	bpl.n	4c88 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4c56:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    4c5a:	b1aa      	cbz	r2, 4c88 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    4c5c:	f04f 0120 	mov.w	r1, #32
    4c60:	f3ef 8211 	mrs	r2, BASEPRI
    4c64:	f381 8812 	msr	BASEPRI_MAX, r1
    4c68:	f3bf 8f6f 	isb	sy
    4c6c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    4c70:	b131      	cbz	r1, 4c80 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4c72:	2100      	movs	r1, #0
    4c74:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    4c78:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4c7c:	2101      	movs	r1, #1
    4c7e:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    4c80:	f382 8811 	msr	BASEPRI, r2
    4c84:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    4c88:	6842      	ldr	r2, [r0, #4]
    4c8a:	6852      	ldr	r2, [r2, #4]
    4c8c:	06d2      	lsls	r2, r2, #27
    4c8e:	d515      	bpl.n	4cbc <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    4c90:	f04f 0120 	mov.w	r1, #32
    4c94:	f3ef 8211 	mrs	r2, BASEPRI
    4c98:	f381 8812 	msr	BASEPRI_MAX, r1
    4c9c:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4ca0:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    4ca4:	b111      	cbz	r1, 4cac <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    4ca6:	2100      	movs	r1, #0
    4ca8:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    4cac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    4cb0:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    4cb4:	f382 8811 	msr	BASEPRI, r2
    4cb8:	f3bf 8f6f 	isb	sy
}
    4cbc:	4770      	bx	lr

00004cbe <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    4cbe:	6902      	ldr	r2, [r0, #16]
{
    4cc0:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    4cc2:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    4cc6:	e883 0003 	stmia.w	r3, {r0, r1}
}
    4cca:	2000      	movs	r0, #0
    4ccc:	4770      	bx	lr

00004cce <uarte_nrfx_err_check>:
	return config->uarte_regs;
    4cce:	6843      	ldr	r3, [r0, #4]
    4cd0:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    4cd2:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    4cd6:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    4cda:	4770      	bx	lr

00004cdc <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    4cdc:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    4cde:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4ce0:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4ce4:	b940      	cbnz	r0, 4cf8 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    4ce6:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4ce8:	0792      	lsls	r2, r2, #30
    4cea:	d406      	bmi.n	4cfa <is_tx_ready+0x1e>
    4cec:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    4cf0:	3800      	subs	r0, #0
    4cf2:	bf18      	it	ne
    4cf4:	2001      	movne	r0, #1
    4cf6:	4770      	bx	lr
    4cf8:	2001      	movs	r0, #1
}
    4cfa:	4770      	bx	lr

00004cfc <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    4cfc:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    4cfe:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    4d00:	681b      	ldr	r3, [r3, #0]
    4d02:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    4d06:	b148      	cbz	r0, 4d1c <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    4d08:	7c52      	ldrb	r2, [r2, #17]
    4d0a:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4d0c:	2000      	movs	r0, #0
    4d0e:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    4d12:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4d16:	2201      	movs	r2, #1
    4d18:	601a      	str	r2, [r3, #0]
	return 0;
    4d1a:	4770      	bx	lr
		return -1;
    4d1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    4d20:	4770      	bx	lr

00004d22 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    4d22:	b510      	push	{r4, lr}
    4d24:	2200      	movs	r2, #0
    4d26:	4604      	mov	r4, r0
    4d28:	2101      	movs	r1, #1
    4d2a:	2002      	movs	r0, #2
    4d2c:	f7fc fa9c 	bl	1268 <z_arm_irq_priority_set>
    4d30:	2002      	movs	r0, #2
    4d32:	f7fc fa7b 	bl	122c <arch_irq_enable>
    4d36:	4620      	mov	r0, r4
    4d38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4d3c:	f7fd ba92 	b.w	2264 <uarte_instance_init.isra.0>

00004d40 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    4d40:	b510      	push	{r4, lr}
    4d42:	2200      	movs	r2, #0
    4d44:	4604      	mov	r4, r0
    4d46:	2101      	movs	r1, #1
    4d48:	2028      	movs	r0, #40	; 0x28
    4d4a:	f7fc fa8d 	bl	1268 <z_arm_irq_priority_set>
    4d4e:	2028      	movs	r0, #40	; 0x28
    4d50:	f7fc fa6c 	bl	122c <arch_irq_enable>
    4d54:	4620      	mov	r0, r4
    4d56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4d5a:	f7fd ba83 	b.w	2264 <uarte_instance_init.isra.0>

00004d5e <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    4d5e:	4770      	bx	lr

00004d60 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    4d60:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    4d62:	2000      	movs	r0, #0
    4d64:	f7fc fe00 	bl	1968 <sys_arch_reboot>

00004d68 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    4d68:	f7ff baea 	b.w	4340 <nrf_cc3xx_platform_init_no_rng>

00004d6c <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    4d6c:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    4d6e:	f7fc f975 	bl	105c <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    4d72:	f7fc fa27 	bl	11c4 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    4d76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    4d7a:	f7ff bae1 	b.w	4340 <nrf_cc3xx_platform_init_no_rng>

00004d7e <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    4d7e:	4700      	bx	r0

00004d80 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    4d80:	f000 b9d2 	b.w	5128 <z_impl_k_busy_wait>

00004d84 <nrfx_clock_enable>:
{
    4d84:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    4d86:	2000      	movs	r0, #0
    4d88:	f7fc fa60 	bl	124c <arch_irq_is_enabled>
    4d8c:	b918      	cbnz	r0, 4d96 <nrfx_clock_enable+0x12>
}
    4d8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    4d92:	f7fc ba4b 	b.w	122c <arch_irq_enable>
    4d96:	bd08      	pop	{r3, pc}

00004d98 <nrf_gpio_reconfigure>:
{
    4d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4d9a:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4d9c:	a801      	add	r0, sp, #4
{
    4d9e:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    4da2:	4617      	mov	r7, r2
    4da4:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4da6:	f7fd ff57 	bl	2c58 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4daa:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    4dac:	2f00      	cmp	r7, #0
    4dae:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    4db2:	bf14      	ite	ne
    4db4:	2302      	movne	r3, #2
    4db6:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    4db8:	2900      	cmp	r1, #0
    4dba:	bf18      	it	ne
    4dbc:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    4dc0:	2d00      	cmp	r5, #0
    4dc2:	bf14      	ite	ne
    4dc4:	f04f 0c0c 	movne.w	ip, #12
    4dc8:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    4dcc:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    4dce:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    4dd2:	bf14      	ite	ne
    4dd4:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    4dd8:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    4ddc:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    4dde:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4de2:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    4de6:	bf14      	ite	ne
    4de8:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    4dec:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    4df0:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    4df4:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    4df8:	b101      	cbz	r1, 4dfc <nrf_gpio_reconfigure+0x64>
    4dfa:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    4dfc:	b10f      	cbz	r7, 4e02 <nrf_gpio_reconfigure+0x6a>
    4dfe:	783f      	ldrb	r7, [r7, #0]
    4e00:	007f      	lsls	r7, r7, #1
    4e02:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    4e04:	b10d      	cbz	r5, 4e0a <nrf_gpio_reconfigure+0x72>
    4e06:	782d      	ldrb	r5, [r5, #0]
    4e08:	00ad      	lsls	r5, r5, #2
    4e0a:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    4e0c:	b10c      	cbz	r4, 4e12 <nrf_gpio_reconfigure+0x7a>
    4e0e:	7822      	ldrb	r2, [r4, #0]
    4e10:	0214      	lsls	r4, r2, #8
    4e12:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    4e14:	b10e      	cbz	r6, 4e1a <nrf_gpio_reconfigure+0x82>
    4e16:	7836      	ldrb	r6, [r6, #0]
    4e18:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    4e1a:	432c      	orrs	r4, r5
    4e1c:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    4e1e:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    4e22:	b003      	add	sp, #12
    4e24:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004e26 <nrf_gpio_cfg_sense_set>:
{
    4e26:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    4e28:	f10d 030f 	add.w	r3, sp, #15
    4e2c:	9301      	str	r3, [sp, #4]
    4e2e:	2300      	movs	r3, #0
{
    4e30:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    4e34:	9300      	str	r3, [sp, #0]
    4e36:	461a      	mov	r2, r3
    4e38:	4619      	mov	r1, r3
    4e3a:	f7ff ffad 	bl	4d98 <nrf_gpio_reconfigure>
}
    4e3e:	b005      	add	sp, #20
    4e40:	f85d fb04 	ldr.w	pc, [sp], #4

00004e44 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    4e44:	f7fe ba52 	b.w	32ec <_DoInit>

00004e48 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    4e48:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    4e4a:	f7ff fffb 	bl	4e44 <SEGGER_RTT_Init>

	return 0;
}
    4e4e:	2000      	movs	r0, #0
    4e50:	bd08      	pop	{r3, pc}

00004e52 <z_device_state_init>:
}
    4e52:	4770      	bx	lr

00004e54 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    4e54:	b138      	cbz	r0, 4e66 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    4e56:	68c3      	ldr	r3, [r0, #12]
    4e58:	8818      	ldrh	r0, [r3, #0]
    4e5a:	f3c0 0008 	ubfx	r0, r0, #0, #9
    4e5e:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    4e62:	4258      	negs	r0, r3
    4e64:	4158      	adcs	r0, r3
}
    4e66:	4770      	bx	lr

00004e68 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e6a:	4605      	mov	r5, r0
    4e6c:	460e      	mov	r6, r1
	__asm__ volatile(
    4e6e:	f04f 0320 	mov.w	r3, #32
    4e72:	f3ef 8711 	mrs	r7, BASEPRI
    4e76:	f383 8812 	msr	BASEPRI_MAX, r3
    4e7a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    4e7e:	f7ff f883 	bl	3f88 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    4e82:	4631      	mov	r1, r6
    4e84:	4604      	mov	r4, r0
    4e86:	4628      	mov	r0, r5
    4e88:	f7ff ff6a 	bl	4d60 <k_sys_fatal_error_handler>
	__asm__ volatile(
    4e8c:	f387 8811 	msr	BASEPRI, r7
    4e90:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4e94:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    4e96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4e9a:	f7fc bc5f 	b.w	175c <z_impl_k_thread_abort>

00004e9e <k_mem_slab_init>:
{
    4e9e:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    4ea0:	2400      	movs	r4, #0
    4ea2:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4ea4:	ea41 0402 	orr.w	r4, r1, r2
    4ea8:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    4eac:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    4eb0:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4eb2:	d10c      	bne.n	4ece <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    4eb4:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4eb6:	42a3      	cmp	r3, r4
    4eb8:	d103      	bne.n	4ec2 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    4eba:	e9c0 0000 	strd	r0, r0, [r0]
}
    4ebe:	2000      	movs	r0, #0
}
    4ec0:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    4ec2:	6945      	ldr	r5, [r0, #20]
    4ec4:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    4ec6:	3401      	adds	r4, #1
		slab->free_list = p;
    4ec8:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    4eca:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    4ecc:	e7f3      	b.n	4eb6 <k_mem_slab_init+0x18>
		return -EINVAL;
    4ece:	f06f 0015 	mvn.w	r0, #21
	return rc;
    4ed2:	e7f5      	b.n	4ec0 <k_mem_slab_init+0x22>

00004ed4 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    4ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4ed6:	4604      	mov	r4, r0
    4ed8:	460d      	mov	r5, r1
	__asm__ volatile(
    4eda:	f04f 0320 	mov.w	r3, #32
    4ede:	f3ef 8611 	mrs	r6, BASEPRI
    4ee2:	f383 8812 	msr	BASEPRI_MAX, r3
    4ee6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    4eea:	6947      	ldr	r7, [r0, #20]
    4eec:	b977      	cbnz	r7, 4f0c <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    4eee:	f000 f8bf 	bl	5070 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    4ef2:	b158      	cbz	r0, 4f0c <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    4ef4:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    4ef6:	6142      	str	r2, [r0, #20]
    4ef8:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    4efa:	f000 f85a 	bl	4fb2 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    4efe:	4631      	mov	r1, r6
    4f00:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    4f04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    4f08:	f7fe bd82 	b.w	3a10 <z_reschedule>
	**(char ***) mem = slab->free_list;
    4f0c:	682b      	ldr	r3, [r5, #0]
    4f0e:	6962      	ldr	r2, [r4, #20]
    4f10:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    4f12:	682b      	ldr	r3, [r5, #0]
    4f14:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    4f16:	69a3      	ldr	r3, [r4, #24]
    4f18:	3b01      	subs	r3, #1
    4f1a:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    4f1c:	f386 8811 	msr	BASEPRI, r6
    4f20:	f3bf 8f6f 	isb	sy
}
    4f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004f26 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4f26:	f3ef 8005 	mrs	r0, IPSR
}
    4f2a:	3800      	subs	r0, #0
    4f2c:	bf18      	it	ne
    4f2e:	2001      	movne	r0, #1
    4f30:	4770      	bx	lr

00004f32 <z_pm_save_idle_exit>:
{
    4f32:	b508      	push	{r3, lr}
	pm_system_resume();
    4f34:	f7fb ffce 	bl	ed4 <pm_system_resume>
}
    4f38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    4f3c:	f7ff bf0f 	b.w	4d5e <sys_clock_idle_exit>

00004f40 <z_impl_k_mutex_init>:
{
    4f40:	4603      	mov	r3, r0
	mutex->owner = NULL;
    4f42:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    4f44:	e9c3 0002 	strd	r0, r0, [r3, #8]
    4f48:	e9c3 3300 	strd	r3, r3, [r3]
}
    4f4c:	4770      	bx	lr

00004f4e <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    4f4e:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    4f52:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4f54:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4f56:	2300      	movs	r3, #0
	node->prev = NULL;
    4f58:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    4f5c:	4770      	bx	lr

00004f5e <unpend_thread_no_timeout>:
{
    4f5e:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    4f60:	f7ff fff5 	bl	4f4e <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4f64:	7b43      	ldrb	r3, [r0, #13]
    4f66:	f023 0302 	bic.w	r3, r3, #2
    4f6a:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    4f6c:	2300      	movs	r3, #0
    4f6e:	6083      	str	r3, [r0, #8]
}
    4f70:	bd08      	pop	{r3, pc}

00004f72 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4f72:	4603      	mov	r3, r0
    4f74:	b920      	cbnz	r0, 4f80 <z_reschedule_irqlock+0xe>
    4f76:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    4f7a:	b90a      	cbnz	r2, 4f80 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    4f7c:	f7fc b9ac 	b.w	12d8 <arch_swap>
    4f80:	f383 8811 	msr	BASEPRI, r3
    4f84:	f3bf 8f6f 	isb	sy
}
    4f88:	4770      	bx	lr

00004f8a <z_reschedule_unlocked>:
	__asm__ volatile(
    4f8a:	f04f 0320 	mov.w	r3, #32
    4f8e:	f3ef 8011 	mrs	r0, BASEPRI
    4f92:	f383 8812 	msr	BASEPRI_MAX, r3
    4f96:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    4f9a:	f7ff bfea 	b.w	4f72 <z_reschedule_irqlock>

00004f9e <z_priq_dumb_best>:
{
    4f9e:	4603      	mov	r3, r0
	return list->head == list;
    4fa0:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4fa2:	4283      	cmp	r3, r0
    4fa4:	d003      	beq.n	4fae <z_priq_dumb_best+0x10>
	if (n != NULL) {
    4fa6:	2800      	cmp	r0, #0
    4fa8:	bf38      	it	cc
    4faa:	2000      	movcc	r0, #0
    4fac:	4770      	bx	lr
	struct k_thread *thread = NULL;
    4fae:	2000      	movs	r0, #0
}
    4fb0:	4770      	bx	lr

00004fb2 <z_ready_thread>:
{
    4fb2:	b510      	push	{r4, lr}
    4fb4:	f04f 0320 	mov.w	r3, #32
    4fb8:	f3ef 8411 	mrs	r4, BASEPRI
    4fbc:	f383 8812 	msr	BASEPRI_MAX, r3
    4fc0:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    4fc4:	f7fe fdea 	bl	3b9c <ready_thread>
	__asm__ volatile(
    4fc8:	f384 8811 	msr	BASEPRI, r4
    4fcc:	f3bf 8f6f 	isb	sy
}
    4fd0:	bd10      	pop	{r4, pc}

00004fd2 <z_thread_timeout>:
{
    4fd2:	b510      	push	{r4, lr}
    4fd4:	4601      	mov	r1, r0
	__asm__ volatile(
    4fd6:	f04f 0320 	mov.w	r3, #32
    4fda:	f3ef 8411 	mrs	r4, BASEPRI
    4fde:	f383 8812 	msr	BASEPRI_MAX, r3
    4fe2:	f3bf 8f6f 	isb	sy
		if (!killed) {
    4fe6:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    4fea:	f013 0f28 	tst.w	r3, #40	; 0x28
    4fee:	d10d      	bne.n	500c <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    4ff0:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    4ff4:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    4ff6:	b10b      	cbz	r3, 4ffc <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    4ff8:	f7ff ffb1 	bl	4f5e <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    4ffc:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    5000:	f023 0314 	bic.w	r3, r3, #20
    5004:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    5008:	f7fe fdc8 	bl	3b9c <ready_thread>
	__asm__ volatile(
    500c:	f384 8811 	msr	BASEPRI, r4
    5010:	f3bf 8f6f 	isb	sy
}
    5014:	bd10      	pop	{r4, pc}

00005016 <add_to_waitq_locked>:
{
    5016:	b538      	push	{r3, r4, r5, lr}
    5018:	4604      	mov	r4, r0
    501a:	460d      	mov	r5, r1
	unready_thread(thread);
    501c:	f7fe fe14 	bl	3c48 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    5020:	7b63      	ldrb	r3, [r4, #13]
    5022:	f043 0302 	orr.w	r3, r3, #2
    5026:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    5028:	b1b5      	cbz	r5, 5058 <add_to_waitq_locked+0x42>
	return list->head == list;
    502a:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    502c:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    502e:	429d      	cmp	r5, r3
    5030:	bf08      	it	eq
    5032:	2300      	moveq	r3, #0
    5034:	2b00      	cmp	r3, #0
    5036:	bf38      	it	cc
    5038:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    503a:	b19b      	cbz	r3, 5064 <add_to_waitq_locked+0x4e>
	int32_t b1 = thread_1->base.prio;
    503c:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5040:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    5044:	4291      	cmp	r1, r2
    5046:	d008      	beq.n	505a <add_to_waitq_locked+0x44>
		return b2 - b1;
    5048:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    504a:	2a00      	cmp	r2, #0
    504c:	dd05      	ble.n	505a <add_to_waitq_locked+0x44>
	sys_dnode_t *const prev = successor->prev;
    504e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5050:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5054:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5056:	605c      	str	r4, [r3, #4]
}
    5058:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    505a:	686a      	ldr	r2, [r5, #4]
    505c:	4293      	cmp	r3, r2
    505e:	d001      	beq.n	5064 <add_to_waitq_locked+0x4e>
    5060:	681b      	ldr	r3, [r3, #0]
    5062:	e7ea      	b.n	503a <add_to_waitq_locked+0x24>
	sys_dnode_t *const tail = list->tail;
    5064:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    5066:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    506a:	601c      	str	r4, [r3, #0]
	list->tail = node;
    506c:	606c      	str	r4, [r5, #4]
    506e:	e7f3      	b.n	5058 <add_to_waitq_locked+0x42>

00005070 <z_unpend_first_thread>:
{
    5070:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5072:	f04f 0320 	mov.w	r3, #32
    5076:	f3ef 8511 	mrs	r5, BASEPRI
    507a:	f383 8812 	msr	BASEPRI_MAX, r3
    507e:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    5082:	f7ff ff8c 	bl	4f9e <z_priq_dumb_best>
		if (thread != NULL) {
    5086:	4604      	mov	r4, r0
    5088:	b120      	cbz	r0, 5094 <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    508a:	f7ff ff68 	bl	4f5e <unpend_thread_no_timeout>
    508e:	3018      	adds	r0, #24
    5090:	f000 f806 	bl	50a0 <z_abort_timeout>
	__asm__ volatile(
    5094:	f385 8811 	msr	BASEPRI, r5
    5098:	f3bf 8f6f 	isb	sy
}
    509c:	4620      	mov	r0, r4
    509e:	bd38      	pop	{r3, r4, r5, pc}

000050a0 <z_abort_timeout>:
{
    50a0:	b510      	push	{r4, lr}
	__asm__ volatile(
    50a2:	f04f 0220 	mov.w	r2, #32
    50a6:	f3ef 8411 	mrs	r4, BASEPRI
    50aa:	f382 8812 	msr	BASEPRI_MAX, r2
    50ae:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    50b2:	6803      	ldr	r3, [r0, #0]
    50b4:	b13b      	cbz	r3, 50c6 <z_abort_timeout+0x26>
			remove_timeout(to);
    50b6:	f7fe ffe3 	bl	4080 <remove_timeout>
			ret = 0;
    50ba:	2000      	movs	r0, #0
	__asm__ volatile(
    50bc:	f384 8811 	msr	BASEPRI, r4
    50c0:	f3bf 8f6f 	isb	sy
}
    50c4:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    50c6:	f06f 0015 	mvn.w	r0, #21
    50ca:	e7f7      	b.n	50bc <z_abort_timeout+0x1c>

000050cc <z_get_next_timeout_expiry>:
{
    50cc:	b510      	push	{r4, lr}
	__asm__ volatile(
    50ce:	f04f 0320 	mov.w	r3, #32
    50d2:	f3ef 8411 	mrs	r4, BASEPRI
    50d6:	f383 8812 	msr	BASEPRI_MAX, r3
    50da:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    50de:	f7fe ffe9 	bl	40b4 <next_timeout>
	__asm__ volatile(
    50e2:	f384 8811 	msr	BASEPRI, r4
    50e6:	f3bf 8f6f 	isb	sy
}
    50ea:	bd10      	pop	{r4, pc}

000050ec <z_set_timeout_expiry>:
{
    50ec:	b570      	push	{r4, r5, r6, lr}
    50ee:	4604      	mov	r4, r0
    50f0:	460d      	mov	r5, r1
	__asm__ volatile(
    50f2:	f04f 0320 	mov.w	r3, #32
    50f6:	f3ef 8611 	mrs	r6, BASEPRI
    50fa:	f383 8812 	msr	BASEPRI_MAX, r3
    50fe:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    5102:	f7fe ffd7 	bl	40b4 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    5106:	2801      	cmp	r0, #1
    5108:	dd05      	ble.n	5116 <z_set_timeout_expiry+0x2a>
    510a:	42a0      	cmp	r0, r4
    510c:	db03      	blt.n	5116 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    510e:	4629      	mov	r1, r5
    5110:	4620      	mov	r0, r4
    5112:	f7fd fb57 	bl	27c4 <sys_clock_set_timeout>
	__asm__ volatile(
    5116:	f386 8811 	msr	BASEPRI, r6
    511a:	f3bf 8f6f 	isb	sy
}
    511e:	bd70      	pop	{r4, r5, r6, pc}

00005120 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    5120:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    5122:	f7ff f8e7 	bl	42f4 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    5126:	bd08      	pop	{r3, pc}

00005128 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    5128:	b108      	cbz	r0, 512e <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    512a:	f7fc bc33 	b.w	1994 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    512e:	4770      	bx	lr

00005130 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    5130:	f7fd bba8 	b.w	2884 <SystemInit>
