Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 23 14:12:17 2023
| Host         : aleo-desktop running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file mcs_top_vanilla_control_sets_placed.rpt
| Design       : mcs_top_vanilla
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           27 |
| No           | No                    | Yes                    |              43 |           22 |
| No           | Yes                   | No                     |             182 |           94 |
| Yes          | No                    | No                     |              33 |            9 |
| Yes          | No                    | Yes                    |             131 |           42 |
| Yes          | Yes                   | No                     |             579 |          222 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                     |                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/s_next                                                                                                            | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                                                               | cpu_unit/inst/rst_0/U0/bus_struct_reset[0]                                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_next                                                                                                            | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                                                               | cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | cpu_unit/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                         | cpu_unit/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                             |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/empty_logic_reg[0]                                                                                                | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/E[0]                                                                                                              | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/b_next_0                                                                                                          | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_next                                                                                                            | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic[7]_i_1_n_0                                                                                     | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/r_ptr_logic[7]_i_1_n_0                                                                                     | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                               |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/wr_dvsr                                                                                                                                  | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[7]_0                                                                                       |                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_2                                                                                           |                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_1                                                                                           |                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[7]_0                                                                                       |                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[6]_0                                                                                       |                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/full_logic_reg_1                                                                                           |                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/full_logic_reg_0                                                                                           |                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[6]_0                                                                                       |                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/gpo_slot2/wr_en                                                                                                                                     | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                     |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                  | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                        |                                                                                                                                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                           | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                              |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]   | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                              |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG |                                                                                                                                                               | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                             |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG |                                                                                                                                                               | cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_read_keep_reg_inv_n_0                                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                     | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0] |                9 |             33 |         3.67 |
|  clk_IBUF_BUFG | cpu_unit/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                               | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                                               |               15 |             33 |         2.20 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                           | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                          |               16 |             36 |         2.25 |
|  clk_IBUF_BUFG |                                                                                                                                                               | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |               22 |             43 |         1.95 |
|  clk_IBUF_BUFG | mmio_unit/timer_slot0/count_reg[47]_i_1_n_0                                                                                                                   | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                                 |                9 |             48 |         5.33 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                           | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                               |               18 |             50 |         2.78 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                           | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                         |               27 |             63 |         2.33 |
|  clk_IBUF_BUFG |                                                                                                                                                               |                                                                                                                                          |               27 |             71 |         2.63 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg |                                                                                                                                          |               10 |             75 |         7.50 |
|  clk_IBUF_BUFG |                                                                                                                                                               | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                               |               61 |            109 |         1.79 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                      |                                                                                                                                          |               16 |            128 |         8.00 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                          | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                               |               76 |            188 |         2.47 |
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


