
ZP_AirSpeed_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007140  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08007338  08007338  00017338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074f4  080074f4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080074f4  080074f4  000174f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074fc  080074fc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074fc  080074fc  000174fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007500  08007500  00017500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000074  08007578  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  08007578  000201f4  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000147a7  00000000  00000000  000200aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029db  00000000  00000000  00034851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00037230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da0  00000000  00000000  000380b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004c8f  00000000  00000000  00038e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001186b  00000000  00000000  0003dae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102885  00000000  00000000  0004f352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00151bd7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041b0  00000000  00000000  00151c28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	e000      	b.n	800020a <__do_global_dtors_aux+0x12>
 8000208:	bf00      	nop
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000074 	.word	0x20000074
 8000214:	00000000 	.word	0x00000000
 8000218:	08007320 	.word	0x08007320

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	e000      	b.n	800022a <frame_dummy+0xe>
 8000228:	bf00      	nop
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000078 	.word	0x20000078
 8000234:	08007320 	.word	0x08007320

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	; 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2f>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b28:	bf24      	itt	cs
 8000b2a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b2e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b32:	d90d      	bls.n	8000b50 <__aeabi_d2f+0x30>
 8000b34:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b38:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b3c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b40:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b44:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b48:	bf08      	it	eq
 8000b4a:	f020 0001 	biceq.w	r0, r0, #1
 8000b4e:	4770      	bx	lr
 8000b50:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b54:	d121      	bne.n	8000b9a <__aeabi_d2f+0x7a>
 8000b56:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b5a:	bfbc      	itt	lt
 8000b5c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	4770      	bxlt	lr
 8000b62:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b66:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b6a:	f1c2 0218 	rsb	r2, r2, #24
 8000b6e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b72:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b76:	fa20 f002 	lsr.w	r0, r0, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	f040 0001 	orrne.w	r0, r0, #1
 8000b80:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b84:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b88:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b8c:	ea40 000c 	orr.w	r0, r0, ip
 8000b90:	fa23 f302 	lsr.w	r3, r3, r2
 8000b94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b98:	e7cc      	b.n	8000b34 <__aeabi_d2f+0x14>
 8000b9a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9e:	d107      	bne.n	8000bb0 <__aeabi_d2f+0x90>
 8000ba0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba4:	bf1e      	ittt	ne
 8000ba6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000baa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bae:	4770      	bxne	lr
 8000bb0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bb4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bb8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_uldivmod>:
 8000bc0:	b953      	cbnz	r3, 8000bd8 <__aeabi_uldivmod+0x18>
 8000bc2:	b94a      	cbnz	r2, 8000bd8 <__aeabi_uldivmod+0x18>
 8000bc4:	2900      	cmp	r1, #0
 8000bc6:	bf08      	it	eq
 8000bc8:	2800      	cmpeq	r0, #0
 8000bca:	bf1c      	itt	ne
 8000bcc:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd4:	f000 b982 	b.w	8000edc <__aeabi_idiv0>
 8000bd8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bdc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be0:	f000 f806 	bl	8000bf0 <__udivmoddi4>
 8000be4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bec:	b004      	add	sp, #16
 8000bee:	4770      	bx	lr

08000bf0 <__udivmoddi4>:
 8000bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bf4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000bf6:	4604      	mov	r4, r0
 8000bf8:	460f      	mov	r7, r1
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d148      	bne.n	8000c90 <__udivmoddi4+0xa0>
 8000bfe:	428a      	cmp	r2, r1
 8000c00:	4694      	mov	ip, r2
 8000c02:	d961      	bls.n	8000cc8 <__udivmoddi4+0xd8>
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	b143      	cbz	r3, 8000c1c <__udivmoddi4+0x2c>
 8000c0a:	f1c3 0120 	rsb	r1, r3, #32
 8000c0e:	409f      	lsls	r7, r3
 8000c10:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c14:	409c      	lsls	r4, r3
 8000c16:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1a:	430f      	orrs	r7, r1
 8000c1c:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000c20:	fa1f fe8c 	uxth.w	lr, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	fbb7 f6f1 	udiv	r6, r7, r1
 8000c2a:	fb01 7716 	mls	r7, r1, r6, r7
 8000c2e:	fb06 f00e 	mul.w	r0, r6, lr
 8000c32:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c36:	4290      	cmp	r0, r2
 8000c38:	d908      	bls.n	8000c4c <__udivmoddi4+0x5c>
 8000c3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000c3e:	f106 37ff 	add.w	r7, r6, #4294967295
 8000c42:	d202      	bcs.n	8000c4a <__udivmoddi4+0x5a>
 8000c44:	4290      	cmp	r0, r2
 8000c46:	f200 8137 	bhi.w	8000eb8 <__udivmoddi4+0x2c8>
 8000c4a:	463e      	mov	r6, r7
 8000c4c:	1a12      	subs	r2, r2, r0
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb2 f0f1 	udiv	r0, r2, r1
 8000c54:	fb01 2210 	mls	r2, r1, r0, r2
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c60:	45a6      	cmp	lr, r4
 8000c62:	d908      	bls.n	8000c76 <__udivmoddi4+0x86>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6c:	d202      	bcs.n	8000c74 <__udivmoddi4+0x84>
 8000c6e:	45a6      	cmp	lr, r4
 8000c70:	f200 811c 	bhi.w	8000eac <__udivmoddi4+0x2bc>
 8000c74:	4610      	mov	r0, r2
 8000c76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7a:	eba4 040e 	sub.w	r4, r4, lr
 8000c7e:	2600      	movs	r6, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0x9a>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8a:	4631      	mov	r1, r6
 8000c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d909      	bls.n	8000ca8 <__udivmoddi4+0xb8>
 8000c94:	2d00      	cmp	r5, #0
 8000c96:	f000 80fd 	beq.w	8000e94 <__udivmoddi4+0x2a4>
 8000c9a:	2600      	movs	r6, #0
 8000c9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4631      	mov	r1, r6
 8000ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ca8:	fab3 f683 	clz	r6, r3
 8000cac:	2e00      	cmp	r6, #0
 8000cae:	d14b      	bne.n	8000d48 <__udivmoddi4+0x158>
 8000cb0:	428b      	cmp	r3, r1
 8000cb2:	f0c0 80f2 	bcc.w	8000e9a <__udivmoddi4+0x2aa>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f240 80ef 	bls.w	8000e9a <__udivmoddi4+0x2aa>
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d0e3      	beq.n	8000c8a <__udivmoddi4+0x9a>
 8000cc2:	e9c5 4700 	strd	r4, r7, [r5]
 8000cc6:	e7e0      	b.n	8000c8a <__udivmoddi4+0x9a>
 8000cc8:	b902      	cbnz	r2, 8000ccc <__udivmoddi4+0xdc>
 8000cca:	deff      	udf	#255	; 0xff
 8000ccc:	fab2 f382 	clz	r3, r2
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	f040 809d 	bne.w	8000e10 <__udivmoddi4+0x220>
 8000cd6:	1a89      	subs	r1, r1, r2
 8000cd8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000cdc:	b297      	uxth	r7, r2
 8000cde:	2601      	movs	r6, #1
 8000ce0:	0c20      	lsrs	r0, r4, #16
 8000ce2:	fbb1 f2fe 	udiv	r2, r1, lr
 8000ce6:	fb0e 1112 	mls	r1, lr, r2, r1
 8000cea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cee:	fb07 f002 	mul.w	r0, r7, r2
 8000cf2:	4288      	cmp	r0, r1
 8000cf4:	d90f      	bls.n	8000d16 <__udivmoddi4+0x126>
 8000cf6:	eb1c 0101 	adds.w	r1, ip, r1
 8000cfa:	f102 38ff 	add.w	r8, r2, #4294967295
 8000cfe:	bf2c      	ite	cs
 8000d00:	f04f 0901 	movcs.w	r9, #1
 8000d04:	f04f 0900 	movcc.w	r9, #0
 8000d08:	4288      	cmp	r0, r1
 8000d0a:	d903      	bls.n	8000d14 <__udivmoddi4+0x124>
 8000d0c:	f1b9 0f00 	cmp.w	r9, #0
 8000d10:	f000 80cf 	beq.w	8000eb2 <__udivmoddi4+0x2c2>
 8000d14:	4642      	mov	r2, r8
 8000d16:	1a09      	subs	r1, r1, r0
 8000d18:	b2a4      	uxth	r4, r4
 8000d1a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d1e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d22:	fb00 f707 	mul.w	r7, r0, r7
 8000d26:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d2a:	42a7      	cmp	r7, r4
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x150>
 8000d2e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d32:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x14e>
 8000d38:	42a7      	cmp	r7, r4
 8000d3a:	f200 80b4 	bhi.w	8000ea6 <__udivmoddi4+0x2b6>
 8000d3e:	4608      	mov	r0, r1
 8000d40:	1be4      	subs	r4, r4, r7
 8000d42:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000d46:	e79b      	b.n	8000c80 <__udivmoddi4+0x90>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa01 f406 	lsl.w	r4, r1, r6
 8000d52:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d56:	40f9      	lsrs	r1, r7
 8000d58:	40b2      	lsls	r2, r6
 8000d5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d5e:	fa20 f307 	lsr.w	r3, r0, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	431c      	orrs	r4, r3
 8000d68:	fa1f fe8c 	uxth.w	lr, ip
 8000d6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000d70:	0c20      	lsrs	r0, r4, #16
 8000d72:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d76:	fb09 1118 	mls	r1, r9, r8, r1
 8000d7a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7e:	fb08 f00e 	mul.w	r0, r8, lr
 8000d82:	4288      	cmp	r0, r1
 8000d84:	d90f      	bls.n	8000da6 <__udivmoddi4+0x1b6>
 8000d86:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8a:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d8e:	bf2c      	ite	cs
 8000d90:	f04f 0b01 	movcs.w	fp, #1
 8000d94:	f04f 0b00 	movcc.w	fp, #0
 8000d98:	4288      	cmp	r0, r1
 8000d9a:	d903      	bls.n	8000da4 <__udivmoddi4+0x1b4>
 8000d9c:	f1bb 0f00 	cmp.w	fp, #0
 8000da0:	f000 808d 	beq.w	8000ebe <__udivmoddi4+0x2ce>
 8000da4:	46d0      	mov	r8, sl
 8000da6:	1a09      	subs	r1, r1, r0
 8000da8:	b2a4      	uxth	r4, r4
 8000daa:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dae:	fb09 1110 	mls	r1, r9, r0, r1
 8000db2:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db6:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dba:	458e      	cmp	lr, r1
 8000dbc:	d907      	bls.n	8000dce <__udivmoddi4+0x1de>
 8000dbe:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d201      	bcs.n	8000dcc <__udivmoddi4+0x1dc>
 8000dc8:	458e      	cmp	lr, r1
 8000dca:	d87f      	bhi.n	8000ecc <__udivmoddi4+0x2dc>
 8000dcc:	4620      	mov	r0, r4
 8000dce:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	fba0 9802 	umull	r9, r8, r0, r2
 8000dda:	4541      	cmp	r1, r8
 8000ddc:	464c      	mov	r4, r9
 8000dde:	46c6      	mov	lr, r8
 8000de0:	d302      	bcc.n	8000de8 <__udivmoddi4+0x1f8>
 8000de2:	d106      	bne.n	8000df2 <__udivmoddi4+0x202>
 8000de4:	454b      	cmp	r3, r9
 8000de6:	d204      	bcs.n	8000df2 <__udivmoddi4+0x202>
 8000de8:	3801      	subs	r0, #1
 8000dea:	ebb9 0402 	subs.w	r4, r9, r2
 8000dee:	eb68 0e0c 	sbc.w	lr, r8, ip
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	d070      	beq.n	8000ed8 <__udivmoddi4+0x2e8>
 8000df6:	1b1a      	subs	r2, r3, r4
 8000df8:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfc:	fa22 f306 	lsr.w	r3, r2, r6
 8000e00:	fa01 f707 	lsl.w	r7, r1, r7
 8000e04:	40f1      	lsrs	r1, r6
 8000e06:	2600      	movs	r6, #0
 8000e08:	431f      	orrs	r7, r3
 8000e0a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0e:	e73c      	b.n	8000c8a <__udivmoddi4+0x9a>
 8000e10:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e14:	f1c3 0020 	rsb	r0, r3, #32
 8000e18:	fa01 f203 	lsl.w	r2, r1, r3
 8000e1c:	fa21 f600 	lsr.w	r6, r1, r0
 8000e20:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e24:	fa24 f100 	lsr.w	r1, r4, r0
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	409c      	lsls	r4, r3
 8000e2e:	4311      	orrs	r1, r2
 8000e30:	fbb6 f0fe 	udiv	r0, r6, lr
 8000e34:	0c0a      	lsrs	r2, r1, #16
 8000e36:	fb0e 6610 	mls	r6, lr, r0, r6
 8000e3a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8000e3e:	fb00 f607 	mul.w	r6, r0, r7
 8000e42:	4296      	cmp	r6, r2
 8000e44:	d90e      	bls.n	8000e64 <__udivmoddi4+0x274>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	bf2c      	ite	cs
 8000e50:	f04f 0901 	movcs.w	r9, #1
 8000e54:	f04f 0900 	movcc.w	r9, #0
 8000e58:	4296      	cmp	r6, r2
 8000e5a:	d902      	bls.n	8000e62 <__udivmoddi4+0x272>
 8000e5c:	f1b9 0f00 	cmp.w	r9, #0
 8000e60:	d031      	beq.n	8000ec6 <__udivmoddi4+0x2d6>
 8000e62:	4640      	mov	r0, r8
 8000e64:	1b92      	subs	r2, r2, r6
 8000e66:	b289      	uxth	r1, r1
 8000e68:	fbb2 f6fe 	udiv	r6, r2, lr
 8000e6c:	fb0e 2216 	mls	r2, lr, r6, r2
 8000e70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000e74:	fb06 f207 	mul.w	r2, r6, r7
 8000e78:	428a      	cmp	r2, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x29c>
 8000e7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e80:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e84:	d201      	bcs.n	8000e8a <__udivmoddi4+0x29a>
 8000e86:	428a      	cmp	r2, r1
 8000e88:	d823      	bhi.n	8000ed2 <__udivmoddi4+0x2e2>
 8000e8a:	4646      	mov	r6, r8
 8000e8c:	1a89      	subs	r1, r1, r2
 8000e8e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e92:	e725      	b.n	8000ce0 <__udivmoddi4+0xf0>
 8000e94:	462e      	mov	r6, r5
 8000e96:	4628      	mov	r0, r5
 8000e98:	e6f7      	b.n	8000c8a <__udivmoddi4+0x9a>
 8000e9a:	1a84      	subs	r4, r0, r2
 8000e9c:	eb61 0303 	sbc.w	r3, r1, r3
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	461f      	mov	r7, r3
 8000ea4:	e70b      	b.n	8000cbe <__udivmoddi4+0xce>
 8000ea6:	4464      	add	r4, ip
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e749      	b.n	8000d40 <__udivmoddi4+0x150>
 8000eac:	4464      	add	r4, ip
 8000eae:	3802      	subs	r0, #2
 8000eb0:	e6e1      	b.n	8000c76 <__udivmoddi4+0x86>
 8000eb2:	3a02      	subs	r2, #2
 8000eb4:	4461      	add	r1, ip
 8000eb6:	e72e      	b.n	8000d16 <__udivmoddi4+0x126>
 8000eb8:	3e02      	subs	r6, #2
 8000eba:	4462      	add	r2, ip
 8000ebc:	e6c6      	b.n	8000c4c <__udivmoddi4+0x5c>
 8000ebe:	f1a8 0802 	sub.w	r8, r8, #2
 8000ec2:	4461      	add	r1, ip
 8000ec4:	e76f      	b.n	8000da6 <__udivmoddi4+0x1b6>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	4462      	add	r2, ip
 8000eca:	e7cb      	b.n	8000e64 <__udivmoddi4+0x274>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	e77d      	b.n	8000dce <__udivmoddi4+0x1de>
 8000ed2:	3e02      	subs	r6, #2
 8000ed4:	4461      	add	r1, ip
 8000ed6:	e7d9      	b.n	8000e8c <__udivmoddi4+0x29c>
 8000ed8:	462e      	mov	r6, r5
 8000eda:	e6d6      	b.n	8000c8a <__udivmoddi4+0x9a>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <_ZN7NEO_GPSC1EP20__UART_HandleTypeDef>:
#include "GPS.hpp"
#include "string.h"



NEO_GPS::NEO_GPS(UART_HandleTypeDef* dev)
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
{
	UART = dev;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	683a      	ldr	r2, [r7, #0]
 8000eee:	f8c3 24f4 	str.w	r2, [r3, #1268]	; 0x4f4
}
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <_ZN7NEO_GPSD1Ev>:

NEO_GPS::~NEO_GPS()
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
{

}
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <_ZN7NEO_GPS12get_sentenseEPKcPci>:
/*
 * private function that get the GGA or RMC sentence from raw data
 * then it can be sent for parsing
 */
bool NEO_GPS::get_sentense(const char* string, char* container, int length)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b08b      	sub	sp, #44	; 0x2c
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	60f8      	str	r0, [r7, #12]
 8000f1e:	60b9      	str	r1, [r7, #8]
 8000f20:	607a      	str	r2, [r7, #4]
 8000f22:	603b      	str	r3, [r7, #0]
	int counter = 0;
 8000f24:	2300      	movs	r3, #0
 8000f26:	627b      	str	r3, [r7, #36]	; 0x24
	int len = length;
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	61bb      	str	r3, [r7, #24]
	bool new_sentense = false;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	75fb      	strb	r3, [r7, #23]
	while(counter < 512 && !new_sentense)
 8000f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f36:	da4f      	bge.n	8000fd8 <_ZN7NEO_GPS12get_sentenseEPKcPci+0xc2>
 8000f38:	7dfb      	ldrb	r3, [r7, #23]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d14c      	bne.n	8000fd8 <_ZN7NEO_GPS12get_sentenseEPKcPci+0xc2>
	{
		if(rx_raw[counter] == string[0])
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f42:	4413      	add	r3, r2
 8000f44:	781a      	ldrb	r2, [r3, #0]
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d140      	bne.n	8000fd0 <_ZN7NEO_GPS12get_sentenseEPKcPci+0xba>
		{
			int i = 1;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	623b      	str	r3, [r7, #32]
			bool same = true;
 8000f52:	2301      	movs	r3, #1
 8000f54:	77fb      	strb	r3, [r7, #31]
			while(i < len && same)
 8000f56:	6a3a      	ldr	r2, [r7, #32]
 8000f58:	69bb      	ldr	r3, [r7, #24]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	da16      	bge.n	8000f8c <_ZN7NEO_GPS12get_sentenseEPKcPci+0x76>
 8000f5e:	7ffb      	ldrb	r3, [r7, #31]
 8000f60:	f083 0301 	eor.w	r3, r3, #1
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d110      	bne.n	8000f8c <_ZN7NEO_GPS12get_sentenseEPKcPci+0x76>
			{
				if(rx_raw[counter + i] != string[i])
 8000f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f6c:	6a3b      	ldr	r3, [r7, #32]
 8000f6e:	4413      	add	r3, r2
 8000f70:	68fa      	ldr	r2, [r7, #12]
 8000f72:	5cd2      	ldrb	r2, [r2, r3]
 8000f74:	6a3b      	ldr	r3, [r7, #32]
 8000f76:	68b9      	ldr	r1, [r7, #8]
 8000f78:	440b      	add	r3, r1
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d001      	beq.n	8000f84 <_ZN7NEO_GPS12get_sentenseEPKcPci+0x6e>
					same = false;
 8000f80:	2300      	movs	r3, #0
 8000f82:	77fb      	strb	r3, [r7, #31]
				i++;
 8000f84:	6a3b      	ldr	r3, [r7, #32]
 8000f86:	3301      	adds	r3, #1
 8000f88:	623b      	str	r3, [r7, #32]
			while(i < len && same)
 8000f8a:	e7e4      	b.n	8000f56 <_ZN7NEO_GPS12get_sentenseEPKcPci+0x40>
			}
			if(same)
 8000f8c:	7ffb      	ldrb	r3, [r7, #31]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d01e      	beq.n	8000fd0 <_ZN7NEO_GPS12get_sentenseEPKcPci+0xba>
			{
				while(rx_raw[counter + i] != '*' && counter + i < 512)
 8000f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f94:	6a3b      	ldr	r3, [r7, #32]
 8000f96:	4413      	add	r3, r2
 8000f98:	68fa      	ldr	r2, [r7, #12]
 8000f9a:	5cd3      	ldrb	r3, [r2, r3]
 8000f9c:	2b2a      	cmp	r3, #42	; 0x2a
 8000f9e:	d015      	beq.n	8000fcc <_ZN7NEO_GPS12get_sentenseEPKcPci+0xb6>
 8000fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fa2:	6a3b      	ldr	r3, [r7, #32]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000faa:	da0f      	bge.n	8000fcc <_ZN7NEO_GPS12get_sentenseEPKcPci+0xb6>
				{
					container[i - len] = rx_raw[counter + i];
 8000fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fae:	6a3b      	ldr	r3, [r7, #32]
 8000fb0:	441a      	add	r2, r3
 8000fb2:	6a39      	ldr	r1, [r7, #32]
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	1acb      	subs	r3, r1, r3
 8000fb8:	4619      	mov	r1, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	440b      	add	r3, r1
 8000fbe:	68f9      	ldr	r1, [r7, #12]
 8000fc0:	5c8a      	ldrb	r2, [r1, r2]
 8000fc2:	701a      	strb	r2, [r3, #0]
					i++;
 8000fc4:	6a3b      	ldr	r3, [r7, #32]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	623b      	str	r3, [r7, #32]
				while(rx_raw[counter + i] != '*' && counter + i < 512)
 8000fca:	e7e2      	b.n	8000f92 <_ZN7NEO_GPS12get_sentenseEPKcPci+0x7c>
				}
				//new_sentense = true;
				return true;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e004      	b.n	8000fda <_ZN7NEO_GPS12get_sentenseEPKcPci+0xc4>
			}

		}

		counter++;
 8000fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	627b      	str	r3, [r7, #36]	; 0x24
	while(counter < 512 && !new_sentense)
 8000fd6:	e7ab      	b.n	8000f30 <_ZN7NEO_GPS12get_sentenseEPKcPci+0x1a>
	}

	return false;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	372c      	adds	r7, #44	; 0x2c
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
	...

08000fe8 <_ZN7NEO_GPS10refreshGPSEv>:

bool NEO_GPS::refreshGPS()
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(UART, rx_raw, 512);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8000ff6:	6879      	ldr	r1, [r7, #4]
 8000ff8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f003 ffd7 	bl	8004fb0 <HAL_UART_Receive_DMA>
	const char GGAs[3] = {'G', 'G', 'A'};
 8001002:	4a30      	ldr	r2, [pc, #192]	; (80010c4 <_ZN7NEO_GPS10refreshGPSEv+0xdc>)
 8001004:	f107 030c 	add.w	r3, r7, #12
 8001008:	6812      	ldr	r2, [r2, #0]
 800100a:	4611      	mov	r1, r2
 800100c:	8019      	strh	r1, [r3, #0]
 800100e:	3302      	adds	r3, #2
 8001010:	0c12      	lsrs	r2, r2, #16
 8001012:	701a      	strb	r2, [r3, #0]
	const char RMCs[3] = {'R', 'M', 'C'};
 8001014:	4a2c      	ldr	r2, [pc, #176]	; (80010c8 <_ZN7NEO_GPS10refreshGPSEv+0xe0>)
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	6812      	ldr	r2, [r2, #0]
 800101c:	4611      	mov	r1, r2
 800101e:	8019      	strh	r1, [r3, #0]
 8001020:	3302      	adds	r3, #2
 8001022:	0c12      	lsrs	r2, r2, #16
 8001024:	701a      	strb	r2, [r3, #0]

	if(!get_sentense(GGAs, GGA, 3))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 800102c:	f107 010c 	add.w	r1, r7, #12
 8001030:	2303      	movs	r3, #3
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff ff6f 	bl	8000f16 <_ZN7NEO_GPS12get_sentenseEPKcPci>
 8001038:	4603      	mov	r3, r0
 800103a:	f083 0301 	eor.w	r3, r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <_ZN7NEO_GPS10refreshGPSEv+0x60>
		return false;
 8001044:	2300      	movs	r3, #0
 8001046:	e039      	b.n	80010bc <_ZN7NEO_GPS10refreshGPSEv+0xd4>
	if(!get_sentense(RMCs, RMC, 3))
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f203 424c 	addw	r2, r3, #1100	; 0x44c
 800104e:	f107 0108 	add.w	r1, r7, #8
 8001052:	2303      	movs	r3, #3
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff ff5e 	bl	8000f16 <_ZN7NEO_GPS12get_sentenseEPKcPci>
 800105a:	4603      	mov	r3, r0
 800105c:	f083 0301 	eor.w	r3, r3, #1
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <_ZN7NEO_GPS10refreshGPSEv+0x82>
		return false;
 8001066:	2300      	movs	r3, #0
 8001068:	e028      	b.n	80010bc <_ZN7NEO_GPS10refreshGPSEv+0xd4>
	if(decodeGGA(GGA, &gpsData.ggastruct) != 0)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8001076:	4619      	mov	r1, r3
 8001078:	4610      	mov	r0, r2
 800107a:	f000 f847 	bl	800110c <_Z9decodeGGAPcP9GGASTRUCT>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	bf14      	ite	ne
 8001084:	2301      	movne	r3, #1
 8001086:	2300      	moveq	r3, #0
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <_ZN7NEO_GPS10refreshGPSEv+0xaa>
		return false;
 800108e:	2300      	movs	r3, #0
 8001090:	e014      	b.n	80010bc <_ZN7NEO_GPS10refreshGPSEv+0xd4>
	if(decodeRMC(RMC, &gpsData.rmcstruct) != 0)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f203 424c 	addw	r2, r3, #1100	; 0x44c
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f203 43dc 	addw	r3, r3, #1244	; 0x4dc
 800109e:	4619      	mov	r1, r3
 80010a0:	4610      	mov	r0, r2
 80010a2:	f000 fbb5 	bl	8001810 <_Z9decodeRMCPcP9RMCSTRUCT>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	bf14      	ite	ne
 80010ac:	2301      	movne	r3, #1
 80010ae:	2300      	moveq	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <_ZN7NEO_GPS10refreshGPSEv+0xd2>
		return false;
 80010b6:	2300      	movs	r3, #0
 80010b8:	e000      	b.n	80010bc <_ZN7NEO_GPS10refreshGPSEv+0xd4>

	return true;
 80010ba:	2301      	movs	r3, #1
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	08007338 	.word	0x08007338
 80010c8:	0800733c 	.word	0x0800733c

080010cc <_ZN7NEO_GPS12get_locationEv>:

LOCATION NEO_GPS::get_location()
{
 80010cc:	b490      	push	{r4, r7}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
	return gpsData.ggastruct.lcation;
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	4614      	mov	r4, r2
 80010dc:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 80010e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc90      	pop	{r4, r7}
 80010ee:	4770      	bx	lr

080010f0 <_ZN7NEO_GPS17get_number_of_satEv>:
float NEO_GPS::get_course()
{
	return gpsData.rmcstruct.course;
}
int NEO_GPS::get_number_of_sat()
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	return gpsData.ggastruct.numofsat;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
}
 80010fe:	4618      	mov	r0, r3
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <_Z9decodeGGAPcP9GGASTRUCT>:
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga)
{
 800110c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001110:	b08c      	sub	sp, #48	; 0x30
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
 8001116:	6039      	str	r1, [r7, #0]
	inx = 0;
 8001118:	4b69      	ldr	r3, [pc, #420]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8001122:	4b67      	ldr	r3, [pc, #412]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	461a      	mov	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4413      	add	r3, r2
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b2c      	cmp	r3, #44	; 0x2c
 8001130:	d005      	beq.n	800113e <_Z9decodeGGAPcP9GGASTRUCT+0x32>
 8001132:	4b63      	ldr	r3, [pc, #396]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	3301      	adds	r3, #1
 8001138:	4a61      	ldr	r2, [pc, #388]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	e7f1      	b.n	8001122 <_Z9decodeGGAPcP9GGASTRUCT+0x16>
	inx++;
 800113e:	4b60      	ldr	r3, [pc, #384]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	3301      	adds	r3, #1
 8001144:	4a5e      	ldr	r2, [pc, #376]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001146:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // After time ','
 8001148:	4b5d      	ldr	r3, [pc, #372]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	461a      	mov	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b2c      	cmp	r3, #44	; 0x2c
 8001156:	d005      	beq.n	8001164 <_Z9decodeGGAPcP9GGASTRUCT+0x58>
 8001158:	4b59      	ldr	r3, [pc, #356]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	3301      	adds	r3, #1
 800115e:	4a58      	ldr	r2, [pc, #352]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001160:	6013      	str	r3, [r2, #0]
 8001162:	e7f1      	b.n	8001148 <_Z9decodeGGAPcP9GGASTRUCT+0x3c>
	inx++;
 8001164:	4b56      	ldr	r3, [pc, #344]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	3301      	adds	r3, #1
 800116a:	4a55      	ldr	r2, [pc, #340]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 800116c:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after latitude ','
 800116e:	4b54      	ldr	r3, [pc, #336]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	461a      	mov	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b2c      	cmp	r3, #44	; 0x2c
 800117c:	d005      	beq.n	800118a <_Z9decodeGGAPcP9GGASTRUCT+0x7e>
 800117e:	4b50      	ldr	r3, [pc, #320]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3301      	adds	r3, #1
 8001184:	4a4e      	ldr	r2, [pc, #312]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	e7f1      	b.n	800116e <_Z9decodeGGAPcP9GGASTRUCT+0x62>
	inx++;
 800118a:	4b4d      	ldr	r3, [pc, #308]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	4a4b      	ldr	r2, [pc, #300]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001192:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after NS ','
 8001194:	4b4a      	ldr	r3, [pc, #296]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	461a      	mov	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4413      	add	r3, r2
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b2c      	cmp	r3, #44	; 0x2c
 80011a2:	d005      	beq.n	80011b0 <_Z9decodeGGAPcP9GGASTRUCT+0xa4>
 80011a4:	4b46      	ldr	r3, [pc, #280]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	4a45      	ldr	r2, [pc, #276]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011ac:	6013      	str	r3, [r2, #0]
 80011ae:	e7f1      	b.n	8001194 <_Z9decodeGGAPcP9GGASTRUCT+0x88>
	inx++;
 80011b0:	4b43      	ldr	r3, [pc, #268]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	4a42      	ldr	r2, [pc, #264]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011b8:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after longitude ','
 80011ba:	4b41      	ldr	r3, [pc, #260]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4413      	add	r3, r2
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2b2c      	cmp	r3, #44	; 0x2c
 80011c8:	d005      	beq.n	80011d6 <_Z9decodeGGAPcP9GGASTRUCT+0xca>
 80011ca:	4b3d      	ldr	r3, [pc, #244]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	3301      	adds	r3, #1
 80011d0:	4a3b      	ldr	r2, [pc, #236]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011d2:	6013      	str	r3, [r2, #0]
 80011d4:	e7f1      	b.n	80011ba <_Z9decodeGGAPcP9GGASTRUCT+0xae>
	inx++;
 80011d6:	4b3a      	ldr	r3, [pc, #232]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	3301      	adds	r3, #1
 80011dc:	4a38      	ldr	r2, [pc, #224]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011de:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after EW ','
 80011e0:	4b37      	ldr	r3, [pc, #220]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b2c      	cmp	r3, #44	; 0x2c
 80011ee:	d005      	beq.n	80011fc <_Z9decodeGGAPcP9GGASTRUCT+0xf0>
 80011f0:	4b33      	ldr	r3, [pc, #204]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	3301      	adds	r3, #1
 80011f6:	4a32      	ldr	r2, [pc, #200]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	e7f1      	b.n	80011e0 <_Z9decodeGGAPcP9GGASTRUCT+0xd4>
	inx++;  // reached the character to identify the fix
 80011fc:	4b30      	ldr	r3, [pc, #192]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	3301      	adds	r3, #1
 8001202:	4a2f      	ldr	r2, [pc, #188]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001204:	6013      	str	r3, [r2, #0]
	if ((GGAbuffer[inx] == '1') || (GGAbuffer[inx] == '2') || (GGAbuffer[inx] == '6'))   // 0 indicates no fix yet
 8001206:	4b2e      	ldr	r3, [pc, #184]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	461a      	mov	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	4413      	add	r3, r2
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b31      	cmp	r3, #49	; 0x31
 8001214:	d00f      	beq.n	8001236 <_Z9decodeGGAPcP9GGASTRUCT+0x12a>
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	461a      	mov	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4413      	add	r3, r2
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b32      	cmp	r3, #50	; 0x32
 8001224:	d007      	beq.n	8001236 <_Z9decodeGGAPcP9GGASTRUCT+0x12a>
 8001226:	4b26      	ldr	r3, [pc, #152]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	461a      	mov	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4413      	add	r3, r2
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b36      	cmp	r3, #54	; 0x36
 8001234:	d106      	bne.n	8001244 <_Z9decodeGGAPcP9GGASTRUCT+0x138>
	{
		gga->isfixValid = 1;   // fix available
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2201      	movs	r2, #1
 800123a:	61da      	str	r2, [r3, #28]
		inx = 0;   // reset the index. We will start from the inx=0 and extract information now
 800123c:	4b20      	ldr	r3, [pc, #128]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	e004      	b.n	800124e <_Z9decodeGGAPcP9GGASTRUCT+0x142>
	}
	else
	{
		gga->isfixValid = 0;   // If the fix is not available
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 800124a:	2301      	movs	r3, #1
 800124c:	e2d7      	b.n	80017fe <_Z9decodeGGAPcP9GGASTRUCT+0x6f2>
	}
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 800124e:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	461a      	mov	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4413      	add	r3, r2
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b2c      	cmp	r3, #44	; 0x2c
 800125c:	d005      	beq.n	800126a <_Z9decodeGGAPcP9GGASTRUCT+0x15e>
 800125e:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	3301      	adds	r3, #1
 8001264:	4a16      	ldr	r2, [pc, #88]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001266:	6013      	str	r3, [r2, #0]
 8001268:	e7f1      	b.n	800124e <_Z9decodeGGAPcP9GGASTRUCT+0x142>


/*********************** Get TIME ***************************/
//(Update the GMT Offset at the top of this file)

	inx++;   // reach the first number in time
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	3301      	adds	r3, #1
 8001270:	4a13      	ldr	r2, [pc, #76]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001272:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001274:	f107 030c 	add.w	r3, r7, #12
 8001278:	220c      	movs	r2, #12
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f005 ffbb 	bl	80071f8 <memset>
	i=0;
 8001282:	2300      	movs	r3, #0
 8001284:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	461a      	mov	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4413      	add	r3, r2
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b2c      	cmp	r3, #44	; 0x2c
 8001294:	d016      	beq.n	80012c4 <_Z9decodeGGAPcP9GGASTRUCT+0x1b8>
	{
		buffer[i] = GGAbuffer[inx];
 8001296:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	461a      	mov	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4413      	add	r3, r2
 80012a0:	7819      	ldrb	r1, [r3, #0]
 80012a2:	f107 020c 	add.w	r2, r7, #12
 80012a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012a8:	4413      	add	r3, r2
 80012aa:	460a      	mov	r2, r1
 80012ac:	701a      	strb	r2, [r3, #0]
		i++;
 80012ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012b0:	3301      	adds	r3, #1
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 80012b4:	4b02      	ldr	r3, [pc, #8]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	3301      	adds	r3, #1
 80012ba:	4a01      	ldr	r2, [pc, #4]	; (80012c0 <_Z9decodeGGAPcP9GGASTRUCT+0x1b4>)
 80012bc:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 80012be:	e7e2      	b.n	8001286 <_Z9decodeGGAPcP9GGASTRUCT+0x17a>
 80012c0:	20000090 	.word	0x20000090
	}

	hr = (atoi(buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	4618      	mov	r0, r3
 80012ca:	f005 ff67 	bl	800719c <atoi>
 80012ce:	4603      	mov	r3, r0
 80012d0:	4aab      	ldr	r2, [pc, #684]	; (8001580 <_Z9decodeGGAPcP9GGASTRUCT+0x474>)
 80012d2:	fb82 1203 	smull	r1, r2, r2, r3
 80012d6:	1312      	asrs	r2, r2, #12
 80012d8:	17db      	asrs	r3, r3, #31
 80012da:	1ad2      	subs	r2, r2, r3
 80012dc:	4ba9      	ldr	r3, [pc, #676]	; (8001584 <_Z9decodeGGAPcP9GGASTRUCT+0x478>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	49a9      	ldr	r1, [pc, #676]	; (8001588 <_Z9decodeGGAPcP9GGASTRUCT+0x47c>)
 80012e2:	fb81 0103 	smull	r0, r1, r1, r3
 80012e6:	1149      	asrs	r1, r1, #5
 80012e8:	17db      	asrs	r3, r3, #31
 80012ea:	1acb      	subs	r3, r1, r3
 80012ec:	4413      	add	r3, r2
 80012ee:	4aa7      	ldr	r2, [pc, #668]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 80012f0:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 80012f2:	f107 030c 	add.w	r3, r7, #12
 80012f6:	4618      	mov	r0, r3
 80012f8:	f005 ff50 	bl	800719c <atoi>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4aa2      	ldr	r2, [pc, #648]	; (8001588 <_Z9decodeGGAPcP9GGASTRUCT+0x47c>)
 8001300:	fb82 1203 	smull	r1, r2, r2, r3
 8001304:	1152      	asrs	r2, r2, #5
 8001306:	17db      	asrs	r3, r3, #31
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	4a9f      	ldr	r2, [pc, #636]	; (8001588 <_Z9decodeGGAPcP9GGASTRUCT+0x47c>)
 800130c:	fb82 1203 	smull	r1, r2, r2, r3
 8001310:	1151      	asrs	r1, r2, #5
 8001312:	17da      	asrs	r2, r3, #31
 8001314:	1a8a      	subs	r2, r1, r2
 8001316:	2164      	movs	r1, #100	; 0x64
 8001318:	fb01 f202 	mul.w	r2, r1, r2
 800131c:	1a9a      	subs	r2, r3, r2
 800131e:	4b99      	ldr	r3, [pc, #612]	; (8001584 <_Z9decodeGGAPcP9GGASTRUCT+0x478>)
 8001320:	6819      	ldr	r1, [r3, #0]
 8001322:	4b99      	ldr	r3, [pc, #612]	; (8001588 <_Z9decodeGGAPcP9GGASTRUCT+0x47c>)
 8001324:	fb83 0301 	smull	r0, r3, r3, r1
 8001328:	1158      	asrs	r0, r3, #5
 800132a:	17cb      	asrs	r3, r1, #31
 800132c:	1ac3      	subs	r3, r0, r3
 800132e:	2064      	movs	r0, #100	; 0x64
 8001330:	fb00 f303 	mul.w	r3, r0, r3
 8001334:	1acb      	subs	r3, r1, r3
 8001336:	4413      	add	r3, r2
 8001338:	4a95      	ldr	r2, [pc, #596]	; (8001590 <_Z9decodeGGAPcP9GGASTRUCT+0x484>)
 800133a:	6013      	str	r3, [r2, #0]

	// adjust time.. This part still needs to be tested
	if (min > 59) 
 800133c:	4b94      	ldr	r3, [pc, #592]	; (8001590 <_Z9decodeGGAPcP9GGASTRUCT+0x484>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b3b      	cmp	r3, #59	; 0x3b
 8001342:	dd09      	ble.n	8001358 <_Z9decodeGGAPcP9GGASTRUCT+0x24c>
	{
		min = min-60;
 8001344:	4b92      	ldr	r3, [pc, #584]	; (8001590 <_Z9decodeGGAPcP9GGASTRUCT+0x484>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	3b3c      	subs	r3, #60	; 0x3c
 800134a:	4a91      	ldr	r2, [pc, #580]	; (8001590 <_Z9decodeGGAPcP9GGASTRUCT+0x484>)
 800134c:	6013      	str	r3, [r2, #0]
		hr++;
 800134e:	4b8f      	ldr	r3, [pc, #572]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	3301      	adds	r3, #1
 8001354:	4a8d      	ldr	r2, [pc, #564]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 8001356:	6013      	str	r3, [r2, #0]
	}
	if (hr<0)
 8001358:	4b8c      	ldr	r3, [pc, #560]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	da09      	bge.n	8001374 <_Z9decodeGGAPcP9GGASTRUCT+0x268>
	{
		hr=24+hr;
 8001360:	4b8a      	ldr	r3, [pc, #552]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3318      	adds	r3, #24
 8001366:	4a89      	ldr	r2, [pc, #548]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 8001368:	6013      	str	r3, [r2, #0]
		daychange--;
 800136a:	4b8a      	ldr	r3, [pc, #552]	; (8001594 <_Z9decodeGGAPcP9GGASTRUCT+0x488>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	3b01      	subs	r3, #1
 8001370:	4a88      	ldr	r2, [pc, #544]	; (8001594 <_Z9decodeGGAPcP9GGASTRUCT+0x488>)
 8001372:	6013      	str	r3, [r2, #0]
	}
	if (hr>=24)
 8001374:	4b85      	ldr	r3, [pc, #532]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b17      	cmp	r3, #23
 800137a:	dd09      	ble.n	8001390 <_Z9decodeGGAPcP9GGASTRUCT+0x284>
	{
		hr=hr-24;
 800137c:	4b83      	ldr	r3, [pc, #524]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	3b18      	subs	r3, #24
 8001382:	4a82      	ldr	r2, [pc, #520]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 8001384:	6013      	str	r3, [r2, #0]
		daychange++;
 8001386:	4b83      	ldr	r3, [pc, #524]	; (8001594 <_Z9decodeGGAPcP9GGASTRUCT+0x488>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	3301      	adds	r3, #1
 800138c:	4a81      	ldr	r2, [pc, #516]	; (8001594 <_Z9decodeGGAPcP9GGASTRUCT+0x488>)
 800138e:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 8001390:	4b7e      	ldr	r3, [pc, #504]	; (800158c <_Z9decodeGGAPcP9GGASTRUCT+0x480>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	611a      	str	r2, [r3, #16]
	gga->tim.min = min;
 8001398:	4b7d      	ldr	r3, [pc, #500]	; (8001590 <_Z9decodeGGAPcP9GGASTRUCT+0x484>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	615a      	str	r2, [r3, #20]
	gga->tim.sec = atoi(buffer)%100;
 80013a0:	f107 030c 	add.w	r3, r7, #12
 80013a4:	4618      	mov	r0, r3
 80013a6:	f005 fef9 	bl	800719c <atoi>
 80013aa:	4602      	mov	r2, r0
 80013ac:	4b76      	ldr	r3, [pc, #472]	; (8001588 <_Z9decodeGGAPcP9GGASTRUCT+0x47c>)
 80013ae:	fb83 1302 	smull	r1, r3, r3, r2
 80013b2:	1159      	asrs	r1, r3, #5
 80013b4:	17d3      	asrs	r3, r2, #31
 80013b6:	1acb      	subs	r3, r1, r3
 80013b8:	2164      	movs	r1, #100	; 0x64
 80013ba:	fb01 f303 	mul.w	r3, r1, r3
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	683a      	ldr	r2, [r7, #0]
 80013c2:	6193      	str	r3, [r2, #24]

/***************** Get LATITUDE  **********************/
	inx++;   // Reach the first number in the lattitude
 80013c4:	4b74      	ldr	r3, [pc, #464]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	3301      	adds	r3, #1
 80013ca:	4a73      	ldr	r2, [pc, #460]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 80013cc:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	220c      	movs	r2, #12
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f005 ff0e 	bl	80071f8 <memset>
	i=0;
 80013dc:	2300      	movs	r3, #0
 80013de:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 80013e0:	4b6d      	ldr	r3, [pc, #436]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b2c      	cmp	r3, #44	; 0x2c
 80013ee:	d014      	beq.n	800141a <_Z9decodeGGAPcP9GGASTRUCT+0x30e>
	{
		buffer[i] = GGAbuffer[inx];
 80013f0:	4b69      	ldr	r3, [pc, #420]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	461a      	mov	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	7819      	ldrb	r1, [r3, #0]
 80013fc:	f107 020c 	add.w	r2, r7, #12
 8001400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001402:	4413      	add	r3, r2
 8001404:	460a      	mov	r2, r1
 8001406:	701a      	strb	r2, [r3, #0]
		i++;
 8001408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800140a:	3301      	adds	r3, #1
 800140c:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 800140e:	4b62      	ldr	r3, [pc, #392]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	3301      	adds	r3, #1
 8001414:	4a60      	ldr	r2, [pc, #384]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 8001416:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 8001418:	e7e2      	b.n	80013e0 <_Z9decodeGGAPcP9GGASTRUCT+0x2d4>
	}
	if (strlen(buffer) < 6) return 2;  // If the buffer length is not appropriate, return error
 800141a:	f107 030c 	add.w	r3, r7, #12
 800141e:	4618      	mov	r0, r3
 8001420:	f7fe ff0a 	bl	8000238 <strlen>
 8001424:	4603      	mov	r3, r0
 8001426:	2b05      	cmp	r3, #5
 8001428:	d801      	bhi.n	800142e <_Z9decodeGGAPcP9GGASTRUCT+0x322>
 800142a:	2302      	movs	r3, #2
 800142c:	e1e7      	b.n	80017fe <_Z9decodeGGAPcP9GGASTRUCT+0x6f2>
	int16_t num = (atoi(buffer));   // change the buffer to the number. It will only convert upto decimal
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	4618      	mov	r0, r3
 8001434:	f005 feb2 	bl	800719c <atoi>
 8001438:	4603      	mov	r3, r0
 800143a:	84fb      	strh	r3, [r7, #38]	; 0x26
	int j = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;   // Figure out how many digits before the decimal
 8001440:	f107 020c 	add.w	r2, r7, #12
 8001444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001446:	4413      	add	r3, r2
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	2b2e      	cmp	r3, #46	; 0x2e
 800144c:	d003      	beq.n	8001456 <_Z9decodeGGAPcP9GGASTRUCT+0x34a>
 800144e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001450:	3301      	adds	r3, #1
 8001452:	62bb      	str	r3, [r7, #40]	; 0x28
 8001454:	e7f4      	b.n	8001440 <_Z9decodeGGAPcP9GGASTRUCT+0x334>
	j++;
 8001456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001458:	3301      	adds	r3, #1
 800145a:	62bb      	str	r3, [r7, #40]	; 0x28
	int declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 800145c:	f107 030c 	add.w	r3, r7, #12
 8001460:	4618      	mov	r0, r3
 8001462:	f7fe fee9 	bl	8000238 <strlen>
 8001466:	4602      	mov	r2, r0
 8001468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	623b      	str	r3, [r7, #32]
	int dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 800146e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001470:	f107 020c 	add.w	r2, r7, #12
 8001474:	4413      	add	r3, r2
 8001476:	4618      	mov	r0, r3
 8001478:	f005 fe90 	bl	800719c <atoi>
 800147c:	61f8      	str	r0, [r7, #28]
	float lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 800147e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff f832 	bl	80004ec <__aeabi_i2d>
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	4b43      	ldr	r3, [pc, #268]	; (800159c <_Z9decodeGGAPcP9GGASTRUCT+0x490>)
 800148e:	f7ff f9c1 	bl	8000814 <__aeabi_ddiv>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4690      	mov	r8, r2
 8001498:	4699      	mov	r9, r3
 800149a:	69f8      	ldr	r0, [r7, #28]
 800149c:	f7ff f826 	bl	80004ec <__aeabi_i2d>
 80014a0:	4604      	mov	r4, r0
 80014a2:	460d      	mov	r5, r1
 80014a4:	6a3b      	ldr	r3, [r7, #32]
 80014a6:	3302      	adds	r3, #2
 80014a8:	4619      	mov	r1, r3
 80014aa:	200a      	movs	r0, #10
 80014ac:	f000 fbd8 	bl	8001c60 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80014b0:	ec53 2b10 	vmov	r2, r3, d0
 80014b4:	4620      	mov	r0, r4
 80014b6:	4629      	mov	r1, r5
 80014b8:	f7ff f9ac 	bl	8000814 <__aeabi_ddiv>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4640      	mov	r0, r8
 80014c2:	4649      	mov	r1, r9
 80014c4:	f7fe fec6 	bl	8000254 <__adddf3>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4610      	mov	r0, r2
 80014ce:	4619      	mov	r1, r3
 80014d0:	f7ff fb26 	bl	8000b20 <__aeabi_d2f>
 80014d4:	4603      	mov	r3, r0
 80014d6:	61bb      	str	r3, [r7, #24]
	gga->lcation.latitude = lat;  // save the lattitude data into the strucure
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	601a      	str	r2, [r3, #0]
	inx++;  
 80014de:	4b2e      	ldr	r3, [pc, #184]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	3301      	adds	r3, #1
 80014e4:	4a2c      	ldr	r2, [pc, #176]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 80014e6:	6013      	str	r3, [r2, #0]
	gga->lcation.NS = GGAbuffer[inx];  // save the N/S into the structure
 80014e8:	4b2b      	ldr	r3, [pc, #172]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	461a      	mov	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4413      	add	r3, r2
 80014f2:	781a      	ldrb	r2, [r3, #0]
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	711a      	strb	r2, [r3, #4]


/***********************  GET LONGITUDE **********************/
	inx++;  // ',' after NS character
 80014f8:	4b27      	ldr	r3, [pc, #156]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	3301      	adds	r3, #1
 80014fe:	4a26      	ldr	r2, [pc, #152]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 8001500:	6013      	str	r3, [r2, #0]
	inx++;  // Reach the first number in the longitude
 8001502:	4b25      	ldr	r3, [pc, #148]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3301      	adds	r3, #1
 8001508:	4a23      	ldr	r2, [pc, #140]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 800150a:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 800150c:	f107 030c 	add.w	r3, r7, #12
 8001510:	220c      	movs	r2, #12
 8001512:	2100      	movs	r1, #0
 8001514:	4618      	mov	r0, r3
 8001516:	f005 fe6f 	bl	80071f8 <memset>
	i=0;
 800151a:	2300      	movs	r3, #0
 800151c:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 800151e:	4b1e      	ldr	r3, [pc, #120]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	461a      	mov	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4413      	add	r3, r2
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2b2c      	cmp	r3, #44	; 0x2c
 800152c:	d014      	beq.n	8001558 <_Z9decodeGGAPcP9GGASTRUCT+0x44c>
	{
		buffer[i] = GGAbuffer[inx];
 800152e:	4b1a      	ldr	r3, [pc, #104]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4413      	add	r3, r2
 8001538:	7819      	ldrb	r1, [r3, #0]
 800153a:	f107 020c 	add.w	r2, r7, #12
 800153e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001540:	4413      	add	r3, r2
 8001542:	460a      	mov	r2, r1
 8001544:	701a      	strb	r2, [r3, #0]
		i++;
 8001546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001548:	3301      	adds	r3, #1
 800154a:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	3301      	adds	r3, #1
 8001552:	4a11      	ldr	r2, [pc, #68]	; (8001598 <_Z9decodeGGAPcP9GGASTRUCT+0x48c>)
 8001554:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 8001556:	e7e2      	b.n	800151e <_Z9decodeGGAPcP9GGASTRUCT+0x412>
	}
	num = (atoi(buffer));  // change the buffer to the number. It will only convert upto decimal
 8001558:	f107 030c 	add.w	r3, r7, #12
 800155c:	4618      	mov	r0, r3
 800155e:	f005 fe1d 	bl	800719c <atoi>
 8001562:	4603      	mov	r3, r0
 8001564:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;  // Figure out how many digits before the decimal
 800156a:	f107 020c 	add.w	r2, r7, #12
 800156e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001570:	4413      	add	r3, r2
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b2e      	cmp	r3, #46	; 0x2e
 8001576:	d013      	beq.n	80015a0 <_Z9decodeGGAPcP9GGASTRUCT+0x494>
 8001578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800157a:	3301      	adds	r3, #1
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
 800157e:	e7f4      	b.n	800156a <_Z9decodeGGAPcP9GGASTRUCT+0x45e>
 8001580:	68db8bad 	.word	0x68db8bad
 8001584:	20000000 	.word	0x20000000
 8001588:	51eb851f 	.word	0x51eb851f
 800158c:	20000094 	.word	0x20000094
 8001590:	20000098 	.word	0x20000098
 8001594:	200000a8 	.word	0x200000a8
 8001598:	20000090 	.word	0x20000090
 800159c:	40590000 	.word	0x40590000
	j++;
 80015a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015a2:	3301      	adds	r3, #1
 80015a4:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 80015a6:	f107 030c 	add.w	r3, r7, #12
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe fe44 	bl	8000238 <strlen>
 80015b0:	4602      	mov	r2, r0
 80015b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 80015b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ba:	f107 020c 	add.w	r2, r7, #12
 80015be:	4413      	add	r3, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f005 fdeb 	bl	800719c <atoi>
 80015c6:	61f8      	str	r0, [r7, #28]
	lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 80015c8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7fe ff8d 	bl	80004ec <__aeabi_i2d>
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	4b8c      	ldr	r3, [pc, #560]	; (8001808 <_Z9decodeGGAPcP9GGASTRUCT+0x6fc>)
 80015d8:	f7ff f91c 	bl	8000814 <__aeabi_ddiv>
 80015dc:	4602      	mov	r2, r0
 80015de:	460b      	mov	r3, r1
 80015e0:	4690      	mov	r8, r2
 80015e2:	4699      	mov	r9, r3
 80015e4:	69f8      	ldr	r0, [r7, #28]
 80015e6:	f7fe ff81 	bl	80004ec <__aeabi_i2d>
 80015ea:	4604      	mov	r4, r0
 80015ec:	460d      	mov	r5, r1
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	3302      	adds	r3, #2
 80015f2:	4619      	mov	r1, r3
 80015f4:	200a      	movs	r0, #10
 80015f6:	f000 fb33 	bl	8001c60 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80015fa:	ec53 2b10 	vmov	r2, r3, d0
 80015fe:	4620      	mov	r0, r4
 8001600:	4629      	mov	r1, r5
 8001602:	f7ff f907 	bl	8000814 <__aeabi_ddiv>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	4640      	mov	r0, r8
 800160c:	4649      	mov	r1, r9
 800160e:	f7fe fe21 	bl	8000254 <__adddf3>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f7ff fa81 	bl	8000b20 <__aeabi_d2f>
 800161e:	4603      	mov	r3, r0
 8001620:	61bb      	str	r3, [r7, #24]
	gga->lcation.longitude = lat;  // save the longitude data into the strucure
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	609a      	str	r2, [r3, #8]
	inx++;
 8001628:	4b78      	ldr	r3, [pc, #480]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	4a77      	ldr	r2, [pc, #476]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 8001630:	6013      	str	r3, [r2, #0]
	gga->lcation.EW = GGAbuffer[inx];  // save the E/W into the structure
 8001632:	4b76      	ldr	r3, [pc, #472]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	461a      	mov	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4413      	add	r3, r2
 800163c:	781a      	ldrb	r2, [r3, #0]
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	731a      	strb	r2, [r3, #12]

/**************************************************/
	// skip positition fix
	inx++;   // ',' after E/W
 8001642:	4b72      	ldr	r3, [pc, #456]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	3301      	adds	r3, #1
 8001648:	4a70      	ldr	r2, [pc, #448]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800164a:	6013      	str	r3, [r2, #0]
	inx++;   // position fix
 800164c:	4b6f      	ldr	r3, [pc, #444]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	3301      	adds	r3, #1
 8001652:	4a6e      	ldr	r2, [pc, #440]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 8001654:	6013      	str	r3, [r2, #0]
	inx++;   // ',' after position fix;
 8001656:	4b6d      	ldr	r3, [pc, #436]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	3301      	adds	r3, #1
 800165c:	4a6b      	ldr	r2, [pc, #428]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800165e:	6013      	str	r3, [r2, #0]

	// number of sattelites
	inx++;  // Reach the first number in the satellites
 8001660:	4b6a      	ldr	r3, [pc, #424]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	3301      	adds	r3, #1
 8001666:	4a69      	ldr	r2, [pc, #420]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 8001668:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 800166a:	f107 030c 	add.w	r3, r7, #12
 800166e:	220c      	movs	r2, #12
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f005 fdc0 	bl	80071f8 <memset>
	i=0;
 8001678:	2300      	movs	r3, #0
 800167a:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 800167c:	4b63      	ldr	r3, [pc, #396]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	461a      	mov	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4413      	add	r3, r2
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b2c      	cmp	r3, #44	; 0x2c
 800168a:	d014      	beq.n	80016b6 <_Z9decodeGGAPcP9GGASTRUCT+0x5aa>
	{
		buffer[i] = GGAbuffer[inx];
 800168c:	4b5f      	ldr	r3, [pc, #380]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	7819      	ldrb	r1, [r3, #0]
 8001698:	f107 020c 	add.w	r2, r7, #12
 800169c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800169e:	4413      	add	r3, r2
 80016a0:	460a      	mov	r2, r1
 80016a2:	701a      	strb	r2, [r3, #0]
		i++;
 80016a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016a6:	3301      	adds	r3, #1
 80016a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 80016aa:	4b58      	ldr	r3, [pc, #352]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	3301      	adds	r3, #1
 80016b0:	4a56      	ldr	r2, [pc, #344]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016b2:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 80016b4:	e7e2      	b.n	800167c <_Z9decodeGGAPcP9GGASTRUCT+0x570>
	}
	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 80016b6:	f107 030c 	add.w	r3, r7, #12
 80016ba:	4618      	mov	r0, r3
 80016bc:	f005 fd6e 	bl	800719c <atoi>
 80016c0:	4602      	mov	r2, r0
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	629a      	str	r2, [r3, #40]	; 0x28


	/***************** skip HDOP  *********************/
	inx++;
 80016c6:	4b51      	ldr	r3, [pc, #324]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	3301      	adds	r3, #1
 80016cc:	4a4f      	ldr	r2, [pc, #316]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016ce:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;
 80016d0:	4b4e      	ldr	r3, [pc, #312]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b2c      	cmp	r3, #44	; 0x2c
 80016de:	d005      	beq.n	80016ec <_Z9decodeGGAPcP9GGASTRUCT+0x5e0>
 80016e0:	4b4a      	ldr	r3, [pc, #296]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	3301      	adds	r3, #1
 80016e6:	4a49      	ldr	r2, [pc, #292]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016e8:	6013      	str	r3, [r2, #0]
 80016ea:	e7f1      	b.n	80016d0 <_Z9decodeGGAPcP9GGASTRUCT+0x5c4>


	/*************** Altitude calculation ********************/
	inx++;
 80016ec:	4b47      	ldr	r3, [pc, #284]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	3301      	adds	r3, #1
 80016f2:	4a46      	ldr	r2, [pc, #280]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80016f4:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80016f6:	f107 030c 	add.w	r3, r7, #12
 80016fa:	220c      	movs	r2, #12
 80016fc:	2100      	movs	r1, #0
 80016fe:	4618      	mov	r0, r3
 8001700:	f005 fd7a 	bl	80071f8 <memset>
	i=0;
 8001704:	2300      	movs	r3, #0
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')
 8001708:	4b40      	ldr	r3, [pc, #256]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	461a      	mov	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b2c      	cmp	r3, #44	; 0x2c
 8001716:	d014      	beq.n	8001742 <_Z9decodeGGAPcP9GGASTRUCT+0x636>
	{
		buffer[i] = GGAbuffer[inx];
 8001718:	4b3c      	ldr	r3, [pc, #240]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	7819      	ldrb	r1, [r3, #0]
 8001724:	f107 020c 	add.w	r2, r7, #12
 8001728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800172a:	4413      	add	r3, r2
 800172c:	460a      	mov	r2, r1
 800172e:	701a      	strb	r2, [r3, #0]
		i++;
 8001730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001732:	3301      	adds	r3, #1
 8001734:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001736:	4b35      	ldr	r3, [pc, #212]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	3301      	adds	r3, #1
 800173c:	4a33      	ldr	r2, [pc, #204]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 800173e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001740:	e7e2      	b.n	8001708 <_Z9decodeGGAPcP9GGASTRUCT+0x5fc>
	}
	num = (atoi(buffer));
 8001742:	f107 030c 	add.w	r3, r7, #12
 8001746:	4618      	mov	r0, r3
 8001748:	f005 fd28 	bl	800719c <atoi>
 800174c:	4603      	mov	r3, r0
 800174e:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;
 8001754:	f107 020c 	add.w	r2, r7, #12
 8001758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800175a:	4413      	add	r3, r2
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b2e      	cmp	r3, #46	; 0x2e
 8001760:	d003      	beq.n	800176a <_Z9decodeGGAPcP9GGASTRUCT+0x65e>
 8001762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001764:	3301      	adds	r3, #1
 8001766:	62bb      	str	r3, [r7, #40]	; 0x28
 8001768:	e7f4      	b.n	8001754 <_Z9decodeGGAPcP9GGASTRUCT+0x648>
	j++;
 800176a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800176c:	3301      	adds	r3, #1
 800176e:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;
 8001770:	f107 030c 	add.w	r3, r7, #12
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fd5f 	bl	8000238 <strlen>
 800177a:	4602      	mov	r2, r0
 800177c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);
 8001782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001784:	f107 020c 	add.w	r2, r7, #12
 8001788:	4413      	add	r3, r2
 800178a:	4618      	mov	r0, r3
 800178c:	f005 fd06 	bl	800719c <atoi>
 8001790:	61f8      	str	r0, [r7, #28]
	lat = (num) + (dec/pow(10, (declen)));
 8001792:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe fea8 	bl	80004ec <__aeabi_i2d>
 800179c:	4604      	mov	r4, r0
 800179e:	460d      	mov	r5, r1
 80017a0:	69f8      	ldr	r0, [r7, #28]
 80017a2:	f7fe fea3 	bl	80004ec <__aeabi_i2d>
 80017a6:	4680      	mov	r8, r0
 80017a8:	4689      	mov	r9, r1
 80017aa:	6a39      	ldr	r1, [r7, #32]
 80017ac:	200a      	movs	r0, #10
 80017ae:	f000 fa57 	bl	8001c60 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80017b2:	ec53 2b10 	vmov	r2, r3, d0
 80017b6:	4640      	mov	r0, r8
 80017b8:	4649      	mov	r1, r9
 80017ba:	f7ff f82b 	bl	8000814 <__aeabi_ddiv>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4620      	mov	r0, r4
 80017c4:	4629      	mov	r1, r5
 80017c6:	f7fe fd45 	bl	8000254 <__adddf3>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	4619      	mov	r1, r3
 80017d2:	f7ff f9a5 	bl	8000b20 <__aeabi_d2f>
 80017d6:	4603      	mov	r3, r0
 80017d8:	61bb      	str	r3, [r7, #24]
	gga->alt.altitude = lat;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	621a      	str	r2, [r3, #32]

	inx++;
 80017e0:	4b0a      	ldr	r3, [pc, #40]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	4a09      	ldr	r2, [pc, #36]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80017e8:	6013      	str	r3, [r2, #0]
	gga->alt.unit = GGAbuffer[inx];
 80017ea:	4b08      	ldr	r3, [pc, #32]	; (800180c <_Z9decodeGGAPcP9GGASTRUCT+0x700>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4413      	add	r3, r2
 80017f4:	781a      	ldrb	r2, [r3, #0]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return 0;
 80017fc:	2300      	movs	r3, #0

}
 80017fe:	4618      	mov	r0, r3
 8001800:	3730      	adds	r7, #48	; 0x30
 8001802:	46bd      	mov	sp, r7
 8001804:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001808:	40590000 	.word	0x40590000
 800180c:	20000090 	.word	0x20000090

08001810 <_Z9decodeRMCPcP9RMCSTRUCT>:


int decodeRMC (char *RMCbuffer, RMCSTRUCT *rmc)
{
 8001810:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001814:	b090      	sub	sp, #64	; 0x40
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
 800181a:	6039      	str	r1, [r7, #0]
	inx = 0;
 800181c:	4b9d      	ldr	r3, [pc, #628]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMCbuffer[inx] != ',') inx++;  // 1st ,
 8001826:	4b9b      	ldr	r3, [pc, #620]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4413      	add	r3, r2
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b2c      	cmp	r3, #44	; 0x2c
 8001834:	d005      	beq.n	8001842 <_Z9decodeRMCPcP9RMCSTRUCT+0x32>
 8001836:	4b97      	ldr	r3, [pc, #604]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	3301      	adds	r3, #1
 800183c:	4a95      	ldr	r2, [pc, #596]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	e7f1      	b.n	8001826 <_Z9decodeRMCPcP9RMCSTRUCT+0x16>
	inx++;
 8001842:	4b94      	ldr	r3, [pc, #592]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	3301      	adds	r3, #1
 8001848:	4a92      	ldr	r2, [pc, #584]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800184a:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // After time ,
 800184c:	4b91      	ldr	r3, [pc, #580]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b2c      	cmp	r3, #44	; 0x2c
 800185a:	d005      	beq.n	8001868 <_Z9decodeRMCPcP9RMCSTRUCT+0x58>
 800185c:	4b8d      	ldr	r3, [pc, #564]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	3301      	adds	r3, #1
 8001862:	4a8c      	ldr	r2, [pc, #560]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	e7f1      	b.n	800184c <_Z9decodeRMCPcP9RMCSTRUCT+0x3c>
	inx++;
 8001868:	4b8a      	ldr	r3, [pc, #552]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	3301      	adds	r3, #1
 800186e:	4a89      	ldr	r2, [pc, #548]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001870:	6013      	str	r3, [r2, #0]
	if (RMCbuffer[inx] == 'A')  // Here 'A' Indicates the data is valid, and 'V' indicates invalid data
 8001872:	4b88      	ldr	r3, [pc, #544]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	461a      	mov	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4413      	add	r3, r2
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	2b41      	cmp	r3, #65	; 0x41
 8001880:	d10d      	bne.n	800189e <_Z9decodeRMCPcP9RMCSTRUCT+0x8e>
	{
		rmc->isValid = 1;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	2201      	movs	r2, #1
 8001886:	615a      	str	r2, [r3, #20]
	else
	{
		rmc->isValid =0;
		return 1;
	}
	inx++;
 8001888:	4b82      	ldr	r3, [pc, #520]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	3301      	adds	r3, #1
 800188e:	4a81      	ldr	r2, [pc, #516]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001890:	6013      	str	r3, [r2, #0]
	inx++;
 8001892:	4b80      	ldr	r3, [pc, #512]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	3301      	adds	r3, #1
 8001898:	4a7e      	ldr	r2, [pc, #504]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800189a:	6013      	str	r3, [r2, #0]
 800189c:	e004      	b.n	80018a8 <_Z9decodeRMCPcP9RMCSTRUCT+0x98>
		rmc->isValid =0;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	2200      	movs	r2, #0
 80018a2:	615a      	str	r2, [r3, #20]
		return 1;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e1c7      	b.n	8001c38 <_Z9decodeRMCPcP9RMCSTRUCT+0x428>
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 80018a8:	4b7a      	ldr	r3, [pc, #488]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	461a      	mov	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4413      	add	r3, r2
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b2c      	cmp	r3, #44	; 0x2c
 80018b6:	d005      	beq.n	80018c4 <_Z9decodeRMCPcP9RMCSTRUCT+0xb4>
 80018b8:	4b76      	ldr	r3, [pc, #472]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	3301      	adds	r3, #1
 80018be:	4a75      	ldr	r2, [pc, #468]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018c0:	6013      	str	r3, [r2, #0]
 80018c2:	e7f1      	b.n	80018a8 <_Z9decodeRMCPcP9RMCSTRUCT+0x98>
	inx++;
 80018c4:	4b73      	ldr	r3, [pc, #460]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	3301      	adds	r3, #1
 80018ca:	4a72      	ldr	r2, [pc, #456]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018cc:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after NS ,
 80018ce:	4b71      	ldr	r3, [pc, #452]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4413      	add	r3, r2
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b2c      	cmp	r3, #44	; 0x2c
 80018dc:	d005      	beq.n	80018ea <_Z9decodeRMCPcP9RMCSTRUCT+0xda>
 80018de:	4b6d      	ldr	r3, [pc, #436]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	3301      	adds	r3, #1
 80018e4:	4a6b      	ldr	r2, [pc, #428]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	e7f1      	b.n	80018ce <_Z9decodeRMCPcP9RMCSTRUCT+0xbe>
	inx++;
 80018ea:	4b6a      	ldr	r3, [pc, #424]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	3301      	adds	r3, #1
 80018f0:	4a68      	ldr	r2, [pc, #416]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018f2:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after longitude ,
 80018f4:	4b67      	ldr	r3, [pc, #412]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b2c      	cmp	r3, #44	; 0x2c
 8001902:	d005      	beq.n	8001910 <_Z9decodeRMCPcP9RMCSTRUCT+0x100>
 8001904:	4b63      	ldr	r3, [pc, #396]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	3301      	adds	r3, #1
 800190a:	4a62      	ldr	r2, [pc, #392]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	e7f1      	b.n	80018f4 <_Z9decodeRMCPcP9RMCSTRUCT+0xe4>
	inx++;
 8001910:	4b60      	ldr	r3, [pc, #384]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	3301      	adds	r3, #1
 8001916:	4a5f      	ldr	r2, [pc, #380]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001918:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after EW ,
 800191a:	4b5e      	ldr	r3, [pc, #376]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4413      	add	r3, r2
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b2c      	cmp	r3, #44	; 0x2c
 8001928:	d005      	beq.n	8001936 <_Z9decodeRMCPcP9RMCSTRUCT+0x126>
 800192a:	4b5a      	ldr	r3, [pc, #360]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	3301      	adds	r3, #1
 8001930:	4a58      	ldr	r2, [pc, #352]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001932:	6013      	str	r3, [r2, #0]
 8001934:	e7f1      	b.n	800191a <_Z9decodeRMCPcP9RMCSTRUCT+0x10a>

	// Get Speed
	inx++;
 8001936:	4b57      	ldr	r3, [pc, #348]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	3301      	adds	r3, #1
 800193c:	4a55      	ldr	r2, [pc, #340]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 800193e:	6013      	str	r3, [r2, #0]
	i=0;
 8001940:	2300      	movs	r3, #0
 8001942:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 8001944:	f107 0308 	add.w	r3, r7, #8
 8001948:	220c      	movs	r2, #12
 800194a:	2100      	movs	r1, #0
 800194c:	4618      	mov	r0, r3
 800194e:	f005 fc53 	bl	80071f8 <memset>
	while (RMCbuffer[inx] != ',')
 8001952:	4b50      	ldr	r3, [pc, #320]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	461a      	mov	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4413      	add	r3, r2
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b2c      	cmp	r3, #44	; 0x2c
 8001960:	d014      	beq.n	800198c <_Z9decodeRMCPcP9RMCSTRUCT+0x17c>
	{
		buffer[i] = RMCbuffer[inx];
 8001962:	4b4c      	ldr	r3, [pc, #304]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	461a      	mov	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4413      	add	r3, r2
 800196c:	7819      	ldrb	r1, [r3, #0]
 800196e:	f107 0208 	add.w	r2, r7, #8
 8001972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001974:	4413      	add	r3, r2
 8001976:	460a      	mov	r2, r1
 8001978:	701a      	strb	r2, [r3, #0]
		i++;
 800197a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800197c:	3301      	adds	r3, #1
 800197e:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 8001980:	4b44      	ldr	r3, [pc, #272]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	3301      	adds	r3, #1
 8001986:	4a43      	ldr	r2, [pc, #268]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001988:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 800198a:	e7e2      	b.n	8001952 <_Z9decodeRMCPcP9RMCSTRUCT+0x142>
	}

	if (strlen (buffer) > 0){          // if the speed have some data
 800198c:	f107 0308 	add.w	r3, r7, #8
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d04f      	beq.n	8001a36 <_Z9decodeRMCPcP9RMCSTRUCT+0x226>
		int16_t num = (atoi(buffer));  // convert the data into the number
 8001996:	f107 0308 	add.w	r3, r7, #8
 800199a:	4618      	mov	r0, r3
 800199c:	f005 fbfe 	bl	800719c <atoi>
 80019a0:	4603      	mov	r3, r0
 80019a2:	867b      	strh	r3, [r7, #50]	; 0x32
		int j = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	63bb      	str	r3, [r7, #56]	; 0x38
		while (buffer[j] != '.') j++;   // same as above
 80019a8:	f107 0208 	add.w	r2, r7, #8
 80019ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019ae:	4413      	add	r3, r2
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	2b2e      	cmp	r3, #46	; 0x2e
 80019b4:	d003      	beq.n	80019be <_Z9decodeRMCPcP9RMCSTRUCT+0x1ae>
 80019b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019b8:	3301      	adds	r3, #1
 80019ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80019bc:	e7f4      	b.n	80019a8 <_Z9decodeRMCPcP9RMCSTRUCT+0x198>
		j++;
 80019be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019c0:	3301      	adds	r3, #1
 80019c2:	63bb      	str	r3, [r7, #56]	; 0x38
		int declen = (strlen(buffer))-j;
 80019c4:	f107 0308 	add.w	r3, r7, #8
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7fe fc35 	bl	8000238 <strlen>
 80019ce:	4602      	mov	r2, r0
 80019d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	62fb      	str	r3, [r7, #44]	; 0x2c
		int dec = atoi ((char *) buffer+j);
 80019d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019d8:	f107 0208 	add.w	r2, r7, #8
 80019dc:	4413      	add	r3, r2
 80019de:	4618      	mov	r0, r3
 80019e0:	f005 fbdc 	bl	800719c <atoi>
 80019e4:	62b8      	str	r0, [r7, #40]	; 0x28
		float lat = num + (dec/pow(10, (declen)));
 80019e6:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fd7e 	bl	80004ec <__aeabi_i2d>
 80019f0:	4604      	mov	r4, r0
 80019f2:	460d      	mov	r5, r1
 80019f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019f6:	f7fe fd79 	bl	80004ec <__aeabi_i2d>
 80019fa:	4680      	mov	r8, r0
 80019fc:	4689      	mov	r9, r1
 80019fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a00:	200a      	movs	r0, #10
 8001a02:	f000 f92d 	bl	8001c60 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001a06:	ec53 2b10 	vmov	r2, r3, d0
 8001a0a:	4640      	mov	r0, r8
 8001a0c:	4649      	mov	r1, r9
 8001a0e:	f7fe ff01 	bl	8000814 <__aeabi_ddiv>
 8001a12:	4602      	mov	r2, r0
 8001a14:	460b      	mov	r3, r1
 8001a16:	4620      	mov	r0, r4
 8001a18:	4629      	mov	r1, r5
 8001a1a:	f7fe fc1b 	bl	8000254 <__adddf3>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4610      	mov	r0, r2
 8001a24:	4619      	mov	r1, r3
 8001a26:	f7ff f87b 	bl	8000b20 <__aeabi_d2f>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
		rmc->speed = lat;
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a32:	60da      	str	r2, [r3, #12]
 8001a34:	e003      	b.n	8001a3e <_Z9decodeRMCPcP9RMCSTRUCT+0x22e>
	}
	else rmc->speed = 0;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	60da      	str	r2, [r3, #12]

	// Get Course
	inx++;
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	3301      	adds	r3, #1
 8001a44:	4a13      	ldr	r2, [pc, #76]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001a46:	6013      	str	r3, [r2, #0]
	i=0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 8001a4c:	f107 0308 	add.w	r3, r7, #8
 8001a50:	220c      	movs	r2, #12
 8001a52:	2100      	movs	r1, #0
 8001a54:	4618      	mov	r0, r3
 8001a56:	f005 fbcf 	bl	80071f8 <memset>
	while (RMCbuffer[inx] != ',')
 8001a5a:	4b0e      	ldr	r3, [pc, #56]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4413      	add	r3, r2
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b2c      	cmp	r3, #44	; 0x2c
 8001a68:	d016      	beq.n	8001a98 <_Z9decodeRMCPcP9RMCSTRUCT+0x288>
	{
		buffer[i] = RMCbuffer[inx];
 8001a6a:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	461a      	mov	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4413      	add	r3, r2
 8001a74:	7819      	ldrb	r1, [r3, #0]
 8001a76:	f107 0208 	add.w	r2, r7, #8
 8001a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a7c:	4413      	add	r3, r2
 8001a7e:	460a      	mov	r2, r1
 8001a80:	701a      	strb	r2, [r3, #0]
		i++;
 8001a82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a84:	3301      	adds	r3, #1
 8001a86:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 8001a88:	4b02      	ldr	r3, [pc, #8]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	4a01      	ldr	r2, [pc, #4]	; (8001a94 <_Z9decodeRMCPcP9RMCSTRUCT+0x284>)
 8001a90:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 8001a92:	e7e2      	b.n	8001a5a <_Z9decodeRMCPcP9RMCSTRUCT+0x24a>
 8001a94:	20000090 	.word	0x20000090
	}

	if (strlen (buffer) > 0){  // if the course have some data
 8001a98:	f107 0308 	add.w	r3, r7, #8
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d04f      	beq.n	8001b42 <_Z9decodeRMCPcP9RMCSTRUCT+0x332>
		int16_t num = (atoi(buffer));   // convert the course data into the number
 8001aa2:	f107 0308 	add.w	r3, r7, #8
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f005 fb78 	bl	800719c <atoi>
 8001aac:	4603      	mov	r3, r0
 8001aae:	847b      	strh	r3, [r7, #34]	; 0x22
		int j = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	637b      	str	r3, [r7, #52]	; 0x34
		while (buffer[j] != '.') j++;   // same as above
 8001ab4:	f107 0208 	add.w	r2, r7, #8
 8001ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aba:	4413      	add	r3, r2
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b2e      	cmp	r3, #46	; 0x2e
 8001ac0:	d003      	beq.n	8001aca <_Z9decodeRMCPcP9RMCSTRUCT+0x2ba>
 8001ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ac8:	e7f4      	b.n	8001ab4 <_Z9decodeRMCPcP9RMCSTRUCT+0x2a4>
		j++;
 8001aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001acc:	3301      	adds	r3, #1
 8001ace:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 8001ad0:	f107 0308 	add.w	r3, r7, #8
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fbaf 	bl	8000238 <strlen>
 8001ada:	4602      	mov	r2, r0
 8001adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	61fb      	str	r3, [r7, #28]
		int dec = atoi ((char *) buffer+j);
 8001ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ae4:	f107 0208 	add.w	r2, r7, #8
 8001ae8:	4413      	add	r3, r2
 8001aea:	4618      	mov	r0, r3
 8001aec:	f005 fb56 	bl	800719c <atoi>
 8001af0:	61b8      	str	r0, [r7, #24]
		float lat = num + (dec/pow(10, (declen)));
 8001af2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fcf8 	bl	80004ec <__aeabi_i2d>
 8001afc:	4604      	mov	r4, r0
 8001afe:	460d      	mov	r5, r1
 8001b00:	69b8      	ldr	r0, [r7, #24]
 8001b02:	f7fe fcf3 	bl	80004ec <__aeabi_i2d>
 8001b06:	4680      	mov	r8, r0
 8001b08:	4689      	mov	r9, r1
 8001b0a:	69f9      	ldr	r1, [r7, #28]
 8001b0c:	200a      	movs	r0, #10
 8001b0e:	f000 f8a7 	bl	8001c60 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001b12:	ec53 2b10 	vmov	r2, r3, d0
 8001b16:	4640      	mov	r0, r8
 8001b18:	4649      	mov	r1, r9
 8001b1a:	f7fe fe7b 	bl	8000814 <__aeabi_ddiv>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4620      	mov	r0, r4
 8001b24:	4629      	mov	r1, r5
 8001b26:	f7fe fb95 	bl	8000254 <__adddf3>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4610      	mov	r0, r2
 8001b30:	4619      	mov	r1, r3
 8001b32:	f7fe fff5 	bl	8000b20 <__aeabi_d2f>
 8001b36:	4603      	mov	r3, r0
 8001b38:	617b      	str	r3, [r7, #20]
		rmc->course = lat;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	611a      	str	r2, [r3, #16]
 8001b40:	e003      	b.n	8001b4a <_Z9decodeRMCPcP9RMCSTRUCT+0x33a>
	}
	else
		{
			rmc->course = 0;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	611a      	str	r2, [r3, #16]
		}

	// Get Date
	inx++;
 8001b4a:	4b3e      	ldr	r3, [pc, #248]	; (8001c44 <_Z9decodeRMCPcP9RMCSTRUCT+0x434>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	4a3c      	ldr	r2, [pc, #240]	; (8001c44 <_Z9decodeRMCPcP9RMCSTRUCT+0x434>)
 8001b52:	6013      	str	r3, [r2, #0]
	i=0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 8001b58:	f107 0308 	add.w	r3, r7, #8
 8001b5c:	220c      	movs	r2, #12
 8001b5e:	2100      	movs	r1, #0
 8001b60:	4618      	mov	r0, r3
 8001b62:	f005 fb49 	bl	80071f8 <memset>
	while (RMCbuffer[inx] != ',')
 8001b66:	4b37      	ldr	r3, [pc, #220]	; (8001c44 <_Z9decodeRMCPcP9RMCSTRUCT+0x434>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4413      	add	r3, r2
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b2c      	cmp	r3, #44	; 0x2c
 8001b74:	d014      	beq.n	8001ba0 <_Z9decodeRMCPcP9RMCSTRUCT+0x390>
	{
		buffer[i] = RMCbuffer[inx];
 8001b76:	4b33      	ldr	r3, [pc, #204]	; (8001c44 <_Z9decodeRMCPcP9RMCSTRUCT+0x434>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4413      	add	r3, r2
 8001b80:	7819      	ldrb	r1, [r3, #0]
 8001b82:	f107 0208 	add.w	r2, r7, #8
 8001b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b88:	4413      	add	r3, r2
 8001b8a:	460a      	mov	r2, r1
 8001b8c:	701a      	strb	r2, [r3, #0]
		i++;
 8001b8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b90:	3301      	adds	r3, #1
 8001b92:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 8001b94:	4b2b      	ldr	r3, [pc, #172]	; (8001c44 <_Z9decodeRMCPcP9RMCSTRUCT+0x434>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	4a2a      	ldr	r2, [pc, #168]	; (8001c44 <_Z9decodeRMCPcP9RMCSTRUCT+0x434>)
 8001b9c:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 8001b9e:	e7e2      	b.n	8001b66 <_Z9decodeRMCPcP9RMCSTRUCT+0x356>
	}

	// Date in the format 280222
	day = atoi(buffer)/10000;  // extract 28
 8001ba0:	f107 0308 	add.w	r3, r7, #8
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f005 faf9 	bl	800719c <atoi>
 8001baa:	4603      	mov	r3, r0
 8001bac:	4a26      	ldr	r2, [pc, #152]	; (8001c48 <_Z9decodeRMCPcP9RMCSTRUCT+0x438>)
 8001bae:	fb82 1203 	smull	r1, r2, r2, r3
 8001bb2:	1312      	asrs	r2, r2, #12
 8001bb4:	17db      	asrs	r3, r3, #31
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	4a24      	ldr	r2, [pc, #144]	; (8001c4c <_Z9decodeRMCPcP9RMCSTRUCT+0x43c>)
 8001bba:	6013      	str	r3, [r2, #0]
	mon = (atoi(buffer)/100)%100;  // extract 02
 8001bbc:	f107 0308 	add.w	r3, r7, #8
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f005 faeb 	bl	800719c <atoi>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4a21      	ldr	r2, [pc, #132]	; (8001c50 <_Z9decodeRMCPcP9RMCSTRUCT+0x440>)
 8001bca:	fb82 1203 	smull	r1, r2, r2, r3
 8001bce:	1152      	asrs	r2, r2, #5
 8001bd0:	17db      	asrs	r3, r3, #31
 8001bd2:	1ad2      	subs	r2, r2, r3
 8001bd4:	4b1e      	ldr	r3, [pc, #120]	; (8001c50 <_Z9decodeRMCPcP9RMCSTRUCT+0x440>)
 8001bd6:	fb83 1302 	smull	r1, r3, r3, r2
 8001bda:	1159      	asrs	r1, r3, #5
 8001bdc:	17d3      	asrs	r3, r2, #31
 8001bde:	1acb      	subs	r3, r1, r3
 8001be0:	2164      	movs	r1, #100	; 0x64
 8001be2:	fb01 f303 	mul.w	r3, r1, r3
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	4a1a      	ldr	r2, [pc, #104]	; (8001c54 <_Z9decodeRMCPcP9RMCSTRUCT+0x444>)
 8001bea:	6013      	str	r3, [r2, #0]
	yr = atoi(buffer)%100;  // extract 22
 8001bec:	f107 0308 	add.w	r3, r7, #8
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f005 fad3 	bl	800719c <atoi>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <_Z9decodeRMCPcP9RMCSTRUCT+0x440>)
 8001bfa:	fb83 1302 	smull	r1, r3, r3, r2
 8001bfe:	1159      	asrs	r1, r3, #5
 8001c00:	17d3      	asrs	r3, r2, #31
 8001c02:	1acb      	subs	r3, r1, r3
 8001c04:	2164      	movs	r1, #100	; 0x64
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	4a12      	ldr	r2, [pc, #72]	; (8001c58 <_Z9decodeRMCPcP9RMCSTRUCT+0x448>)
 8001c0e:	6013      	str	r3, [r2, #0]

	day = day+daychange;   // correction due to GMT shift
 8001c10:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <_Z9decodeRMCPcP9RMCSTRUCT+0x43c>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <_Z9decodeRMCPcP9RMCSTRUCT+0x44c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4413      	add	r3, r2
 8001c1a:	4a0c      	ldr	r2, [pc, #48]	; (8001c4c <_Z9decodeRMCPcP9RMCSTRUCT+0x43c>)
 8001c1c:	6013      	str	r3, [r2, #0]

	// save the data into the structure
	rmc->date.Day = day;
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <_Z9decodeRMCPcP9RMCSTRUCT+0x43c>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	601a      	str	r2, [r3, #0]
	rmc->date.Mon = mon;
 8001c26:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <_Z9decodeRMCPcP9RMCSTRUCT+0x444>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
	rmc->date.Yr = yr;
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <_Z9decodeRMCPcP9RMCSTRUCT+0x448>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	609a      	str	r2, [r3, #8]

	return 0;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3740      	adds	r7, #64	; 0x40
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c42:	bf00      	nop
 8001c44:	20000090 	.word	0x20000090
 8001c48:	68db8bad 	.word	0x68db8bad
 8001c4c:	2000009c 	.word	0x2000009c
 8001c50:	51eb851f 	.word	0x51eb851f
 8001c54:	200000a0 	.word	0x200000a0
 8001c58:	200000a4 	.word	0x200000a4
 8001c5c:	200000a8 	.word	0x200000a8

08001c60 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 8001c60:	b5b0      	push	{r4, r5, r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7fe fc3e 	bl	80004ec <__aeabi_i2d>
 8001c70:	4604      	mov	r4, r0
 8001c72:	460d      	mov	r5, r1
 8001c74:	6838      	ldr	r0, [r7, #0]
 8001c76:	f7fe fc39 	bl	80004ec <__aeabi_i2d>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	ec43 2b11 	vmov	d1, r2, r3
 8001c82:	ec45 4b10 	vmov	d0, r4, r5
 8001c86:	f004 fb67 	bl	8006358 <pow>
 8001c8a:	eeb0 7a40 	vmov.f32	s14, s0
 8001c8e:	eef0 7a60 	vmov.f32	s15, s1
    }
 8001c92:	eeb0 0a47 	vmov.f32	s0, s14
 8001c96:	eef0 0a67 	vmov.f32	s1, s15
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bdb0      	pop	{r4, r5, r7, pc}

08001ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ca4:	f000 fbf7 	bl	8002496 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ca8:	f000 f80b 	bl	8001cc2 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cac:	f000 f936 	bl	8001f1c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001cb0:	f000 f90a 	bl	8001ec8 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8001cb4:	f000 f85a 	bl	8001d6c <_ZL12MX_I2C1_Initv>
  MX_USART2_UART_Init();
 8001cb8:	f000 f8a6 	bl	8001e08 <_ZL19MX_USART2_UART_Initv>
    /* USER CODE BEGIN 3 */

	  //toggle this on for driver testing
	  //airspeed_test();

	  gps_test();
 8001cbc:	f000 f96a 	bl	8001f94 <_Z8gps_testv>
 8001cc0:	e7fc      	b.n	8001cbc <main+0x1c>

08001cc2 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b098      	sub	sp, #96	; 0x60
 8001cc6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cc8:	f107 0318 	add.w	r3, r7, #24
 8001ccc:	2248      	movs	r2, #72	; 0x48
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f005 fa91 	bl	80071f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001ce4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001ce8:	f001 fbbe 	bl	8003468 <HAL_PWREx_ControlVoltageScaling>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	bf14      	ite	ne
 8001cf2:	2301      	movne	r3, #1
 8001cf4:	2300      	moveq	r3, #0
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8001cfc:	f000 f982 	bl	8002004 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001d00:	2310      	movs	r3, #16
 8001d02:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d04:	2301      	movs	r3, #1
 8001d06:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001d0c:	2360      	movs	r3, #96	; 0x60
 8001d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d14:	f107 0318 	add.w	r3, r7, #24
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 fc25 	bl	8003568 <HAL_RCC_OscConfig>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	bf14      	ite	ne
 8001d24:	2301      	movne	r3, #1
 8001d26:	2300      	moveq	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8001d2e:	f000 f969 	bl	8002004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d32:	230f      	movs	r3, #15
 8001d34:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001d36:	2300      	movs	r3, #0
 8001d38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f002 f8ee 	bl	8003f2c <HAL_RCC_ClockConfig>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	bf14      	ite	ne
 8001d56:	2301      	movne	r3, #1
 8001d58:	2300      	moveq	r3, #0
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8001d60:	f000 f950 	bl	8002004 <Error_Handler>
  }
}
 8001d64:	bf00      	nop
 8001d66:	3760      	adds	r7, #96	; 0x60
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d70:	4b23      	ldr	r3, [pc, #140]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001d72:	4a24      	ldr	r2, [pc, #144]	; (8001e04 <_ZL12MX_I2C1_Initv+0x98>)
 8001d74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001d76:	4b22      	ldr	r3, [pc, #136]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001d78:	f640 6214 	movw	r2, #3604	; 0xe14
 8001d7c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 80;
 8001d7e:	4b20      	ldr	r3, [pc, #128]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001d80:	2250      	movs	r2, #80	; 0x50
 8001d82:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d84:	4b1e      	ldr	r3, [pc, #120]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d8a:	4b1d      	ldr	r3, [pc, #116]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001d90:	4b1b      	ldr	r3, [pc, #108]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d96:	4b1a      	ldr	r3, [pc, #104]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d9c:	4b18      	ldr	r3, [pc, #96]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001da2:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001da8:	4815      	ldr	r0, [pc, #84]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001daa:	f001 fa29 	bl	8003200 <HAL_I2C_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	bf14      	ite	ne
 8001db4:	2301      	movne	r3, #1
 8001db6:	2300      	moveq	r3, #0
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001dbe:	f000 f921 	bl	8002004 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	480e      	ldr	r0, [pc, #56]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001dc6:	f001 faaa 	bl	800331e <HAL_I2CEx_ConfigAnalogFilter>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	bf14      	ite	ne
 8001dd0:	2301      	movne	r3, #1
 8001dd2:	2300      	moveq	r3, #0
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <_ZL12MX_I2C1_Initv+0x72>
  {
    Error_Handler();
 8001dda:	f000 f913 	bl	8002004 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001dde:	2100      	movs	r1, #0
 8001de0:	4807      	ldr	r0, [pc, #28]	; (8001e00 <_ZL12MX_I2C1_Initv+0x94>)
 8001de2:	f001 fae7 	bl	80033b4 <HAL_I2CEx_ConfigDigitalFilter>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	bf14      	ite	ne
 8001dec:	2301      	movne	r3, #1
 8001dee:	2300      	moveq	r3, #0
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <_ZL12MX_I2C1_Initv+0x8e>
  {
    Error_Handler();
 8001df6:	f000 f905 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200000ac 	.word	0x200000ac
 8001e04:	40005400 	.word	0x40005400

08001e08 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e0c:	4b2c      	ldr	r3, [pc, #176]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e0e:	4a2d      	ldr	r2, [pc, #180]	; (8001ec4 <_ZL19MX_USART2_UART_Initv+0xbc>)
 8001e10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001e12:	4b2b      	ldr	r3, [pc, #172]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e14:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b27      	ldr	r3, [pc, #156]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b26      	ldr	r3, [pc, #152]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b24      	ldr	r3, [pc, #144]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b23      	ldr	r3, [pc, #140]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e38:	4b21      	ldr	r3, [pc, #132]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e3e:	4b20      	ldr	r3, [pc, #128]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e44:	4b1e      	ldr	r3, [pc, #120]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e4a:	4b1d      	ldr	r3, [pc, #116]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e50:	481b      	ldr	r0, [pc, #108]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e52:	f003 f85d 	bl	8004f10 <HAL_UART_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	bf14      	ite	ne
 8001e5c:	2301      	movne	r3, #1
 8001e5e:	2300      	moveq	r3, #0
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <_ZL19MX_USART2_UART_Initv+0x62>
  {
    Error_Handler();
 8001e66:	f000 f8cd 	bl	8002004 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4814      	ldr	r0, [pc, #80]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e6e:	f004 f9a9 	bl	80061c4 <HAL_UARTEx_SetTxFifoThreshold>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	bf14      	ite	ne
 8001e78:	2301      	movne	r3, #1
 8001e7a:	2300      	moveq	r3, #0
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <_ZL19MX_USART2_UART_Initv+0x7e>
  {
    Error_Handler();
 8001e82:	f000 f8bf 	bl	8002004 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e86:	2100      	movs	r1, #0
 8001e88:	480d      	ldr	r0, [pc, #52]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001e8a:	f004 f9d9 	bl	8006240 <HAL_UARTEx_SetRxFifoThreshold>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	bf14      	ite	ne
 8001e94:	2301      	movne	r3, #1
 8001e96:	2300      	moveq	r3, #0
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <_ZL19MX_USART2_UART_Initv+0x9a>
  {
    Error_Handler();
 8001e9e:	f000 f8b1 	bl	8002004 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001ea2:	4807      	ldr	r0, [pc, #28]	; (8001ec0 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001ea4:	f004 f955 	bl	8006152 <HAL_UARTEx_DisableFifoMode>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	bf14      	ite	ne
 8001eae:	2301      	movne	r3, #1
 8001eb0:	2300      	moveq	r3, #0
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <_ZL19MX_USART2_UART_Initv+0xb4>
  {
    Error_Handler();
 8001eb8:	f000 f8a4 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ebc:	bf00      	nop
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	200000f8 	.word	0x200000f8
 8001ec4:	40004400 	.word	0x40004400

08001ec8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001ece:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <_ZL11MX_DMA_Initv+0x50>)
 8001ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ed2:	4a11      	ldr	r2, [pc, #68]	; (8001f18 <_ZL11MX_DMA_Initv+0x50>)
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	6493      	str	r3, [r2, #72]	; 0x48
 8001eda:	4b0f      	ldr	r3, [pc, #60]	; (8001f18 <_ZL11MX_DMA_Initv+0x50>)
 8001edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	607b      	str	r3, [r7, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ee6:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <_ZL11MX_DMA_Initv+0x50>)
 8001ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eea:	4a0b      	ldr	r2, [pc, #44]	; (8001f18 <_ZL11MX_DMA_Initv+0x50>)
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	6493      	str	r3, [r2, #72]	; 0x48
 8001ef2:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <_ZL11MX_DMA_Initv+0x50>)
 8001ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	603b      	str	r3, [r7, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001efe:	2200      	movs	r2, #0
 8001f00:	2100      	movs	r1, #0
 8001f02:	201d      	movs	r0, #29
 8001f04:	f000 fc19 	bl	800273a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f08:	201d      	movs	r0, #29
 8001f0a:	f000 fc30 	bl	800276e <HAL_NVIC_EnableIRQ>

}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000

08001f1c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f22:	4b1b      	ldr	r3, [pc, #108]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f26:	4a1a      	ldr	r2, [pc, #104]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f28:	f043 0304 	orr.w	r3, r3, #4
 8001f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f2e:	4b18      	ldr	r3, [pc, #96]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f3a:	4b15      	ldr	r3, [pc, #84]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3e:	4a14      	ldr	r2, [pc, #80]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f46:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f56:	4a0e      	ldr	r2, [pc, #56]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	607b      	str	r3, [r7, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6a:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f6e:	4a08      	ldr	r2, [pc, #32]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f76:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <_ZL12MX_GPIO_Initv+0x74>)
 8001f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	603b      	str	r3, [r7, #0]
 8001f80:	683b      	ldr	r3, [r7, #0]

}
 8001f82:	bf00      	nop
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000

08001f94 <_Z8gps_testv>:
	float as = My_AS_Sensor.get_airspeed( );

}

void gps_test()
{
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	f2ad 5d24 	subw	sp, sp, #1316	; 0x524
 8001f9a:	af00      	add	r7, sp, #0
	 NEO_GPS My_GPS(&huart2);
 8001f9c:	f107 0320 	add.w	r3, r7, #32
 8001fa0:	4917      	ldr	r1, [pc, #92]	; (8002000 <_Z8gps_testv+0x6c>)
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe ff9c 	bl	8000ee0 <_ZN7NEO_GPSC1EP20__UART_HandleTypeDef>
	LOCATION loc;
	bool isWorking = My_GPS.refreshGPS();
 8001fa8:	f107 0320 	add.w	r3, r7, #32
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff f81b 	bl	8000fe8 <_ZN7NEO_GPS10refreshGPSEv>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	f887 351f 	strb.w	r3, [r7, #1311]	; 0x51f
	loc = My_GPS.get_location();
 8001fb8:	f507 63a4 	add.w	r3, r7, #1312	; 0x520
 8001fbc:	f5a3 64a2 	sub.w	r4, r3, #1296	; 0x510
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	f107 0220 	add.w	r2, r7, #32
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff f87f 	bl	80010cc <_ZN7NEO_GPS12get_locationEv>
 8001fce:	f507 63a4 	add.w	r3, r7, #1312	; 0x520
 8001fd2:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8001fd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int numofsat = My_GPS.get_number_of_sat();
 8001fdc:	f107 0320 	add.w	r3, r7, #32
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff f885 	bl	80010f0 <_ZN7NEO_GPS17get_number_of_satEv>
 8001fe6:	f8c7 0518 	str.w	r0, [r7, #1304]	; 0x518
	 NEO_GPS My_GPS(&huart2);
 8001fea:	f107 0320 	add.w	r3, r7, #32
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe ff86 	bl	8000f00 <_ZN7NEO_GPSD1Ev>
}
 8001ff4:	bf00      	nop
 8001ff6:	f207 5724 	addw	r7, r7, #1316	; 0x524
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}
 8001ffe:	bf00      	nop
 8002000:	200000f8 	.word	0x200000f8

08002004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002008:	b672      	cpsid	i
}
 800200a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800200c:	e7fe      	b.n	800200c <Error_Handler+0x8>
	...

08002010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002016:	4b0f      	ldr	r3, [pc, #60]	; (8002054 <HAL_MspInit+0x44>)
 8002018:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800201a:	4a0e      	ldr	r2, [pc, #56]	; (8002054 <HAL_MspInit+0x44>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6613      	str	r3, [r2, #96]	; 0x60
 8002022:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <HAL_MspInit+0x44>)
 8002024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	607b      	str	r3, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800202e:	4b09      	ldr	r3, [pc, #36]	; (8002054 <HAL_MspInit+0x44>)
 8002030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002032:	4a08      	ldr	r2, [pc, #32]	; (8002054 <HAL_MspInit+0x44>)
 8002034:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002038:	6593      	str	r3, [r2, #88]	; 0x58
 800203a:	4b06      	ldr	r3, [pc, #24]	; (8002054 <HAL_MspInit+0x44>)
 800203c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	40021000 	.word	0x40021000

08002058 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b0ae      	sub	sp, #184	; 0xb8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002060:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002070:	f107 0310 	add.w	r3, r7, #16
 8002074:	2294      	movs	r2, #148	; 0x94
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f005 f8bd 	bl	80071f8 <memset>
  if(hi2c->Instance==I2C1)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a21      	ldr	r2, [pc, #132]	; (8002108 <HAL_I2C_MspInit+0xb0>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d13b      	bne.n	8002100 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002088:	2340      	movs	r3, #64	; 0x40
 800208a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800208c:	2300      	movs	r3, #0
 800208e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002090:	f107 0310 	add.w	r3, r7, #16
 8002094:	4618      	mov	r0, r3
 8002096:	f002 fa25 	bl	80044e4 <HAL_RCCEx_PeriphCLKConfig>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80020a0:	f7ff ffb0 	bl	8002004 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a4:	4b19      	ldr	r3, [pc, #100]	; (800210c <HAL_I2C_MspInit+0xb4>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a8:	4a18      	ldr	r2, [pc, #96]	; (800210c <HAL_I2C_MspInit+0xb4>)
 80020aa:	f043 0302 	orr.w	r3, r3, #2
 80020ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020b0:	4b16      	ldr	r3, [pc, #88]	; (800210c <HAL_I2C_MspInit+0xb4>)
 80020b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020bc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020c4:	2312      	movs	r3, #18
 80020c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d0:	2300      	movs	r3, #0
 80020d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020d6:	2304      	movs	r3, #4
 80020d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020dc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80020e0:	4619      	mov	r1, r3
 80020e2:	480b      	ldr	r0, [pc, #44]	; (8002110 <HAL_I2C_MspInit+0xb8>)
 80020e4:	f000 ff0c 	bl	8002f00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020e8:	4b08      	ldr	r3, [pc, #32]	; (800210c <HAL_I2C_MspInit+0xb4>)
 80020ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ec:	4a07      	ldr	r2, [pc, #28]	; (800210c <HAL_I2C_MspInit+0xb4>)
 80020ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020f2:	6593      	str	r3, [r2, #88]	; 0x58
 80020f4:	4b05      	ldr	r3, [pc, #20]	; (800210c <HAL_I2C_MspInit+0xb4>)
 80020f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020fc:	60bb      	str	r3, [r7, #8]
 80020fe:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002100:	bf00      	nop
 8002102:	37b8      	adds	r7, #184	; 0xb8
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40005400 	.word	0x40005400
 800210c:	40021000 	.word	0x40021000
 8002110:	42020400 	.word	0x42020400

08002114 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b0ae      	sub	sp, #184	; 0xb8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800212c:	f107 0310 	add.w	r3, r7, #16
 8002130:	2294      	movs	r2, #148	; 0x94
 8002132:	2100      	movs	r1, #0
 8002134:	4618      	mov	r0, r3
 8002136:	f005 f85f 	bl	80071f8 <memset>
  if(huart->Instance==USART2)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a3e      	ldr	r2, [pc, #248]	; (8002238 <HAL_UART_MspInit+0x124>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d174      	bne.n	800222e <HAL_UART_MspInit+0x11a>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002144:	2302      	movs	r3, #2
 8002146:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002148:	2300      	movs	r3, #0
 800214a:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	4618      	mov	r0, r3
 8002152:	f002 f9c7 	bl	80044e4 <HAL_RCCEx_PeriphCLKConfig>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800215c:	f7ff ff52 	bl	8002004 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002160:	4b36      	ldr	r3, [pc, #216]	; (800223c <HAL_UART_MspInit+0x128>)
 8002162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002164:	4a35      	ldr	r2, [pc, #212]	; (800223c <HAL_UART_MspInit+0x128>)
 8002166:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800216a:	6593      	str	r3, [r2, #88]	; 0x58
 800216c:	4b33      	ldr	r3, [pc, #204]	; (800223c <HAL_UART_MspInit+0x128>)
 800216e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002178:	4b30      	ldr	r3, [pc, #192]	; (800223c <HAL_UART_MspInit+0x128>)
 800217a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800217c:	4a2f      	ldr	r2, [pc, #188]	; (800223c <HAL_UART_MspInit+0x128>)
 800217e:	f043 0301 	orr.w	r3, r3, #1
 8002182:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002184:	4b2d      	ldr	r3, [pc, #180]	; (800223c <HAL_UART_MspInit+0x128>)
 8002186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002190:	230c      	movs	r3, #12
 8002192:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002196:	2302      	movs	r3, #2
 8002198:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a2:	2300      	movs	r3, #0
 80021a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021a8:	2307      	movs	r3, #7
 80021aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021b2:	4619      	mov	r1, r3
 80021b4:	4822      	ldr	r0, [pc, #136]	; (8002240 <HAL_UART_MspInit+0x12c>)
 80021b6:	f000 fea3 	bl	8002f00 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80021ba:	4b22      	ldr	r3, [pc, #136]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021bc:	4a22      	ldr	r2, [pc, #136]	; (8002248 <HAL_UART_MspInit+0x134>)
 80021be:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80021c0:	4b20      	ldr	r3, [pc, #128]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021c2:	221b      	movs	r2, #27
 80021c4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021c6:	4b1f      	ldr	r3, [pc, #124]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021cc:	4b1d      	ldr	r3, [pc, #116]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021d2:	4b1c      	ldr	r3, [pc, #112]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021d4:	2280      	movs	r2, #128	; 0x80
 80021d6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021d8:	4b1a      	ldr	r3, [pc, #104]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021da:	2200      	movs	r2, #0
 80021dc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021de:	4b19      	ldr	r3, [pc, #100]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80021e4:	4b17      	ldr	r3, [pc, #92]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021e6:	2220      	movs	r2, #32
 80021e8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021ea:	4b16      	ldr	r3, [pc, #88]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80021f0:	4814      	ldr	r0, [pc, #80]	; (8002244 <HAL_UART_MspInit+0x130>)
 80021f2:	f000 fad7 	bl	80027a4 <HAL_DMA_Init>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <HAL_UART_MspInit+0xec>
    {
      Error_Handler();
 80021fc:	f7ff ff02 	bl	8002004 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002200:	2110      	movs	r1, #16
 8002202:	4810      	ldr	r0, [pc, #64]	; (8002244 <HAL_UART_MspInit+0x130>)
 8002204:	f000 fdac 	bl	8002d60 <HAL_DMA_ConfigChannelAttributes>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 800220e:	f7ff fef9 	bl	8002004 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a0b      	ldr	r2, [pc, #44]	; (8002244 <HAL_UART_MspInit+0x130>)
 8002216:	67da      	str	r2, [r3, #124]	; 0x7c
 8002218:	4a0a      	ldr	r2, [pc, #40]	; (8002244 <HAL_UART_MspInit+0x130>)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800221e:	2200      	movs	r2, #0
 8002220:	2100      	movs	r1, #0
 8002222:	203e      	movs	r0, #62	; 0x3e
 8002224:	f000 fa89 	bl	800273a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002228:	203e      	movs	r0, #62	; 0x3e
 800222a:	f000 faa0 	bl	800276e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800222e:	bf00      	nop
 8002230:	37b8      	adds	r7, #184	; 0xb8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40004400 	.word	0x40004400
 800223c:	40021000 	.word	0x40021000
 8002240:	42020000 	.word	0x42020000
 8002244:	20000188 	.word	0x20000188
 8002248:	40020008 	.word	0x40020008

0800224c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002250:	e7fe      	b.n	8002250 <NMI_Handler+0x4>

08002252 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002256:	e7fe      	b.n	8002256 <HardFault_Handler+0x4>

08002258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800225c:	e7fe      	b.n	800225c <MemManage_Handler+0x4>

0800225e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002262:	e7fe      	b.n	8002262 <BusFault_Handler+0x4>

08002264 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002268:	e7fe      	b.n	8002268 <UsageFault_Handler+0x4>

0800226a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002286:	b480      	push	{r7}
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002298:	f000 f954 	bl	8002544 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}

080022a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80022a4:	4802      	ldr	r0, [pc, #8]	; (80022b0 <DMA1_Channel1_IRQHandler+0x10>)
 80022a6:	f000 fc5b 	bl	8002b60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000188 	.word	0x20000188

080022b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 27.
  */
void USART2_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022b8:	4802      	ldr	r0, [pc, #8]	; (80022c4 <USART2_IRQHandler+0x10>)
 80022ba:	f002 febf 	bl	800503c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	200000f8 	.word	0x200000f8

080022c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <SystemInit+0x20>)
 80022ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d2:	4a05      	ldr	r2, [pc, #20]	; (80022e8 <SystemInit+0x20>)
 80022d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 80022f2:	4b4f      	ldr	r3, [pc, #316]	; (8002430 <SystemCoreClockUpdate+0x144>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0308 	and.w	r3, r3, #8
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d107      	bne.n	800230e <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 80022fe:	4b4c      	ldr	r3, [pc, #304]	; (8002430 <SystemCoreClockUpdate+0x144>)
 8002300:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002304:	0a1b      	lsrs	r3, r3, #8
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	e005      	b.n	800231a <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 800230e:	4b48      	ldr	r3, [pc, #288]	; (8002430 <SystemCoreClockUpdate+0x144>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	091b      	lsrs	r3, r3, #4
 8002314:	f003 030f 	and.w	r3, r3, #15
 8002318:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 800231a:	4a46      	ldr	r2, [pc, #280]	; (8002434 <SystemCoreClockUpdate+0x148>)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002322:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002324:	4b42      	ldr	r3, [pc, #264]	; (8002430 <SystemCoreClockUpdate+0x144>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f003 030c 	and.w	r3, r3, #12
 800232c:	2b0c      	cmp	r3, #12
 800232e:	d866      	bhi.n	80023fe <SystemCoreClockUpdate+0x112>
 8002330:	a201      	add	r2, pc, #4	; (adr r2, 8002338 <SystemCoreClockUpdate+0x4c>)
 8002332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002336:	bf00      	nop
 8002338:	0800236d 	.word	0x0800236d
 800233c:	080023ff 	.word	0x080023ff
 8002340:	080023ff 	.word	0x080023ff
 8002344:	080023ff 	.word	0x080023ff
 8002348:	08002375 	.word	0x08002375
 800234c:	080023ff 	.word	0x080023ff
 8002350:	080023ff 	.word	0x080023ff
 8002354:	080023ff 	.word	0x080023ff
 8002358:	0800237d 	.word	0x0800237d
 800235c:	080023ff 	.word	0x080023ff
 8002360:	080023ff 	.word	0x080023ff
 8002364:	080023ff 	.word	0x080023ff
 8002368:	08002385 	.word	0x08002385
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 800236c:	4a32      	ldr	r2, [pc, #200]	; (8002438 <SystemCoreClockUpdate+0x14c>)
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	6013      	str	r3, [r2, #0]
      break;
 8002372:	e048      	b.n	8002406 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002374:	4b30      	ldr	r3, [pc, #192]	; (8002438 <SystemCoreClockUpdate+0x14c>)
 8002376:	4a31      	ldr	r2, [pc, #196]	; (800243c <SystemCoreClockUpdate+0x150>)
 8002378:	601a      	str	r2, [r3, #0]
      break;
 800237a:	e044      	b.n	8002406 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800237c:	4b2e      	ldr	r3, [pc, #184]	; (8002438 <SystemCoreClockUpdate+0x14c>)
 800237e:	4a2f      	ldr	r2, [pc, #188]	; (800243c <SystemCoreClockUpdate+0x150>)
 8002380:	601a      	str	r2, [r3, #0]
      break;
 8002382:	e040      	b.n	8002406 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002384:	4b2a      	ldr	r3, [pc, #168]	; (8002430 <SystemCoreClockUpdate+0x144>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0303 	and.w	r3, r3, #3
 800238c:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 800238e:	4b28      	ldr	r3, [pc, #160]	; (8002430 <SystemCoreClockUpdate+0x144>)
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	091b      	lsrs	r3, r3, #4
 8002394:	f003 030f 	and.w	r3, r3, #15
 8002398:	3301      	adds	r3, #1
 800239a:	60bb      	str	r3, [r7, #8]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d003      	beq.n	80023aa <SystemCoreClockUpdate+0xbe>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2b03      	cmp	r3, #3
 80023a6:	d006      	beq.n	80023b6 <SystemCoreClockUpdate+0xca>
 80023a8:	e00b      	b.n	80023c2 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80023aa:	4a24      	ldr	r2, [pc, #144]	; (800243c <SystemCoreClockUpdate+0x150>)
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b2:	613b      	str	r3, [r7, #16]
          break;
 80023b4:	e00b      	b.n	80023ce <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80023b6:	4a21      	ldr	r2, [pc, #132]	; (800243c <SystemCoreClockUpdate+0x150>)
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80023be:	613b      	str	r3, [r7, #16]
          break;
 80023c0:	e005      	b.n	80023ce <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ca:	613b      	str	r3, [r7, #16]
          break;
 80023cc:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80023ce:	4b18      	ldr	r3, [pc, #96]	; (8002430 <SystemCoreClockUpdate+0x144>)
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	0a1b      	lsrs	r3, r3, #8
 80023d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	fb02 f303 	mul.w	r3, r2, r3
 80023de:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80023e0:	4b13      	ldr	r3, [pc, #76]	; (8002430 <SystemCoreClockUpdate+0x144>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	0e5b      	lsrs	r3, r3, #25
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	3301      	adds	r3, #1
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f8:	4a0f      	ldr	r2, [pc, #60]	; (8002438 <SystemCoreClockUpdate+0x14c>)
 80023fa:	6013      	str	r3, [r2, #0]
      break;
 80023fc:	e003      	b.n	8002406 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 80023fe:	4a0e      	ldr	r2, [pc, #56]	; (8002438 <SystemCoreClockUpdate+0x14c>)
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	6013      	str	r3, [r2, #0]
      break;
 8002404:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8002406:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <SystemCoreClockUpdate+0x144>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	091b      	lsrs	r3, r3, #4
 800240c:	f003 030f 	and.w	r3, r3, #15
 8002410:	4a0b      	ldr	r2, [pc, #44]	; (8002440 <SystemCoreClockUpdate+0x154>)
 8002412:	5cd3      	ldrb	r3, [r2, r3]
 8002414:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8002416:	4b08      	ldr	r3, [pc, #32]	; (8002438 <SystemCoreClockUpdate+0x14c>)
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	fa22 f303 	lsr.w	r3, r2, r3
 8002420:	4a05      	ldr	r2, [pc, #20]	; (8002438 <SystemCoreClockUpdate+0x14c>)
 8002422:	6013      	str	r3, [r2, #0]
}
 8002424:	bf00      	nop
 8002426:	371c      	adds	r7, #28
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	40021000 	.word	0x40021000
 8002434:	08007358 	.word	0x08007358
 8002438:	20000004 	.word	0x20000004
 800243c:	00f42400 	.word	0x00f42400
 8002440:	08007340 	.word	0x08007340

08002444 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002444:	f8df d034 	ldr.w	sp, [pc, #52]	; 800247c <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002448:	f7ff ff3e 	bl	80022c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800244c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800244e:	e003      	b.n	8002458 <LoopCopyDataInit>

08002450 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002450:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002452:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002454:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002456:	3104      	adds	r1, #4

08002458 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002458:	480a      	ldr	r0, [pc, #40]	; (8002484 <LoopForever+0xa>)
	ldr	r3, =_edata
 800245a:	4b0b      	ldr	r3, [pc, #44]	; (8002488 <LoopForever+0xe>)
	adds	r2, r0, r1
 800245c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800245e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002460:	d3f6      	bcc.n	8002450 <CopyDataInit>
	ldr	r2, =_sbss
 8002462:	4a0a      	ldr	r2, [pc, #40]	; (800248c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002464:	e002      	b.n	800246c <LoopFillZerobss>

08002466 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002466:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002468:	f842 3b04 	str.w	r3, [r2], #4

0800246c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800246c:	4b08      	ldr	r3, [pc, #32]	; (8002490 <LoopForever+0x16>)
	cmp	r2, r3
 800246e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002470:	d3f9      	bcc.n	8002466 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002472:	f004 fe9d 	bl	80071b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002476:	f7ff fc13 	bl	8001ca0 <main>

0800247a <LoopForever>:

LoopForever:
    b LoopForever
 800247a:	e7fe      	b.n	800247a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800247c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8002480:	08007504 	.word	0x08007504
	ldr	r0, =_sdata
 8002484:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002488:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 800248c:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8002490:	200001f4 	.word	0x200001f4

08002494 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002494:	e7fe      	b.n	8002494 <ADC1_2_IRQHandler>

08002496 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800249c:	2300      	movs	r3, #0
 800249e:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80024a0:	2004      	movs	r0, #4
 80024a2:	f000 f93f 	bl	8002724 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 80024a6:	f7ff ff21 	bl	80022ec <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024aa:	2007      	movs	r0, #7
 80024ac:	f000 f80e 	bl	80024cc <HAL_InitTick>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	71fb      	strb	r3, [r7, #7]
 80024ba:	e001      	b.n	80024c0 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024bc:	f7ff fda8 	bl	8002010 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024c0:	79fb      	ldrb	r3, [r7, #7]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80024d8:	4b17      	ldr	r3, [pc, #92]	; (8002538 <HAL_InitTick+0x6c>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d023      	beq.n	8002528 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024e0:	4b16      	ldr	r3, [pc, #88]	; (800253c <HAL_InitTick+0x70>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b14      	ldr	r3, [pc, #80]	; (8002538 <HAL_InitTick+0x6c>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f947 	bl	800278a <HAL_SYSTICK_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10f      	bne.n	8002522 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b07      	cmp	r3, #7
 8002506:	d809      	bhi.n	800251c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002508:	2200      	movs	r2, #0
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	f04f 30ff 	mov.w	r0, #4294967295
 8002510:	f000 f913 	bl	800273a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002514:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <HAL_InitTick+0x74>)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	e007      	b.n	800252c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
 8002520:	e004      	b.n	800252c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	73fb      	strb	r3, [r7, #15]
 8002526:	e001      	b.n	800252c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800252c:	7bfb      	ldrb	r3, [r7, #15]
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000000c 	.word	0x2000000c
 800253c:	20000004 	.word	0x20000004
 8002540:	20000008 	.word	0x20000008

08002544 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002548:	4b06      	ldr	r3, [pc, #24]	; (8002564 <HAL_IncTick+0x20>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	4b06      	ldr	r3, [pc, #24]	; (8002568 <HAL_IncTick+0x24>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4413      	add	r3, r2
 8002554:	4a04      	ldr	r2, [pc, #16]	; (8002568 <HAL_IncTick+0x24>)
 8002556:	6013      	str	r3, [r2, #0]
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	2000000c 	.word	0x2000000c
 8002568:	200001f0 	.word	0x200001f0

0800256c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return uwTick;
 8002570:	4b03      	ldr	r3, [pc, #12]	; (8002580 <HAL_GetTick+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	200001f0 	.word	0x200001f0

08002584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002594:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800259a:	68ba      	ldr	r2, [r7, #8]
 800259c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025a0:	4013      	ands	r3, r2
 80025a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025b6:	4a04      	ldr	r2, [pc, #16]	; (80025c8 <__NVIC_SetPriorityGrouping+0x44>)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	60d3      	str	r3, [r2, #12]
}
 80025bc:	bf00      	nop
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025d0:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <__NVIC_GetPriorityGrouping+0x18>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	f003 0307 	and.w	r3, r3, #7
}
 80025da:	4618      	mov	r0, r3
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	db0b      	blt.n	8002612 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025fa:	79fb      	ldrb	r3, [r7, #7]
 80025fc:	f003 021f 	and.w	r2, r3, #31
 8002600:	4907      	ldr	r1, [pc, #28]	; (8002620 <__NVIC_EnableIRQ+0x38>)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	2001      	movs	r0, #1
 800260a:	fa00 f202 	lsl.w	r2, r0, r2
 800260e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	e000e100 	.word	0xe000e100

08002624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	6039      	str	r1, [r7, #0]
 800262e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002634:	2b00      	cmp	r3, #0
 8002636:	db0a      	blt.n	800264e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	b2da      	uxtb	r2, r3
 800263c:	490c      	ldr	r1, [pc, #48]	; (8002670 <__NVIC_SetPriority+0x4c>)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	0152      	lsls	r2, r2, #5
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	440b      	add	r3, r1
 8002648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800264c:	e00a      	b.n	8002664 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	b2da      	uxtb	r2, r3
 8002652:	4908      	ldr	r1, [pc, #32]	; (8002674 <__NVIC_SetPriority+0x50>)
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	3b04      	subs	r3, #4
 800265c:	0152      	lsls	r2, r2, #5
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	440b      	add	r3, r1
 8002662:	761a      	strb	r2, [r3, #24]
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000e100 	.word	0xe000e100
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002678:	b480      	push	{r7}
 800267a:	b089      	sub	sp, #36	; 0x24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f1c3 0307 	rsb	r3, r3, #7
 8002692:	2b03      	cmp	r3, #3
 8002694:	bf28      	it	cs
 8002696:	2303      	movcs	r3, #3
 8002698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	3303      	adds	r3, #3
 800269e:	2b06      	cmp	r3, #6
 80026a0:	d902      	bls.n	80026a8 <NVIC_EncodePriority+0x30>
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	3b04      	subs	r3, #4
 80026a6:	e000      	b.n	80026aa <NVIC_EncodePriority+0x32>
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ac:	f04f 32ff 	mov.w	r2, #4294967295
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43da      	mvns	r2, r3
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	401a      	ands	r2, r3
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026c0:	f04f 31ff 	mov.w	r1, #4294967295
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ca:	43d9      	mvns	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d0:	4313      	orrs	r3, r2
         );
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3724      	adds	r7, #36	; 0x24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
	...

080026e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026f0:	d301      	bcc.n	80026f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026f2:	2301      	movs	r3, #1
 80026f4:	e00f      	b.n	8002716 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026f6:	4a0a      	ldr	r2, [pc, #40]	; (8002720 <SysTick_Config+0x40>)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026fe:	2107      	movs	r1, #7
 8002700:	f04f 30ff 	mov.w	r0, #4294967295
 8002704:	f7ff ff8e 	bl	8002624 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002708:	4b05      	ldr	r3, [pc, #20]	; (8002720 <SysTick_Config+0x40>)
 800270a:	2200      	movs	r2, #0
 800270c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800270e:	4b04      	ldr	r3, [pc, #16]	; (8002720 <SysTick_Config+0x40>)
 8002710:	2207      	movs	r2, #7
 8002712:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	e000e010 	.word	0xe000e010

08002724 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f7ff ff29 	bl	8002584 <__NVIC_SetPriorityGrouping>
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b086      	sub	sp, #24
 800273e:	af00      	add	r7, sp, #0
 8002740:	4603      	mov	r3, r0
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
 8002746:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002748:	f7ff ff40 	bl	80025cc <__NVIC_GetPriorityGrouping>
 800274c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	68b9      	ldr	r1, [r7, #8]
 8002752:	6978      	ldr	r0, [r7, #20]
 8002754:	f7ff ff90 	bl	8002678 <NVIC_EncodePriority>
 8002758:	4602      	mov	r2, r0
 800275a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800275e:	4611      	mov	r1, r2
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff ff5f 	bl	8002624 <__NVIC_SetPriority>
}
 8002766:	bf00      	nop
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b082      	sub	sp, #8
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff ff33 	bl	80025e8 <__NVIC_EnableIRQ>
}
 8002782:	bf00      	nop
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff ffa4 	bl	80026e0 <SysTick_Config>
 8002798:	4603      	mov	r3, r0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e08d      	b.n	80028d2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	461a      	mov	r2, r3
 80027bc:	4b47      	ldr	r3, [pc, #284]	; (80028dc <HAL_DMA_Init+0x138>)
 80027be:	429a      	cmp	r2, r3
 80027c0:	d80f      	bhi.n	80027e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	4b45      	ldr	r3, [pc, #276]	; (80028e0 <HAL_DMA_Init+0x13c>)
 80027ca:	4413      	add	r3, r2
 80027cc:	4a45      	ldr	r2, [pc, #276]	; (80028e4 <HAL_DMA_Init+0x140>)
 80027ce:	fba2 2303 	umull	r2, r3, r2, r3
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	009a      	lsls	r2, r3, #2
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	64da      	str	r2, [r3, #76]	; 0x4c
    hdma->DmaBaseAddress = DMA1;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a42      	ldr	r2, [pc, #264]	; (80028e8 <HAL_DMA_Init+0x144>)
 80027de:	649a      	str	r2, [r3, #72]	; 0x48
 80027e0:	e00e      	b.n	8002800 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	461a      	mov	r2, r3
 80027e8:	4b40      	ldr	r3, [pc, #256]	; (80028ec <HAL_DMA_Init+0x148>)
 80027ea:	4413      	add	r3, r2
 80027ec:	4a3d      	ldr	r2, [pc, #244]	; (80028e4 <HAL_DMA_Init+0x140>)
 80027ee:	fba2 2303 	umull	r2, r3, r2, r3
 80027f2:	091b      	lsrs	r3, r3, #4
 80027f4:	009a      	lsls	r2, r3, #2
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	64da      	str	r2, [r3, #76]	; 0x4c
    hdma->DmaBaseAddress = DMA2;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a3c      	ldr	r2, [pc, #240]	; (80028f0 <HAL_DMA_Init+0x14c>)
 80027fe:	649a      	str	r2, [r3, #72]	; 0x48
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8002816:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 800281a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM | DMA_CCR_CT     |
                      DMA_CCR_DBM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002824:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002830:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800283c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002844:	68fa      	ldr	r2, [r7, #12]
 8002846:	4313      	orrs	r3, r2
 8002848:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f000 faf2 	bl	8002e3c <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002860:	d102      	bne.n	8002868 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002870:	b2d2      	uxtb	r2, r2
 8002872:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800287c:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d010      	beq.n	80028a8 <HAL_DMA_Init+0x104>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	2b04      	cmp	r3, #4
 800288c:	d80c      	bhi.n	80028a8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 fb12 	bl	8002eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	e008      	b.n	80028ba <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	65da      	str	r2, [r3, #92]	; 0x5c
    hdma->DMAmuxRequestGenStatus = 0U;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	645a      	str	r2, [r3, #68]	; 0x44

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40020407 	.word	0x40020407
 80028e0:	bffdfff8 	.word	0xbffdfff8
 80028e4:	cccccccd 	.word	0xcccccccd
 80028e8:	40020000 	.word	0x40020000
 80028ec:	bffdfbf8 	.word	0xbffdfbf8
 80028f0:	40020400 	.word	0x40020400

080028f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]
 8002900:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800290c:	2b01      	cmp	r3, #1
 800290e:	d101      	bne.n	8002914 <HAL_DMA_Start_IT+0x20>
 8002910:	2302      	movs	r3, #2
 8002912:	e066      	b.n	80029e2 <HAL_DMA_Start_IT+0xee>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b01      	cmp	r3, #1
 8002926:	d155      	bne.n	80029d4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2202      	movs	r2, #2
 800292c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	645a      	str	r2, [r3, #68]	; 0x44

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f022 0201 	bic.w	r2, r2, #1
 8002944:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	68b9      	ldr	r1, [r7, #8]
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 fa37 	bl	8002dc0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	2b00      	cmp	r3, #0
 8002958:	d008      	beq.n	800296c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f042 020e 	orr.w	r2, r2, #14
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	e00f      	b.n	800298c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0204 	bic.w	r2, r2, #4
 800297a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 020a 	orr.w	r2, r2, #10
 800298a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d007      	beq.n	80029aa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029a8:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d007      	beq.n	80029c2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029c0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f042 0201 	orr.w	r2, r2, #1
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	e005      	b.n	80029e0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80029dc:	2302      	movs	r3, #2
 80029de:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80029e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b085      	sub	sp, #20
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d008      	beq.n	8002a14 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2204      	movs	r2, #4
 8002a06:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e040      	b.n	8002a96 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 020e 	bic.w	r2, r2, #14
 8002a22:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a32:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0201 	bic.w	r2, r2, #1
 8002a42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a48:	f003 021c 	and.w	r2, r3, #28
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a50:	2101      	movs	r1, #1
 8002a52:	fa01 f202 	lsl.w	r2, r1, r2
 8002a56:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002a60:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00c      	beq.n	8002a84 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a78:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8002a82:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b084      	sub	sp, #16
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d005      	beq.n	8002ac6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2204      	movs	r2, #4
 8002abe:	645a      	str	r2, [r3, #68]	; 0x44

    status = HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	73fb      	strb	r3, [r7, #15]
 8002ac4:	e047      	b.n	8002b56 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 020e 	bic.w	r2, r2, #14
 8002ad4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0201 	bic.w	r2, r2, #1
 8002ae4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002af0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002af4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	f003 021c 	and.w	r2, r3, #28
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b02:	2101      	movs	r1, #1
 8002b04:	fa01 f202 	lsl.w	r2, r1, r2
 8002b08:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002b12:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00c      	beq.n	8002b36 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b2a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8002b34:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	4798      	blx	r3
    }
  }
  return status;
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b7c:	f003 031c 	and.w	r3, r3, #28
 8002b80:	2204      	movs	r2, #4
 8002b82:	409a      	lsls	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d053      	beq.n	8002c34 <HAL_DMA_IRQHandler+0xd4>
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d04e      	beq.n	8002c34 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Multi_Buffering mode enabled */
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d024      	beq.n	8002bee <HAL_DMA_IRQHandler+0x8e>
    {
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba8:	f003 021c 	and.w	r2, r3, #28
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bb0:	2104      	movs	r1, #4
 8002bb2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb6:	605a      	str	r2, [r3, #4]

      /* Current memory buffer used is Memory 0 */
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d109      	bne.n	8002bda <HAL_DMA_IRQHandler+0x7a>
      {
        if(hdma->XferHalfCpltCallback != NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f000 80c0 	beq.w	8002d50 <HAL_DMA_IRQHandler+0x1f0>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002bd8:	e0ba      	b.n	8002d50 <HAL_DMA_IRQHandler+0x1f0>
        }
      }
      /* Current memory buffer used is Memory 1 */
      else
      {
        if(hdma->XferM1HalfCpltCallback != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 80b6 	beq.w	8002d50 <HAL_DMA_IRQHandler+0x1f0>
        {
          /* Half transfer callback */
          hdma->XferM1HalfCpltCallback(hdma);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002bec:	e0b0      	b.n	8002d50 <HAL_DMA_IRQHandler+0x1f0>
      }
    }
    else
    {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0320 	and.w	r3, r3, #32
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d107      	bne.n	8002c0c <HAL_DMA_IRQHandler+0xac>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f022 0204 	bic.w	r2, r2, #4
 8002c0a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c10:	f003 021c 	and.w	r2, r3, #28
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c18:	2104      	movs	r1, #4
 8002c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c1e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 8093 	beq.w	8002d50 <HAL_DMA_IRQHandler+0x1f0>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002c32:	e08d      	b.n	8002d50 <HAL_DMA_IRQHandler+0x1f0>
      }
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c38:	f003 031c 	and.w	r3, r3, #28
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	409a      	lsls	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d04e      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x186>
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d049      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x186>
  {
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d018      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x132>
    {
      /* Current memory buffer used is Memory 0 */
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d108      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x120>
      {
        if(hdma->XferM1CpltCallback != NULL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d06e      	beq.n	8002d54 <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer complete Callback for memory1 */
          hdma->XferM1CpltCallback(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002c7e:	e069      	b.n	8002d54 <HAL_DMA_IRQHandler+0x1f4>
        }
      }
      /* Current memory buffer used is Memory 1 */
      else
      {
        if(hdma->XferCpltCallback != NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d065      	beq.n	8002d54 <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer complete Callback for memory0 */
          hdma->XferCpltCallback(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002c90:	e060      	b.n	8002d54 <HAL_DMA_IRQHandler+0x1f4>
        }
      }
    }
    else
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0320 	and.w	r3, r3, #32
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10b      	bne.n	8002cb8 <HAL_DMA_IRQHandler+0x158>
      {
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        /* Disable the transfer complete and error interrupt */
        /* if the DMA mode is not CIRCULAR  */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 020a 	bic.w	r2, r2, #10
 8002cae:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cbc:	f003 021c 	and.w	r2, r3, #28
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cc4:	2102      	movs	r1, #2
 8002cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8002cca:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if(hdma->XferCpltCallback != NULL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d03b      	beq.n	8002d54 <HAL_DMA_IRQHandler+0x1f4>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002ce4:	e036      	b.n	8002d54 <HAL_DMA_IRQHandler+0x1f4>
      }
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cea:	f003 031c 	and.w	r3, r3, #28
 8002cee:	2208      	movs	r2, #8
 8002cf0:	409a      	lsls	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d02e      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x1f8>
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	f003 0308 	and.w	r3, r3, #8
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d029      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x1f8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 020e 	bic.w	r2, r2, #14
 8002d12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d18:	f003 021c 	and.w	r2, r3, #28
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d20:	2101      	movs	r1, #1
 8002d22:	fa01 f202 	lsl.w	r2, r1, r2
 8002d26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d008      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x1f8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002d4e:	e002      	b.n	8002d56 <HAL_DMA_IRQHandler+0x1f6>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002d50:	bf00      	nop
 8002d52:	e000      	b.n	8002d56 <HAL_DMA_IRQHandler+0x1f6>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8002d54:	bf00      	nop
  return;
 8002d56:	bf00      	nop
 8002d58:	bf00      	nop
}
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *         This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	72fb      	strb	r3, [r7, #11]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  uint32_t ccr_SECM;
#endif
  
  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d103      	bne.n	8002d7c <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	72fb      	strb	r3, [r7, #11]
    return status;
 8002d78:	7afb      	ldrb	r3, [r7, #11]
 8002d7a:	e01b      	b.n	8002db4 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	f003 0310 	and.w	r3, r3, #16
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00d      	beq.n	8002daa <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d004      	beq.n	8002da2 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d9e:	60fb      	str	r3, [r7, #12]
 8002da0:	e003      	b.n	8002daa <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002da8:	60fb      	str	r3, [r7, #12]
  }

#endif /* __ARM_FEATURE_CMSE */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	601a      	str	r2, [r3, #0]

  return status;
 8002db2:	7afb      	ldrb	r3, [r7, #11]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
 8002dcc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002dd6:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d004      	beq.n	8002dea <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002de4:	68fa      	ldr	r2, [r7, #12]
 8002de6:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8002de8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dee:	f003 021c 	and.w	r2, r3, #28
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002df6:	2101      	movs	r1, #1
 8002df8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dfc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	2b10      	cmp	r3, #16
 8002e0c:	d108      	bne.n	8002e20 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CM0AR = SrcAddress;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CM0AR = DstAddress;
  }
}
 8002e1e:	e007      	b.n	8002e30 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68ba      	ldr	r2, [r7, #8]
 8002e26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CM0AR = DstAddress;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	60da      	str	r2, [r3, #12]
}
 8002e30:	bf00      	nop
 8002e32:	3714      	adds	r7, #20
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4b17      	ldr	r3, [pc, #92]	; (8002ea8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d80a      	bhi.n	8002e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e54:	089b      	lsrs	r3, r3, #2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e5c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6513      	str	r3, [r2, #80]	; 0x50
 8002e64:	e007      	b.n	8002e76 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e6a:	089b      	lsrs	r3, r3, #2
 8002e6c:	009a      	lsls	r2, r3, #2
 8002e6e:	4b0f      	ldr	r3, [pc, #60]	; (8002eac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002e70:	4413      	add	r3, r2
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	6513      	str	r3, [r2, #80]	; 0x50
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	3b08      	subs	r3, #8
 8002e7e:	4a0c      	ldr	r2, [pc, #48]	; (8002eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002e80:	fba2 2303 	umull	r2, r3, r2, r3
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a0a      	ldr	r2, [pc, #40]	; (8002eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002e8c:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f003 031f 	and.w	r3, r3, #31
 8002e94:	2201      	movs	r2, #1
 8002e96:	409a      	lsls	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002e9c:	bf00      	nop
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr
 8002ea8:	40020407 	.word	0x40020407
 8002eac:	40020820 	.word	0x40020820
 8002eb0:	cccccccd 	.word	0xcccccccd
 8002eb4:	40020880 	.word	0x40020880

08002eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	4b0b      	ldr	r3, [pc, #44]	; (8002ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002ecc:	4413      	add	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	65da      	str	r2, [r3, #92]	; 0x5c

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a08      	ldr	r2, [pc, #32]	; (8002efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002eda:	661a      	str	r2, [r3, #96]	; 0x60

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	f003 0303 	and.w	r3, r3, #3
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	409a      	lsls	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	665a      	str	r2, [r3, #100]	; 0x64
}
 8002eec:	bf00      	nop
 8002eee:	3714      	adds	r7, #20
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr
 8002ef8:	1000823f 	.word	0x1000823f
 8002efc:	40020940 	.word	0x40020940

08002f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b087      	sub	sp, #28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f0e:	e158      	b.n	80031c2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	2101      	movs	r1, #1
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	60fb      	str	r3, [r7, #12]

    if(iocurrent != 0U)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	f000 814a 	beq.w	80031bc <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d00b      	beq.n	8002f48 <HAL_GPIO_Init+0x48>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d007      	beq.n	8002f48 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f3c:	2b11      	cmp	r3, #17
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b12      	cmp	r3, #18
 8002f46:	d130      	bne.n	8002faa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	2203      	movs	r2, #3
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	68da      	ldr	r2, [r3, #12]
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f7e:	2201      	movs	r2, #1
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	43db      	mvns	r3, r3
 8002f88:	693a      	ldr	r2, [r7, #16]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	091b      	lsrs	r3, r3, #4
 8002f94:	f003 0201 	and.w	r2, r3, #1
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	689a      	ldr	r2, [r3, #8]
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	693a      	ldr	r2, [r7, #16]
 8002fd8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d003      	beq.n	8002fea <HAL_GPIO_Init+0xea>
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b12      	cmp	r3, #18
 8002fe8:	d123      	bne.n	8003032 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	08da      	lsrs	r2, r3, #3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3208      	adds	r2, #8
 8002ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	220f      	movs	r2, #15
 8003002:	fa02 f303 	lsl.w	r3, r2, r3
 8003006:	43db      	mvns	r3, r3
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	4013      	ands	r3, r2
 800300c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	691a      	ldr	r2, [r3, #16]
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	4313      	orrs	r3, r2
 8003022:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	08da      	lsrs	r2, r3, #3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3208      	adds	r2, #8
 800302c:	6939      	ldr	r1, [r7, #16]
 800302e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	2203      	movs	r2, #3
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43db      	mvns	r3, r3
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	4013      	ands	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f003 0203 	and.w	r2, r3, #3
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	fa02 f303 	lsl.w	r3, r2, r3
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 80a4 	beq.w	80031bc <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8003074:	4a5a      	ldr	r2, [pc, #360]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	089b      	lsrs	r3, r3, #2
 800307a:	3318      	adds	r3, #24
 800307c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003080:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f003 0303 	and.w	r3, r3, #3
 8003088:	00db      	lsls	r3, r3, #3
 800308a:	220f      	movs	r2, #15
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43db      	mvns	r3, r3
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	4013      	ands	r3, r2
 8003096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4a52      	ldr	r2, [pc, #328]	; (80031e4 <HAL_GPIO_Init+0x2e4>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d025      	beq.n	80030ec <HAL_GPIO_Init+0x1ec>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a51      	ldr	r2, [pc, #324]	; (80031e8 <HAL_GPIO_Init+0x2e8>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d01f      	beq.n	80030e8 <HAL_GPIO_Init+0x1e8>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a50      	ldr	r2, [pc, #320]	; (80031ec <HAL_GPIO_Init+0x2ec>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d019      	beq.n	80030e4 <HAL_GPIO_Init+0x1e4>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a4f      	ldr	r2, [pc, #316]	; (80031f0 <HAL_GPIO_Init+0x2f0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d013      	beq.n	80030e0 <HAL_GPIO_Init+0x1e0>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a4e      	ldr	r2, [pc, #312]	; (80031f4 <HAL_GPIO_Init+0x2f4>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d00d      	beq.n	80030dc <HAL_GPIO_Init+0x1dc>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a4d      	ldr	r2, [pc, #308]	; (80031f8 <HAL_GPIO_Init+0x2f8>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d007      	beq.n	80030d8 <HAL_GPIO_Init+0x1d8>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a4c      	ldr	r2, [pc, #304]	; (80031fc <HAL_GPIO_Init+0x2fc>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d101      	bne.n	80030d4 <HAL_GPIO_Init+0x1d4>
 80030d0:	2306      	movs	r3, #6
 80030d2:	e00c      	b.n	80030ee <HAL_GPIO_Init+0x1ee>
 80030d4:	2307      	movs	r3, #7
 80030d6:	e00a      	b.n	80030ee <HAL_GPIO_Init+0x1ee>
 80030d8:	2305      	movs	r3, #5
 80030da:	e008      	b.n	80030ee <HAL_GPIO_Init+0x1ee>
 80030dc:	2304      	movs	r3, #4
 80030de:	e006      	b.n	80030ee <HAL_GPIO_Init+0x1ee>
 80030e0:	2303      	movs	r3, #3
 80030e2:	e004      	b.n	80030ee <HAL_GPIO_Init+0x1ee>
 80030e4:	2302      	movs	r3, #2
 80030e6:	e002      	b.n	80030ee <HAL_GPIO_Init+0x1ee>
 80030e8:	2301      	movs	r3, #1
 80030ea:	e000      	b.n	80030ee <HAL_GPIO_Init+0x1ee>
 80030ec:	2300      	movs	r3, #0
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	f002 0203 	and.w	r2, r2, #3
 80030f4:	00d2      	lsls	r2, r2, #3
 80030f6:	4093      	lsls	r3, r2
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 80030fe:	4938      	ldr	r1, [pc, #224]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	089b      	lsrs	r3, r3, #2
 8003104:	3318      	adds	r3, #24
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800310c:	4b34      	ldr	r3, [pc, #208]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 800310e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003112:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	43db      	mvns	r3, r3
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4013      	ands	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003132:	4a2b      	ldr	r2, [pc, #172]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800313a:	4b29      	ldr	r3, [pc, #164]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 800313c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003140:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	43db      	mvns	r3, r3
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	4013      	ands	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d003      	beq.n	8003160 <HAL_GPIO_Init+0x260>
        {
          temp |= iocurrent;
 8003158:	693a      	ldr	r2, [r7, #16]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	4313      	orrs	r3, r2
 800315e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003160:	4a1f      	ldr	r2, [pc, #124]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003168:	4b1d      	ldr	r3, [pc, #116]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	43db      	mvns	r3, r3
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4013      	ands	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4313      	orrs	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800318c:	4a14      	ldr	r2, [pc, #80]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003192:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	43db      	mvns	r3, r3
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	4013      	ands	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80031b6:	4a0a      	ldr	r2, [pc, #40]	; (80031e0 <HAL_GPIO_Init+0x2e0>)
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	3301      	adds	r3, #1
 80031c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	fa22 f303 	lsr.w	r3, r2, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f47f ae9f 	bne.w	8002f10 <HAL_GPIO_Init+0x10>
  }
}
 80031d2:	bf00      	nop
 80031d4:	bf00      	nop
 80031d6:	371c      	adds	r7, #28
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	4002f400 	.word	0x4002f400
 80031e4:	42020000 	.word	0x42020000
 80031e8:	42020400 	.word	0x42020400
 80031ec:	42020800 	.word	0x42020800
 80031f0:	42020c00 	.word	0x42020c00
 80031f4:	42021000 	.word	0x42021000
 80031f8:	42021400 	.word	0x42021400
 80031fc:	42021800 	.word	0x42021800

08003200 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e081      	b.n	8003316 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d106      	bne.n	800322c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f7fe ff16 	bl	8002058 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2224      	movs	r2, #36	; 0x24
 8003230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0201 	bic.w	r2, r2, #1
 8003242:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003250:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003260:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d107      	bne.n	800327a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	e006      	b.n	8003288 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689a      	ldr	r2, [r3, #8]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003286:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	2b02      	cmp	r3, #2
 800328e:	d104      	bne.n	800329a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003298:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80032a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68da      	ldr	r2, [r3, #12]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691a      	ldr	r2, [r3, #16]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	ea42 0103 	orr.w	r1, r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	021a      	lsls	r2, r3, #8
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69d9      	ldr	r1, [r3, #28]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a1a      	ldr	r2, [r3, #32]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0201 	orr.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2220      	movs	r2, #32
 8003302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
 8003326:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b20      	cmp	r3, #32
 8003332:	d138      	bne.n	80033a6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800333a:	2b01      	cmp	r3, #1
 800333c:	d101      	bne.n	8003342 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800333e:	2302      	movs	r3, #2
 8003340:	e032      	b.n	80033a8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2224      	movs	r2, #36	; 0x24
 800334e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 0201 	bic.w	r2, r2, #1
 8003360:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003370:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	6819      	ldr	r1, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f042 0201 	orr.w	r2, r2, #1
 8003390:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2220      	movs	r2, #32
 8003396:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033a2:	2300      	movs	r3, #0
 80033a4:	e000      	b.n	80033a8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80033a6:	2302      	movs	r3, #2
  }
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b085      	sub	sp, #20
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b20      	cmp	r3, #32
 80033c8:	d139      	bne.n	800343e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80033d4:	2302      	movs	r3, #2
 80033d6:	e033      	b.n	8003440 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2224      	movs	r2, #36	; 0x24
 80033e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0201 	bic.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003406:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	021b      	lsls	r3, r3, #8
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f042 0201 	orr.w	r2, r2, #1
 8003428:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2220      	movs	r2, #32
 800342e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	e000      	b.n	8003440 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800343e:	2302      	movs	r3, #2
  }
}
 8003440:	4618      	mov	r0, r3
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800344c:	b480      	push	{r7}
 800344e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003450:	4b04      	ldr	r3, [pc, #16]	; (8003464 <HAL_PWREx_GetVoltageRange+0x18>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8003458:	4618      	mov	r0, r3
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40007000 	.word	0x40007000

08003468 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8003470:	4b27      	ldr	r3, [pc, #156]	; (8003510 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003478:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 800347a:	f000 f851 	bl	8003520 <HAL_PWREx_SMPS_GetEffectiveMode>
 800347e:	4603      	mov	r3, r0
 8003480:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003484:	d101      	bne.n	800348a <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e03e      	b.n	8003508 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 800348a:	4b21      	ldr	r3, [pc, #132]	; (8003510 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003492:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003496:	d101      	bne.n	800349c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e035      	b.n	8003508 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d101      	bne.n	80034a8 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 80034a4:	2300      	movs	r3, #0
 80034a6:	e02f      	b.n	8003508 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80034a8:	4b19      	ldr	r3, [pc, #100]	; (8003510 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80034b0:	4917      	ldr	r1, [pc, #92]	; (8003510 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80034b8:	4b16      	ldr	r3, [pc, #88]	; (8003514 <HAL_PWREx_ControlVoltageScaling+0xac>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	095b      	lsrs	r3, r3, #5
 80034be:	4a16      	ldr	r2, [pc, #88]	; (8003518 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80034c0:	fba2 2303 	umull	r2, r3, r2, r3
 80034c4:	09db      	lsrs	r3, r3, #7
 80034c6:	2232      	movs	r2, #50	; 0x32
 80034c8:	fb02 f303 	mul.w	r3, r2, r3
 80034cc:	4a13      	ldr	r2, [pc, #76]	; (800351c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80034ce:	fba2 2303 	umull	r2, r3, r2, r3
 80034d2:	08db      	lsrs	r3, r3, #3
 80034d4:	3301      	adds	r3, #1
 80034d6:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034d8:	e002      	b.n	80034e0 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	3b01      	subs	r3, #1
 80034de:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034e0:	4b0b      	ldr	r3, [pc, #44]	; (8003510 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034ec:	d102      	bne.n	80034f4 <HAL_PWREx_ControlVoltageScaling+0x8c>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1f2      	bne.n	80034da <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034f4:	4b06      	ldr	r3, [pc, #24]	; (8003510 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003500:	d101      	bne.n	8003506 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e000      	b.n	8003508 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40007000 	.word	0x40007000
 8003514:	20000004 	.word	0x20000004
 8003518:	0a7c5ac5 	.word	0x0a7c5ac5
 800351c:	cccccccd 	.word	0xcccccccd

08003520 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8003526:	4b0f      	ldr	r3, [pc, #60]	; (8003564 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8003536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800353a:	607b      	str	r3, [r7, #4]
 800353c:	e00a      	b.n	8003554 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d103      	bne.n	8003550 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8003548:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800354c:	607b      	str	r3, [r7, #4]
 800354e:	e001      	b.n	8003554 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8003550:	2300      	movs	r3, #0
 8003552:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8003554:	687b      	ldr	r3, [r7, #4]
}
 8003556:	4618      	mov	r0, r3
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40007000 	.word	0x40007000

08003568 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d102      	bne.n	800357c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	f000 bcd0 	b.w	8003f1c <HAL_RCC_OscConfig+0x9b4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800357c:	4b99      	ldr	r3, [pc, #612]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 030c 	and.w	r3, r3, #12
 8003584:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003586:	4b97      	ldr	r3, [pc, #604]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f003 0303 	and.w	r3, r3, #3
 800358e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0310 	and.w	r3, r3, #16
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 80e9 	beq.w	8003770 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d006      	beq.n	80035b2 <HAL_RCC_OscConfig+0x4a>
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	2b0c      	cmp	r3, #12
 80035a8:	f040 8083 	bne.w	80036b2 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d17f      	bne.n	80036b2 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035b2:	4b8c      	ldr	r3, [pc, #560]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d006      	beq.n	80035cc <HAL_RCC_OscConfig+0x64>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d102      	bne.n	80035cc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	f000 bca8 	b.w	8003f1c <HAL_RCC_OscConfig+0x9b4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035d0:	4b84      	ldr	r3, [pc, #528]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0308 	and.w	r3, r3, #8
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d004      	beq.n	80035e6 <HAL_RCC_OscConfig+0x7e>
 80035dc:	4b81      	ldr	r3, [pc, #516]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035e4:	e005      	b.n	80035f2 <HAL_RCC_OscConfig+0x8a>
 80035e6:	4b7f      	ldr	r3, [pc, #508]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ec:	091b      	lsrs	r3, r3, #4
 80035ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d224      	bcs.n	8003640 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 fe96 	bl	800432c <RCC_SetFlashLatencyFromMSIRange>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d002      	beq.n	800360c <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	f000 bc88 	b.w	8003f1c <HAL_RCC_OscConfig+0x9b4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800360c:	4b75      	ldr	r3, [pc, #468]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a74      	ldr	r2, [pc, #464]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003612:	f043 0308 	orr.w	r3, r3, #8
 8003616:	6013      	str	r3, [r2, #0]
 8003618:	4b72      	ldr	r3, [pc, #456]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	496f      	ldr	r1, [pc, #444]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003626:	4313      	orrs	r3, r2
 8003628:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800362a:	4b6e      	ldr	r3, [pc, #440]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	021b      	lsls	r3, r3, #8
 8003638:	496a      	ldr	r1, [pc, #424]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800363a:	4313      	orrs	r3, r2
 800363c:	604b      	str	r3, [r1, #4]
 800363e:	e026      	b.n	800368e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003640:	4b68      	ldr	r3, [pc, #416]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a67      	ldr	r2, [pc, #412]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003646:	f043 0308 	orr.w	r3, r3, #8
 800364a:	6013      	str	r3, [r2, #0]
 800364c:	4b65      	ldr	r3, [pc, #404]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003658:	4962      	ldr	r1, [pc, #392]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800365a:	4313      	orrs	r3, r2
 800365c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800365e:	4b61      	ldr	r3, [pc, #388]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	021b      	lsls	r3, r3, #8
 800366c:	495d      	ldr	r1, [pc, #372]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800366e:	4313      	orrs	r3, r2
 8003670:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10a      	bne.n	800368e <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367c:	4618      	mov	r0, r3
 800367e:	f000 fe55 	bl	800432c <RCC_SetFlashLatencyFromMSIRange>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d002      	beq.n	800368e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	f000 bc47 	b.w	8003f1c <HAL_RCC_OscConfig+0x9b4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800368e:	f000 fe11 	bl	80042b4 <HAL_RCC_GetHCLKFreq>
 8003692:	4603      	mov	r3, r0
 8003694:	4a54      	ldr	r2, [pc, #336]	; (80037e8 <HAL_RCC_OscConfig+0x280>)
 8003696:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003698:	4b54      	ldr	r3, [pc, #336]	; (80037ec <HAL_RCC_OscConfig+0x284>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4618      	mov	r0, r3
 800369e:	f7fe ff15 	bl	80024cc <HAL_InitTick>
 80036a2:	4603      	mov	r3, r0
 80036a4:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d060      	beq.n	800376e <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	f000 bc35 	b.w	8003f1c <HAL_RCC_OscConfig+0x9b4>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69db      	ldr	r3, [r3, #28]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d039      	beq.n	800372e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036ba:	4b4a      	ldr	r3, [pc, #296]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a49      	ldr	r2, [pc, #292]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036c6:	f7fe ff51 	bl	800256c <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036cc:	e00f      	b.n	80036ee <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036ce:	f7fe ff4d 	bl	800256c <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d908      	bls.n	80036ee <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036dc:	4b41      	ldr	r3, [pc, #260]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d102      	bne.n	80036ee <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	f000 bc17 	b.w	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036ee:	4b3d      	ldr	r3, [pc, #244]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d0e9      	beq.n	80036ce <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036fa:	4b3a      	ldr	r3, [pc, #232]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a39      	ldr	r2, [pc, #228]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003700:	f043 0308 	orr.w	r3, r3, #8
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	4b37      	ldr	r3, [pc, #220]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	4934      	ldr	r1, [pc, #208]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003714:	4313      	orrs	r3, r2
 8003716:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003718:	4b32      	ldr	r3, [pc, #200]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	492f      	ldr	r1, [pc, #188]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003728:	4313      	orrs	r3, r2
 800372a:	604b      	str	r3, [r1, #4]
 800372c:	e020      	b.n	8003770 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800372e:	4b2d      	ldr	r3, [pc, #180]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a2c      	ldr	r2, [pc, #176]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003734:	f023 0301 	bic.w	r3, r3, #1
 8003738:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800373a:	f7fe ff17 	bl	800256c <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003740:	e00e      	b.n	8003760 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003742:	f7fe ff13 	bl	800256c <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d907      	bls.n	8003760 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003750:	4b24      	ldr	r3, [pc, #144]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0302 	and.w	r3, r3, #2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e3dd      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003760:	4b20      	ldr	r3, [pc, #128]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1ea      	bne.n	8003742 <HAL_RCC_OscConfig+0x1da>
 800376c:	e000      	b.n	8003770 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800376e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	2b00      	cmp	r3, #0
 800377a:	d07e      	beq.n	800387a <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	2b08      	cmp	r3, #8
 8003780:	d005      	beq.n	800378e <HAL_RCC_OscConfig+0x226>
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	2b0c      	cmp	r3, #12
 8003786:	d10e      	bne.n	80037a6 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	2b03      	cmp	r3, #3
 800378c:	d10b      	bne.n	80037a6 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800378e:	4b15      	ldr	r3, [pc, #84]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d06e      	beq.n	8003878 <HAL_RCC_OscConfig+0x310>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d16a      	bne.n	8003878 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e3ba      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ae:	d106      	bne.n	80037be <HAL_RCC_OscConfig+0x256>
 80037b0:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a0b      	ldr	r2, [pc, #44]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	e024      	b.n	8003808 <HAL_RCC_OscConfig+0x2a0>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037c6:	d113      	bne.n	80037f0 <HAL_RCC_OscConfig+0x288>
 80037c8:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a05      	ldr	r2, [pc, #20]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037d2:	6013      	str	r3, [r2, #0]
 80037d4:	4b03      	ldr	r3, [pc, #12]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a02      	ldr	r2, [pc, #8]	; (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037de:	6013      	str	r3, [r2, #0]
 80037e0:	e012      	b.n	8003808 <HAL_RCC_OscConfig+0x2a0>
 80037e2:	bf00      	nop
 80037e4:	40021000 	.word	0x40021000
 80037e8:	20000004 	.word	0x20000004
 80037ec:	20000008 	.word	0x20000008
 80037f0:	4b8b      	ldr	r3, [pc, #556]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a8a      	ldr	r2, [pc, #552]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80037f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037fa:	6013      	str	r3, [r2, #0]
 80037fc:	4b88      	ldr	r3, [pc, #544]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a87      	ldr	r2, [pc, #540]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003806:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d019      	beq.n	8003844 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003810:	f7fe feac 	bl	800256c <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003816:	e00e      	b.n	8003836 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003818:	f7fe fea8 	bl	800256c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b64      	cmp	r3, #100	; 0x64
 8003824:	d907      	bls.n	8003836 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003826:	4b7e      	ldr	r3, [pc, #504]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e372      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003836:	4b7a      	ldr	r3, [pc, #488]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d0ea      	beq.n	8003818 <HAL_RCC_OscConfig+0x2b0>
 8003842:	e01a      	b.n	800387a <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003844:	f7fe fe92 	bl	800256c <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800384a:	e00e      	b.n	800386a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800384c:	f7fe fe8e 	bl	800256c <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b64      	cmp	r3, #100	; 0x64
 8003858:	d907      	bls.n	800386a <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800385a:	4b71      	ldr	r3, [pc, #452]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e358      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800386a:	4b6d      	ldr	r3, [pc, #436]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1ea      	bne.n	800384c <HAL_RCC_OscConfig+0x2e4>
 8003876:	e000      	b.n	800387a <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003878:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d06c      	beq.n	8003960 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	2b04      	cmp	r3, #4
 800388a:	d005      	beq.n	8003898 <HAL_RCC_OscConfig+0x330>
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	2b0c      	cmp	r3, #12
 8003890:	d119      	bne.n	80038c6 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2b02      	cmp	r3, #2
 8003896:	d116      	bne.n	80038c6 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003898:	4b61      	ldr	r3, [pc, #388]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d005      	beq.n	80038b0 <HAL_RCC_OscConfig+0x348>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e335      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038b0:	4b5b      	ldr	r3, [pc, #364]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	061b      	lsls	r3, r3, #24
 80038be:	4958      	ldr	r1, [pc, #352]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038c4:	e04c      	b.n	8003960 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d029      	beq.n	8003922 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038ce:	4b54      	ldr	r3, [pc, #336]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a53      	ldr	r2, [pc, #332]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038da:	f7fe fe47 	bl	800256c <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038e0:	e00e      	b.n	8003900 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038e2:	f7fe fe43 	bl	800256c <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d907      	bls.n	8003900 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038f0:	4b4b      	ldr	r3, [pc, #300]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e30d      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003900:	4b47      	ldr	r3, [pc, #284]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0ea      	beq.n	80038e2 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800390c:	4b44      	ldr	r3, [pc, #272]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	061b      	lsls	r3, r3, #24
 800391a:	4941      	ldr	r1, [pc, #260]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800391c:	4313      	orrs	r3, r2
 800391e:	604b      	str	r3, [r1, #4]
 8003920:	e01e      	b.n	8003960 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003922:	4b3f      	ldr	r3, [pc, #252]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a3e      	ldr	r2, [pc, #248]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800392c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392e:	f7fe fe1d 	bl	800256c <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003934:	e00e      	b.n	8003954 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003936:	f7fe fe19 	bl	800256c <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d907      	bls.n	8003954 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003944:	4b36      	ldr	r3, [pc, #216]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e2e3      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003954:	4b32      	ldr	r3, [pc, #200]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1ea      	bne.n	8003936 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0308 	and.w	r3, r3, #8
 8003968:	2b00      	cmp	r3, #0
 800396a:	d062      	beq.n	8003a32 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d038      	beq.n	80039e6 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d108      	bne.n	800398e <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 800397c:	4b28      	ldr	r3, [pc, #160]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800397e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003982:	4a27      	ldr	r2, [pc, #156]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003984:	f023 0310 	bic.w	r3, r3, #16
 8003988:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800398c:	e007      	b.n	800399e <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 800398e:	4b24      	ldr	r3, [pc, #144]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003990:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003994:	4a22      	ldr	r2, [pc, #136]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003996:	f043 0310 	orr.w	r3, r3, #16
 800399a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800399e:	4b20      	ldr	r3, [pc, #128]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039a4:	4a1e      	ldr	r2, [pc, #120]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039a6:	f043 0301 	orr.w	r3, r3, #1
 80039aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ae:	f7fe fddd 	bl	800256c <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039b4:	e00f      	b.n	80039d6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039b6:	f7fe fdd9 	bl	800256c <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b07      	cmp	r3, #7
 80039c2:	d908      	bls.n	80039d6 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039c4:	4b16      	ldr	r3, [pc, #88]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e2a2      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039d6:	4b12      	ldr	r3, [pc, #72]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0e8      	beq.n	80039b6 <HAL_RCC_OscConfig+0x44e>
 80039e4:	e025      	b.n	8003a32 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039e6:	4b0e      	ldr	r3, [pc, #56]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ec:	4a0c      	ldr	r2, [pc, #48]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039ee:	f023 0301 	bic.w	r3, r3, #1
 80039f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f6:	f7fe fdb9 	bl	800256c <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039fc:	e012      	b.n	8003a24 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039fe:	f7fe fdb5 	bl	800256c <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b07      	cmp	r3, #7
 8003a0a:	d90b      	bls.n	8003a24 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a0c:	4b04      	ldr	r3, [pc, #16]	; (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d004      	beq.n	8003a24 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e27e      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
 8003a1e:	bf00      	nop
 8003a20:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a24:	4ba8      	ldr	r3, [pc, #672]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1e5      	bne.n	80039fe <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0304 	and.w	r3, r3, #4
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 812d 	beq.w	8003c9a <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a40:	2300      	movs	r3, #0
 8003a42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a44:	4ba0      	ldr	r3, [pc, #640]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10d      	bne.n	8003a6c <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a50:	4b9d      	ldr	r3, [pc, #628]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a54:	4a9c      	ldr	r2, [pc, #624]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003a56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a5a:	6593      	str	r3, [r2, #88]	; 0x58
 8003a5c:	4b9a      	ldr	r3, [pc, #616]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a64:	60bb      	str	r3, [r7, #8]
 8003a66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a6c:	4b97      	ldr	r3, [pc, #604]	; (8003ccc <HAL_RCC_OscConfig+0x764>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d11e      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a78:	4b94      	ldr	r3, [pc, #592]	; (8003ccc <HAL_RCC_OscConfig+0x764>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a93      	ldr	r2, [pc, #588]	; (8003ccc <HAL_RCC_OscConfig+0x764>)
 8003a7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a84:	f7fe fd72 	bl	800256c <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a8a:	e00e      	b.n	8003aaa <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a8c:	f7fe fd6e 	bl	800256c <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d907      	bls.n	8003aaa <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a9a:	4b8c      	ldr	r3, [pc, #560]	; (8003ccc <HAL_RCC_OscConfig+0x764>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e238      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aaa:	4b88      	ldr	r3, [pc, #544]	; (8003ccc <HAL_RCC_OscConfig+0x764>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0ea      	beq.n	8003a8c <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d01f      	beq.n	8003b02 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d010      	beq.n	8003af0 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003ace:	4b7e      	ldr	r3, [pc, #504]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad4:	4a7c      	ldr	r2, [pc, #496]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003ad6:	f043 0304 	orr.w	r3, r3, #4
 8003ada:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003ade:	4b7a      	ldr	r3, [pc, #488]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ae4:	4a78      	ldr	r2, [pc, #480]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003ae6:	f043 0301 	orr.w	r3, r3, #1
 8003aea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003aee:	e018      	b.n	8003b22 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003af0:	4b75      	ldr	r3, [pc, #468]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003af6:	4a74      	ldr	r2, [pc, #464]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003af8:	f043 0301 	orr.w	r3, r3, #1
 8003afc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b00:	e00f      	b.n	8003b22 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003b02:	4b71      	ldr	r3, [pc, #452]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b08:	4a6f      	ldr	r2, [pc, #444]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b0a:	f023 0301 	bic.w	r3, r3, #1
 8003b0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003b12:	4b6d      	ldr	r3, [pc, #436]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b18:	4a6b      	ldr	r2, [pc, #428]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b1a:	f023 0304 	bic.w	r3, r3, #4
 8003b1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d068      	beq.n	8003bfc <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b2a:	f7fe fd1f 	bl	800256c <HAL_GetTick>
 8003b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b30:	e011      	b.n	8003b56 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b32:	f7fe fd1b 	bl	800256c <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d908      	bls.n	8003b56 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b44:	4b60      	ldr	r3, [pc, #384]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e1e2      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b56:	4b5c      	ldr	r3, [pc, #368]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0e6      	beq.n	8003b32 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d022      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003b70:	4b55      	ldr	r3, [pc, #340]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b76:	4a54      	ldr	r2, [pc, #336]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003b80:	e011      	b.n	8003ba6 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b82:	f7fe fcf3 	bl	800256c <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d908      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003b94:	4b4c      	ldr	r3, [pc, #304]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d101      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e1ba      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003ba6:	4b48      	ldr	r3, [pc, #288]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d0e6      	beq.n	8003b82 <HAL_RCC_OscConfig+0x61a>
 8003bb4:	e068      	b.n	8003c88 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003bb6:	4b44      	ldr	r3, [pc, #272]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bbc:	4a42      	ldr	r2, [pc, #264]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003bc6:	e011      	b.n	8003bec <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc8:	f7fe fcd0 	bl	800256c <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d908      	bls.n	8003bec <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003bda:	4b3b      	ldr	r3, [pc, #236]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003be0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e197      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003bec:	4b36      	ldr	r3, [pc, #216]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1e6      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x660>
 8003bfa:	e045      	b.n	8003c88 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bfc:	f7fe fcb6 	bl	800256c <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c02:	e011      	b.n	8003c28 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c04:	f7fe fcb2 	bl	800256c <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d908      	bls.n	8003c28 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c16:	4b2c      	ldr	r3, [pc, #176]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e179      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c28:	4b27      	ldr	r3, [pc, #156]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1e6      	bne.n	8003c04 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8003c36:	4b24      	ldr	r3, [pc, #144]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d021      	beq.n	8003c88 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003c44:	4b20      	ldr	r3, [pc, #128]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4a:	4a1f      	ldr	r2, [pc, #124]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003c54:	e011      	b.n	8003c7a <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c56:	f7fe fc89 	bl	800256c <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d908      	bls.n	8003c7a <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003c68:	4b17      	ldr	r3, [pc, #92]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e150      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003c7a:	4b13      	ldr	r3, [pc, #76]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1e6      	bne.n	8003c56 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c88:	7ffb      	ldrb	r3, [r7, #31]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d105      	bne.n	8003c9a <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c8e:	4b0e      	ldr	r3, [pc, #56]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c92:	4a0d      	ldr	r2, [pc, #52]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003c94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c98:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0320 	and.w	r3, r3, #32
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d04f      	beq.n	8003d46 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d028      	beq.n	8003d00 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003cae:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003cb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cb4:	4a04      	ldr	r2, [pc, #16]	; (8003cc8 <HAL_RCC_OscConfig+0x760>)
 8003cb6:	f043 0301 	orr.w	r3, r3, #1
 8003cba:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cbe:	f7fe fc55 	bl	800256c <HAL_GetTick>
 8003cc2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cc4:	e014      	b.n	8003cf0 <HAL_RCC_OscConfig+0x788>
 8003cc6:	bf00      	nop
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cd0:	f7fe fc4c 	bl	800256c <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d908      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cde:	4b91      	ldr	r3, [pc, #580]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003ce0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e115      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cf0:	4b8c      	ldr	r3, [pc, #560]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003cf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d0e8      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x768>
 8003cfe:	e022      	b.n	8003d46 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d00:	4b88      	ldr	r3, [pc, #544]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d06:	4a87      	ldr	r2, [pc, #540]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d08:	f023 0301 	bic.w	r3, r3, #1
 8003d0c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d10:	f7fe fc2c 	bl	800256c <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d16:	e00f      	b.n	8003d38 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d18:	f7fe fc28 	bl	800256c <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d908      	bls.n	8003d38 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d26:	4b7f      	ldr	r3, [pc, #508]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e0f1      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d38:	4b7a      	ldr	r3, [pc, #488]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e8      	bne.n	8003d18 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 80e5 	beq.w	8003f1a <HAL_RCC_OscConfig+0x9b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d50:	4b74      	ldr	r3, [pc, #464]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f003 030c 	and.w	r3, r3, #12
 8003d58:	2b0c      	cmp	r3, #12
 8003d5a:	f000 809f 	beq.w	8003e9c <HAL_RCC_OscConfig+0x934>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d166      	bne.n	8003e34 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d66:	4b6f      	ldr	r3, [pc, #444]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a6e      	ldr	r2, [pc, #440]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d6c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d72:	f7fe fbfb 	bl	800256c <HAL_GetTick>
 8003d76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d78:	e00e      	b.n	8003d98 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d7a:	f7fe fbf7 	bl	800256c <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d907      	bls.n	8003d98 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d88:	4b66      	ldr	r3, [pc, #408]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e0c1      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d98:	4b62      	ldr	r3, [pc, #392]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1ea      	bne.n	8003d7a <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003da4:	4b5f      	ldr	r3, [pc, #380]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	4b5f      	ldr	r3, [pc, #380]	; (8003f28 <HAL_RCC_OscConfig+0x9c0>)
 8003daa:	4013      	ands	r3, r2
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003db4:	3a01      	subs	r2, #1
 8003db6:	0112      	lsls	r2, r2, #4
 8003db8:	4311      	orrs	r1, r2
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003dbe:	0212      	lsls	r2, r2, #8
 8003dc0:	4311      	orrs	r1, r2
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003dc6:	0852      	lsrs	r2, r2, #1
 8003dc8:	3a01      	subs	r2, #1
 8003dca:	0552      	lsls	r2, r2, #21
 8003dcc:	4311      	orrs	r1, r2
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003dd2:	0852      	lsrs	r2, r2, #1
 8003dd4:	3a01      	subs	r2, #1
 8003dd6:	0652      	lsls	r2, r2, #25
 8003dd8:	4311      	orrs	r1, r2
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003dde:	06d2      	lsls	r2, r2, #27
 8003de0:	430a      	orrs	r2, r1
 8003de2:	4950      	ldr	r1, [pc, #320]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003de8:	4b4e      	ldr	r3, [pc, #312]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a4d      	ldr	r2, [pc, #308]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003dee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003df2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003df4:	4b4b      	ldr	r3, [pc, #300]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	4a4a      	ldr	r2, [pc, #296]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003dfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dfe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e00:	f7fe fbb4 	bl	800256c <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e06:	e00e      	b.n	8003e26 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e08:	f7fe fbb0 	bl	800256c <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d907      	bls.n	8003e26 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e16:	4b43      	ldr	r3, [pc, #268]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e07a      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e26:	4b3f      	ldr	r3, [pc, #252]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0ea      	beq.n	8003e08 <HAL_RCC_OscConfig+0x8a0>
 8003e32:	e072      	b.n	8003f1a <HAL_RCC_OscConfig+0x9b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e34:	4b3b      	ldr	r3, [pc, #236]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a3a      	ldr	r2, [pc, #232]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e3e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003e40:	4b38      	ldr	r3, [pc, #224]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d105      	bne.n	8003e58 <HAL_RCC_OscConfig+0x8f0>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003e4c:	4b35      	ldr	r3, [pc, #212]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	4a34      	ldr	r2, [pc, #208]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e52:	f023 0303 	bic.w	r3, r3, #3
 8003e56:	60d3      	str	r3, [r2, #12]
        }

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003e58:	4b32      	ldr	r3, [pc, #200]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	4a31      	ldr	r2, [pc, #196]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e5e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e66:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e68:	f7fe fb80 	bl	800256c <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e6e:	e00e      	b.n	8003e8e <HAL_RCC_OscConfig+0x926>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e70:	f7fe fb7c 	bl	800256c <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d907      	bls.n	8003e8e <HAL_RCC_OscConfig+0x926>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e7e:	4b29      	ldr	r3, [pc, #164]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <HAL_RCC_OscConfig+0x926>
            {
              return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e046      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e8e:	4b25      	ldr	r3, [pc, #148]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1ea      	bne.n	8003e70 <HAL_RCC_OscConfig+0x908>
 8003e9a:	e03e      	b.n	8003f1a <HAL_RCC_OscConfig+0x9b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d101      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x940>
      {
        return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e039      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8003ea8:	4b1e      	ldr	r3, [pc, #120]	; (8003f24 <HAL_RCC_OscConfig+0x9bc>)
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f003 0203 	and.w	r2, r3, #3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d12c      	bne.n	8003f16 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d123      	bne.n	8003f16 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed8:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d11b      	bne.n	8003f16 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee8:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d113      	bne.n	8003f16 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef8:	085b      	lsrs	r3, r3, #1
 8003efa:	3b01      	subs	r3, #1
 8003efc:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d109      	bne.n	8003f16 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0c:	085b      	lsrs	r3, r3, #1
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d001      	beq.n	8003f1a <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e000      	b.n	8003f1c <HAL_RCC_OscConfig+0x9b4>
        }
      }
    }
  }

  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3720      	adds	r7, #32
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40021000 	.word	0x40021000
 8003f28:	019f800c 	.word	0x019f800c

08003f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f36:	2300      	movs	r3, #0
 8003f38:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d101      	bne.n	8003f44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e10d      	b.n	8004160 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f44:	4b88      	ldr	r3, [pc, #544]	; (8004168 <HAL_RCC_ClockConfig+0x23c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 030f 	and.w	r3, r3, #15
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d910      	bls.n	8003f74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f52:	4b85      	ldr	r3, [pc, #532]	; (8004168 <HAL_RCC_ClockConfig+0x23c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f023 020f 	bic.w	r2, r3, #15
 8003f5a:	4983      	ldr	r1, [pc, #524]	; (8004168 <HAL_RCC_ClockConfig+0x23c>)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f62:	4b81      	ldr	r3, [pc, #516]	; (8004168 <HAL_RCC_ClockConfig+0x23c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 030f 	and.w	r3, r3, #15
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d001      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e0f5      	b.n	8004160 <HAL_RCC_ClockConfig+0x234>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f000 8094 	beq.w	80040aa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	2b03      	cmp	r3, #3
 8003f88:	d134      	bne.n	8003ff4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f8a:	4b78      	ldr	r3, [pc, #480]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e0e2      	b.n	8004160 <HAL_RCC_ClockConfig+0x234>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003f9a:	f000 fa2b 	bl	80043f4 <RCC_GetSysClockFreqFromPLLSource>
 8003f9e:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	4a73      	ldr	r2, [pc, #460]	; (8004170 <HAL_RCC_ClockConfig+0x244>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d956      	bls.n	8004056 <HAL_RCC_ClockConfig+0x12a>
      {
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003fa8:	4b70      	ldr	r3, [pc, #448]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10a      	bne.n	8003fca <HAL_RCC_ClockConfig+0x9e>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fb4:	4b6d      	ldr	r3, [pc, #436]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fbc:	4a6b      	ldr	r2, [pc, #428]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8003fbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fc2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003fc4:	2380      	movs	r3, #128	; 0x80
 8003fc6:	617b      	str	r3, [r7, #20]
 8003fc8:	e045      	b.n	8004056 <HAL_RCC_ClockConfig+0x12a>
        }
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d03f      	beq.n	8004056 <HAL_RCC_ClockConfig+0x12a>
                 (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d13b      	bne.n	8004056 <HAL_RCC_ClockConfig+0x12a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fde:	4b63      	ldr	r3, [pc, #396]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fe6:	4a61      	ldr	r2, [pc, #388]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8003fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003fee:	2380      	movs	r3, #128	; 0x80
 8003ff0:	617b      	str	r3, [r7, #20]
 8003ff2:	e030      	b.n	8004056 <HAL_RCC_ClockConfig+0x12a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d107      	bne.n	800400c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ffc:	4b5b      	ldr	r3, [pc, #364]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d115      	bne.n	8004034 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0a9      	b.n	8004160 <HAL_RCC_ClockConfig+0x234>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d107      	bne.n	8004024 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004014:	4b55      	ldr	r3, [pc, #340]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d109      	bne.n	8004034 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e09d      	b.n	8004160 <HAL_RCC_ClockConfig+0x234>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004024:	4b51      	ldr	r3, [pc, #324]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e095      	b.n	8004160 <HAL_RCC_ClockConfig+0x234>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004034:	f000 f8a2 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8004038:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	4a4c      	ldr	r2, [pc, #304]	; (8004170 <HAL_RCC_ClockConfig+0x244>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d909      	bls.n	8004056 <HAL_RCC_ClockConfig+0x12a>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004042:	4b4a      	ldr	r3, [pc, #296]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800404a:	4a48      	ldr	r2, [pc, #288]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 800404c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004050:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004052:	2380      	movs	r3, #128	; 0x80
 8004054:	617b      	str	r3, [r7, #20]
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004056:	4b45      	ldr	r3, [pc, #276]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f023 0203 	bic.w	r2, r3, #3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	4942      	ldr	r1, [pc, #264]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004064:	4313      	orrs	r3, r2
 8004066:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004068:	f7fe fa80 	bl	800256c <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800406e:	e013      	b.n	8004098 <HAL_RCC_ClockConfig+0x16c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004070:	f7fe fa7c 	bl	800256c <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	f241 3288 	movw	r2, #5000	; 0x1388
 800407e:	4293      	cmp	r3, r2
 8004080:	d90a      	bls.n	8004098 <HAL_RCC_ClockConfig+0x16c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004082:	4b3a      	ldr	r3, [pc, #232]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 020c 	and.w	r2, r3, #12
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	429a      	cmp	r2, r3
 8004092:	d001      	beq.n	8004098 <HAL_RCC_ClockConfig+0x16c>
        {
          return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e063      	b.n	8004160 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004098:	4b34      	ldr	r3, [pc, #208]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f003 020c 	and.w	r2, r3, #12
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d1e2      	bne.n	8004070 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d009      	beq.n	80040ca <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b6:	4b2d      	ldr	r3, [pc, #180]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	492a      	ldr	r1, [pc, #168]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	608b      	str	r3, [r1, #8]
 80040c8:	e008      	b.n	80040dc <HAL_RCC_ClockConfig+0x1b0>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if (hpre == RCC_SYSCLK_DIV2)
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	2b80      	cmp	r3, #128	; 0x80
 80040ce:	d105      	bne.n	80040dc <HAL_RCC_ClockConfig+0x1b0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80040d0:	4b26      	ldr	r3, [pc, #152]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a25      	ldr	r2, [pc, #148]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 80040d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040da:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040dc:	4b22      	ldr	r3, [pc, #136]	; (8004168 <HAL_RCC_ClockConfig+0x23c>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 030f 	and.w	r3, r3, #15
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d210      	bcs.n	800410c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ea:	4b1f      	ldr	r3, [pc, #124]	; (8004168 <HAL_RCC_ClockConfig+0x23c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f023 020f 	bic.w	r2, r3, #15
 80040f2:	491d      	ldr	r1, [pc, #116]	; (8004168 <HAL_RCC_ClockConfig+0x23c>)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040fa:	4b1b      	ldr	r3, [pc, #108]	; (8004168 <HAL_RCC_ClockConfig+0x23c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	429a      	cmp	r2, r3
 8004106:	d001      	beq.n	800410c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e029      	b.n	8004160 <HAL_RCC_ClockConfig+0x234>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0304 	and.w	r3, r3, #4
 8004114:	2b00      	cmp	r3, #0
 8004116:	d008      	beq.n	800412a <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004118:	4b14      	ldr	r3, [pc, #80]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	4911      	ldr	r1, [pc, #68]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004126:	4313      	orrs	r3, r2
 8004128:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b00      	cmp	r3, #0
 8004134:	d009      	beq.n	800414a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004136:	4b0d      	ldr	r3, [pc, #52]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4909      	ldr	r1, [pc, #36]	; (800416c <HAL_RCC_ClockConfig+0x240>)
 8004146:	4313      	orrs	r3, r2
 8004148:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800414a:	f000 f8b3 	bl	80042b4 <HAL_RCC_GetHCLKFreq>
 800414e:	4603      	mov	r3, r0
 8004150:	4a08      	ldr	r2, [pc, #32]	; (8004174 <HAL_RCC_ClockConfig+0x248>)
 8004152:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004154:	4b08      	ldr	r3, [pc, #32]	; (8004178 <HAL_RCC_ClockConfig+0x24c>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f7fe f9b7 	bl	80024cc <HAL_InitTick>
 800415e:	4603      	mov	r3, r0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40022000 	.word	0x40022000
 800416c:	40021000 	.word	0x40021000
 8004170:	04c4b400 	.word	0x04c4b400
 8004174:	20000004 	.word	0x20000004
 8004178:	20000008 	.word	0x20000008

0800417c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800417c:	b480      	push	{r7}
 800417e:	b089      	sub	sp, #36	; 0x24
 8004180:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
 8004186:	2300      	movs	r3, #0
 8004188:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418a:	4b47      	ldr	r3, [pc, #284]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004194:	4b44      	ldr	r3, [pc, #272]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f003 0303 	and.w	r3, r3, #3
 800419c:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d005      	beq.n	80041b0 <HAL_RCC_GetSysClockFreq+0x34>
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	2b0c      	cmp	r3, #12
 80041a8:	d121      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d11e      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041b0:	4b3d      	ldr	r3, [pc, #244]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041bc:	4b3a      	ldr	r3, [pc, #232]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 80041be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041c2:	0a1b      	lsrs	r3, r3, #8
 80041c4:	f003 030f 	and.w	r3, r3, #15
 80041c8:	61fb      	str	r3, [r7, #28]
 80041ca:	e005      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80041cc:	4b36      	ldr	r3, [pc, #216]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	091b      	lsrs	r3, r3, #4
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80041d8:	4a34      	ldr	r2, [pc, #208]	; (80042ac <HAL_RCC_GetSysClockFreq+0x130>)
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e0:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10d      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80041ec:	e00a      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d102      	bne.n	80041fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041f4:	4b2e      	ldr	r3, [pc, #184]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x134>)
 80041f6:	61bb      	str	r3, [r7, #24]
 80041f8:	e004      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004200:	4b2b      	ldr	r3, [pc, #172]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x134>)
 8004202:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	2b0c      	cmp	r3, #12
 8004208:	d146      	bne.n	8004298 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800420a:	4b27      	ldr	r3, [pc, #156]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004214:	4b24      	ldr	r3, [pc, #144]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	091b      	lsrs	r3, r3, #4
 800421a:	f003 030f 	and.w	r3, r3, #15
 800421e:	3301      	adds	r3, #1
 8004220:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b02      	cmp	r3, #2
 8004226:	d003      	beq.n	8004230 <HAL_RCC_GetSysClockFreq+0xb4>
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2b03      	cmp	r3, #3
 800422c:	d00d      	beq.n	800424a <HAL_RCC_GetSysClockFreq+0xce>
 800422e:	e019      	b.n	8004264 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004230:	4a1f      	ldr	r2, [pc, #124]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x134>)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	fbb2 f3f3 	udiv	r3, r2, r3
 8004238:	4a1b      	ldr	r2, [pc, #108]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800423a:	68d2      	ldr	r2, [r2, #12]
 800423c:	0a12      	lsrs	r2, r2, #8
 800423e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004242:	fb02 f303 	mul.w	r3, r2, r3
 8004246:	617b      	str	r3, [r7, #20]
        break;
 8004248:	e019      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800424a:	4a19      	ldr	r2, [pc, #100]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x134>)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004252:	4a15      	ldr	r2, [pc, #84]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004254:	68d2      	ldr	r2, [r2, #12]
 8004256:	0a12      	lsrs	r2, r2, #8
 8004258:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800425c:	fb02 f303 	mul.w	r3, r2, r3
 8004260:	617b      	str	r3, [r7, #20]
        break;
 8004262:	e00c      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004264:	69fa      	ldr	r2, [r7, #28]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	fbb2 f3f3 	udiv	r3, r2, r3
 800426c:	4a0e      	ldr	r2, [pc, #56]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800426e:	68d2      	ldr	r2, [r2, #12]
 8004270:	0a12      	lsrs	r2, r2, #8
 8004272:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004276:	fb02 f303 	mul.w	r3, r2, r3
 800427a:	617b      	str	r3, [r7, #20]
        break;
 800427c:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 800427e:	4b0a      	ldr	r3, [pc, #40]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	0e5b      	lsrs	r3, r3, #25
 8004284:	f003 0303 	and.w	r3, r3, #3
 8004288:	3301      	adds	r3, #1
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	fbb2 f3f3 	udiv	r3, r2, r3
 8004296:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004298:	69bb      	ldr	r3, [r7, #24]
}
 800429a:	4618      	mov	r0, r3
 800429c:	3724      	adds	r7, #36	; 0x24
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40021000 	.word	0x40021000
 80042ac:	08007358 	.word	0x08007358
 80042b0:	00f42400 	.word	0x00f42400

080042b4 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80042b8:	f7ff ff60 	bl	800417c <HAL_RCC_GetSysClockFreq>
 80042bc:	4602      	mov	r2, r0
 80042be:	4b05      	ldr	r3, [pc, #20]	; (80042d4 <HAL_RCC_GetHCLKFreq+0x20>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	091b      	lsrs	r3, r3, #4
 80042c4:	f003 030f 	and.w	r3, r3, #15
 80042c8:	4903      	ldr	r1, [pc, #12]	; (80042d8 <HAL_RCC_GetHCLKFreq+0x24>)
 80042ca:	5ccb      	ldrb	r3, [r1, r3]
 80042cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40021000 	.word	0x40021000
 80042d8:	08007340 	.word	0x08007340

080042dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042e0:	f7ff ffe8 	bl	80042b4 <HAL_RCC_GetHCLKFreq>
 80042e4:	4602      	mov	r2, r0
 80042e6:	4b05      	ldr	r3, [pc, #20]	; (80042fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	0a1b      	lsrs	r3, r3, #8
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	4903      	ldr	r1, [pc, #12]	; (8004300 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042f2:	5ccb      	ldrb	r3, [r1, r3]
 80042f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40021000 	.word	0x40021000
 8004300:	08007350 	.word	0x08007350

08004304 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004308:	f7ff ffd4 	bl	80042b4 <HAL_RCC_GetHCLKFreq>
 800430c:	4602      	mov	r2, r0
 800430e:	4b05      	ldr	r3, [pc, #20]	; (8004324 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	0adb      	lsrs	r3, r3, #11
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	4903      	ldr	r1, [pc, #12]	; (8004328 <HAL_RCC_GetPCLK2Freq+0x24>)
 800431a:	5ccb      	ldrb	r3, [r1, r3]
 800431c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004320:	4618      	mov	r0, r3
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40021000 	.word	0x40021000
 8004328:	08007350 	.word	0x08007350

0800432c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004334:	2300      	movs	r3, #0
 8004336:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004338:	4b2c      	ldr	r3, [pc, #176]	; (80043ec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800433a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800433c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d003      	beq.n	800434c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004344:	f7ff f882 	bl	800344c <HAL_PWREx_GetVoltageRange>
 8004348:	6138      	str	r0, [r7, #16]
 800434a:	e014      	b.n	8004376 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800434c:	4b27      	ldr	r3, [pc, #156]	; (80043ec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800434e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004350:	4a26      	ldr	r2, [pc, #152]	; (80043ec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004356:	6593      	str	r3, [r2, #88]	; 0x58
 8004358:	4b24      	ldr	r3, [pc, #144]	; (80043ec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800435a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004360:	60fb      	str	r3, [r7, #12]
 8004362:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004364:	f7ff f872 	bl	800344c <HAL_PWREx_GetVoltageRange>
 8004368:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 800436a:	4b20      	ldr	r3, [pc, #128]	; (80043ec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800436c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436e:	4a1f      	ldr	r2, [pc, #124]	; (80043ec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004370:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004374:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d003      	beq.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x58>
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004382:	d10b      	bne.n	800439c <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b80      	cmp	r3, #128	; 0x80
 8004388:	d919      	bls.n	80043be <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2ba0      	cmp	r3, #160	; 0xa0
 800438e:	d902      	bls.n	8004396 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004390:	2302      	movs	r3, #2
 8004392:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8004394:	e013      	b.n	80043be <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004396:	2301      	movs	r3, #1
 8004398:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 800439a:	e010      	b.n	80043be <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b80      	cmp	r3, #128	; 0x80
 80043a0:	d902      	bls.n	80043a8 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80043a2:	2303      	movs	r3, #3
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	e00a      	b.n	80043be <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b80      	cmp	r3, #128	; 0x80
 80043ac:	d102      	bne.n	80043b4 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043ae:	2302      	movs	r3, #2
 80043b0:	617b      	str	r3, [r7, #20]
 80043b2:	e004      	b.n	80043be <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b70      	cmp	r3, #112	; 0x70
 80043b8:	d101      	bne.n	80043be <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043ba:	2301      	movs	r3, #1
 80043bc:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80043be:	4b0c      	ldr	r3, [pc, #48]	; (80043f0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f023 020f 	bic.w	r2, r3, #15
 80043c6:	490a      	ldr	r1, [pc, #40]	; (80043f0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80043ce:	4b08      	ldr	r3, [pc, #32]	; (80043f0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 030f 	and.w	r3, r3, #15
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d001      	beq.n	80043e0 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e000      	b.n	80043e2 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3718      	adds	r7, #24
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	40021000 	.word	0x40021000
 80043f0:	40022000 	.word	0x40022000

080043f4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b087      	sub	sp, #28
 80043f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80043fa:	2300      	movs	r3, #0
 80043fc:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80043fe:	4b36      	ldr	r3, [pc, #216]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f003 0303 	and.w	r3, r3, #3
 8004406:	2b01      	cmp	r3, #1
 8004408:	d118      	bne.n	800443c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800440a:	4b33      	ldr	r3, [pc, #204]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0308 	and.w	r3, r3, #8
 8004412:	2b00      	cmp	r3, #0
 8004414:	d107      	bne.n	8004426 <RCC_GetSysClockFreqFromPLLSource+0x32>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004416:	4b30      	ldr	r3, [pc, #192]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8004418:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800441c:	0a1b      	lsrs	r3, r3, #8
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	617b      	str	r3, [r7, #20]
 8004424:	e005      	b.n	8004432 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004426:	4b2c      	ldr	r3, [pc, #176]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	091b      	lsrs	r3, r3, #4
 800442c:	f003 030f 	and.w	r3, r3, #15
 8004430:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8004432:	4a2a      	ldr	r2, [pc, #168]	; (80044dc <RCC_GetSysClockFreqFromPLLSource+0xe8>)
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800443a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800443c:	4b26      	ldr	r3, [pc, #152]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	f003 0303 	and.w	r3, r3, #3
 8004444:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004446:	4b24      	ldr	r3, [pc, #144]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	091b      	lsrs	r3, r3, #4
 800444c:	f003 030f 	and.w	r3, r3, #15
 8004450:	3301      	adds	r3, #1
 8004452:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2b02      	cmp	r3, #2
 8004458:	d003      	beq.n	8004462 <RCC_GetSysClockFreqFromPLLSource+0x6e>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2b03      	cmp	r3, #3
 800445e:	d00d      	beq.n	800447c <RCC_GetSysClockFreqFromPLLSource+0x88>
 8004460:	e019      	b.n	8004496 <RCC_GetSysClockFreqFromPLLSource+0xa2>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004462:	4a1f      	ldr	r2, [pc, #124]	; (80044e0 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	fbb2 f3f3 	udiv	r3, r2, r3
 800446a:	4a1b      	ldr	r2, [pc, #108]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 800446c:	68d2      	ldr	r2, [r2, #12]
 800446e:	0a12      	lsrs	r2, r2, #8
 8004470:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004474:	fb02 f303 	mul.w	r3, r2, r3
 8004478:	613b      	str	r3, [r7, #16]
      break;
 800447a:	e019      	b.n	80044b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800447c:	4a18      	ldr	r2, [pc, #96]	; (80044e0 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	fbb2 f3f3 	udiv	r3, r2, r3
 8004484:	4a14      	ldr	r2, [pc, #80]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8004486:	68d2      	ldr	r2, [r2, #12]
 8004488:	0a12      	lsrs	r2, r2, #8
 800448a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800448e:	fb02 f303 	mul.w	r3, r2, r3
 8004492:	613b      	str	r3, [r7, #16]
      break;
 8004494:	e00c      	b.n	80044b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	fbb2 f3f3 	udiv	r3, r2, r3
 800449e:	4a0e      	ldr	r2, [pc, #56]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 80044a0:	68d2      	ldr	r2, [r2, #12]
 80044a2:	0a12      	lsrs	r2, r2, #8
 80044a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80044a8:	fb02 f303 	mul.w	r3, r2, r3
 80044ac:	613b      	str	r3, [r7, #16]
      break;
 80044ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80044b0:	4b09      	ldr	r3, [pc, #36]	; (80044d8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	0e5b      	lsrs	r3, r3, #25
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	3301      	adds	r3, #1
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80044ca:	683b      	ldr	r3, [r7, #0]
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	371c      	adds	r7, #28
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr
 80044d8:	40021000 	.word	0x40021000
 80044dc:	08007358 	.word	0x08007358
 80044e0:	00f42400 	.word	0x00f42400

080044e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b088      	sub	sp, #32
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044ec:	2300      	movs	r3, #0
 80044ee:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044f0:	2300      	movs	r3, #0
 80044f2:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d040      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004504:	2b80      	cmp	r3, #128	; 0x80
 8004506:	d02a      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004508:	2b80      	cmp	r3, #128	; 0x80
 800450a:	d825      	bhi.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800450c:	2b60      	cmp	r3, #96	; 0x60
 800450e:	d026      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004510:	2b60      	cmp	r3, #96	; 0x60
 8004512:	d821      	bhi.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004514:	2b40      	cmp	r3, #64	; 0x40
 8004516:	d006      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004518:	2b40      	cmp	r3, #64	; 0x40
 800451a:	d81d      	bhi.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800451c:	2b00      	cmp	r3, #0
 800451e:	d009      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004520:	2b20      	cmp	r3, #32
 8004522:	d010      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004524:	e018      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004526:	4b8f      	ldr	r3, [pc, #572]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	4a8e      	ldr	r2, [pc, #568]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800452c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004530:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004532:	e015      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3304      	adds	r3, #4
 8004538:	2100      	movs	r1, #0
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fb56 	bl	8004bec <RCCEx_PLLSAI1_Config>
 8004540:	4603      	mov	r3, r0
 8004542:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004544:	e00c      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3320      	adds	r3, #32
 800454a:	2100      	movs	r1, #0
 800454c:	4618      	mov	r0, r3
 800454e:	f000 fc33 	bl	8004db8 <RCCEx_PLLSAI2_Config>
 8004552:	4603      	mov	r3, r0
 8004554:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004556:	e003      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	77fb      	strb	r3, [r7, #31]
        break;
 800455c:	e000      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 800455e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004560:	7ffb      	ldrb	r3, [r7, #31]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10b      	bne.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004566:	4b7f      	ldr	r3, [pc, #508]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004568:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800456c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004574:	497b      	ldr	r1, [pc, #492]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004576:	4313      	orrs	r3, r2
 8004578:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800457c:	e001      	b.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800457e:	7ffb      	ldrb	r3, [r7, #31]
 8004580:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d047      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004596:	d030      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004598:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800459c:	d82a      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800459e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045a2:	d02a      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x116>
 80045a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045a8:	d824      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80045aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045ae:	d008      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80045b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045b4:	d81e      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80045ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045be:	d010      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80045c0:	e018      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045c2:	4b68      	ldr	r3, [pc, #416]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	4a67      	ldr	r2, [pc, #412]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045cc:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80045ce:	e015      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3304      	adds	r3, #4
 80045d4:	2100      	movs	r1, #0
 80045d6:	4618      	mov	r0, r3
 80045d8:	f000 fb08 	bl	8004bec <RCCEx_PLLSAI1_Config>
 80045dc:	4603      	mov	r3, r0
 80045de:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80045e0:	e00c      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	3320      	adds	r3, #32
 80045e6:	2100      	movs	r1, #0
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 fbe5 	bl	8004db8 <RCCEx_PLLSAI2_Config>
 80045ee:	4603      	mov	r3, r0
 80045f0:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80045f2:	e003      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	77fb      	strb	r3, [r7, #31]
        break;
 80045f8:	e000      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 80045fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045fc:	7ffb      	ldrb	r3, [r7, #31]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10b      	bne.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004602:	4b58      	ldr	r3, [pc, #352]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004604:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004608:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004610:	4954      	ldr	r1, [pc, #336]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004612:	4313      	orrs	r3, r2
 8004614:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004618:	e001      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800461a:	7ffb      	ldrb	r3, [r7, #31]
 800461c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004626:	2b00      	cmp	r3, #0
 8004628:	f000 80ab 	beq.w	8004782 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800462c:	2300      	movs	r3, #0
 800462e:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004630:	4b4c      	ldr	r3, [pc, #304]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10d      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800463c:	4b49      	ldr	r3, [pc, #292]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800463e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004640:	4a48      	ldr	r2, [pc, #288]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004646:	6593      	str	r3, [r2, #88]	; 0x58
 8004648:	4b46      	ldr	r3, [pc, #280]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800464a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004650:	60fb      	str	r3, [r7, #12]
 8004652:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004654:	2301      	movs	r3, #1
 8004656:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004658:	4b43      	ldr	r3, [pc, #268]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a42      	ldr	r2, [pc, #264]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800465e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004662:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004664:	f7fd ff82 	bl	800256c <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800466a:	e00f      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800466c:	f7fd ff7e 	bl	800256c <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d908      	bls.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800467a:	4b3b      	ldr	r3, [pc, #236]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004682:	2b00      	cmp	r3, #0
 8004684:	d109      	bne.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	77fb      	strb	r3, [r7, #31]
        }
        break;
 800468a:	e006      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800468c:	4b36      	ldr	r3, [pc, #216]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004694:	2b00      	cmp	r3, #0
 8004696:	d0e9      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x188>
 8004698:	e000      	b.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 800469a:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 800469c:	7ffb      	ldrb	r3, [r7, #31]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d164      	bne.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046a2:	4b30      	ldr	r3, [pc, #192]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046ac:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01f      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ba:	69ba      	ldr	r2, [r7, #24]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d019      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046c0:	4b28      	ldr	r3, [pc, #160]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046ca:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046cc:	4b25      	ldr	r3, [pc, #148]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046d2:	4a24      	ldr	r2, [pc, #144]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046dc:	4b21      	ldr	r3, [pc, #132]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e2:	4a20      	ldr	r2, [pc, #128]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80046ec:	4a1d      	ldr	r2, [pc, #116]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d01f      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fe:	f7fd ff35 	bl	800256c <HAL_GetTick>
 8004702:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004704:	e012      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004706:	f7fd ff31 	bl	800256c <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	f241 3288 	movw	r2, #5000	; 0x1388
 8004714:	4293      	cmp	r3, r2
 8004716:	d909      	bls.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004718:	4b12      	ldr	r3, [pc, #72]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800471a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10a      	bne.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	77fb      	strb	r3, [r7, #31]
            }
            break;
 800472a:	e007      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800472c:	4b0d      	ldr	r3, [pc, #52]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800472e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d0e5      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800473a:	e000      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 800473c:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 800473e:	7ffb      	ldrb	r3, [r7, #31]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10c      	bne.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004744:	4b07      	ldr	r3, [pc, #28]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800474a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004754:	4903      	ldr	r1, [pc, #12]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004756:	4313      	orrs	r3, r2
 8004758:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800475c:	e008      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800475e:	7ffb      	ldrb	r3, [r7, #31]
 8004760:	77bb      	strb	r3, [r7, #30]
 8004762:	e005      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8004764:	40021000 	.word	0x40021000
 8004768:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800476c:	7ffb      	ldrb	r3, [r7, #31]
 800476e:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004770:	7dfb      	ldrb	r3, [r7, #23]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d105      	bne.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004776:	4b9c      	ldr	r3, [pc, #624]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477a:	4a9b      	ldr	r2, [pc, #620]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800477c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004780:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800478e:	4b96      	ldr	r3, [pc, #600]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004794:	f023 0203 	bic.w	r2, r3, #3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800479c:	4992      	ldr	r1, [pc, #584]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00a      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047b0:	4b8d      	ldr	r3, [pc, #564]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80047b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b6:	f023 020c 	bic.w	r2, r3, #12
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047be:	498a      	ldr	r1, [pc, #552]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0304 	and.w	r3, r3, #4
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00a      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047d2:	4b85      	ldr	r3, [pc, #532]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80047d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e0:	4981      	ldr	r1, [pc, #516]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0308 	and.w	r3, r3, #8
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047f4:	4b7c      	ldr	r3, [pc, #496]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80047f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	4979      	ldr	r1, [pc, #484]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004804:	4313      	orrs	r3, r2
 8004806:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00a      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004816:	4b74      	ldr	r3, [pc, #464]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004824:	4970      	ldr	r1, [pc, #448]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0320 	and.w	r3, r3, #32
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00a      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004838:	4b6b      	ldr	r3, [pc, #428]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800483a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800483e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004846:	4968      	ldr	r1, [pc, #416]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004848:	4313      	orrs	r3, r2
 800484a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00a      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800485a:	4b63      	ldr	r3, [pc, #396]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800485c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004860:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004868:	495f      	ldr	r1, [pc, #380]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800486a:	4313      	orrs	r3, r2
 800486c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00a      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800487c:	4b5a      	ldr	r3, [pc, #360]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800487e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004882:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800488a:	4957      	ldr	r1, [pc, #348]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800488c:	4313      	orrs	r3, r2
 800488e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00a      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800489e:	4b52      	ldr	r3, [pc, #328]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80048a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048ac:	494e      	ldr	r1, [pc, #312]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d031      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048c8:	d00e      	beq.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80048ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048ce:	d814      	bhi.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x416>
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d015      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80048d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048d8:	d10f      	bne.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048da:	4b43      	ldr	r3, [pc, #268]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	4a42      	ldr	r2, [pc, #264]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80048e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048e4:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80048e6:	e00c      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	3304      	adds	r3, #4
 80048ec:	2100      	movs	r1, #0
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 f97c 	bl	8004bec <RCCEx_PLLSAI1_Config>
 80048f4:	4603      	mov	r3, r0
 80048f6:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80048f8:	e003      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	77fb      	strb	r3, [r7, #31]
        break;
 80048fe:	e000      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8004900:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004902:	7ffb      	ldrb	r3, [r7, #31]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10b      	bne.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004908:	4b37      	ldr	r3, [pc, #220]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800490a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800490e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004916:	4934      	ldr	r1, [pc, #208]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004918:	4313      	orrs	r3, r2
 800491a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800491e:	e001      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004920:	7ffb      	ldrb	r3, [r7, #31]
 8004922:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00a      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004930:	4b2d      	ldr	r3, [pc, #180]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004936:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493e:	492a      	ldr	r1, [pc, #168]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004940:	4313      	orrs	r3, r2
 8004942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004952:	4b25      	ldr	r3, [pc, #148]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004958:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004960:	4921      	ldr	r1, [pc, #132]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004962:	4313      	orrs	r3, r2
 8004964:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00a      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004974:	4b1c      	ldr	r3, [pc, #112]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004982:	4919      	ldr	r1, [pc, #100]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004984:	4313      	orrs	r3, r2
 8004986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00a      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004996:	4b14      	ldr	r3, [pc, #80]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004998:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800499c:	f023 0203 	bic.w	r2, r3, #3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a4:	4910      	ldr	r1, [pc, #64]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d02b      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049b8:	4b0b      	ldr	r3, [pc, #44]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049c6:	4908      	ldr	r1, [pc, #32]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049d6:	d109      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049d8:	4b03      	ldr	r3, [pc, #12]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	4a02      	ldr	r2, [pc, #8]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80049de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049e2:	60d3      	str	r3, [r2, #12]
 80049e4:	e014      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80049e6:	bf00      	nop
 80049e8:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049f4:	d10c      	bne.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	3304      	adds	r3, #4
 80049fa:	2101      	movs	r1, #1
 80049fc:	4618      	mov	r0, r3
 80049fe:	f000 f8f5 	bl	8004bec <RCCEx_PLLSAI1_Config>
 8004a02:	4603      	mov	r3, r0
 8004a04:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8004a06:	7ffb      	ldrb	r3, [r7, #31]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d001      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8004a0c:	7ffb      	ldrb	r3, [r7, #31]
 8004a0e:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d04a      	beq.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a24:	d108      	bne.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8004a26:	4b70      	ldr	r3, [pc, #448]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004a28:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a2c:	4a6e      	ldr	r2, [pc, #440]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004a2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a32:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004a36:	e012      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8004a38:	4b6b      	ldr	r3, [pc, #428]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a46:	4968      	ldr	r1, [pc, #416]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004a4e:	4b66      	ldr	r3, [pc, #408]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004a50:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a54:	4a64      	ldr	r2, [pc, #400]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004a56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a5a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a66:	d10d      	bne.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	3304      	adds	r3, #4
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 f8bc 	bl	8004bec <RCCEx_PLLSAI1_Config>
 8004a74:	4603      	mov	r3, r0
 8004a76:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004a78:	7ffb      	ldrb	r3, [r7, #31]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d019      	beq.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8004a7e:	7ffb      	ldrb	r3, [r7, #31]
 8004a80:	77bb      	strb	r3, [r7, #30]
 8004a82:	e016      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a8c:	d106      	bne.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a8e:	4b56      	ldr	r3, [pc, #344]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	4a55      	ldr	r2, [pc, #340]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004a94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a98:	60d3      	str	r3, [r2, #12]
 8004a9a:	e00a      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004aa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004aa4:	d105      	bne.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004aa6:	4b50      	ldr	r3, [pc, #320]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	4a4f      	ldr	r2, [pc, #316]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ab0:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d028      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004abe:	4b4a      	ldr	r3, [pc, #296]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ac4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004acc:	4946      	ldr	r1, [pc, #280]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ad8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004adc:	d106      	bne.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ade:	4b42      	ldr	r3, [pc, #264]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	4a41      	ldr	r2, [pc, #260]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ae4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ae8:	60d3      	str	r3, [r2, #12]
 8004aea:	e011      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004af0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004af4:	d10c      	bne.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	3304      	adds	r3, #4
 8004afa:	2101      	movs	r1, #1
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 f875 	bl	8004bec <RCCEx_PLLSAI1_Config>
 8004b02:	4603      	mov	r3, r0
 8004b04:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004b06:	7ffb      	ldrb	r3, [r7, #31]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8004b0c:	7ffb      	ldrb	r3, [r7, #31]
 8004b0e:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d01e      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b1c:	4b32      	ldr	r3, [pc, #200]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b22:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b2c:	492e      	ldr	r1, [pc, #184]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b3e:	d10c      	bne.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	3304      	adds	r3, #4
 8004b44:	2102      	movs	r1, #2
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 f850 	bl	8004bec <RCCEx_PLLSAI1_Config>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004b50:	7ffb      	ldrb	r3, [r7, #31]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d001      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8004b56:	7ffb      	ldrb	r3, [r7, #31]
 8004b58:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00b      	beq.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b66:	4b20      	ldr	r3, [pc, #128]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004b68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b6c:	f023 0204 	bic.w	r2, r3, #4
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b76:	491c      	ldr	r1, [pc, #112]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00b      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004b8a:	4b17      	ldr	r3, [pc, #92]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004b8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b90:	f023 0218 	bic.w	r2, r3, #24
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b9a:	4913      	ldr	r1, [pc, #76]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d017      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004bae:	4b0e      	ldr	r3, [pc, #56]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004bb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004bb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bbe:	490a      	ldr	r1, [pc, #40]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bcc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004bd0:	d105      	bne.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bd2:	4b05      	ldr	r3, [pc, #20]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	4a04      	ldr	r2, [pc, #16]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004bd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bdc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8004bde:	7fbb      	ldrb	r3, [r7, #30]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3720      	adds	r7, #32
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40021000 	.word	0x40021000

08004bec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b03      	cmp	r3, #3
 8004c00:	d018      	beq.n	8004c34 <RCCEx_PLLSAI1_Config+0x48>
 8004c02:	2b03      	cmp	r3, #3
 8004c04:	d81f      	bhi.n	8004c46 <RCCEx_PLLSAI1_Config+0x5a>
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d002      	beq.n	8004c10 <RCCEx_PLLSAI1_Config+0x24>
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d009      	beq.n	8004c22 <RCCEx_PLLSAI1_Config+0x36>
 8004c0e:	e01a      	b.n	8004c46 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c10:	4b65      	ldr	r3, [pc, #404]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d117      	bne.n	8004c4c <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c20:	e014      	b.n	8004c4c <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c22:	4b61      	ldr	r3, [pc, #388]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d110      	bne.n	8004c50 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c32:	e00d      	b.n	8004c50 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8004c34:	4b5c      	ldr	r3, [pc, #368]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d109      	bne.n	8004c54 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c44:	e006      	b.n	8004c54 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	73fb      	strb	r3, [r7, #15]
      break;
 8004c4a:	e004      	b.n	8004c56 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004c4c:	bf00      	nop
 8004c4e:	e002      	b.n	8004c56 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004c50:	bf00      	nop
 8004c52:	e000      	b.n	8004c56 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004c54:	bf00      	nop
  }

  if (status == HAL_OK)
 8004c56:	7bfb      	ldrb	r3, [r7, #15]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	f040 809f 	bne.w	8004d9c <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c5e:	4b52      	ldr	r3, [pc, #328]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a51      	ldr	r2, [pc, #324]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004c64:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004c68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c6a:	f7fd fc7f 	bl	800256c <HAL_GetTick>
 8004c6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c70:	e00f      	b.n	8004c92 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c72:	f7fd fc7b 	bl	800256c <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d908      	bls.n	8004c92 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c80:	4b49      	ldr	r3, [pc, #292]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d009      	beq.n	8004ca0 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c90:	e006      	b.n	8004ca0 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c92:	4b45      	ldr	r3, [pc, #276]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d1e9      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0x86>
 8004c9e:	e000      	b.n	8004ca2 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8004ca0:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8004ca2:	7bfb      	ldrb	r3, [r7, #15]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d179      	bne.n	8004d9c <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d116      	bne.n	8004cdc <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cae:	4b3e      	ldr	r3, [pc, #248]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004cb0:	691a      	ldr	r2, [r3, #16]
 8004cb2:	4b3e      	ldr	r3, [pc, #248]	; (8004dac <RCCEx_PLLSAI1_Config+0x1c0>)
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	6892      	ldr	r2, [r2, #8]
 8004cba:	0211      	lsls	r1, r2, #8
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	68d2      	ldr	r2, [r2, #12]
 8004cc0:	06d2      	lsls	r2, r2, #27
 8004cc2:	4311      	orrs	r1, r2
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	6852      	ldr	r2, [r2, #4]
 8004cc8:	3a01      	subs	r2, #1
 8004cca:	0112      	lsls	r2, r2, #4
 8004ccc:	4311      	orrs	r1, r2
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	6812      	ldr	r2, [r2, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	4934      	ldr	r1, [pc, #208]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	610b      	str	r3, [r1, #16]
 8004cda:	e033      	b.n	8004d44 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d118      	bne.n	8004d14 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ce2:	4b31      	ldr	r3, [pc, #196]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004ce4:	691a      	ldr	r2, [r3, #16]
 8004ce6:	4b32      	ldr	r3, [pc, #200]	; (8004db0 <RCCEx_PLLSAI1_Config+0x1c4>)
 8004ce8:	4013      	ands	r3, r2
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	6892      	ldr	r2, [r2, #8]
 8004cee:	0211      	lsls	r1, r2, #8
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	6912      	ldr	r2, [r2, #16]
 8004cf4:	0852      	lsrs	r2, r2, #1
 8004cf6:	3a01      	subs	r2, #1
 8004cf8:	0552      	lsls	r2, r2, #21
 8004cfa:	4311      	orrs	r1, r2
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	6852      	ldr	r2, [r2, #4]
 8004d00:	3a01      	subs	r2, #1
 8004d02:	0112      	lsls	r2, r2, #4
 8004d04:	4311      	orrs	r1, r2
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	6812      	ldr	r2, [r2, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	4926      	ldr	r1, [pc, #152]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	610b      	str	r3, [r1, #16]
 8004d12:	e017      	b.n	8004d44 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d14:	4b24      	ldr	r3, [pc, #144]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d16:	691a      	ldr	r2, [r3, #16]
 8004d18:	4b26      	ldr	r3, [pc, #152]	; (8004db4 <RCCEx_PLLSAI1_Config+0x1c8>)
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6892      	ldr	r2, [r2, #8]
 8004d20:	0211      	lsls	r1, r2, #8
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	6952      	ldr	r2, [r2, #20]
 8004d26:	0852      	lsrs	r2, r2, #1
 8004d28:	3a01      	subs	r2, #1
 8004d2a:	0652      	lsls	r2, r2, #25
 8004d2c:	4311      	orrs	r1, r2
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6852      	ldr	r2, [r2, #4]
 8004d32:	3a01      	subs	r2, #1
 8004d34:	0112      	lsls	r2, r2, #4
 8004d36:	4311      	orrs	r1, r2
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	6812      	ldr	r2, [r2, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	491a      	ldr	r1, [pc, #104]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d44:	4b18      	ldr	r3, [pc, #96]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a17      	ldr	r2, [pc, #92]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004d4e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d50:	f7fd fc0c 	bl	800256c <HAL_GetTick>
 8004d54:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d56:	e00f      	b.n	8004d78 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d58:	f7fd fc08 	bl	800256c <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d908      	bls.n	8004d78 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d66:	4b10      	ldr	r3, [pc, #64]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d109      	bne.n	8004d86 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8004d76:	e006      	b.n	8004d86 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d78:	4b0b      	ldr	r3, [pc, #44]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d0e9      	beq.n	8004d58 <RCCEx_PLLSAI1_Config+0x16c>
 8004d84:	e000      	b.n	8004d88 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8004d86:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d106      	bne.n	8004d9c <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8004d8e:	4b06      	ldr	r3, [pc, #24]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d90:	691a      	ldr	r2, [r3, #16]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	4904      	ldr	r1, [pc, #16]	; (8004da8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40021000 	.word	0x40021000
 8004dac:	07ff800c 	.word	0x07ff800c
 8004db0:	ff9f800c 	.word	0xff9f800c
 8004db4:	f9ff800c 	.word	0xf9ff800c

08004db8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2b03      	cmp	r3, #3
 8004dcc:	d018      	beq.n	8004e00 <RCCEx_PLLSAI2_Config+0x48>
 8004dce:	2b03      	cmp	r3, #3
 8004dd0:	d81f      	bhi.n	8004e12 <RCCEx_PLLSAI2_Config+0x5a>
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d002      	beq.n	8004ddc <RCCEx_PLLSAI2_Config+0x24>
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d009      	beq.n	8004dee <RCCEx_PLLSAI2_Config+0x36>
 8004dda:	e01a      	b.n	8004e12 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ddc:	4b4a      	ldr	r3, [pc, #296]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d117      	bne.n	8004e18 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dec:	e014      	b.n	8004e18 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004dee:	4b46      	ldr	r3, [pc, #280]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d110      	bne.n	8004e1c <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dfe:	e00d      	b.n	8004e1c <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8004e00:	4b41      	ldr	r3, [pc, #260]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d109      	bne.n	8004e20 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e10:	e006      	b.n	8004e20 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	73fb      	strb	r3, [r7, #15]
      break;
 8004e16:	e004      	b.n	8004e22 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8004e18:	bf00      	nop
 8004e1a:	e002      	b.n	8004e22 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8004e1c:	bf00      	nop
 8004e1e:	e000      	b.n	8004e22 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8004e20:	bf00      	nop
  }

  if (status == HAL_OK)
 8004e22:	7bfb      	ldrb	r3, [r7, #15]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d169      	bne.n	8004efc <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e28:	4b37      	ldr	r3, [pc, #220]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a36      	ldr	r2, [pc, #216]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004e2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e34:	f7fd fb9a 	bl	800256c <HAL_GetTick>
 8004e38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e3a:	e00f      	b.n	8004e5c <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e3c:	f7fd fb96 	bl	800256c <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d908      	bls.n	8004e5c <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e4a:	4b2f      	ldr	r3, [pc, #188]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d009      	beq.n	8004e6a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e5a:	e006      	b.n	8004e6a <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e5c:	4b2a      	ldr	r3, [pc, #168]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1e9      	bne.n	8004e3c <RCCEx_PLLSAI2_Config+0x84>
 8004e68:	e000      	b.n	8004e6c <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8004e6a:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8004e6c:	7bfb      	ldrb	r3, [r7, #15]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d144      	bne.n	8004efc <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d115      	bne.n	8004ea4 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e78:	4b23      	ldr	r3, [pc, #140]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004e7a:	695a      	ldr	r2, [r3, #20]
 8004e7c:	4b23      	ldr	r3, [pc, #140]	; (8004f0c <RCCEx_PLLSAI2_Config+0x154>)
 8004e7e:	4013      	ands	r3, r2
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	6892      	ldr	r2, [r2, #8]
 8004e84:	0211      	lsls	r1, r2, #8
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	68d2      	ldr	r2, [r2, #12]
 8004e8a:	06d2      	lsls	r2, r2, #27
 8004e8c:	4311      	orrs	r1, r2
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	6852      	ldr	r2, [r2, #4]
 8004e92:	3a01      	subs	r2, #1
 8004e94:	0112      	lsls	r2, r2, #4
 8004e96:	4311      	orrs	r1, r2
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	6812      	ldr	r2, [r2, #0]
 8004e9c:	430a      	orrs	r2, r1
 8004e9e:	491a      	ldr	r1, [pc, #104]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ea4:	4b18      	ldr	r3, [pc, #96]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a17      	ldr	r2, [pc, #92]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004eaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb0:	f7fd fb5c 	bl	800256c <HAL_GetTick>
 8004eb4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004eb6:	e00f      	b.n	8004ed8 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004eb8:	f7fd fb58 	bl	800256c <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d908      	bls.n	8004ed8 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ec6:	4b10      	ldr	r3, [pc, #64]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d109      	bne.n	8004ee6 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8004ed6:	e006      	b.n	8004ee6 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ed8:	4b0b      	ldr	r3, [pc, #44]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0e9      	beq.n	8004eb8 <RCCEx_PLLSAI2_Config+0x100>
 8004ee4:	e000      	b.n	8004ee8 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8004ee6:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d106      	bne.n	8004efc <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8004eee:	4b06      	ldr	r3, [pc, #24]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004ef0:	695a      	ldr	r2, [r3, #20]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	4904      	ldr	r1, [pc, #16]	; (8004f08 <RCCEx_PLLSAI2_Config+0x150>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	07ff800c 	.word	0x07ff800c

08004f10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e042      	b.n	8004fa8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d106      	bne.n	8004f3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f7fd f8ed 	bl	8002114 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2224      	movs	r2, #36	; 0x24
 8004f3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0201 	bic.w	r2, r2, #1
 8004f50:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 fada 	bl	800550c <UART_SetConfig>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d101      	bne.n	8004f62 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e022      	b.n	8004fa8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d002      	beq.n	8004f70 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 fdce 	bl	8005b0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689a      	ldr	r2, [r3, #8]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f042 0201 	orr.w	r2, r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 fe55 	bl	8005c50 <UART_CheckIdleState>
 8004fa6:	4603      	mov	r3, r0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3708      	adds	r7, #8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc4:	2b20      	cmp	r3, #32
 8004fc6:	d131      	bne.n	800502c <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d002      	beq.n	8004fd4 <HAL_UART_Receive_DMA+0x24>
 8004fce:	88fb      	ldrh	r3, [r7, #6]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d101      	bne.n	8004fd8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e02a      	b.n	800502e <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d101      	bne.n	8004fe6 <HAL_UART_Receive_DMA+0x36>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	e023      	b.n	800502e <HAL_UART_Receive_DMA+0x7e>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a0f      	ldr	r2, [pc, #60]	; (8005038 <HAL_UART_Receive_DMA+0x88>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d00e      	beq.n	800501c <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d007      	beq.n	800501c <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800501a:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800501c:	88fb      	ldrh	r3, [r7, #6]
 800501e:	461a      	mov	r2, r3
 8005020:	68b9      	ldr	r1, [r7, #8]
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 fee0 	bl	8005de8 <UART_Start_Receive_DMA>
 8005028:	4603      	mov	r3, r0
 800502a:	e000      	b.n	800502e <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800502c:	2302      	movs	r3, #2
  }
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	40008000 	.word	0x40008000

0800503c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800505c:	69fa      	ldr	r2, [r7, #28]
 800505e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005062:	4013      	ands	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d118      	bne.n	800509e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	f003 0320 	and.w	r3, r3, #32
 8005072:	2b00      	cmp	r3, #0
 8005074:	d013      	beq.n	800509e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	f003 0320 	and.w	r3, r3, #32
 800507c:	2b00      	cmp	r3, #0
 800507e:	d104      	bne.n	800508a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d009      	beq.n	800509e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 81fb 	beq.w	800548a <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	4798      	blx	r3
      }
      return;
 800509c:	e1f5      	b.n	800548a <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f000 80ef 	beq.w	8005284 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	4b73      	ldr	r3, [pc, #460]	; (8005278 <HAL_UART_IRQHandler+0x23c>)
 80050aa:	4013      	ands	r3, r2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d105      	bne.n	80050bc <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	4b72      	ldr	r3, [pc, #456]	; (800527c <HAL_UART_IRQHandler+0x240>)
 80050b4:	4013      	ands	r3, r2
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 80e4 	beq.w	8005284 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d010      	beq.n	80050e8 <HAL_UART_IRQHandler+0xac>
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00b      	beq.n	80050e8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2201      	movs	r2, #1
 80050d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050de:	f043 0201 	orr.w	r2, r3, #1
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	f003 0302 	and.w	r3, r3, #2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d010      	beq.n	8005114 <HAL_UART_IRQHandler+0xd8>
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00b      	beq.n	8005114 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2202      	movs	r2, #2
 8005102:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800510a:	f043 0204 	orr.w	r2, r3, #4
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	f003 0304 	and.w	r3, r3, #4
 800511a:	2b00      	cmp	r3, #0
 800511c:	d010      	beq.n	8005140 <HAL_UART_IRQHandler+0x104>
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f003 0301 	and.w	r3, r3, #1
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00b      	beq.n	8005140 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2204      	movs	r2, #4
 800512e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005136:	f043 0202 	orr.w	r2, r3, #2
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	f003 0308 	and.w	r3, r3, #8
 8005146:	2b00      	cmp	r3, #0
 8005148:	d015      	beq.n	8005176 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	f003 0320 	and.w	r3, r3, #32
 8005150:	2b00      	cmp	r3, #0
 8005152:	d104      	bne.n	800515e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	4b48      	ldr	r3, [pc, #288]	; (8005278 <HAL_UART_IRQHandler+0x23c>)
 8005158:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00b      	beq.n	8005176 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2208      	movs	r2, #8
 8005164:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800516c:	f043 0208 	orr.w	r2, r3, #8
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800517c:	2b00      	cmp	r3, #0
 800517e:	d011      	beq.n	80051a4 <HAL_UART_IRQHandler+0x168>
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00c      	beq.n	80051a4 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005192:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800519a:	f043 0220 	orr.w	r2, r3, #32
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f000 816f 	beq.w	800548e <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	f003 0320 	and.w	r3, r3, #32
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d011      	beq.n	80051de <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	f003 0320 	and.w	r3, r3, #32
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d104      	bne.n	80051ce <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d007      	beq.n	80051de <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d003      	beq.n	80051de <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051e4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f0:	2b40      	cmp	r3, #64	; 0x40
 80051f2:	d004      	beq.n	80051fe <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d031      	beq.n	8005262 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 fe7e 	bl	8005f00 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520e:	2b40      	cmp	r3, #64	; 0x40
 8005210:	d123      	bne.n	800525a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005220:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005226:	2b00      	cmp	r3, #0
 8005228:	d013      	beq.n	8005252 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800522e:	4a14      	ldr	r2, [pc, #80]	; (8005280 <HAL_UART_IRQHandler+0x244>)
 8005230:	641a      	str	r2, [r3, #64]	; 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005236:	4618      	mov	r0, r3
 8005238:	f7fd fc33 	bl	8002aa2 <HAL_DMA_Abort_IT>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d017      	beq.n	8005272 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800524c:	4610      	mov	r0, r2
 800524e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005250:	e00f      	b.n	8005272 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f944 	bl	80054e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005258:	e00b      	b.n	8005272 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f940 	bl	80054e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005260:	e007      	b.n	8005272 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 f93c 	bl	80054e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8005270:	e10d      	b.n	800548e <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005272:	bf00      	nop
    return;
 8005274:	e10b      	b.n	800548e <HAL_UART_IRQHandler+0x452>
 8005276:	bf00      	nop
 8005278:	10000001 	.word	0x10000001
 800527c:	04000120 	.word	0x04000120
 8005280:	080060b7 	.word	0x080060b7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005288:	2b01      	cmp	r3, #1
 800528a:	f040 80ab 	bne.w	80053e4 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	f003 0310 	and.w	r3, r3, #16
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 80a5 	beq.w	80053e4 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	f003 0310 	and.w	r3, r3, #16
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 809f 	beq.w	80053e4 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2210      	movs	r2, #16
 80052ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b8:	2b40      	cmp	r3, #64	; 0x40
 80052ba:	d155      	bne.n	8005368 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80052c6:	893b      	ldrh	r3, [r7, #8]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f000 80e2 	beq.w	8005492 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80052d4:	893a      	ldrh	r2, [r7, #8]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	f080 80db 	bcs.w	8005492 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	893a      	ldrh	r2, [r7, #8]
 80052e0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d12b      	bne.n	800534c <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005302:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689a      	ldr	r2, [r3, #8]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f022 0201 	bic.w	r2, r2, #1
 8005312:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689a      	ldr	r2, [r3, #8]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005322:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2220      	movs	r2, #32
 8005328:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0210 	bic.w	r2, r2, #16
 8005340:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005346:	4618      	mov	r0, r3
 8005348:	f7fd fb4f 	bl	80029ea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005358:	b29b      	uxth	r3, r3
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	b29b      	uxth	r3, r3
 800535e:	4619      	mov	r1, r3
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 f8c7 	bl	80054f4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005366:	e094      	b.n	8005492 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005374:	b29b      	uxth	r3, r3
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005380:	b29b      	uxth	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	f000 8087 	beq.w	8005496 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8005388:	897b      	ldrh	r3, [r7, #10]
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 8083 	beq.w	8005496 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800539e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	6812      	ldr	r2, [r2, #0]
 80053aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053ae:	f023 0301 	bic.w	r3, r3, #1
 80053b2:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0210 	bic.w	r2, r2, #16
 80053d6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053d8:	897b      	ldrh	r3, [r7, #10]
 80053da:	4619      	mov	r1, r3
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 f889 	bl	80054f4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80053e2:	e058      	b.n	8005496 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00d      	beq.n	800540a <HAL_UART_IRQHandler+0x3ce>
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d008      	beq.n	800540a <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005400:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fe87 	bl	8006116 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005408:	e048      	b.n	800549c <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005410:	2b00      	cmp	r3, #0
 8005412:	d012      	beq.n	800543a <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800541a:	2b00      	cmp	r3, #0
 800541c:	d104      	bne.n	8005428 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d008      	beq.n	800543a <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800542c:	2b00      	cmp	r3, #0
 800542e:	d034      	beq.n	800549a <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	4798      	blx	r3
    }
    return;
 8005438:	e02f      	b.n	800549a <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b00      	cmp	r3, #0
 8005442:	d008      	beq.n	8005456 <HAL_UART_IRQHandler+0x41a>
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 fe47 	bl	80060e2 <UART_EndTransmit_IT>
    return;
 8005454:	e022      	b.n	800549c <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d008      	beq.n	8005472 <HAL_UART_IRQHandler+0x436>
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d003      	beq.n	8005472 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 fe67 	bl	800613e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005470:	e014      	b.n	800549c <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00f      	beq.n	800549c <HAL_UART_IRQHandler+0x460>
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	2b00      	cmp	r3, #0
 8005480:	da0c      	bge.n	800549c <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 fe51 	bl	800612a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005488:	e008      	b.n	800549c <HAL_UART_IRQHandler+0x460>
      return;
 800548a:	bf00      	nop
 800548c:	e006      	b.n	800549c <HAL_UART_IRQHandler+0x460>
    return;
 800548e:	bf00      	nop
 8005490:	e004      	b.n	800549c <HAL_UART_IRQHandler+0x460>
      return;
 8005492:	bf00      	nop
 8005494:	e002      	b.n	800549c <HAL_UART_IRQHandler+0x460>
      return;
 8005496:	bf00      	nop
 8005498:	e000      	b.n	800549c <HAL_UART_IRQHandler+0x460>
    return;
 800549a:	bf00      	nop
  }
}
 800549c:	3720      	adds	r7, #32
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop

080054a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	460b      	mov	r3, r1
 80054fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800550c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005510:	b08c      	sub	sp, #48	; 0x30
 8005512:	af00      	add	r7, sp, #0
 8005514:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005516:	2300      	movs	r3, #0
 8005518:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	689a      	ldr	r2, [r3, #8]
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	431a      	orrs	r2, r3
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	431a      	orrs	r2, r3
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	69db      	ldr	r3, [r3, #28]
 8005530:	4313      	orrs	r3, r2
 8005532:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	4baa      	ldr	r3, [pc, #680]	; (80057e4 <UART_SetConfig+0x2d8>)
 800553c:	4013      	ands	r3, r2
 800553e:	697a      	ldr	r2, [r7, #20]
 8005540:	6812      	ldr	r2, [r2, #0]
 8005542:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005544:	430b      	orrs	r3, r1
 8005546:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	68da      	ldr	r2, [r3, #12]
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a9f      	ldr	r2, [pc, #636]	; (80057e8 <UART_SetConfig+0x2dc>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d004      	beq.n	8005578 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005574:	4313      	orrs	r3, r2
 8005576:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005582:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	6812      	ldr	r2, [r2, #0]
 800558a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800558c:	430b      	orrs	r3, r1
 800558e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005596:	f023 010f 	bic.w	r1, r3, #15
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	430a      	orrs	r2, r1
 80055a4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a90      	ldr	r2, [pc, #576]	; (80057ec <UART_SetConfig+0x2e0>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d125      	bne.n	80055fc <UART_SetConfig+0xf0>
 80055b0:	4b8f      	ldr	r3, [pc, #572]	; (80057f0 <UART_SetConfig+0x2e4>)
 80055b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	2b03      	cmp	r3, #3
 80055bc:	d81a      	bhi.n	80055f4 <UART_SetConfig+0xe8>
 80055be:	a201      	add	r2, pc, #4	; (adr r2, 80055c4 <UART_SetConfig+0xb8>)
 80055c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c4:	080055d5 	.word	0x080055d5
 80055c8:	080055e5 	.word	0x080055e5
 80055cc:	080055dd 	.word	0x080055dd
 80055d0:	080055ed 	.word	0x080055ed
 80055d4:	2301      	movs	r3, #1
 80055d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055da:	e116      	b.n	800580a <UART_SetConfig+0x2fe>
 80055dc:	2302      	movs	r3, #2
 80055de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055e2:	e112      	b.n	800580a <UART_SetConfig+0x2fe>
 80055e4:	2304      	movs	r3, #4
 80055e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055ea:	e10e      	b.n	800580a <UART_SetConfig+0x2fe>
 80055ec:	2308      	movs	r3, #8
 80055ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055f2:	e10a      	b.n	800580a <UART_SetConfig+0x2fe>
 80055f4:	2310      	movs	r3, #16
 80055f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055fa:	e106      	b.n	800580a <UART_SetConfig+0x2fe>
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a7c      	ldr	r2, [pc, #496]	; (80057f4 <UART_SetConfig+0x2e8>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d138      	bne.n	8005678 <UART_SetConfig+0x16c>
 8005606:	4b7a      	ldr	r3, [pc, #488]	; (80057f0 <UART_SetConfig+0x2e4>)
 8005608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560c:	f003 030c 	and.w	r3, r3, #12
 8005610:	2b0c      	cmp	r3, #12
 8005612:	d82d      	bhi.n	8005670 <UART_SetConfig+0x164>
 8005614:	a201      	add	r2, pc, #4	; (adr r2, 800561c <UART_SetConfig+0x110>)
 8005616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561a:	bf00      	nop
 800561c:	08005651 	.word	0x08005651
 8005620:	08005671 	.word	0x08005671
 8005624:	08005671 	.word	0x08005671
 8005628:	08005671 	.word	0x08005671
 800562c:	08005661 	.word	0x08005661
 8005630:	08005671 	.word	0x08005671
 8005634:	08005671 	.word	0x08005671
 8005638:	08005671 	.word	0x08005671
 800563c:	08005659 	.word	0x08005659
 8005640:	08005671 	.word	0x08005671
 8005644:	08005671 	.word	0x08005671
 8005648:	08005671 	.word	0x08005671
 800564c:	08005669 	.word	0x08005669
 8005650:	2300      	movs	r3, #0
 8005652:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005656:	e0d8      	b.n	800580a <UART_SetConfig+0x2fe>
 8005658:	2302      	movs	r3, #2
 800565a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800565e:	e0d4      	b.n	800580a <UART_SetConfig+0x2fe>
 8005660:	2304      	movs	r3, #4
 8005662:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005666:	e0d0      	b.n	800580a <UART_SetConfig+0x2fe>
 8005668:	2308      	movs	r3, #8
 800566a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800566e:	e0cc      	b.n	800580a <UART_SetConfig+0x2fe>
 8005670:	2310      	movs	r3, #16
 8005672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005676:	e0c8      	b.n	800580a <UART_SetConfig+0x2fe>
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a5e      	ldr	r2, [pc, #376]	; (80057f8 <UART_SetConfig+0x2ec>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d125      	bne.n	80056ce <UART_SetConfig+0x1c2>
 8005682:	4b5b      	ldr	r3, [pc, #364]	; (80057f0 <UART_SetConfig+0x2e4>)
 8005684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005688:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800568c:	2b30      	cmp	r3, #48	; 0x30
 800568e:	d016      	beq.n	80056be <UART_SetConfig+0x1b2>
 8005690:	2b30      	cmp	r3, #48	; 0x30
 8005692:	d818      	bhi.n	80056c6 <UART_SetConfig+0x1ba>
 8005694:	2b20      	cmp	r3, #32
 8005696:	d00a      	beq.n	80056ae <UART_SetConfig+0x1a2>
 8005698:	2b20      	cmp	r3, #32
 800569a:	d814      	bhi.n	80056c6 <UART_SetConfig+0x1ba>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d002      	beq.n	80056a6 <UART_SetConfig+0x19a>
 80056a0:	2b10      	cmp	r3, #16
 80056a2:	d008      	beq.n	80056b6 <UART_SetConfig+0x1aa>
 80056a4:	e00f      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80056a6:	2300      	movs	r3, #0
 80056a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ac:	e0ad      	b.n	800580a <UART_SetConfig+0x2fe>
 80056ae:	2302      	movs	r3, #2
 80056b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056b4:	e0a9      	b.n	800580a <UART_SetConfig+0x2fe>
 80056b6:	2304      	movs	r3, #4
 80056b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056bc:	e0a5      	b.n	800580a <UART_SetConfig+0x2fe>
 80056be:	2308      	movs	r3, #8
 80056c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056c4:	e0a1      	b.n	800580a <UART_SetConfig+0x2fe>
 80056c6:	2310      	movs	r3, #16
 80056c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056cc:	e09d      	b.n	800580a <UART_SetConfig+0x2fe>
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a4a      	ldr	r2, [pc, #296]	; (80057fc <UART_SetConfig+0x2f0>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d125      	bne.n	8005724 <UART_SetConfig+0x218>
 80056d8:	4b45      	ldr	r3, [pc, #276]	; (80057f0 <UART_SetConfig+0x2e4>)
 80056da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80056e2:	2bc0      	cmp	r3, #192	; 0xc0
 80056e4:	d016      	beq.n	8005714 <UART_SetConfig+0x208>
 80056e6:	2bc0      	cmp	r3, #192	; 0xc0
 80056e8:	d818      	bhi.n	800571c <UART_SetConfig+0x210>
 80056ea:	2b80      	cmp	r3, #128	; 0x80
 80056ec:	d00a      	beq.n	8005704 <UART_SetConfig+0x1f8>
 80056ee:	2b80      	cmp	r3, #128	; 0x80
 80056f0:	d814      	bhi.n	800571c <UART_SetConfig+0x210>
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d002      	beq.n	80056fc <UART_SetConfig+0x1f0>
 80056f6:	2b40      	cmp	r3, #64	; 0x40
 80056f8:	d008      	beq.n	800570c <UART_SetConfig+0x200>
 80056fa:	e00f      	b.n	800571c <UART_SetConfig+0x210>
 80056fc:	2300      	movs	r3, #0
 80056fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005702:	e082      	b.n	800580a <UART_SetConfig+0x2fe>
 8005704:	2302      	movs	r3, #2
 8005706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800570a:	e07e      	b.n	800580a <UART_SetConfig+0x2fe>
 800570c:	2304      	movs	r3, #4
 800570e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005712:	e07a      	b.n	800580a <UART_SetConfig+0x2fe>
 8005714:	2308      	movs	r3, #8
 8005716:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800571a:	e076      	b.n	800580a <UART_SetConfig+0x2fe>
 800571c:	2310      	movs	r3, #16
 800571e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005722:	e072      	b.n	800580a <UART_SetConfig+0x2fe>
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a35      	ldr	r2, [pc, #212]	; (8005800 <UART_SetConfig+0x2f4>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d12a      	bne.n	8005784 <UART_SetConfig+0x278>
 800572e:	4b30      	ldr	r3, [pc, #192]	; (80057f0 <UART_SetConfig+0x2e4>)
 8005730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005734:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005738:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800573c:	d01a      	beq.n	8005774 <UART_SetConfig+0x268>
 800573e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005742:	d81b      	bhi.n	800577c <UART_SetConfig+0x270>
 8005744:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005748:	d00c      	beq.n	8005764 <UART_SetConfig+0x258>
 800574a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800574e:	d815      	bhi.n	800577c <UART_SetConfig+0x270>
 8005750:	2b00      	cmp	r3, #0
 8005752:	d003      	beq.n	800575c <UART_SetConfig+0x250>
 8005754:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005758:	d008      	beq.n	800576c <UART_SetConfig+0x260>
 800575a:	e00f      	b.n	800577c <UART_SetConfig+0x270>
 800575c:	2300      	movs	r3, #0
 800575e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005762:	e052      	b.n	800580a <UART_SetConfig+0x2fe>
 8005764:	2302      	movs	r3, #2
 8005766:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800576a:	e04e      	b.n	800580a <UART_SetConfig+0x2fe>
 800576c:	2304      	movs	r3, #4
 800576e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005772:	e04a      	b.n	800580a <UART_SetConfig+0x2fe>
 8005774:	2308      	movs	r3, #8
 8005776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800577a:	e046      	b.n	800580a <UART_SetConfig+0x2fe>
 800577c:	2310      	movs	r3, #16
 800577e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005782:	e042      	b.n	800580a <UART_SetConfig+0x2fe>
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a17      	ldr	r2, [pc, #92]	; (80057e8 <UART_SetConfig+0x2dc>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d13a      	bne.n	8005804 <UART_SetConfig+0x2f8>
 800578e:	4b18      	ldr	r3, [pc, #96]	; (80057f0 <UART_SetConfig+0x2e4>)
 8005790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005794:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005798:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800579c:	d01a      	beq.n	80057d4 <UART_SetConfig+0x2c8>
 800579e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057a2:	d81b      	bhi.n	80057dc <UART_SetConfig+0x2d0>
 80057a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057a8:	d00c      	beq.n	80057c4 <UART_SetConfig+0x2b8>
 80057aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057ae:	d815      	bhi.n	80057dc <UART_SetConfig+0x2d0>
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d003      	beq.n	80057bc <UART_SetConfig+0x2b0>
 80057b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057b8:	d008      	beq.n	80057cc <UART_SetConfig+0x2c0>
 80057ba:	e00f      	b.n	80057dc <UART_SetConfig+0x2d0>
 80057bc:	2300      	movs	r3, #0
 80057be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057c2:	e022      	b.n	800580a <UART_SetConfig+0x2fe>
 80057c4:	2302      	movs	r3, #2
 80057c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ca:	e01e      	b.n	800580a <UART_SetConfig+0x2fe>
 80057cc:	2304      	movs	r3, #4
 80057ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057d2:	e01a      	b.n	800580a <UART_SetConfig+0x2fe>
 80057d4:	2308      	movs	r3, #8
 80057d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057da:	e016      	b.n	800580a <UART_SetConfig+0x2fe>
 80057dc:	2310      	movs	r3, #16
 80057de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057e2:	e012      	b.n	800580a <UART_SetConfig+0x2fe>
 80057e4:	cfff69f3 	.word	0xcfff69f3
 80057e8:	40008000 	.word	0x40008000
 80057ec:	40013800 	.word	0x40013800
 80057f0:	40021000 	.word	0x40021000
 80057f4:	40004400 	.word	0x40004400
 80057f8:	40004800 	.word	0x40004800
 80057fc:	40004c00 	.word	0x40004c00
 8005800:	40005000 	.word	0x40005000
 8005804:	2310      	movs	r3, #16
 8005806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4ab0      	ldr	r2, [pc, #704]	; (8005ad0 <UART_SetConfig+0x5c4>)
 8005810:	4293      	cmp	r3, r2
 8005812:	f040 809b 	bne.w	800594c <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005816:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800581a:	2b08      	cmp	r3, #8
 800581c:	d827      	bhi.n	800586e <UART_SetConfig+0x362>
 800581e:	a201      	add	r2, pc, #4	; (adr r2, 8005824 <UART_SetConfig+0x318>)
 8005820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005824:	08005849 	.word	0x08005849
 8005828:	08005851 	.word	0x08005851
 800582c:	08005859 	.word	0x08005859
 8005830:	0800586f 	.word	0x0800586f
 8005834:	0800585f 	.word	0x0800585f
 8005838:	0800586f 	.word	0x0800586f
 800583c:	0800586f 	.word	0x0800586f
 8005840:	0800586f 	.word	0x0800586f
 8005844:	08005867 	.word	0x08005867
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005848:	f7fe fd48 	bl	80042dc <HAL_RCC_GetPCLK1Freq>
 800584c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800584e:	e014      	b.n	800587a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005850:	f7fe fd58 	bl	8004304 <HAL_RCC_GetPCLK2Freq>
 8005854:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005856:	e010      	b.n	800587a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005858:	4b9e      	ldr	r3, [pc, #632]	; (8005ad4 <UART_SetConfig+0x5c8>)
 800585a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800585c:	e00d      	b.n	800587a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800585e:	f7fe fc8d 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8005862:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005864:	e009      	b.n	800587a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005866:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800586a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800586c:	e005      	b.n	800587a <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 800586e:	2300      	movs	r3, #0
 8005870:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005878:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800587a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 8130 	beq.w	8005ae2 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005886:	4a94      	ldr	r2, [pc, #592]	; (8005ad8 <UART_SetConfig+0x5cc>)
 8005888:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800588c:	461a      	mov	r2, r3
 800588e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005890:	fbb3 f3f2 	udiv	r3, r3, r2
 8005894:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	4613      	mov	r3, r2
 800589c:	005b      	lsls	r3, r3, #1
 800589e:	4413      	add	r3, r2
 80058a0:	69ba      	ldr	r2, [r7, #24]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d305      	bcc.n	80058b2 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058ac:	69ba      	ldr	r2, [r7, #24]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d903      	bls.n	80058ba <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80058b8:	e113      	b.n	8005ae2 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058bc:	2200      	movs	r2, #0
 80058be:	60bb      	str	r3, [r7, #8]
 80058c0:	60fa      	str	r2, [r7, #12]
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c6:	4a84      	ldr	r2, [pc, #528]	; (8005ad8 <UART_SetConfig+0x5cc>)
 80058c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	2200      	movs	r2, #0
 80058d0:	603b      	str	r3, [r7, #0]
 80058d2:	607a      	str	r2, [r7, #4]
 80058d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80058dc:	f7fb f970 	bl	8000bc0 <__aeabi_uldivmod>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4610      	mov	r0, r2
 80058e6:	4619      	mov	r1, r3
 80058e8:	f04f 0200 	mov.w	r2, #0
 80058ec:	f04f 0300 	mov.w	r3, #0
 80058f0:	020b      	lsls	r3, r1, #8
 80058f2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80058f6:	0202      	lsls	r2, r0, #8
 80058f8:	6979      	ldr	r1, [r7, #20]
 80058fa:	6849      	ldr	r1, [r1, #4]
 80058fc:	0849      	lsrs	r1, r1, #1
 80058fe:	2000      	movs	r0, #0
 8005900:	460c      	mov	r4, r1
 8005902:	4605      	mov	r5, r0
 8005904:	eb12 0804 	adds.w	r8, r2, r4
 8005908:	eb43 0905 	adc.w	r9, r3, r5
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	469a      	mov	sl, r3
 8005914:	4693      	mov	fp, r2
 8005916:	4652      	mov	r2, sl
 8005918:	465b      	mov	r3, fp
 800591a:	4640      	mov	r0, r8
 800591c:	4649      	mov	r1, r9
 800591e:	f7fb f94f 	bl	8000bc0 <__aeabi_uldivmod>
 8005922:	4602      	mov	r2, r0
 8005924:	460b      	mov	r3, r1
 8005926:	4613      	mov	r3, r2
 8005928:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800592a:	6a3b      	ldr	r3, [r7, #32]
 800592c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005930:	d308      	bcc.n	8005944 <UART_SetConfig+0x438>
 8005932:	6a3b      	ldr	r3, [r7, #32]
 8005934:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005938:	d204      	bcs.n	8005944 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	6a3a      	ldr	r2, [r7, #32]
 8005940:	60da      	str	r2, [r3, #12]
 8005942:	e0ce      	b.n	8005ae2 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800594a:	e0ca      	b.n	8005ae2 <UART_SetConfig+0x5d6>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005954:	d167      	bne.n	8005a26 <UART_SetConfig+0x51a>
  {
    switch (clocksource)
 8005956:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800595a:	2b08      	cmp	r3, #8
 800595c:	d827      	bhi.n	80059ae <UART_SetConfig+0x4a2>
 800595e:	a201      	add	r2, pc, #4	; (adr r2, 8005964 <UART_SetConfig+0x458>)
 8005960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005964:	08005989 	.word	0x08005989
 8005968:	08005991 	.word	0x08005991
 800596c:	08005999 	.word	0x08005999
 8005970:	080059af 	.word	0x080059af
 8005974:	0800599f 	.word	0x0800599f
 8005978:	080059af 	.word	0x080059af
 800597c:	080059af 	.word	0x080059af
 8005980:	080059af 	.word	0x080059af
 8005984:	080059a7 	.word	0x080059a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005988:	f7fe fca8 	bl	80042dc <HAL_RCC_GetPCLK1Freq>
 800598c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800598e:	e014      	b.n	80059ba <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005990:	f7fe fcb8 	bl	8004304 <HAL_RCC_GetPCLK2Freq>
 8005994:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005996:	e010      	b.n	80059ba <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005998:	4b4e      	ldr	r3, [pc, #312]	; (8005ad4 <UART_SetConfig+0x5c8>)
 800599a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800599c:	e00d      	b.n	80059ba <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800599e:	f7fe fbed 	bl	800417c <HAL_RCC_GetSysClockFreq>
 80059a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80059a4:	e009      	b.n	80059ba <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80059ac:	e005      	b.n	80059ba <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80059b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 8090 	beq.w	8005ae2 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c6:	4a44      	ldr	r2, [pc, #272]	; (8005ad8 <UART_SetConfig+0x5cc>)
 80059c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059cc:	461a      	mov	r2, r3
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80059d4:	005a      	lsls	r2, r3, #1
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	085b      	lsrs	r3, r3, #1
 80059dc:	441a      	add	r2, r3
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059ea:	6a3b      	ldr	r3, [r7, #32]
 80059ec:	2b0f      	cmp	r3, #15
 80059ee:	d916      	bls.n	8005a1e <UART_SetConfig+0x512>
 80059f0:	6a3b      	ldr	r3, [r7, #32]
 80059f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059f6:	d212      	bcs.n	8005a1e <UART_SetConfig+0x512>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059f8:	6a3b      	ldr	r3, [r7, #32]
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	f023 030f 	bic.w	r3, r3, #15
 8005a00:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	085b      	lsrs	r3, r3, #1
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	f003 0307 	and.w	r3, r3, #7
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	8bfb      	ldrh	r3, [r7, #30]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	8bfa      	ldrh	r2, [r7, #30]
 8005a1a:	60da      	str	r2, [r3, #12]
 8005a1c:	e061      	b.n	8005ae2 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005a24:	e05d      	b.n	8005ae2 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a26:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a2a:	2b08      	cmp	r3, #8
 8005a2c:	d827      	bhi.n	8005a7e <UART_SetConfig+0x572>
 8005a2e:	a201      	add	r2, pc, #4	; (adr r2, 8005a34 <UART_SetConfig+0x528>)
 8005a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a34:	08005a59 	.word	0x08005a59
 8005a38:	08005a61 	.word	0x08005a61
 8005a3c:	08005a69 	.word	0x08005a69
 8005a40:	08005a7f 	.word	0x08005a7f
 8005a44:	08005a6f 	.word	0x08005a6f
 8005a48:	08005a7f 	.word	0x08005a7f
 8005a4c:	08005a7f 	.word	0x08005a7f
 8005a50:	08005a7f 	.word	0x08005a7f
 8005a54:	08005a77 	.word	0x08005a77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a58:	f7fe fc40 	bl	80042dc <HAL_RCC_GetPCLK1Freq>
 8005a5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a5e:	e014      	b.n	8005a8a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a60:	f7fe fc50 	bl	8004304 <HAL_RCC_GetPCLK2Freq>
 8005a64:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a66:	e010      	b.n	8005a8a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a68:	4b1a      	ldr	r3, [pc, #104]	; (8005ad4 <UART_SetConfig+0x5c8>)
 8005a6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a6c:	e00d      	b.n	8005a8a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a6e:	f7fe fb85 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8005a72:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a74:	e009      	b.n	8005a8a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a7a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a7c:	e005      	b.n	8005a8a <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a88:	bf00      	nop
    }

    if (pclk != 0U)
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d028      	beq.n	8005ae2 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	4a10      	ldr	r2, [pc, #64]	; (8005ad8 <UART_SetConfig+0x5cc>)
 8005a96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	085b      	lsrs	r3, r3, #1
 8005aa8:	441a      	add	r2, r3
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	2b0f      	cmp	r3, #15
 8005aba:	d90f      	bls.n	8005adc <UART_SetConfig+0x5d0>
 8005abc:	6a3b      	ldr	r3, [r7, #32]
 8005abe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ac2:	d20b      	bcs.n	8005adc <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = usartdiv;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6a3a      	ldr	r2, [r7, #32]
 8005aca:	60da      	str	r2, [r3, #12]
 8005acc:	e009      	b.n	8005ae2 <UART_SetConfig+0x5d6>
 8005ace:	bf00      	nop
 8005ad0:	40008000 	.word	0x40008000
 8005ad4:	00f42400 	.word	0x00f42400
 8005ad8:	08007398 	.word	0x08007398
      }
      else
      {
        ret = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	2200      	movs	r2, #0
 8005af6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	2200      	movs	r2, #0
 8005afc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005afe:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3730      	adds	r7, #48	; 0x30
 8005b06:	46bd      	mov	sp, r7
 8005b08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005b0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d00a      	beq.n	8005b36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00a      	beq.n	8005b58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	430a      	orrs	r2, r1
 8005b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b5c:	f003 0304 	and.w	r3, r3, #4
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00a      	beq.n	8005b7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00a      	beq.n	8005b9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba0:	f003 0310 	and.w	r3, r3, #16
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00a      	beq.n	8005bbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc2:	f003 0320 	and.w	r3, r3, #32
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00a      	beq.n	8005be0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d01a      	beq.n	8005c22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c0a:	d10a      	bne.n	8005c22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	430a      	orrs	r2, r1
 8005c20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00a      	beq.n	8005c44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	605a      	str	r2, [r3, #4]
  }
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af02      	add	r7, sp, #8
 8005c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c60:	f7fc fc84 	bl	800256c <HAL_GetTick>
 8005c64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b08      	cmp	r3, #8
 8005c72:	d10e      	bne.n	8005c92 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c78:	9300      	str	r3, [sp, #0]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f82f 	bl	8005ce6 <UART_WaitOnFlagUntilTimeout>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d001      	beq.n	8005c92 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e025      	b.n	8005cde <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 0304 	and.w	r3, r3, #4
 8005c9c:	2b04      	cmp	r3, #4
 8005c9e:	d10e      	bne.n	8005cbe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ca0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ca4:	9300      	str	r3, [sp, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 f819 	bl	8005ce6 <UART_WaitOnFlagUntilTimeout>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d001      	beq.n	8005cbe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e00f      	b.n	8005cde <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ce6:	b580      	push	{r7, lr}
 8005ce8:	b084      	sub	sp, #16
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	60f8      	str	r0, [r7, #12]
 8005cee:	60b9      	str	r1, [r7, #8]
 8005cf0:	603b      	str	r3, [r7, #0]
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cf6:	e062      	b.n	8005dbe <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfe:	d05e      	beq.n	8005dbe <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d00:	f7fc fc34 	bl	800256c <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	69ba      	ldr	r2, [r7, #24]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d302      	bcc.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d11d      	bne.n	8005d52 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005d24:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	689a      	ldr	r2, [r3, #8]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f022 0201 	bic.w	r2, r2, #1
 8005d34:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2220      	movs	r2, #32
 8005d3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2220      	movs	r2, #32
 8005d42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e045      	b.n	8005dde <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0304 	and.w	r3, r3, #4
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d02e      	beq.n	8005dbe <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	69db      	ldr	r3, [r3, #28]
 8005d66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d6e:	d126      	bne.n	8005dbe <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d78:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005d88:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	689a      	ldr	r2, [r3, #8]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f022 0201 	bic.w	r2, r2, #1
 8005d98:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2220      	movs	r2, #32
 8005da6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e00f      	b.n	8005dde <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	69da      	ldr	r2, [r3, #28]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	bf0c      	ite	eq
 8005dce:	2301      	moveq	r3, #1
 8005dd0:	2300      	movne	r3, #0
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	79fb      	ldrb	r3, [r7, #7]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d08d      	beq.n	8005cf8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3710      	adds	r7, #16
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
	...

08005de8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	60f8      	str	r0, [r7, #12]
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	4613      	mov	r3, r2
 8005df4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	68ba      	ldr	r2, [r7, #8]
 8005dfa:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	88fa      	ldrh	r2, [r7, #6]
 8005e00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2222      	movs	r2, #34	; 0x22
 8005e10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d02c      	beq.n	8005e76 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e20:	4a25      	ldr	r2, [pc, #148]	; (8005eb8 <UART_Start_Receive_DMA+0xd0>)
 8005e22:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e28:	4a24      	ldr	r2, [pc, #144]	; (8005ebc <UART_Start_Receive_DMA+0xd4>)
 8005e2a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e30:	4a23      	ldr	r2, [pc, #140]	; (8005ec0 <UART_Start_Receive_DMA+0xd8>)
 8005e32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e38:	2200      	movs	r2, #0
 8005e3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	3324      	adds	r3, #36	; 0x24
 8005e46:	4619      	mov	r1, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	88fb      	ldrh	r3, [r7, #6]
 8005e50:	f7fc fd50 	bl	80028f4 <HAL_DMA_Start_IT>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00d      	beq.n	8005e76 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2210      	movs	r2, #16
 8005e5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e01c      	b.n	8005eb0 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e8c:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	689a      	ldr	r2, [r3, #8]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f042 0201 	orr.w	r2, r2, #1
 8005e9c:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	689a      	ldr	r2, [r3, #8]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005eac:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3710      	adds	r7, #16
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	08005f65 	.word	0x08005f65
 8005ebc:	08005fff 	.word	0x08005fff
 8005ec0:	08006037 	.word	0x08006037

08005ec4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005eda:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689a      	ldr	r2, [r3, #8]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8005eea:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2220      	movs	r2, #32
 8005ef0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8005ef4:	bf00      	nop
 8005ef6:	370c      	adds	r7, #12
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005f16:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6812      	ldr	r2, [r2, #0]
 8005f22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f26:	f023 0301 	bic.w	r3, r3, #1
 8005f2a:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d107      	bne.n	8005f44 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f022 0210 	bic.w	r2, r2, #16
 8005f42:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	671a      	str	r2, [r3, #112]	; 0x70
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f70:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 0320 	and.w	r3, r3, #32
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d12b      	bne.n	8005fd8 <UART_DMAReceiveCplt+0x74>
  {
    huart->RxXferCount = 0U;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f96:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	689a      	ldr	r2, [r3, #8]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f022 0201 	bic.w	r2, r2, #1
 8005fa6:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689a      	ldr	r2, [r3, #8]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fb6:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2220      	movs	r2, #32
 8005fbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d107      	bne.n	8005fd8 <UART_DMAReceiveCplt+0x74>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f022 0210 	bic.w	r2, r2, #16
 8005fd6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d107      	bne.n	8005ff0 <UART_DMAReceiveCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f7ff fa83 	bl	80054f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005fee:	e002      	b.n	8005ff6 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7ff fa61 	bl	80054b8 <HAL_UART_RxCpltCallback>
}
 8005ff6:	bf00      	nop
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006010:	2b01      	cmp	r3, #1
 8006012:	d109      	bne.n	8006028 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800601a:	085b      	lsrs	r3, r3, #1
 800601c:	b29b      	uxth	r3, r3
 800601e:	4619      	mov	r1, r3
 8006020:	68f8      	ldr	r0, [r7, #12]
 8006022:	f7ff fa67 	bl	80054f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006026:	e002      	b.n	800602e <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f7ff fa4f 	bl	80054cc <HAL_UART_RxHalfCpltCallback>
}
 800602e:	bf00      	nop
 8006030:	3710      	adds	r7, #16
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006036:	b580      	push	{r7, lr}
 8006038:	b086      	sub	sp, #24
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006042:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800604a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006052:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800605e:	2b80      	cmp	r3, #128	; 0x80
 8006060:	d109      	bne.n	8006076 <UART_DMAError+0x40>
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	2b21      	cmp	r3, #33	; 0x21
 8006066:	d106      	bne.n	8006076 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	2200      	movs	r2, #0
 800606c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8006070:	6978      	ldr	r0, [r7, #20]
 8006072:	f7ff ff27 	bl	8005ec4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006080:	2b40      	cmp	r3, #64	; 0x40
 8006082:	d109      	bne.n	8006098 <UART_DMAError+0x62>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2b22      	cmp	r3, #34	; 0x22
 8006088:	d106      	bne.n	8006098 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	2200      	movs	r2, #0
 800608e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8006092:	6978      	ldr	r0, [r7, #20]
 8006094:	f7ff ff34 	bl	8005f00 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800609e:	f043 0210 	orr.w	r2, r3, #16
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060a8:	6978      	ldr	r0, [r7, #20]
 80060aa:	f7ff fa19 	bl	80054e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060ae:	bf00      	nop
 80060b0:	3718      	adds	r7, #24
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060b6:	b580      	push	{r7, lr}
 80060b8:	b084      	sub	sp, #16
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060d4:	68f8      	ldr	r0, [r7, #12]
 80060d6:	f7ff fa03 	bl	80054e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060da:	bf00      	nop
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060e2:	b580      	push	{r7, lr}
 80060e4:	b082      	sub	sp, #8
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060f8:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2220      	movs	r2, #32
 80060fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7ff f9cb 	bl	80054a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800610e:	bf00      	nop
 8006110:	3708      	adds	r7, #8
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}

08006116 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800611e:	bf00      	nop
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr

0800612a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800612a:	b480      	push	{r7}
 800612c:	b083      	sub	sp, #12
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006132:	bf00      	nop
 8006134:	370c      	adds	r7, #12
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800613e:	b480      	push	{r7}
 8006140:	b083      	sub	sp, #12
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006146:	bf00      	nop
 8006148:	370c      	adds	r7, #12
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr

08006152 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006152:	b480      	push	{r7}
 8006154:	b085      	sub	sp, #20
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006160:	2b01      	cmp	r3, #1
 8006162:	d101      	bne.n	8006168 <HAL_UARTEx_DisableFifoMode+0x16>
 8006164:	2302      	movs	r3, #2
 8006166:	e027      	b.n	80061b8 <HAL_UARTEx_DisableFifoMode+0x66>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2224      	movs	r2, #36	; 0x24
 8006174:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0201 	bic.w	r2, r2, #1
 800618e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006196:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3714      	adds	r7, #20
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d101      	bne.n	80061dc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80061d8:	2302      	movs	r3, #2
 80061da:	e02d      	b.n	8006238 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2224      	movs	r2, #36	; 0x24
 80061e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f022 0201 	bic.w	r2, r2, #1
 8006202:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f000 f84f 	bl	80062bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2220      	movs	r2, #32
 800622a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3710      	adds	r7, #16
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006250:	2b01      	cmp	r3, #1
 8006252:	d101      	bne.n	8006258 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006254:	2302      	movs	r3, #2
 8006256:	e02d      	b.n	80062b4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2224      	movs	r2, #36	; 0x24
 8006264:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 0201 	bic.w	r2, r2, #1
 800627e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f000 f811 	bl	80062bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2220      	movs	r2, #32
 80062a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3710      	adds	r7, #16
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80062bc:	b480      	push	{r7}
 80062be:	b085      	sub	sp, #20
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d108      	bne.n	80062de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80062dc:	e031      	b.n	8006342 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80062de:	2308      	movs	r3, #8
 80062e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80062e2:	2308      	movs	r3, #8
 80062e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	0e5b      	lsrs	r3, r3, #25
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	f003 0307 	and.w	r3, r3, #7
 80062f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	0f5b      	lsrs	r3, r3, #29
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	f003 0307 	and.w	r3, r3, #7
 8006304:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8006306:	7bbb      	ldrb	r3, [r7, #14]
 8006308:	7b3a      	ldrb	r2, [r7, #12]
 800630a:	4911      	ldr	r1, [pc, #68]	; (8006350 <UARTEx_SetNbDataToProcess+0x94>)
 800630c:	5c8a      	ldrb	r2, [r1, r2]
 800630e:	fb02 f303 	mul.w	r3, r2, r3
 8006312:	7b3a      	ldrb	r2, [r7, #12]
 8006314:	490f      	ldr	r1, [pc, #60]	; (8006354 <UARTEx_SetNbDataToProcess+0x98>)
 8006316:	5c8a      	ldrb	r2, [r1, r2]
 8006318:	fb93 f3f2 	sdiv	r3, r3, r2
 800631c:	b29a      	uxth	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8006324:	7bfb      	ldrb	r3, [r7, #15]
 8006326:	7b7a      	ldrb	r2, [r7, #13]
 8006328:	4909      	ldr	r1, [pc, #36]	; (8006350 <UARTEx_SetNbDataToProcess+0x94>)
 800632a:	5c8a      	ldrb	r2, [r1, r2]
 800632c:	fb02 f303 	mul.w	r3, r2, r3
 8006330:	7b7a      	ldrb	r2, [r7, #13]
 8006332:	4908      	ldr	r1, [pc, #32]	; (8006354 <UARTEx_SetNbDataToProcess+0x98>)
 8006334:	5c8a      	ldrb	r2, [r1, r2]
 8006336:	fb93 f3f2 	sdiv	r3, r3, r2
 800633a:	b29a      	uxth	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006342:	bf00      	nop
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	080073b0 	.word	0x080073b0
 8006354:	080073b8 	.word	0x080073b8

08006358 <pow>:
 8006358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800635a:	ec55 4b11 	vmov	r4, r5, d1
 800635e:	ed2d 8b02 	vpush	{d8}
 8006362:	eeb0 8a40 	vmov.f32	s16, s0
 8006366:	eef0 8a60 	vmov.f32	s17, s1
 800636a:	f000 f865 	bl	8006438 <__ieee754_pow>
 800636e:	4622      	mov	r2, r4
 8006370:	462b      	mov	r3, r5
 8006372:	4620      	mov	r0, r4
 8006374:	4629      	mov	r1, r5
 8006376:	ec57 6b10 	vmov	r6, r7, d0
 800637a:	f7fa fbbb 	bl	8000af4 <__aeabi_dcmpun>
 800637e:	2800      	cmp	r0, #0
 8006380:	d13b      	bne.n	80063fa <pow+0xa2>
 8006382:	2200      	movs	r2, #0
 8006384:	2300      	movs	r3, #0
 8006386:	ec51 0b18 	vmov	r0, r1, d8
 800638a:	f7fa fb81 	bl	8000a90 <__aeabi_dcmpeq>
 800638e:	b1b8      	cbz	r0, 80063c0 <pow+0x68>
 8006390:	2200      	movs	r2, #0
 8006392:	2300      	movs	r3, #0
 8006394:	4620      	mov	r0, r4
 8006396:	4629      	mov	r1, r5
 8006398:	f7fa fb7a 	bl	8000a90 <__aeabi_dcmpeq>
 800639c:	2800      	cmp	r0, #0
 800639e:	d146      	bne.n	800642e <pow+0xd6>
 80063a0:	ec45 4b10 	vmov	d0, r4, r5
 80063a4:	f000 fe67 	bl	8007076 <finite>
 80063a8:	b338      	cbz	r0, 80063fa <pow+0xa2>
 80063aa:	2200      	movs	r2, #0
 80063ac:	2300      	movs	r3, #0
 80063ae:	4620      	mov	r0, r4
 80063b0:	4629      	mov	r1, r5
 80063b2:	f7fa fb77 	bl	8000aa4 <__aeabi_dcmplt>
 80063b6:	b300      	cbz	r0, 80063fa <pow+0xa2>
 80063b8:	f000 fef4 	bl	80071a4 <__errno>
 80063bc:	2322      	movs	r3, #34	; 0x22
 80063be:	e01b      	b.n	80063f8 <pow+0xa0>
 80063c0:	ec47 6b10 	vmov	d0, r6, r7
 80063c4:	f000 fe57 	bl	8007076 <finite>
 80063c8:	b9e0      	cbnz	r0, 8006404 <pow+0xac>
 80063ca:	eeb0 0a48 	vmov.f32	s0, s16
 80063ce:	eef0 0a68 	vmov.f32	s1, s17
 80063d2:	f000 fe50 	bl	8007076 <finite>
 80063d6:	b1a8      	cbz	r0, 8006404 <pow+0xac>
 80063d8:	ec45 4b10 	vmov	d0, r4, r5
 80063dc:	f000 fe4b 	bl	8007076 <finite>
 80063e0:	b180      	cbz	r0, 8006404 <pow+0xac>
 80063e2:	4632      	mov	r2, r6
 80063e4:	463b      	mov	r3, r7
 80063e6:	4630      	mov	r0, r6
 80063e8:	4639      	mov	r1, r7
 80063ea:	f7fa fb83 	bl	8000af4 <__aeabi_dcmpun>
 80063ee:	2800      	cmp	r0, #0
 80063f0:	d0e2      	beq.n	80063b8 <pow+0x60>
 80063f2:	f000 fed7 	bl	80071a4 <__errno>
 80063f6:	2321      	movs	r3, #33	; 0x21
 80063f8:	6003      	str	r3, [r0, #0]
 80063fa:	ecbd 8b02 	vpop	{d8}
 80063fe:	ec47 6b10 	vmov	d0, r6, r7
 8006402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006404:	2200      	movs	r2, #0
 8006406:	2300      	movs	r3, #0
 8006408:	4630      	mov	r0, r6
 800640a:	4639      	mov	r1, r7
 800640c:	f7fa fb40 	bl	8000a90 <__aeabi_dcmpeq>
 8006410:	2800      	cmp	r0, #0
 8006412:	d0f2      	beq.n	80063fa <pow+0xa2>
 8006414:	eeb0 0a48 	vmov.f32	s0, s16
 8006418:	eef0 0a68 	vmov.f32	s1, s17
 800641c:	f000 fe2b 	bl	8007076 <finite>
 8006420:	2800      	cmp	r0, #0
 8006422:	d0ea      	beq.n	80063fa <pow+0xa2>
 8006424:	ec45 4b10 	vmov	d0, r4, r5
 8006428:	f000 fe25 	bl	8007076 <finite>
 800642c:	e7c3      	b.n	80063b6 <pow+0x5e>
 800642e:	2600      	movs	r6, #0
 8006430:	4f00      	ldr	r7, [pc, #0]	; (8006434 <pow+0xdc>)
 8006432:	e7e2      	b.n	80063fa <pow+0xa2>
 8006434:	3ff00000 	.word	0x3ff00000

08006438 <__ieee754_pow>:
 8006438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800643c:	ed2d 8b06 	vpush	{d8-d10}
 8006440:	b089      	sub	sp, #36	; 0x24
 8006442:	ed8d 1b00 	vstr	d1, [sp]
 8006446:	e9dd 2900 	ldrd	r2, r9, [sp]
 800644a:	ec57 6b10 	vmov	r6, r7, d0
 800644e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8006452:	ea58 0102 	orrs.w	r1, r8, r2
 8006456:	d115      	bne.n	8006484 <__ieee754_pow+0x4c>
 8006458:	19b3      	adds	r3, r6, r6
 800645a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800645e:	4152      	adcs	r2, r2
 8006460:	4299      	cmp	r1, r3
 8006462:	4b89      	ldr	r3, [pc, #548]	; (8006688 <__ieee754_pow+0x250>)
 8006464:	4193      	sbcs	r3, r2
 8006466:	f080 84d3 	bcs.w	8006e10 <__ieee754_pow+0x9d8>
 800646a:	4630      	mov	r0, r6
 800646c:	4639      	mov	r1, r7
 800646e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006472:	f7f9 feef 	bl	8000254 <__adddf3>
 8006476:	ec41 0b10 	vmov	d0, r0, r1
 800647a:	b009      	add	sp, #36	; 0x24
 800647c:	ecbd 8b06 	vpop	{d8-d10}
 8006480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006484:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8006488:	4b80      	ldr	r3, [pc, #512]	; (800668c <__ieee754_pow+0x254>)
 800648a:	463d      	mov	r5, r7
 800648c:	ee10 aa10 	vmov	sl, s0
 8006490:	429c      	cmp	r4, r3
 8006492:	dc06      	bgt.n	80064a2 <__ieee754_pow+0x6a>
 8006494:	d101      	bne.n	800649a <__ieee754_pow+0x62>
 8006496:	2e00      	cmp	r6, #0
 8006498:	d1e7      	bne.n	800646a <__ieee754_pow+0x32>
 800649a:	4598      	cmp	r8, r3
 800649c:	dc01      	bgt.n	80064a2 <__ieee754_pow+0x6a>
 800649e:	d10f      	bne.n	80064c0 <__ieee754_pow+0x88>
 80064a0:	b172      	cbz	r2, 80064c0 <__ieee754_pow+0x88>
 80064a2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80064a6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80064aa:	ea55 050a 	orrs.w	r5, r5, sl
 80064ae:	d1dc      	bne.n	800646a <__ieee754_pow+0x32>
 80064b0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80064b4:	18db      	adds	r3, r3, r3
 80064b6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80064ba:	4152      	adcs	r2, r2
 80064bc:	429d      	cmp	r5, r3
 80064be:	e7d0      	b.n	8006462 <__ieee754_pow+0x2a>
 80064c0:	2d00      	cmp	r5, #0
 80064c2:	da3b      	bge.n	800653c <__ieee754_pow+0x104>
 80064c4:	4b72      	ldr	r3, [pc, #456]	; (8006690 <__ieee754_pow+0x258>)
 80064c6:	4598      	cmp	r8, r3
 80064c8:	dc51      	bgt.n	800656e <__ieee754_pow+0x136>
 80064ca:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80064ce:	4598      	cmp	r8, r3
 80064d0:	f340 84ad 	ble.w	8006e2e <__ieee754_pow+0x9f6>
 80064d4:	ea4f 5328 	mov.w	r3, r8, asr #20
 80064d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80064dc:	2b14      	cmp	r3, #20
 80064de:	dd0f      	ble.n	8006500 <__ieee754_pow+0xc8>
 80064e0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80064e4:	fa22 f103 	lsr.w	r1, r2, r3
 80064e8:	fa01 f303 	lsl.w	r3, r1, r3
 80064ec:	4293      	cmp	r3, r2
 80064ee:	f040 849e 	bne.w	8006e2e <__ieee754_pow+0x9f6>
 80064f2:	f001 0101 	and.w	r1, r1, #1
 80064f6:	f1c1 0302 	rsb	r3, r1, #2
 80064fa:	9304      	str	r3, [sp, #16]
 80064fc:	b182      	cbz	r2, 8006520 <__ieee754_pow+0xe8>
 80064fe:	e05f      	b.n	80065c0 <__ieee754_pow+0x188>
 8006500:	2a00      	cmp	r2, #0
 8006502:	d15b      	bne.n	80065bc <__ieee754_pow+0x184>
 8006504:	f1c3 0314 	rsb	r3, r3, #20
 8006508:	fa48 f103 	asr.w	r1, r8, r3
 800650c:	fa01 f303 	lsl.w	r3, r1, r3
 8006510:	4543      	cmp	r3, r8
 8006512:	f040 8489 	bne.w	8006e28 <__ieee754_pow+0x9f0>
 8006516:	f001 0101 	and.w	r1, r1, #1
 800651a:	f1c1 0302 	rsb	r3, r1, #2
 800651e:	9304      	str	r3, [sp, #16]
 8006520:	4b5c      	ldr	r3, [pc, #368]	; (8006694 <__ieee754_pow+0x25c>)
 8006522:	4598      	cmp	r8, r3
 8006524:	d132      	bne.n	800658c <__ieee754_pow+0x154>
 8006526:	f1b9 0f00 	cmp.w	r9, #0
 800652a:	f280 8479 	bge.w	8006e20 <__ieee754_pow+0x9e8>
 800652e:	4632      	mov	r2, r6
 8006530:	463b      	mov	r3, r7
 8006532:	2000      	movs	r0, #0
 8006534:	4957      	ldr	r1, [pc, #348]	; (8006694 <__ieee754_pow+0x25c>)
 8006536:	f7fa f96d 	bl	8000814 <__aeabi_ddiv>
 800653a:	e79c      	b.n	8006476 <__ieee754_pow+0x3e>
 800653c:	2300      	movs	r3, #0
 800653e:	9304      	str	r3, [sp, #16]
 8006540:	2a00      	cmp	r2, #0
 8006542:	d13d      	bne.n	80065c0 <__ieee754_pow+0x188>
 8006544:	4b51      	ldr	r3, [pc, #324]	; (800668c <__ieee754_pow+0x254>)
 8006546:	4598      	cmp	r8, r3
 8006548:	d1ea      	bne.n	8006520 <__ieee754_pow+0xe8>
 800654a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800654e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006552:	ea53 030a 	orrs.w	r3, r3, sl
 8006556:	f000 845b 	beq.w	8006e10 <__ieee754_pow+0x9d8>
 800655a:	4b4f      	ldr	r3, [pc, #316]	; (8006698 <__ieee754_pow+0x260>)
 800655c:	429c      	cmp	r4, r3
 800655e:	dd08      	ble.n	8006572 <__ieee754_pow+0x13a>
 8006560:	f1b9 0f00 	cmp.w	r9, #0
 8006564:	f2c0 8458 	blt.w	8006e18 <__ieee754_pow+0x9e0>
 8006568:	e9dd 0100 	ldrd	r0, r1, [sp]
 800656c:	e783      	b.n	8006476 <__ieee754_pow+0x3e>
 800656e:	2302      	movs	r3, #2
 8006570:	e7e5      	b.n	800653e <__ieee754_pow+0x106>
 8006572:	f1b9 0f00 	cmp.w	r9, #0
 8006576:	f04f 0000 	mov.w	r0, #0
 800657a:	f04f 0100 	mov.w	r1, #0
 800657e:	f6bf af7a 	bge.w	8006476 <__ieee754_pow+0x3e>
 8006582:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006586:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800658a:	e774      	b.n	8006476 <__ieee754_pow+0x3e>
 800658c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8006590:	d106      	bne.n	80065a0 <__ieee754_pow+0x168>
 8006592:	4632      	mov	r2, r6
 8006594:	463b      	mov	r3, r7
 8006596:	4630      	mov	r0, r6
 8006598:	4639      	mov	r1, r7
 800659a:	f7fa f811 	bl	80005c0 <__aeabi_dmul>
 800659e:	e76a      	b.n	8006476 <__ieee754_pow+0x3e>
 80065a0:	4b3e      	ldr	r3, [pc, #248]	; (800669c <__ieee754_pow+0x264>)
 80065a2:	4599      	cmp	r9, r3
 80065a4:	d10c      	bne.n	80065c0 <__ieee754_pow+0x188>
 80065a6:	2d00      	cmp	r5, #0
 80065a8:	db0a      	blt.n	80065c0 <__ieee754_pow+0x188>
 80065aa:	ec47 6b10 	vmov	d0, r6, r7
 80065ae:	b009      	add	sp, #36	; 0x24
 80065b0:	ecbd 8b06 	vpop	{d8-d10}
 80065b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b8:	f000 bc6c 	b.w	8006e94 <__ieee754_sqrt>
 80065bc:	2300      	movs	r3, #0
 80065be:	9304      	str	r3, [sp, #16]
 80065c0:	ec47 6b10 	vmov	d0, r6, r7
 80065c4:	f000 fd4e 	bl	8007064 <fabs>
 80065c8:	ec51 0b10 	vmov	r0, r1, d0
 80065cc:	f1ba 0f00 	cmp.w	sl, #0
 80065d0:	d129      	bne.n	8006626 <__ieee754_pow+0x1ee>
 80065d2:	b124      	cbz	r4, 80065de <__ieee754_pow+0x1a6>
 80065d4:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80065d8:	4b2e      	ldr	r3, [pc, #184]	; (8006694 <__ieee754_pow+0x25c>)
 80065da:	429a      	cmp	r2, r3
 80065dc:	d123      	bne.n	8006626 <__ieee754_pow+0x1ee>
 80065de:	f1b9 0f00 	cmp.w	r9, #0
 80065e2:	da05      	bge.n	80065f0 <__ieee754_pow+0x1b8>
 80065e4:	4602      	mov	r2, r0
 80065e6:	460b      	mov	r3, r1
 80065e8:	2000      	movs	r0, #0
 80065ea:	492a      	ldr	r1, [pc, #168]	; (8006694 <__ieee754_pow+0x25c>)
 80065ec:	f7fa f912 	bl	8000814 <__aeabi_ddiv>
 80065f0:	2d00      	cmp	r5, #0
 80065f2:	f6bf af40 	bge.w	8006476 <__ieee754_pow+0x3e>
 80065f6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80065fa:	9b04      	ldr	r3, [sp, #16]
 80065fc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006600:	4323      	orrs	r3, r4
 8006602:	d108      	bne.n	8006616 <__ieee754_pow+0x1de>
 8006604:	4602      	mov	r2, r0
 8006606:	460b      	mov	r3, r1
 8006608:	4610      	mov	r0, r2
 800660a:	4619      	mov	r1, r3
 800660c:	f7f9 fe20 	bl	8000250 <__aeabi_dsub>
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	e78f      	b.n	8006536 <__ieee754_pow+0xfe>
 8006616:	9b04      	ldr	r3, [sp, #16]
 8006618:	2b01      	cmp	r3, #1
 800661a:	f47f af2c 	bne.w	8006476 <__ieee754_pow+0x3e>
 800661e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006622:	4619      	mov	r1, r3
 8006624:	e727      	b.n	8006476 <__ieee754_pow+0x3e>
 8006626:	0feb      	lsrs	r3, r5, #31
 8006628:	3b01      	subs	r3, #1
 800662a:	9306      	str	r3, [sp, #24]
 800662c:	9a06      	ldr	r2, [sp, #24]
 800662e:	9b04      	ldr	r3, [sp, #16]
 8006630:	4313      	orrs	r3, r2
 8006632:	d102      	bne.n	800663a <__ieee754_pow+0x202>
 8006634:	4632      	mov	r2, r6
 8006636:	463b      	mov	r3, r7
 8006638:	e7e6      	b.n	8006608 <__ieee754_pow+0x1d0>
 800663a:	4b19      	ldr	r3, [pc, #100]	; (80066a0 <__ieee754_pow+0x268>)
 800663c:	4598      	cmp	r8, r3
 800663e:	f340 80fb 	ble.w	8006838 <__ieee754_pow+0x400>
 8006642:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006646:	4598      	cmp	r8, r3
 8006648:	4b13      	ldr	r3, [pc, #76]	; (8006698 <__ieee754_pow+0x260>)
 800664a:	dd0c      	ble.n	8006666 <__ieee754_pow+0x22e>
 800664c:	429c      	cmp	r4, r3
 800664e:	dc0f      	bgt.n	8006670 <__ieee754_pow+0x238>
 8006650:	f1b9 0f00 	cmp.w	r9, #0
 8006654:	da0f      	bge.n	8006676 <__ieee754_pow+0x23e>
 8006656:	2000      	movs	r0, #0
 8006658:	b009      	add	sp, #36	; 0x24
 800665a:	ecbd 8b06 	vpop	{d8-d10}
 800665e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006662:	f000 bcf6 	b.w	8007052 <__math_oflow>
 8006666:	429c      	cmp	r4, r3
 8006668:	dbf2      	blt.n	8006650 <__ieee754_pow+0x218>
 800666a:	4b0a      	ldr	r3, [pc, #40]	; (8006694 <__ieee754_pow+0x25c>)
 800666c:	429c      	cmp	r4, r3
 800666e:	dd19      	ble.n	80066a4 <__ieee754_pow+0x26c>
 8006670:	f1b9 0f00 	cmp.w	r9, #0
 8006674:	dcef      	bgt.n	8006656 <__ieee754_pow+0x21e>
 8006676:	2000      	movs	r0, #0
 8006678:	b009      	add	sp, #36	; 0x24
 800667a:	ecbd 8b06 	vpop	{d8-d10}
 800667e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006682:	f000 bcdd 	b.w	8007040 <__math_uflow>
 8006686:	bf00      	nop
 8006688:	fff00000 	.word	0xfff00000
 800668c:	7ff00000 	.word	0x7ff00000
 8006690:	433fffff 	.word	0x433fffff
 8006694:	3ff00000 	.word	0x3ff00000
 8006698:	3fefffff 	.word	0x3fefffff
 800669c:	3fe00000 	.word	0x3fe00000
 80066a0:	41e00000 	.word	0x41e00000
 80066a4:	2200      	movs	r2, #0
 80066a6:	4b60      	ldr	r3, [pc, #384]	; (8006828 <__ieee754_pow+0x3f0>)
 80066a8:	f7f9 fdd2 	bl	8000250 <__aeabi_dsub>
 80066ac:	4604      	mov	r4, r0
 80066ae:	460d      	mov	r5, r1
 80066b0:	a353      	add	r3, pc, #332	; (adr r3, 8006800 <__ieee754_pow+0x3c8>)
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	f7f9 ff83 	bl	80005c0 <__aeabi_dmul>
 80066ba:	4606      	mov	r6, r0
 80066bc:	460f      	mov	r7, r1
 80066be:	4620      	mov	r0, r4
 80066c0:	4629      	mov	r1, r5
 80066c2:	a351      	add	r3, pc, #324	; (adr r3, 8006808 <__ieee754_pow+0x3d0>)
 80066c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c8:	f7f9 ff7a 	bl	80005c0 <__aeabi_dmul>
 80066cc:	2200      	movs	r2, #0
 80066ce:	4682      	mov	sl, r0
 80066d0:	468b      	mov	fp, r1
 80066d2:	4b56      	ldr	r3, [pc, #344]	; (800682c <__ieee754_pow+0x3f4>)
 80066d4:	4620      	mov	r0, r4
 80066d6:	4629      	mov	r1, r5
 80066d8:	f7f9 ff72 	bl	80005c0 <__aeabi_dmul>
 80066dc:	4602      	mov	r2, r0
 80066de:	460b      	mov	r3, r1
 80066e0:	a14b      	add	r1, pc, #300	; (adr r1, 8006810 <__ieee754_pow+0x3d8>)
 80066e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066e6:	f7f9 fdb3 	bl	8000250 <__aeabi_dsub>
 80066ea:	4622      	mov	r2, r4
 80066ec:	462b      	mov	r3, r5
 80066ee:	f7f9 ff67 	bl	80005c0 <__aeabi_dmul>
 80066f2:	4602      	mov	r2, r0
 80066f4:	460b      	mov	r3, r1
 80066f6:	2000      	movs	r0, #0
 80066f8:	494d      	ldr	r1, [pc, #308]	; (8006830 <__ieee754_pow+0x3f8>)
 80066fa:	f7f9 fda9 	bl	8000250 <__aeabi_dsub>
 80066fe:	4680      	mov	r8, r0
 8006700:	4689      	mov	r9, r1
 8006702:	4622      	mov	r2, r4
 8006704:	462b      	mov	r3, r5
 8006706:	4620      	mov	r0, r4
 8006708:	4629      	mov	r1, r5
 800670a:	f7f9 ff59 	bl	80005c0 <__aeabi_dmul>
 800670e:	4602      	mov	r2, r0
 8006710:	460b      	mov	r3, r1
 8006712:	4640      	mov	r0, r8
 8006714:	4649      	mov	r1, r9
 8006716:	f7f9 ff53 	bl	80005c0 <__aeabi_dmul>
 800671a:	a33f      	add	r3, pc, #252	; (adr r3, 8006818 <__ieee754_pow+0x3e0>)
 800671c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006720:	f7f9 ff4e 	bl	80005c0 <__aeabi_dmul>
 8006724:	4602      	mov	r2, r0
 8006726:	460b      	mov	r3, r1
 8006728:	4650      	mov	r0, sl
 800672a:	4659      	mov	r1, fp
 800672c:	f7f9 fd90 	bl	8000250 <__aeabi_dsub>
 8006730:	4602      	mov	r2, r0
 8006732:	460b      	mov	r3, r1
 8006734:	4680      	mov	r8, r0
 8006736:	4689      	mov	r9, r1
 8006738:	4630      	mov	r0, r6
 800673a:	4639      	mov	r1, r7
 800673c:	f7f9 fd8a 	bl	8000254 <__adddf3>
 8006740:	2000      	movs	r0, #0
 8006742:	4632      	mov	r2, r6
 8006744:	463b      	mov	r3, r7
 8006746:	4604      	mov	r4, r0
 8006748:	460d      	mov	r5, r1
 800674a:	f7f9 fd81 	bl	8000250 <__aeabi_dsub>
 800674e:	4602      	mov	r2, r0
 8006750:	460b      	mov	r3, r1
 8006752:	4640      	mov	r0, r8
 8006754:	4649      	mov	r1, r9
 8006756:	f7f9 fd7b 	bl	8000250 <__aeabi_dsub>
 800675a:	9b04      	ldr	r3, [sp, #16]
 800675c:	9a06      	ldr	r2, [sp, #24]
 800675e:	4682      	mov	sl, r0
 8006760:	3b01      	subs	r3, #1
 8006762:	468b      	mov	fp, r1
 8006764:	4313      	orrs	r3, r2
 8006766:	f040 81e7 	bne.w	8006b38 <__ieee754_pow+0x700>
 800676a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8006820 <__ieee754_pow+0x3e8>
 800676e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006772:	2600      	movs	r6, #0
 8006774:	eeb0 8a47 	vmov.f32	s16, s14
 8006778:	eef0 8a67 	vmov.f32	s17, s15
 800677c:	463b      	mov	r3, r7
 800677e:	4632      	mov	r2, r6
 8006780:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006784:	f7f9 fd64 	bl	8000250 <__aeabi_dsub>
 8006788:	4622      	mov	r2, r4
 800678a:	462b      	mov	r3, r5
 800678c:	f7f9 ff18 	bl	80005c0 <__aeabi_dmul>
 8006790:	4680      	mov	r8, r0
 8006792:	4689      	mov	r9, r1
 8006794:	4650      	mov	r0, sl
 8006796:	4659      	mov	r1, fp
 8006798:	e9dd 2300 	ldrd	r2, r3, [sp]
 800679c:	f7f9 ff10 	bl	80005c0 <__aeabi_dmul>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	4640      	mov	r0, r8
 80067a6:	4649      	mov	r1, r9
 80067a8:	f7f9 fd54 	bl	8000254 <__adddf3>
 80067ac:	4680      	mov	r8, r0
 80067ae:	4689      	mov	r9, r1
 80067b0:	4632      	mov	r2, r6
 80067b2:	463b      	mov	r3, r7
 80067b4:	4620      	mov	r0, r4
 80067b6:	4629      	mov	r1, r5
 80067b8:	f7f9 ff02 	bl	80005c0 <__aeabi_dmul>
 80067bc:	460b      	mov	r3, r1
 80067be:	4604      	mov	r4, r0
 80067c0:	460d      	mov	r5, r1
 80067c2:	4602      	mov	r2, r0
 80067c4:	4649      	mov	r1, r9
 80067c6:	4640      	mov	r0, r8
 80067c8:	f7f9 fd44 	bl	8000254 <__adddf3>
 80067cc:	4b19      	ldr	r3, [pc, #100]	; (8006834 <__ieee754_pow+0x3fc>)
 80067ce:	4606      	mov	r6, r0
 80067d0:	460f      	mov	r7, r1
 80067d2:	4299      	cmp	r1, r3
 80067d4:	468b      	mov	fp, r1
 80067d6:	ec45 4b19 	vmov	d9, r4, r5
 80067da:	f340 82f2 	ble.w	8006dc2 <__ieee754_pow+0x98a>
 80067de:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80067e2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80067e6:	4303      	orrs	r3, r0
 80067e8:	f000 81e4 	beq.w	8006bb4 <__ieee754_pow+0x77c>
 80067ec:	2200      	movs	r2, #0
 80067ee:	2300      	movs	r3, #0
 80067f0:	ec51 0b18 	vmov	r0, r1, d8
 80067f4:	f7fa f956 	bl	8000aa4 <__aeabi_dcmplt>
 80067f8:	3800      	subs	r0, #0
 80067fa:	bf18      	it	ne
 80067fc:	2001      	movne	r0, #1
 80067fe:	e72b      	b.n	8006658 <__ieee754_pow+0x220>
 8006800:	60000000 	.word	0x60000000
 8006804:	3ff71547 	.word	0x3ff71547
 8006808:	f85ddf44 	.word	0xf85ddf44
 800680c:	3e54ae0b 	.word	0x3e54ae0b
 8006810:	55555555 	.word	0x55555555
 8006814:	3fd55555 	.word	0x3fd55555
 8006818:	652b82fe 	.word	0x652b82fe
 800681c:	3ff71547 	.word	0x3ff71547
 8006820:	00000000 	.word	0x00000000
 8006824:	bff00000 	.word	0xbff00000
 8006828:	3ff00000 	.word	0x3ff00000
 800682c:	3fd00000 	.word	0x3fd00000
 8006830:	3fe00000 	.word	0x3fe00000
 8006834:	408fffff 	.word	0x408fffff
 8006838:	4bd5      	ldr	r3, [pc, #852]	; (8006b90 <__ieee754_pow+0x758>)
 800683a:	2200      	movs	r2, #0
 800683c:	402b      	ands	r3, r5
 800683e:	b92b      	cbnz	r3, 800684c <__ieee754_pow+0x414>
 8006840:	4bd4      	ldr	r3, [pc, #848]	; (8006b94 <__ieee754_pow+0x75c>)
 8006842:	f7f9 febd 	bl	80005c0 <__aeabi_dmul>
 8006846:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800684a:	460c      	mov	r4, r1
 800684c:	1523      	asrs	r3, r4, #20
 800684e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006852:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006856:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800685a:	4413      	add	r3, r2
 800685c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006860:	9305      	str	r3, [sp, #20]
 8006862:	4bcd      	ldr	r3, [pc, #820]	; (8006b98 <__ieee754_pow+0x760>)
 8006864:	429c      	cmp	r4, r3
 8006866:	dd08      	ble.n	800687a <__ieee754_pow+0x442>
 8006868:	4bcc      	ldr	r3, [pc, #816]	; (8006b9c <__ieee754_pow+0x764>)
 800686a:	429c      	cmp	r4, r3
 800686c:	f340 8162 	ble.w	8006b34 <__ieee754_pow+0x6fc>
 8006870:	9b05      	ldr	r3, [sp, #20]
 8006872:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006876:	3301      	adds	r3, #1
 8006878:	9305      	str	r3, [sp, #20]
 800687a:	2400      	movs	r4, #0
 800687c:	00e3      	lsls	r3, r4, #3
 800687e:	4682      	mov	sl, r0
 8006880:	4629      	mov	r1, r5
 8006882:	46ab      	mov	fp, r5
 8006884:	9307      	str	r3, [sp, #28]
 8006886:	4bc6      	ldr	r3, [pc, #792]	; (8006ba0 <__ieee754_pow+0x768>)
 8006888:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800688c:	ed93 7b00 	vldr	d7, [r3]
 8006890:	eeb0 9a47 	vmov.f32	s18, s14
 8006894:	eef0 9a67 	vmov.f32	s19, s15
 8006898:	ec53 2b17 	vmov	r2, r3, d7
 800689c:	f7f9 fcd8 	bl	8000250 <__aeabi_dsub>
 80068a0:	4652      	mov	r2, sl
 80068a2:	4606      	mov	r6, r0
 80068a4:	460f      	mov	r7, r1
 80068a6:	462b      	mov	r3, r5
 80068a8:	106d      	asrs	r5, r5, #1
 80068aa:	ec51 0b19 	vmov	r0, r1, d9
 80068ae:	f7f9 fcd1 	bl	8000254 <__adddf3>
 80068b2:	4602      	mov	r2, r0
 80068b4:	460b      	mov	r3, r1
 80068b6:	2000      	movs	r0, #0
 80068b8:	49ba      	ldr	r1, [pc, #744]	; (8006ba4 <__ieee754_pow+0x76c>)
 80068ba:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80068be:	f7f9 ffa9 	bl	8000814 <__aeabi_ddiv>
 80068c2:	4602      	mov	r2, r0
 80068c4:	460b      	mov	r3, r1
 80068c6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80068ca:	ec41 0b1a 	vmov	d10, r0, r1
 80068ce:	4630      	mov	r0, r6
 80068d0:	4639      	mov	r1, r7
 80068d2:	f7f9 fe75 	bl	80005c0 <__aeabi_dmul>
 80068d6:	2300      	movs	r3, #0
 80068d8:	2200      	movs	r2, #0
 80068da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068de:	9302      	str	r3, [sp, #8]
 80068e0:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80068e4:	4614      	mov	r4, r2
 80068e6:	461d      	mov	r5, r3
 80068e8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80068ec:	ec41 0b18 	vmov	d8, r0, r1
 80068f0:	4640      	mov	r0, r8
 80068f2:	4649      	mov	r1, r9
 80068f4:	f7f9 fe64 	bl	80005c0 <__aeabi_dmul>
 80068f8:	4602      	mov	r2, r0
 80068fa:	460b      	mov	r3, r1
 80068fc:	4630      	mov	r0, r6
 80068fe:	4639      	mov	r1, r7
 8006900:	f7f9 fca6 	bl	8000250 <__aeabi_dsub>
 8006904:	4606      	mov	r6, r0
 8006906:	460f      	mov	r7, r1
 8006908:	4620      	mov	r0, r4
 800690a:	4629      	mov	r1, r5
 800690c:	ec53 2b19 	vmov	r2, r3, d9
 8006910:	f7f9 fc9e 	bl	8000250 <__aeabi_dsub>
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	4650      	mov	r0, sl
 800691a:	4659      	mov	r1, fp
 800691c:	f7f9 fc98 	bl	8000250 <__aeabi_dsub>
 8006920:	4642      	mov	r2, r8
 8006922:	464b      	mov	r3, r9
 8006924:	f7f9 fe4c 	bl	80005c0 <__aeabi_dmul>
 8006928:	4602      	mov	r2, r0
 800692a:	460b      	mov	r3, r1
 800692c:	4630      	mov	r0, r6
 800692e:	4639      	mov	r1, r7
 8006930:	f7f9 fc8e 	bl	8000250 <__aeabi_dsub>
 8006934:	ec53 2b1a 	vmov	r2, r3, d10
 8006938:	f7f9 fe42 	bl	80005c0 <__aeabi_dmul>
 800693c:	ec53 2b18 	vmov	r2, r3, d8
 8006940:	ec41 0b19 	vmov	d9, r0, r1
 8006944:	ec51 0b18 	vmov	r0, r1, d8
 8006948:	f7f9 fe3a 	bl	80005c0 <__aeabi_dmul>
 800694c:	4604      	mov	r4, r0
 800694e:	460d      	mov	r5, r1
 8006950:	a37b      	add	r3, pc, #492	; (adr r3, 8006b40 <__ieee754_pow+0x708>)
 8006952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006956:	f7f9 fe33 	bl	80005c0 <__aeabi_dmul>
 800695a:	a37b      	add	r3, pc, #492	; (adr r3, 8006b48 <__ieee754_pow+0x710>)
 800695c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006960:	f7f9 fc78 	bl	8000254 <__adddf3>
 8006964:	4622      	mov	r2, r4
 8006966:	462b      	mov	r3, r5
 8006968:	f7f9 fe2a 	bl	80005c0 <__aeabi_dmul>
 800696c:	a378      	add	r3, pc, #480	; (adr r3, 8006b50 <__ieee754_pow+0x718>)
 800696e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006972:	f7f9 fc6f 	bl	8000254 <__adddf3>
 8006976:	4622      	mov	r2, r4
 8006978:	462b      	mov	r3, r5
 800697a:	f7f9 fe21 	bl	80005c0 <__aeabi_dmul>
 800697e:	a376      	add	r3, pc, #472	; (adr r3, 8006b58 <__ieee754_pow+0x720>)
 8006980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006984:	f7f9 fc66 	bl	8000254 <__adddf3>
 8006988:	4622      	mov	r2, r4
 800698a:	462b      	mov	r3, r5
 800698c:	f7f9 fe18 	bl	80005c0 <__aeabi_dmul>
 8006990:	a373      	add	r3, pc, #460	; (adr r3, 8006b60 <__ieee754_pow+0x728>)
 8006992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006996:	f7f9 fc5d 	bl	8000254 <__adddf3>
 800699a:	4622      	mov	r2, r4
 800699c:	462b      	mov	r3, r5
 800699e:	f7f9 fe0f 	bl	80005c0 <__aeabi_dmul>
 80069a2:	a371      	add	r3, pc, #452	; (adr r3, 8006b68 <__ieee754_pow+0x730>)
 80069a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a8:	f7f9 fc54 	bl	8000254 <__adddf3>
 80069ac:	4606      	mov	r6, r0
 80069ae:	460f      	mov	r7, r1
 80069b0:	4622      	mov	r2, r4
 80069b2:	462b      	mov	r3, r5
 80069b4:	4620      	mov	r0, r4
 80069b6:	4629      	mov	r1, r5
 80069b8:	f7f9 fe02 	bl	80005c0 <__aeabi_dmul>
 80069bc:	4602      	mov	r2, r0
 80069be:	460b      	mov	r3, r1
 80069c0:	4630      	mov	r0, r6
 80069c2:	4639      	mov	r1, r7
 80069c4:	f7f9 fdfc 	bl	80005c0 <__aeabi_dmul>
 80069c8:	4642      	mov	r2, r8
 80069ca:	4604      	mov	r4, r0
 80069cc:	460d      	mov	r5, r1
 80069ce:	464b      	mov	r3, r9
 80069d0:	ec51 0b18 	vmov	r0, r1, d8
 80069d4:	f7f9 fc3e 	bl	8000254 <__adddf3>
 80069d8:	ec53 2b19 	vmov	r2, r3, d9
 80069dc:	f7f9 fdf0 	bl	80005c0 <__aeabi_dmul>
 80069e0:	4622      	mov	r2, r4
 80069e2:	462b      	mov	r3, r5
 80069e4:	f7f9 fc36 	bl	8000254 <__adddf3>
 80069e8:	4642      	mov	r2, r8
 80069ea:	4682      	mov	sl, r0
 80069ec:	468b      	mov	fp, r1
 80069ee:	464b      	mov	r3, r9
 80069f0:	4640      	mov	r0, r8
 80069f2:	4649      	mov	r1, r9
 80069f4:	f7f9 fde4 	bl	80005c0 <__aeabi_dmul>
 80069f8:	2200      	movs	r2, #0
 80069fa:	4b6b      	ldr	r3, [pc, #428]	; (8006ba8 <__ieee754_pow+0x770>)
 80069fc:	4606      	mov	r6, r0
 80069fe:	460f      	mov	r7, r1
 8006a00:	f7f9 fc28 	bl	8000254 <__adddf3>
 8006a04:	4652      	mov	r2, sl
 8006a06:	465b      	mov	r3, fp
 8006a08:	f7f9 fc24 	bl	8000254 <__adddf3>
 8006a0c:	2000      	movs	r0, #0
 8006a0e:	460d      	mov	r5, r1
 8006a10:	460b      	mov	r3, r1
 8006a12:	4604      	mov	r4, r0
 8006a14:	4602      	mov	r2, r0
 8006a16:	4649      	mov	r1, r9
 8006a18:	4640      	mov	r0, r8
 8006a1a:	f7f9 fdd1 	bl	80005c0 <__aeabi_dmul>
 8006a1e:	2200      	movs	r2, #0
 8006a20:	4680      	mov	r8, r0
 8006a22:	4689      	mov	r9, r1
 8006a24:	4b60      	ldr	r3, [pc, #384]	; (8006ba8 <__ieee754_pow+0x770>)
 8006a26:	4620      	mov	r0, r4
 8006a28:	4629      	mov	r1, r5
 8006a2a:	f7f9 fc11 	bl	8000250 <__aeabi_dsub>
 8006a2e:	4632      	mov	r2, r6
 8006a30:	463b      	mov	r3, r7
 8006a32:	f7f9 fc0d 	bl	8000250 <__aeabi_dsub>
 8006a36:	4602      	mov	r2, r0
 8006a38:	460b      	mov	r3, r1
 8006a3a:	4650      	mov	r0, sl
 8006a3c:	4659      	mov	r1, fp
 8006a3e:	f7f9 fc07 	bl	8000250 <__aeabi_dsub>
 8006a42:	ec53 2b18 	vmov	r2, r3, d8
 8006a46:	f7f9 fdbb 	bl	80005c0 <__aeabi_dmul>
 8006a4a:	4606      	mov	r6, r0
 8006a4c:	460f      	mov	r7, r1
 8006a4e:	4622      	mov	r2, r4
 8006a50:	462b      	mov	r3, r5
 8006a52:	ec51 0b19 	vmov	r0, r1, d9
 8006a56:	f7f9 fdb3 	bl	80005c0 <__aeabi_dmul>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4630      	mov	r0, r6
 8006a60:	4639      	mov	r1, r7
 8006a62:	f7f9 fbf7 	bl	8000254 <__adddf3>
 8006a66:	4606      	mov	r6, r0
 8006a68:	460f      	mov	r7, r1
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	4640      	mov	r0, r8
 8006a70:	4649      	mov	r1, r9
 8006a72:	f7f9 fbef 	bl	8000254 <__adddf3>
 8006a76:	2000      	movs	r0, #0
 8006a78:	460d      	mov	r5, r1
 8006a7a:	4604      	mov	r4, r0
 8006a7c:	a33c      	add	r3, pc, #240	; (adr r3, 8006b70 <__ieee754_pow+0x738>)
 8006a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a82:	f7f9 fd9d 	bl	80005c0 <__aeabi_dmul>
 8006a86:	4642      	mov	r2, r8
 8006a88:	464b      	mov	r3, r9
 8006a8a:	ec41 0b18 	vmov	d8, r0, r1
 8006a8e:	4620      	mov	r0, r4
 8006a90:	4629      	mov	r1, r5
 8006a92:	f7f9 fbdd 	bl	8000250 <__aeabi_dsub>
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	4630      	mov	r0, r6
 8006a9c:	4639      	mov	r1, r7
 8006a9e:	f7f9 fbd7 	bl	8000250 <__aeabi_dsub>
 8006aa2:	a335      	add	r3, pc, #212	; (adr r3, 8006b78 <__ieee754_pow+0x740>)
 8006aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa8:	f7f9 fd8a 	bl	80005c0 <__aeabi_dmul>
 8006aac:	4606      	mov	r6, r0
 8006aae:	460f      	mov	r7, r1
 8006ab0:	4620      	mov	r0, r4
 8006ab2:	4629      	mov	r1, r5
 8006ab4:	a332      	add	r3, pc, #200	; (adr r3, 8006b80 <__ieee754_pow+0x748>)
 8006ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aba:	f7f9 fd81 	bl	80005c0 <__aeabi_dmul>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	4630      	mov	r0, r6
 8006ac4:	4639      	mov	r1, r7
 8006ac6:	f7f9 fbc5 	bl	8000254 <__adddf3>
 8006aca:	9a07      	ldr	r2, [sp, #28]
 8006acc:	4b37      	ldr	r3, [pc, #220]	; (8006bac <__ieee754_pow+0x774>)
 8006ace:	4413      	add	r3, r2
 8006ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad4:	f7f9 fbbe 	bl	8000254 <__adddf3>
 8006ad8:	4682      	mov	sl, r0
 8006ada:	9805      	ldr	r0, [sp, #20]
 8006adc:	468b      	mov	fp, r1
 8006ade:	f7f9 fd05 	bl	80004ec <__aeabi_i2d>
 8006ae2:	9a07      	ldr	r2, [sp, #28]
 8006ae4:	4b32      	ldr	r3, [pc, #200]	; (8006bb0 <__ieee754_pow+0x778>)
 8006ae6:	4606      	mov	r6, r0
 8006ae8:	460f      	mov	r7, r1
 8006aea:	4413      	add	r3, r2
 8006aec:	4652      	mov	r2, sl
 8006aee:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006af2:	ec51 0b18 	vmov	r0, r1, d8
 8006af6:	465b      	mov	r3, fp
 8006af8:	f7f9 fbac 	bl	8000254 <__adddf3>
 8006afc:	4642      	mov	r2, r8
 8006afe:	464b      	mov	r3, r9
 8006b00:	f7f9 fba8 	bl	8000254 <__adddf3>
 8006b04:	4632      	mov	r2, r6
 8006b06:	463b      	mov	r3, r7
 8006b08:	f7f9 fba4 	bl	8000254 <__adddf3>
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	4632      	mov	r2, r6
 8006b10:	463b      	mov	r3, r7
 8006b12:	4604      	mov	r4, r0
 8006b14:	460d      	mov	r5, r1
 8006b16:	f7f9 fb9b 	bl	8000250 <__aeabi_dsub>
 8006b1a:	4642      	mov	r2, r8
 8006b1c:	464b      	mov	r3, r9
 8006b1e:	f7f9 fb97 	bl	8000250 <__aeabi_dsub>
 8006b22:	ec53 2b18 	vmov	r2, r3, d8
 8006b26:	f7f9 fb93 	bl	8000250 <__aeabi_dsub>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	4650      	mov	r0, sl
 8006b30:	4659      	mov	r1, fp
 8006b32:	e610      	b.n	8006756 <__ieee754_pow+0x31e>
 8006b34:	2401      	movs	r4, #1
 8006b36:	e6a1      	b.n	800687c <__ieee754_pow+0x444>
 8006b38:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006b88 <__ieee754_pow+0x750>
 8006b3c:	e617      	b.n	800676e <__ieee754_pow+0x336>
 8006b3e:	bf00      	nop
 8006b40:	4a454eef 	.word	0x4a454eef
 8006b44:	3fca7e28 	.word	0x3fca7e28
 8006b48:	93c9db65 	.word	0x93c9db65
 8006b4c:	3fcd864a 	.word	0x3fcd864a
 8006b50:	a91d4101 	.word	0xa91d4101
 8006b54:	3fd17460 	.word	0x3fd17460
 8006b58:	518f264d 	.word	0x518f264d
 8006b5c:	3fd55555 	.word	0x3fd55555
 8006b60:	db6fabff 	.word	0xdb6fabff
 8006b64:	3fdb6db6 	.word	0x3fdb6db6
 8006b68:	33333303 	.word	0x33333303
 8006b6c:	3fe33333 	.word	0x3fe33333
 8006b70:	e0000000 	.word	0xe0000000
 8006b74:	3feec709 	.word	0x3feec709
 8006b78:	dc3a03fd 	.word	0xdc3a03fd
 8006b7c:	3feec709 	.word	0x3feec709
 8006b80:	145b01f5 	.word	0x145b01f5
 8006b84:	be3e2fe0 	.word	0xbe3e2fe0
 8006b88:	00000000 	.word	0x00000000
 8006b8c:	3ff00000 	.word	0x3ff00000
 8006b90:	7ff00000 	.word	0x7ff00000
 8006b94:	43400000 	.word	0x43400000
 8006b98:	0003988e 	.word	0x0003988e
 8006b9c:	000bb679 	.word	0x000bb679
 8006ba0:	080073c0 	.word	0x080073c0
 8006ba4:	3ff00000 	.word	0x3ff00000
 8006ba8:	40080000 	.word	0x40080000
 8006bac:	080073e0 	.word	0x080073e0
 8006bb0:	080073d0 	.word	0x080073d0
 8006bb4:	a3b5      	add	r3, pc, #724	; (adr r3, 8006e8c <__ieee754_pow+0xa54>)
 8006bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bba:	4640      	mov	r0, r8
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	f7f9 fb49 	bl	8000254 <__adddf3>
 8006bc2:	4622      	mov	r2, r4
 8006bc4:	462b      	mov	r3, r5
 8006bc6:	ec41 0b1a 	vmov	d10, r0, r1
 8006bca:	4630      	mov	r0, r6
 8006bcc:	4639      	mov	r1, r7
 8006bce:	f7f9 fb3f 	bl	8000250 <__aeabi_dsub>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	ec51 0b1a 	vmov	r0, r1, d10
 8006bda:	f7f9 ff81 	bl	8000ae0 <__aeabi_dcmpgt>
 8006bde:	2800      	cmp	r0, #0
 8006be0:	f47f ae04 	bne.w	80067ec <__ieee754_pow+0x3b4>
 8006be4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006be8:	4aa3      	ldr	r2, [pc, #652]	; (8006e78 <__ieee754_pow+0xa40>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	f340 8109 	ble.w	8006e02 <__ieee754_pow+0x9ca>
 8006bf0:	151b      	asrs	r3, r3, #20
 8006bf2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006bf6:	4ea1      	ldr	r6, [pc, #644]	; (8006e7c <__ieee754_pow+0xa44>)
 8006bf8:	2000      	movs	r0, #0
 8006bfa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006bfe:	f1bb 0f00 	cmp.w	fp, #0
 8006c02:	fa4a f303 	asr.w	r3, sl, r3
 8006c06:	445b      	add	r3, fp
 8006c08:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006c0c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006c10:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006c14:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006c18:	fa46 f602 	asr.w	r6, r6, r2
 8006c1c:	f1c2 0214 	rsb	r2, r2, #20
 8006c20:	ea23 0106 	bic.w	r1, r3, r6
 8006c24:	fa4a fa02 	asr.w	sl, sl, r2
 8006c28:	4602      	mov	r2, r0
 8006c2a:	4620      	mov	r0, r4
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	4629      	mov	r1, r5
 8006c30:	bfb8      	it	lt
 8006c32:	f1ca 0a00 	rsblt	sl, sl, #0
 8006c36:	f7f9 fb0b 	bl	8000250 <__aeabi_dsub>
 8006c3a:	ec41 0b19 	vmov	d9, r0, r1
 8006c3e:	4642      	mov	r2, r8
 8006c40:	464b      	mov	r3, r9
 8006c42:	ec51 0b19 	vmov	r0, r1, d9
 8006c46:	f7f9 fb05 	bl	8000254 <__adddf3>
 8006c4a:	2000      	movs	r0, #0
 8006c4c:	460d      	mov	r5, r1
 8006c4e:	4604      	mov	r4, r0
 8006c50:	a379      	add	r3, pc, #484	; (adr r3, 8006e38 <__ieee754_pow+0xa00>)
 8006c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c56:	f7f9 fcb3 	bl	80005c0 <__aeabi_dmul>
 8006c5a:	4606      	mov	r6, r0
 8006c5c:	460f      	mov	r7, r1
 8006c5e:	4620      	mov	r0, r4
 8006c60:	4629      	mov	r1, r5
 8006c62:	ec53 2b19 	vmov	r2, r3, d9
 8006c66:	f7f9 faf3 	bl	8000250 <__aeabi_dsub>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	4640      	mov	r0, r8
 8006c70:	4649      	mov	r1, r9
 8006c72:	f7f9 faed 	bl	8000250 <__aeabi_dsub>
 8006c76:	a372      	add	r3, pc, #456	; (adr r3, 8006e40 <__ieee754_pow+0xa08>)
 8006c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7c:	f7f9 fca0 	bl	80005c0 <__aeabi_dmul>
 8006c80:	4680      	mov	r8, r0
 8006c82:	4689      	mov	r9, r1
 8006c84:	4620      	mov	r0, r4
 8006c86:	4629      	mov	r1, r5
 8006c88:	a36f      	add	r3, pc, #444	; (adr r3, 8006e48 <__ieee754_pow+0xa10>)
 8006c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8e:	f7f9 fc97 	bl	80005c0 <__aeabi_dmul>
 8006c92:	4602      	mov	r2, r0
 8006c94:	460b      	mov	r3, r1
 8006c96:	4640      	mov	r0, r8
 8006c98:	4649      	mov	r1, r9
 8006c9a:	f7f9 fadb 	bl	8000254 <__adddf3>
 8006c9e:	4604      	mov	r4, r0
 8006ca0:	460d      	mov	r5, r1
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	4630      	mov	r0, r6
 8006ca8:	4639      	mov	r1, r7
 8006caa:	f7f9 fad3 	bl	8000254 <__adddf3>
 8006cae:	4632      	mov	r2, r6
 8006cb0:	4680      	mov	r8, r0
 8006cb2:	4689      	mov	r9, r1
 8006cb4:	463b      	mov	r3, r7
 8006cb6:	f7f9 facb 	bl	8000250 <__aeabi_dsub>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	4629      	mov	r1, r5
 8006cc2:	f7f9 fac5 	bl	8000250 <__aeabi_dsub>
 8006cc6:	4642      	mov	r2, r8
 8006cc8:	4606      	mov	r6, r0
 8006cca:	460f      	mov	r7, r1
 8006ccc:	464b      	mov	r3, r9
 8006cce:	4640      	mov	r0, r8
 8006cd0:	4649      	mov	r1, r9
 8006cd2:	f7f9 fc75 	bl	80005c0 <__aeabi_dmul>
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	460d      	mov	r5, r1
 8006cda:	a35d      	add	r3, pc, #372	; (adr r3, 8006e50 <__ieee754_pow+0xa18>)
 8006cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce0:	f7f9 fc6e 	bl	80005c0 <__aeabi_dmul>
 8006ce4:	a35c      	add	r3, pc, #368	; (adr r3, 8006e58 <__ieee754_pow+0xa20>)
 8006ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cea:	f7f9 fab1 	bl	8000250 <__aeabi_dsub>
 8006cee:	4622      	mov	r2, r4
 8006cf0:	462b      	mov	r3, r5
 8006cf2:	f7f9 fc65 	bl	80005c0 <__aeabi_dmul>
 8006cf6:	a35a      	add	r3, pc, #360	; (adr r3, 8006e60 <__ieee754_pow+0xa28>)
 8006cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfc:	f7f9 faaa 	bl	8000254 <__adddf3>
 8006d00:	4622      	mov	r2, r4
 8006d02:	462b      	mov	r3, r5
 8006d04:	f7f9 fc5c 	bl	80005c0 <__aeabi_dmul>
 8006d08:	a357      	add	r3, pc, #348	; (adr r3, 8006e68 <__ieee754_pow+0xa30>)
 8006d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0e:	f7f9 fa9f 	bl	8000250 <__aeabi_dsub>
 8006d12:	4622      	mov	r2, r4
 8006d14:	462b      	mov	r3, r5
 8006d16:	f7f9 fc53 	bl	80005c0 <__aeabi_dmul>
 8006d1a:	a355      	add	r3, pc, #340	; (adr r3, 8006e70 <__ieee754_pow+0xa38>)
 8006d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d20:	f7f9 fa98 	bl	8000254 <__adddf3>
 8006d24:	4622      	mov	r2, r4
 8006d26:	462b      	mov	r3, r5
 8006d28:	f7f9 fc4a 	bl	80005c0 <__aeabi_dmul>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	4640      	mov	r0, r8
 8006d32:	4649      	mov	r1, r9
 8006d34:	f7f9 fa8c 	bl	8000250 <__aeabi_dsub>
 8006d38:	4604      	mov	r4, r0
 8006d3a:	460d      	mov	r5, r1
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	460b      	mov	r3, r1
 8006d40:	4640      	mov	r0, r8
 8006d42:	4649      	mov	r1, r9
 8006d44:	f7f9 fc3c 	bl	80005c0 <__aeabi_dmul>
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d4e:	ec41 0b19 	vmov	d9, r0, r1
 8006d52:	4620      	mov	r0, r4
 8006d54:	4629      	mov	r1, r5
 8006d56:	f7f9 fa7b 	bl	8000250 <__aeabi_dsub>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	ec51 0b19 	vmov	r0, r1, d9
 8006d62:	f7f9 fd57 	bl	8000814 <__aeabi_ddiv>
 8006d66:	4632      	mov	r2, r6
 8006d68:	4604      	mov	r4, r0
 8006d6a:	460d      	mov	r5, r1
 8006d6c:	463b      	mov	r3, r7
 8006d6e:	4640      	mov	r0, r8
 8006d70:	4649      	mov	r1, r9
 8006d72:	f7f9 fc25 	bl	80005c0 <__aeabi_dmul>
 8006d76:	4632      	mov	r2, r6
 8006d78:	463b      	mov	r3, r7
 8006d7a:	f7f9 fa6b 	bl	8000254 <__adddf3>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	4620      	mov	r0, r4
 8006d84:	4629      	mov	r1, r5
 8006d86:	f7f9 fa63 	bl	8000250 <__aeabi_dsub>
 8006d8a:	4642      	mov	r2, r8
 8006d8c:	464b      	mov	r3, r9
 8006d8e:	f7f9 fa5f 	bl	8000250 <__aeabi_dsub>
 8006d92:	460b      	mov	r3, r1
 8006d94:	4602      	mov	r2, r0
 8006d96:	493a      	ldr	r1, [pc, #232]	; (8006e80 <__ieee754_pow+0xa48>)
 8006d98:	2000      	movs	r0, #0
 8006d9a:	f7f9 fa59 	bl	8000250 <__aeabi_dsub>
 8006d9e:	ec41 0b10 	vmov	d0, r0, r1
 8006da2:	ee10 3a90 	vmov	r3, s1
 8006da6:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006daa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006dae:	da2b      	bge.n	8006e08 <__ieee754_pow+0x9d0>
 8006db0:	4650      	mov	r0, sl
 8006db2:	f000 f96d 	bl	8007090 <scalbn>
 8006db6:	ec51 0b10 	vmov	r0, r1, d0
 8006dba:	ec53 2b18 	vmov	r2, r3, d8
 8006dbe:	f7ff bbec 	b.w	800659a <__ieee754_pow+0x162>
 8006dc2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006dc6:	4b2f      	ldr	r3, [pc, #188]	; (8006e84 <__ieee754_pow+0xa4c>)
 8006dc8:	429e      	cmp	r6, r3
 8006dca:	f77f af0b 	ble.w	8006be4 <__ieee754_pow+0x7ac>
 8006dce:	4b2e      	ldr	r3, [pc, #184]	; (8006e88 <__ieee754_pow+0xa50>)
 8006dd0:	440b      	add	r3, r1
 8006dd2:	4303      	orrs	r3, r0
 8006dd4:	d009      	beq.n	8006dea <__ieee754_pow+0x9b2>
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	2300      	movs	r3, #0
 8006dda:	ec51 0b18 	vmov	r0, r1, d8
 8006dde:	f7f9 fe61 	bl	8000aa4 <__aeabi_dcmplt>
 8006de2:	3800      	subs	r0, #0
 8006de4:	bf18      	it	ne
 8006de6:	2001      	movne	r0, #1
 8006de8:	e446      	b.n	8006678 <__ieee754_pow+0x240>
 8006dea:	4622      	mov	r2, r4
 8006dec:	462b      	mov	r3, r5
 8006dee:	f7f9 fa2f 	bl	8000250 <__aeabi_dsub>
 8006df2:	4642      	mov	r2, r8
 8006df4:	464b      	mov	r3, r9
 8006df6:	f7f9 fe69 	bl	8000acc <__aeabi_dcmpge>
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	f43f aef2 	beq.w	8006be4 <__ieee754_pow+0x7ac>
 8006e00:	e7e9      	b.n	8006dd6 <__ieee754_pow+0x99e>
 8006e02:	f04f 0a00 	mov.w	sl, #0
 8006e06:	e71a      	b.n	8006c3e <__ieee754_pow+0x806>
 8006e08:	ec51 0b10 	vmov	r0, r1, d0
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	e7d4      	b.n	8006dba <__ieee754_pow+0x982>
 8006e10:	2000      	movs	r0, #0
 8006e12:	491b      	ldr	r1, [pc, #108]	; (8006e80 <__ieee754_pow+0xa48>)
 8006e14:	f7ff bb2f 	b.w	8006476 <__ieee754_pow+0x3e>
 8006e18:	2000      	movs	r0, #0
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	f7ff bb2b 	b.w	8006476 <__ieee754_pow+0x3e>
 8006e20:	4630      	mov	r0, r6
 8006e22:	4639      	mov	r1, r7
 8006e24:	f7ff bb27 	b.w	8006476 <__ieee754_pow+0x3e>
 8006e28:	9204      	str	r2, [sp, #16]
 8006e2a:	f7ff bb79 	b.w	8006520 <__ieee754_pow+0xe8>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f7ff bb63 	b.w	80064fa <__ieee754_pow+0xc2>
 8006e34:	f3af 8000 	nop.w
 8006e38:	00000000 	.word	0x00000000
 8006e3c:	3fe62e43 	.word	0x3fe62e43
 8006e40:	fefa39ef 	.word	0xfefa39ef
 8006e44:	3fe62e42 	.word	0x3fe62e42
 8006e48:	0ca86c39 	.word	0x0ca86c39
 8006e4c:	be205c61 	.word	0xbe205c61
 8006e50:	72bea4d0 	.word	0x72bea4d0
 8006e54:	3e663769 	.word	0x3e663769
 8006e58:	c5d26bf1 	.word	0xc5d26bf1
 8006e5c:	3ebbbd41 	.word	0x3ebbbd41
 8006e60:	af25de2c 	.word	0xaf25de2c
 8006e64:	3f11566a 	.word	0x3f11566a
 8006e68:	16bebd93 	.word	0x16bebd93
 8006e6c:	3f66c16c 	.word	0x3f66c16c
 8006e70:	5555553e 	.word	0x5555553e
 8006e74:	3fc55555 	.word	0x3fc55555
 8006e78:	3fe00000 	.word	0x3fe00000
 8006e7c:	000fffff 	.word	0x000fffff
 8006e80:	3ff00000 	.word	0x3ff00000
 8006e84:	4090cbff 	.word	0x4090cbff
 8006e88:	3f6f3400 	.word	0x3f6f3400
 8006e8c:	652b82fe 	.word	0x652b82fe
 8006e90:	3c971547 	.word	0x3c971547

08006e94 <__ieee754_sqrt>:
 8006e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e98:	4e59      	ldr	r6, [pc, #356]	; (8007000 <__ieee754_sqrt+0x16c>)
 8006e9a:	ee10 0a10 	vmov	r0, s0
 8006e9e:	ee10 3a10 	vmov	r3, s0
 8006ea2:	ec55 4b10 	vmov	r4, r5, d0
 8006ea6:	43ae      	bics	r6, r5
 8006ea8:	462a      	mov	r2, r5
 8006eaa:	4629      	mov	r1, r5
 8006eac:	d110      	bne.n	8006ed0 <__ieee754_sqrt+0x3c>
 8006eae:	ee10 2a10 	vmov	r2, s0
 8006eb2:	462b      	mov	r3, r5
 8006eb4:	f7f9 fb84 	bl	80005c0 <__aeabi_dmul>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	460b      	mov	r3, r1
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	4629      	mov	r1, r5
 8006ec0:	f7f9 f9c8 	bl	8000254 <__adddf3>
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	460d      	mov	r5, r1
 8006ec8:	ec45 4b10 	vmov	d0, r4, r5
 8006ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ed0:	2d00      	cmp	r5, #0
 8006ed2:	dc10      	bgt.n	8006ef6 <__ieee754_sqrt+0x62>
 8006ed4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006ed8:	4330      	orrs	r0, r6
 8006eda:	d0f5      	beq.n	8006ec8 <__ieee754_sqrt+0x34>
 8006edc:	b15d      	cbz	r5, 8006ef6 <__ieee754_sqrt+0x62>
 8006ede:	ee10 2a10 	vmov	r2, s0
 8006ee2:	462b      	mov	r3, r5
 8006ee4:	ee10 0a10 	vmov	r0, s0
 8006ee8:	f7f9 f9b2 	bl	8000250 <__aeabi_dsub>
 8006eec:	4602      	mov	r2, r0
 8006eee:	460b      	mov	r3, r1
 8006ef0:	f7f9 fc90 	bl	8000814 <__aeabi_ddiv>
 8006ef4:	e7e6      	b.n	8006ec4 <__ieee754_sqrt+0x30>
 8006ef6:	1512      	asrs	r2, r2, #20
 8006ef8:	d07a      	beq.n	8006ff0 <__ieee754_sqrt+0x15c>
 8006efa:	07d4      	lsls	r4, r2, #31
 8006efc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006f00:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8006f04:	f04f 0400 	mov.w	r4, #0
 8006f08:	bf58      	it	pl
 8006f0a:	0fda      	lsrpl	r2, r3, #31
 8006f0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006f10:	bf58      	it	pl
 8006f12:	005b      	lslpl	r3, r3, #1
 8006f14:	f04f 0516 	mov.w	r5, #22
 8006f18:	bf58      	it	pl
 8006f1a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8006f1e:	4620      	mov	r0, r4
 8006f20:	0fda      	lsrs	r2, r3, #31
 8006f22:	107f      	asrs	r7, r7, #1
 8006f24:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8006f28:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006f2c:	005b      	lsls	r3, r3, #1
 8006f2e:	1886      	adds	r6, r0, r2
 8006f30:	428e      	cmp	r6, r1
 8006f32:	bfde      	ittt	le
 8006f34:	1b89      	suble	r1, r1, r6
 8006f36:	18b0      	addle	r0, r6, r2
 8006f38:	18a4      	addle	r4, r4, r2
 8006f3a:	3d01      	subs	r5, #1
 8006f3c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006f40:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8006f44:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8006f48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f4c:	d1ef      	bne.n	8006f2e <__ieee754_sqrt+0x9a>
 8006f4e:	462a      	mov	r2, r5
 8006f50:	f04f 0e20 	mov.w	lr, #32
 8006f54:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006f58:	4281      	cmp	r1, r0
 8006f5a:	eb06 0c05 	add.w	ip, r6, r5
 8006f5e:	dc02      	bgt.n	8006f66 <__ieee754_sqrt+0xd2>
 8006f60:	d113      	bne.n	8006f8a <__ieee754_sqrt+0xf6>
 8006f62:	459c      	cmp	ip, r3
 8006f64:	d811      	bhi.n	8006f8a <__ieee754_sqrt+0xf6>
 8006f66:	f1bc 0f00 	cmp.w	ip, #0
 8006f6a:	eb0c 0506 	add.w	r5, ip, r6
 8006f6e:	da44      	bge.n	8006ffa <__ieee754_sqrt+0x166>
 8006f70:	2d00      	cmp	r5, #0
 8006f72:	db42      	blt.n	8006ffa <__ieee754_sqrt+0x166>
 8006f74:	f100 0801 	add.w	r8, r0, #1
 8006f78:	1a09      	subs	r1, r1, r0
 8006f7a:	459c      	cmp	ip, r3
 8006f7c:	4432      	add	r2, r6
 8006f7e:	eba3 030c 	sub.w	r3, r3, ip
 8006f82:	bf88      	it	hi
 8006f84:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8006f88:	4640      	mov	r0, r8
 8006f8a:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8006f8e:	f1be 0e01 	subs.w	lr, lr, #1
 8006f92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f96:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8006f9a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006f9e:	d1db      	bne.n	8006f58 <__ieee754_sqrt+0xc4>
 8006fa0:	430b      	orrs	r3, r1
 8006fa2:	d006      	beq.n	8006fb2 <__ieee754_sqrt+0x11e>
 8006fa4:	1c50      	adds	r0, r2, #1
 8006fa6:	bf13      	iteet	ne
 8006fa8:	3201      	addne	r2, #1
 8006faa:	3401      	addeq	r4, #1
 8006fac:	4672      	moveq	r2, lr
 8006fae:	f022 0201 	bicne.w	r2, r2, #1
 8006fb2:	1063      	asrs	r3, r4, #1
 8006fb4:	07e1      	lsls	r1, r4, #31
 8006fb6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8006fba:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006fbe:	bf48      	it	mi
 8006fc0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8006fc4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006fc8:	4614      	mov	r4, r2
 8006fca:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8006fce:	e77b      	b.n	8006ec8 <__ieee754_sqrt+0x34>
 8006fd0:	0ad9      	lsrs	r1, r3, #11
 8006fd2:	3815      	subs	r0, #21
 8006fd4:	055b      	lsls	r3, r3, #21
 8006fd6:	2900      	cmp	r1, #0
 8006fd8:	d0fa      	beq.n	8006fd0 <__ieee754_sqrt+0x13c>
 8006fda:	02cd      	lsls	r5, r1, #11
 8006fdc:	d50a      	bpl.n	8006ff4 <__ieee754_sqrt+0x160>
 8006fde:	f1c2 0420 	rsb	r4, r2, #32
 8006fe2:	1e55      	subs	r5, r2, #1
 8006fe4:	fa23 f404 	lsr.w	r4, r3, r4
 8006fe8:	4093      	lsls	r3, r2
 8006fea:	1b42      	subs	r2, r0, r5
 8006fec:	4321      	orrs	r1, r4
 8006fee:	e784      	b.n	8006efa <__ieee754_sqrt+0x66>
 8006ff0:	4610      	mov	r0, r2
 8006ff2:	e7f0      	b.n	8006fd6 <__ieee754_sqrt+0x142>
 8006ff4:	0049      	lsls	r1, r1, #1
 8006ff6:	3201      	adds	r2, #1
 8006ff8:	e7ef      	b.n	8006fda <__ieee754_sqrt+0x146>
 8006ffa:	4680      	mov	r8, r0
 8006ffc:	e7bc      	b.n	8006f78 <__ieee754_sqrt+0xe4>
 8006ffe:	bf00      	nop
 8007000:	7ff00000 	.word	0x7ff00000

08007004 <with_errno>:
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	4604      	mov	r4, r0
 8007008:	460d      	mov	r5, r1
 800700a:	4616      	mov	r6, r2
 800700c:	f000 f8ca 	bl	80071a4 <__errno>
 8007010:	4629      	mov	r1, r5
 8007012:	6006      	str	r6, [r0, #0]
 8007014:	4620      	mov	r0, r4
 8007016:	bd70      	pop	{r4, r5, r6, pc}

08007018 <xflow>:
 8007018:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800701a:	4614      	mov	r4, r2
 800701c:	461d      	mov	r5, r3
 800701e:	b108      	cbz	r0, 8007024 <xflow+0xc>
 8007020:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007024:	4620      	mov	r0, r4
 8007026:	4629      	mov	r1, r5
 8007028:	e9cd 2300 	strd	r2, r3, [sp]
 800702c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007030:	f7f9 fac6 	bl	80005c0 <__aeabi_dmul>
 8007034:	2222      	movs	r2, #34	; 0x22
 8007036:	b003      	add	sp, #12
 8007038:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800703c:	f7ff bfe2 	b.w	8007004 <with_errno>

08007040 <__math_uflow>:
 8007040:	b508      	push	{r3, lr}
 8007042:	2200      	movs	r2, #0
 8007044:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007048:	f7ff ffe6 	bl	8007018 <xflow>
 800704c:	ec41 0b10 	vmov	d0, r0, r1
 8007050:	bd08      	pop	{r3, pc}

08007052 <__math_oflow>:
 8007052:	b508      	push	{r3, lr}
 8007054:	2200      	movs	r2, #0
 8007056:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800705a:	f7ff ffdd 	bl	8007018 <xflow>
 800705e:	ec41 0b10 	vmov	d0, r0, r1
 8007062:	bd08      	pop	{r3, pc}

08007064 <fabs>:
 8007064:	ec51 0b10 	vmov	r0, r1, d0
 8007068:	ee10 2a10 	vmov	r2, s0
 800706c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007070:	ec43 2b10 	vmov	d0, r2, r3
 8007074:	4770      	bx	lr

08007076 <finite>:
 8007076:	b082      	sub	sp, #8
 8007078:	ed8d 0b00 	vstr	d0, [sp]
 800707c:	9801      	ldr	r0, [sp, #4]
 800707e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8007082:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8007086:	0fc0      	lsrs	r0, r0, #31
 8007088:	b002      	add	sp, #8
 800708a:	4770      	bx	lr
 800708c:	0000      	movs	r0, r0
	...

08007090 <scalbn>:
 8007090:	b570      	push	{r4, r5, r6, lr}
 8007092:	ec55 4b10 	vmov	r4, r5, d0
 8007096:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800709a:	4606      	mov	r6, r0
 800709c:	462b      	mov	r3, r5
 800709e:	b99a      	cbnz	r2, 80070c8 <scalbn+0x38>
 80070a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80070a4:	4323      	orrs	r3, r4
 80070a6:	d036      	beq.n	8007116 <scalbn+0x86>
 80070a8:	4b39      	ldr	r3, [pc, #228]	; (8007190 <scalbn+0x100>)
 80070aa:	4629      	mov	r1, r5
 80070ac:	2200      	movs	r2, #0
 80070ae:	ee10 0a10 	vmov	r0, s0
 80070b2:	f7f9 fa85 	bl	80005c0 <__aeabi_dmul>
 80070b6:	4b37      	ldr	r3, [pc, #220]	; (8007194 <scalbn+0x104>)
 80070b8:	4604      	mov	r4, r0
 80070ba:	460d      	mov	r5, r1
 80070bc:	429e      	cmp	r6, r3
 80070be:	da10      	bge.n	80070e2 <scalbn+0x52>
 80070c0:	a32b      	add	r3, pc, #172	; (adr r3, 8007170 <scalbn+0xe0>)
 80070c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c6:	e03a      	b.n	800713e <scalbn+0xae>
 80070c8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80070cc:	428a      	cmp	r2, r1
 80070ce:	d10c      	bne.n	80070ea <scalbn+0x5a>
 80070d0:	ee10 2a10 	vmov	r2, s0
 80070d4:	4620      	mov	r0, r4
 80070d6:	4629      	mov	r1, r5
 80070d8:	f7f9 f8bc 	bl	8000254 <__adddf3>
 80070dc:	4604      	mov	r4, r0
 80070de:	460d      	mov	r5, r1
 80070e0:	e019      	b.n	8007116 <scalbn+0x86>
 80070e2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80070e6:	460b      	mov	r3, r1
 80070e8:	3a36      	subs	r2, #54	; 0x36
 80070ea:	4432      	add	r2, r6
 80070ec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80070f0:	428a      	cmp	r2, r1
 80070f2:	dd08      	ble.n	8007106 <scalbn+0x76>
 80070f4:	2d00      	cmp	r5, #0
 80070f6:	a120      	add	r1, pc, #128	; (adr r1, 8007178 <scalbn+0xe8>)
 80070f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070fc:	da1c      	bge.n	8007138 <scalbn+0xa8>
 80070fe:	a120      	add	r1, pc, #128	; (adr r1, 8007180 <scalbn+0xf0>)
 8007100:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007104:	e018      	b.n	8007138 <scalbn+0xa8>
 8007106:	2a00      	cmp	r2, #0
 8007108:	dd08      	ble.n	800711c <scalbn+0x8c>
 800710a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800710e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007112:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007116:	ec45 4b10 	vmov	d0, r4, r5
 800711a:	bd70      	pop	{r4, r5, r6, pc}
 800711c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007120:	da19      	bge.n	8007156 <scalbn+0xc6>
 8007122:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007126:	429e      	cmp	r6, r3
 8007128:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800712c:	dd0a      	ble.n	8007144 <scalbn+0xb4>
 800712e:	a112      	add	r1, pc, #72	; (adr r1, 8007178 <scalbn+0xe8>)
 8007130:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d1e2      	bne.n	80070fe <scalbn+0x6e>
 8007138:	a30f      	add	r3, pc, #60	; (adr r3, 8007178 <scalbn+0xe8>)
 800713a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713e:	f7f9 fa3f 	bl	80005c0 <__aeabi_dmul>
 8007142:	e7cb      	b.n	80070dc <scalbn+0x4c>
 8007144:	a10a      	add	r1, pc, #40	; (adr r1, 8007170 <scalbn+0xe0>)
 8007146:	e9d1 0100 	ldrd	r0, r1, [r1]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d0b8      	beq.n	80070c0 <scalbn+0x30>
 800714e:	a10e      	add	r1, pc, #56	; (adr r1, 8007188 <scalbn+0xf8>)
 8007150:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007154:	e7b4      	b.n	80070c0 <scalbn+0x30>
 8007156:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800715a:	3236      	adds	r2, #54	; 0x36
 800715c:	4620      	mov	r0, r4
 800715e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007162:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007166:	2200      	movs	r2, #0
 8007168:	4b0b      	ldr	r3, [pc, #44]	; (8007198 <scalbn+0x108>)
 800716a:	e7e8      	b.n	800713e <scalbn+0xae>
 800716c:	f3af 8000 	nop.w
 8007170:	c2f8f359 	.word	0xc2f8f359
 8007174:	01a56e1f 	.word	0x01a56e1f
 8007178:	8800759c 	.word	0x8800759c
 800717c:	7e37e43c 	.word	0x7e37e43c
 8007180:	8800759c 	.word	0x8800759c
 8007184:	fe37e43c 	.word	0xfe37e43c
 8007188:	c2f8f359 	.word	0xc2f8f359
 800718c:	81a56e1f 	.word	0x81a56e1f
 8007190:	43500000 	.word	0x43500000
 8007194:	ffff3cb0 	.word	0xffff3cb0
 8007198:	3c900000 	.word	0x3c900000

0800719c <atoi>:
 800719c:	220a      	movs	r2, #10
 800719e:	2100      	movs	r1, #0
 80071a0:	f000 b8b4 	b.w	800730c <strtol>

080071a4 <__errno>:
 80071a4:	4b01      	ldr	r3, [pc, #4]	; (80071ac <__errno+0x8>)
 80071a6:	6818      	ldr	r0, [r3, #0]
 80071a8:	4770      	bx	lr
 80071aa:	bf00      	nop
 80071ac:	20000010 	.word	0x20000010

080071b0 <__libc_init_array>:
 80071b0:	b570      	push	{r4, r5, r6, lr}
 80071b2:	4d0d      	ldr	r5, [pc, #52]	; (80071e8 <__libc_init_array+0x38>)
 80071b4:	2600      	movs	r6, #0
 80071b6:	4c0d      	ldr	r4, [pc, #52]	; (80071ec <__libc_init_array+0x3c>)
 80071b8:	1b64      	subs	r4, r4, r5
 80071ba:	10a4      	asrs	r4, r4, #2
 80071bc:	42a6      	cmp	r6, r4
 80071be:	d109      	bne.n	80071d4 <__libc_init_array+0x24>
 80071c0:	4d0b      	ldr	r5, [pc, #44]	; (80071f0 <__libc_init_array+0x40>)
 80071c2:	2600      	movs	r6, #0
 80071c4:	4c0b      	ldr	r4, [pc, #44]	; (80071f4 <__libc_init_array+0x44>)
 80071c6:	f000 f8ab 	bl	8007320 <_init>
 80071ca:	1b64      	subs	r4, r4, r5
 80071cc:	10a4      	asrs	r4, r4, #2
 80071ce:	42a6      	cmp	r6, r4
 80071d0:	d105      	bne.n	80071de <__libc_init_array+0x2e>
 80071d2:	bd70      	pop	{r4, r5, r6, pc}
 80071d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80071d8:	3601      	adds	r6, #1
 80071da:	4798      	blx	r3
 80071dc:	e7ee      	b.n	80071bc <__libc_init_array+0xc>
 80071de:	f855 3b04 	ldr.w	r3, [r5], #4
 80071e2:	3601      	adds	r6, #1
 80071e4:	4798      	blx	r3
 80071e6:	e7f2      	b.n	80071ce <__libc_init_array+0x1e>
 80071e8:	080074fc 	.word	0x080074fc
 80071ec:	080074fc 	.word	0x080074fc
 80071f0:	080074fc 	.word	0x080074fc
 80071f4:	08007500 	.word	0x08007500

080071f8 <memset>:
 80071f8:	4402      	add	r2, r0
 80071fa:	4603      	mov	r3, r0
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d100      	bne.n	8007202 <memset+0xa>
 8007200:	4770      	bx	lr
 8007202:	f803 1b01 	strb.w	r1, [r3], #1
 8007206:	e7f9      	b.n	80071fc <memset+0x4>

08007208 <_strtol_l.constprop.0>:
 8007208:	2b01      	cmp	r3, #1
 800720a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800720e:	d001      	beq.n	8007214 <_strtol_l.constprop.0+0xc>
 8007210:	2b24      	cmp	r3, #36	; 0x24
 8007212:	d906      	bls.n	8007222 <_strtol_l.constprop.0+0x1a>
 8007214:	f7ff ffc6 	bl	80071a4 <__errno>
 8007218:	2316      	movs	r3, #22
 800721a:	6003      	str	r3, [r0, #0]
 800721c:	2000      	movs	r0, #0
 800721e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007222:	460d      	mov	r5, r1
 8007224:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 8007308 <_strtol_l.constprop.0+0x100>
 8007228:	462e      	mov	r6, r5
 800722a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800722e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007232:	f017 0708 	ands.w	r7, r7, #8
 8007236:	d1f7      	bne.n	8007228 <_strtol_l.constprop.0+0x20>
 8007238:	2c2d      	cmp	r4, #45	; 0x2d
 800723a:	d132      	bne.n	80072a2 <_strtol_l.constprop.0+0x9a>
 800723c:	782c      	ldrb	r4, [r5, #0]
 800723e:	2701      	movs	r7, #1
 8007240:	1cb5      	adds	r5, r6, #2
 8007242:	2b00      	cmp	r3, #0
 8007244:	d05b      	beq.n	80072fe <_strtol_l.constprop.0+0xf6>
 8007246:	2b10      	cmp	r3, #16
 8007248:	d109      	bne.n	800725e <_strtol_l.constprop.0+0x56>
 800724a:	2c30      	cmp	r4, #48	; 0x30
 800724c:	d107      	bne.n	800725e <_strtol_l.constprop.0+0x56>
 800724e:	782c      	ldrb	r4, [r5, #0]
 8007250:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007254:	2c58      	cmp	r4, #88	; 0x58
 8007256:	d14d      	bne.n	80072f4 <_strtol_l.constprop.0+0xec>
 8007258:	786c      	ldrb	r4, [r5, #1]
 800725a:	2310      	movs	r3, #16
 800725c:	3502      	adds	r5, #2
 800725e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007262:	f04f 0c00 	mov.w	ip, #0
 8007266:	f108 38ff 	add.w	r8, r8, #4294967295
 800726a:	4666      	mov	r6, ip
 800726c:	fbb8 f9f3 	udiv	r9, r8, r3
 8007270:	fb03 8a19 	mls	sl, r3, r9, r8
 8007274:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007278:	f1be 0f09 	cmp.w	lr, #9
 800727c:	d816      	bhi.n	80072ac <_strtol_l.constprop.0+0xa4>
 800727e:	4674      	mov	r4, lr
 8007280:	42a3      	cmp	r3, r4
 8007282:	dd24      	ble.n	80072ce <_strtol_l.constprop.0+0xc6>
 8007284:	f1bc 0f00 	cmp.w	ip, #0
 8007288:	db1e      	blt.n	80072c8 <_strtol_l.constprop.0+0xc0>
 800728a:	45b1      	cmp	r9, r6
 800728c:	d31c      	bcc.n	80072c8 <_strtol_l.constprop.0+0xc0>
 800728e:	d101      	bne.n	8007294 <_strtol_l.constprop.0+0x8c>
 8007290:	45a2      	cmp	sl, r4
 8007292:	db19      	blt.n	80072c8 <_strtol_l.constprop.0+0xc0>
 8007294:	fb06 4603 	mla	r6, r6, r3, r4
 8007298:	f04f 0c01 	mov.w	ip, #1
 800729c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072a0:	e7e8      	b.n	8007274 <_strtol_l.constprop.0+0x6c>
 80072a2:	2c2b      	cmp	r4, #43	; 0x2b
 80072a4:	bf04      	itt	eq
 80072a6:	782c      	ldrbeq	r4, [r5, #0]
 80072a8:	1cb5      	addeq	r5, r6, #2
 80072aa:	e7ca      	b.n	8007242 <_strtol_l.constprop.0+0x3a>
 80072ac:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80072b0:	f1be 0f19 	cmp.w	lr, #25
 80072b4:	d801      	bhi.n	80072ba <_strtol_l.constprop.0+0xb2>
 80072b6:	3c37      	subs	r4, #55	; 0x37
 80072b8:	e7e2      	b.n	8007280 <_strtol_l.constprop.0+0x78>
 80072ba:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80072be:	f1be 0f19 	cmp.w	lr, #25
 80072c2:	d804      	bhi.n	80072ce <_strtol_l.constprop.0+0xc6>
 80072c4:	3c57      	subs	r4, #87	; 0x57
 80072c6:	e7db      	b.n	8007280 <_strtol_l.constprop.0+0x78>
 80072c8:	f04f 3cff 	mov.w	ip, #4294967295
 80072cc:	e7e6      	b.n	800729c <_strtol_l.constprop.0+0x94>
 80072ce:	f1bc 0f00 	cmp.w	ip, #0
 80072d2:	da05      	bge.n	80072e0 <_strtol_l.constprop.0+0xd8>
 80072d4:	2322      	movs	r3, #34	; 0x22
 80072d6:	4646      	mov	r6, r8
 80072d8:	6003      	str	r3, [r0, #0]
 80072da:	b942      	cbnz	r2, 80072ee <_strtol_l.constprop.0+0xe6>
 80072dc:	4630      	mov	r0, r6
 80072de:	e79e      	b.n	800721e <_strtol_l.constprop.0+0x16>
 80072e0:	b107      	cbz	r7, 80072e4 <_strtol_l.constprop.0+0xdc>
 80072e2:	4276      	negs	r6, r6
 80072e4:	2a00      	cmp	r2, #0
 80072e6:	d0f9      	beq.n	80072dc <_strtol_l.constprop.0+0xd4>
 80072e8:	f1bc 0f00 	cmp.w	ip, #0
 80072ec:	d000      	beq.n	80072f0 <_strtol_l.constprop.0+0xe8>
 80072ee:	1e69      	subs	r1, r5, #1
 80072f0:	6011      	str	r1, [r2, #0]
 80072f2:	e7f3      	b.n	80072dc <_strtol_l.constprop.0+0xd4>
 80072f4:	2430      	movs	r4, #48	; 0x30
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d1b1      	bne.n	800725e <_strtol_l.constprop.0+0x56>
 80072fa:	2308      	movs	r3, #8
 80072fc:	e7af      	b.n	800725e <_strtol_l.constprop.0+0x56>
 80072fe:	2c30      	cmp	r4, #48	; 0x30
 8007300:	d0a5      	beq.n	800724e <_strtol_l.constprop.0+0x46>
 8007302:	230a      	movs	r3, #10
 8007304:	e7ab      	b.n	800725e <_strtol_l.constprop.0+0x56>
 8007306:	bf00      	nop
 8007308:	080073f1 	.word	0x080073f1

0800730c <strtol>:
 800730c:	4613      	mov	r3, r2
 800730e:	460a      	mov	r2, r1
 8007310:	4601      	mov	r1, r0
 8007312:	4802      	ldr	r0, [pc, #8]	; (800731c <strtol+0x10>)
 8007314:	6800      	ldr	r0, [r0, #0]
 8007316:	f7ff bf77 	b.w	8007208 <_strtol_l.constprop.0>
 800731a:	bf00      	nop
 800731c:	20000010 	.word	0x20000010

08007320 <_init>:
 8007320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007322:	bf00      	nop
 8007324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007326:	bc08      	pop	{r3}
 8007328:	469e      	mov	lr, r3
 800732a:	4770      	bx	lr

0800732c <_fini>:
 800732c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800732e:	bf00      	nop
 8007330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007332:	bc08      	pop	{r3}
 8007334:	469e      	mov	lr, r3
 8007336:	4770      	bx	lr
