
MesinTSMilk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d30  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00028abc  08005ec8  08005ec8  00015ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802e984  0802e984  00040018  2**0
                  CONTENTS
  4 .ARM          00000008  0802e984  0802e984  0003e984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802e98c  0802e98c  00040018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802e98c  0802e98c  0003e98c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802e990  0802e990  0003e990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  0802e994  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000018  0802e9ac  00040018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  0802e9ac  000400fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040018  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00040048  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d7c5  00000000  00000000  0004008b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ee8  00000000  00000000  0004d850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df0  00000000  00000000  0004f738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002253  00000000  00000000  00050528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7f5  00000000  00000000  0005277b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000994ad  00000000  00000000  00061f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000ab1  00000000  00000000  000fb41d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003aac  00000000  00000000  000fbed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000ff97c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000018 	.word	0x20000018
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005eb0 	.word	0x08005eb0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000001c 	.word	0x2000001c
 80001d4:	08005eb0 	.word	0x08005eb0

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <Button_Init>:
#define TombolKanan_Pin  GPIO_PIN_9
#define Tombol_Port      GPIOA

uint32_t ID;

void Button_Init(void) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
 80004e6:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004e8:	2300      	movs	r3, #0
 80004ea:	603b      	str	r3, [r7, #0]
 80004ec:	4b0d      	ldr	r3, [pc, #52]	; (8000524 <Button_Init+0x50>)
 80004ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f0:	4a0c      	ldr	r2, [pc, #48]	; (8000524 <Button_Init+0x50>)
 80004f2:	f043 0302 	orr.w	r3, r3, #2
 80004f6:	6313      	str	r3, [r2, #48]	; 0x30
 80004f8:	4b0a      	ldr	r3, [pc, #40]	; (8000524 <Button_Init+0x50>)
 80004fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fc:	f003 0302 	and.w	r3, r3, #2
 8000500:	603b      	str	r3, [r7, #0]
 8000502:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Pin = TombolKiri_Pin | TombolKanan_Pin;
 8000504:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000508:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800050a:	2300      	movs	r3, #0
 800050c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800050e:	2301      	movs	r3, #1
 8000510:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(Tombol_Port, &GPIO_InitStruct);
 8000512:	1d3b      	adds	r3, r7, #4
 8000514:	4619      	mov	r1, r3
 8000516:	4804      	ldr	r0, [pc, #16]	; (8000528 <Button_Init+0x54>)
 8000518:	f004 fbca 	bl	8004cb0 <HAL_GPIO_Init>
}
 800051c:	bf00      	nop
 800051e:	3718      	adds	r7, #24
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40023800 	.word	0x40023800
 8000528:	40020000 	.word	0x40020000

0800052c <ReadTombolKiri>:

uint8_t ReadTombolKiri(void) {
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(Tombol_Port, TombolKiri_Pin) == GPIO_PIN_RESET;
 8000530:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000534:	4805      	ldr	r0, [pc, #20]	; (800054c <ReadTombolKiri+0x20>)
 8000536:	f004 fd3f 	bl	8004fb8 <HAL_GPIO_ReadPin>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	bf0c      	ite	eq
 8000540:	2301      	moveq	r3, #1
 8000542:	2300      	movne	r3, #0
 8000544:	b2db      	uxtb	r3, r3
}
 8000546:	4618      	mov	r0, r3
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	40020000 	.word	0x40020000

08000550 <ReadTombolKanan>:

uint8_t ReadTombolKanan(void) {
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(Tombol_Port, TombolKanan_Pin) == GPIO_PIN_RESET;
 8000554:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000558:	4805      	ldr	r0, [pc, #20]	; (8000570 <ReadTombolKanan+0x20>)
 800055a:	f004 fd2d 	bl	8004fb8 <HAL_GPIO_ReadPin>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	bf0c      	ite	eq
 8000564:	2301      	moveq	r3, #1
 8000566:	2300      	movne	r3, #0
 8000568:	b2db      	uxtb	r3, r3
}
 800056a:	4618      	mov	r0, r3
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	40020000 	.word	0x40020000

08000574 <main>:

int stateHalaman = 0;

int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
  HAL_Init();
 800057a:	f003 ff8f 	bl	800449c <HAL_Init>
  SystemClock_Config();
 800057e:	f000 fa2b 	bl	80009d8 <SystemClock_Config>

  MX_GPIO_Init();
 8000582:	f000 fb47 	bl	8000c14 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000586:	f000 fa8f 	bl	8000aa8 <MX_ADC1_Init>
  MX_CRC_Init();
 800058a:	f000 fadf 	bl	8000b4c <MX_CRC_Init>
  MX_TIM1_Init();
 800058e:	f000 faf1 	bl	8000b74 <MX_TIM1_Init>
  HAL_InitTick(0);
 8000592:	2000      	movs	r0, #0
 8000594:	f003 ffa4 	bl	80044e0 <HAL_InitTick>
  Button_Init();
 8000598:	f7ff ff9c 	bl	80004d4 <Button_Init>

  uint8_t tombolKiriStatus, tombolKananStatus;
  uint8_t tombolKiriSebelumnyaDitekan = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	71fb      	strb	r3, [r7, #7]
  uint8_t tombolKananSebelumnyaDitekan = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	71bb      	strb	r3, [r7, #6]

  HAL_TIM_Base_Start(&htim1);
 80005a4:	4837      	ldr	r0, [pc, #220]	; (8000684 <main+0x110>)
 80005a6:	f005 f9ad 	bl	8005904 <HAL_TIM_Base_Start>
  ID = readID();
 80005aa:	f001 fee7 	bl	800237c <readID>
 80005ae:	4603      	mov	r3, r0
 80005b0:	461a      	mov	r2, r3
 80005b2:	4b35      	ldr	r3, [pc, #212]	; (8000688 <main+0x114>)
 80005b4:	601a      	str	r2, [r3, #0]

  HAL_Delay(100);
 80005b6:	2064      	movs	r0, #100	; 0x64
 80005b8:	f003 ffe2 	bl	8004580 <HAL_Delay>
  tft_init (ID);
 80005bc:	4b32      	ldr	r3, [pc, #200]	; (8000688 <main+0x114>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	4618      	mov	r0, r3
 80005c4:	f001 fb1a 	bl	8001bfc <tft_init>
  setRotation(1);
 80005c8:	2001      	movs	r0, #1
 80005ca:	f002 fd0f 	bl	8002fec <setRotation>
  fillScreen(WHITE);
 80005ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80005d2:	f003 fa93 	bl	8003afc <fillScreen>
  SplashScreen();
 80005d6:	f000 f85b 	bl	8000690 <SplashScreen>

  while (1)
  {
      tombolKiriStatus = ReadTombolKiri();
 80005da:	f7ff ffa7 	bl	800052c <ReadTombolKiri>
 80005de:	4603      	mov	r3, r0
 80005e0:	717b      	strb	r3, [r7, #5]
      tombolKananStatus = ReadTombolKanan();
 80005e2:	f7ff ffb5 	bl	8000550 <ReadTombolKanan>
 80005e6:	4603      	mov	r3, r0
 80005e8:	713b      	strb	r3, [r7, #4]
      tombolKananStatus = ReadTombolKanan();
 80005ea:	f7ff ffb1 	bl	8000550 <ReadTombolKanan>
 80005ee:	4603      	mov	r3, r0
 80005f0:	713b      	strb	r3, [r7, #4]

      if (tombolKananStatus && !tombolKananSebelumnyaDitekan) {
 80005f2:	793b      	ldrb	r3, [r7, #4]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d016      	beq.n	8000626 <main+0xb2>
 80005f8:	79bb      	ldrb	r3, [r7, #6]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d113      	bne.n	8000626 <main+0xb2>
          fillScreen(BLACK);
 80005fe:	2000      	movs	r0, #0
 8000600:	f003 fa7c 	bl	8003afc <fillScreen>
          stateHalaman = stateHalaman+1;
 8000604:	4b21      	ldr	r3, [pc, #132]	; (800068c <main+0x118>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	3301      	adds	r3, #1
 800060a:	4a20      	ldr	r2, [pc, #128]	; (800068c <main+0x118>)
 800060c:	6013      	str	r3, [r2, #0]

          if(stateHalaman>2){
 800060e:	4b1f      	ldr	r3, [pc, #124]	; (800068c <main+0x118>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2b02      	cmp	r3, #2
 8000614:	dd02      	ble.n	800061c <main+0xa8>
        	  stateHalaman = 0;
 8000616:	4b1d      	ldr	r3, [pc, #116]	; (800068c <main+0x118>)
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
          }
          tombolKananSebelumnyaDitekan = 1;
 800061c:	2301      	movs	r3, #1
 800061e:	71bb      	strb	r3, [r7, #6]
          tombolKiriSebelumnyaDitekan = 0;
 8000620:	2300      	movs	r3, #0
 8000622:	71fb      	strb	r3, [r7, #7]
 8000624:	e004      	b.n	8000630 <main+0xbc>
      }
      else if (tombolKananStatus) {
 8000626:	793b      	ldrb	r3, [r7, #4]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <main+0xbc>
          tombolKananSebelumnyaDitekan = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	71bb      	strb	r3, [r7, #6]
      }

      if (tombolKiriStatus && !tombolKiriSebelumnyaDitekan) {
 8000630:	797b      	ldrb	r3, [r7, #5]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d00c      	beq.n	8000650 <main+0xdc>
 8000636:	79fb      	ldrb	r3, [r7, #7]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d109      	bne.n	8000650 <main+0xdc>
          fillScreen(BLACK);
 800063c:	2000      	movs	r0, #0
 800063e:	f003 fa5d 	bl	8003afc <fillScreen>
          SplashScreen();
 8000642:	f000 f825 	bl	8000690 <SplashScreen>
          tombolKiriSebelumnyaDitekan = 1;
 8000646:	2301      	movs	r3, #1
 8000648:	71fb      	strb	r3, [r7, #7]
          tombolKananSebelumnyaDitekan = 0;
 800064a:	2300      	movs	r3, #0
 800064c:	71bb      	strb	r3, [r7, #6]
 800064e:	e004      	b.n	800065a <main+0xe6>
      }
      else if (tombolKiriStatus) {
 8000650:	797b      	ldrb	r3, [r7, #5]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <main+0xe6>
          tombolKiriSebelumnyaDitekan = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	71fb      	strb	r3, [r7, #7]
      }

      if(stateHalaman == 0){
 800065a:	4b0c      	ldr	r3, [pc, #48]	; (800068c <main+0x118>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d102      	bne.n	8000668 <main+0xf4>
    	  menuUtama();
 8000662:	f000 f82d 	bl	80006c0 <menuUtama>
 8000666:	e7b8      	b.n	80005da <main+0x66>
      }else if(stateHalaman == 1){
 8000668:	4b08      	ldr	r3, [pc, #32]	; (800068c <main+0x118>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d102      	bne.n	8000676 <main+0x102>
    	  statusDevice();
 8000670:	f000 f8bc 	bl	80007ec <statusDevice>
 8000674:	e7b1      	b.n	80005da <main+0x66>
      }else if(stateHalaman == 2){
 8000676:	4b05      	ldr	r3, [pc, #20]	; (800068c <main+0x118>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b02      	cmp	r3, #2
 800067c:	d1ad      	bne.n	80005da <main+0x66>
    	  info();
 800067e:	f000 f93d 	bl	80008fc <info>
      tombolKiriStatus = ReadTombolKiri();
 8000682:	e7aa      	b.n	80005da <main+0x66>
 8000684:	20000088 	.word	0x20000088
 8000688:	200000d0 	.word	0x200000d0
 800068c:	200000d4 	.word	0x200000d4

08000690 <SplashScreen>:
      }

  }
}

void SplashScreen(){
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af02      	add	r7, sp, #8
	drawRGBBitmap(0, 0, image_data_logo2, 320, 240);
 8000696:	23f0      	movs	r3, #240	; 0xf0
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800069e:	4a07      	ldr	r2, [pc, #28]	; (80006bc <SplashScreen+0x2c>)
 80006a0:	2100      	movs	r1, #0
 80006a2:	2000      	movs	r0, #0
 80006a4:	f003 fe82 	bl	80043ac <drawRGBBitmap>
	HAL_Delay(5000);
 80006a8:	f241 3088 	movw	r0, #5000	; 0x1388
 80006ac:	f003 ff68 	bl	8004580 <HAL_Delay>
	fillScreen(BLACK);
 80006b0:	2000      	movs	r0, #0
 80006b2:	f003 fa23 	bl	8003afc <fillScreen>
}
 80006b6:	bf00      	nop
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	08008c34 	.word	0x08008c34

080006c0 <menuUtama>:

void menuUtama(){
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af02      	add	r7, sp, #8
	printnewtstr(10, 25, RED, &mono18x7bold, 1, "Mesin TSMilk");
 80006c6:	4b3a      	ldr	r3, [pc, #232]	; (80007b0 <menuUtama+0xf0>)
 80006c8:	9301      	str	r3, [sp, #4]
 80006ca:	2301      	movs	r3, #1
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	4b39      	ldr	r3, [pc, #228]	; (80007b4 <menuUtama+0xf4>)
 80006d0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80006d4:	2119      	movs	r1, #25
 80006d6:	200a      	movs	r0, #10
 80006d8:	f003 fe08 	bl	80042ec <printnewtstr>
	printnewtstr(10, 55, BLUE, &mono12x7bold, 1, "Petunjuk Pemakaian:");
 80006dc:	4b36      	ldr	r3, [pc, #216]	; (80007b8 <menuUtama+0xf8>)
 80006de:	9301      	str	r3, [sp, #4]
 80006e0:	2301      	movs	r3, #1
 80006e2:	9300      	str	r3, [sp, #0]
 80006e4:	4b35      	ldr	r3, [pc, #212]	; (80007bc <menuUtama+0xfc>)
 80006e6:	221f      	movs	r2, #31
 80006e8:	2137      	movs	r1, #55	; 0x37
 80006ea:	200a      	movs	r0, #10
 80006ec:	f003 fdfe 	bl	80042ec <printnewtstr>
	printnewtstr(10, 75, BLUE, &mono9x7bold, 1, "1.Baca Bismillah");
 80006f0:	4b33      	ldr	r3, [pc, #204]	; (80007c0 <menuUtama+0x100>)
 80006f2:	9301      	str	r3, [sp, #4]
 80006f4:	2301      	movs	r3, #1
 80006f6:	9300      	str	r3, [sp, #0]
 80006f8:	4b32      	ldr	r3, [pc, #200]	; (80007c4 <menuUtama+0x104>)
 80006fa:	221f      	movs	r2, #31
 80006fc:	214b      	movs	r1, #75	; 0x4b
 80006fe:	200a      	movs	r0, #10
 8000700:	f003 fdf4 	bl	80042ec <printnewtstr>
	printnewtstr(10, 95, BLUE, &mono9x7bold, 1, "2.Tombol kanan = Next");
 8000704:	4b30      	ldr	r3, [pc, #192]	; (80007c8 <menuUtama+0x108>)
 8000706:	9301      	str	r3, [sp, #4]
 8000708:	2301      	movs	r3, #1
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	4b2d      	ldr	r3, [pc, #180]	; (80007c4 <menuUtama+0x104>)
 800070e:	221f      	movs	r2, #31
 8000710:	215f      	movs	r1, #95	; 0x5f
 8000712:	200a      	movs	r0, #10
 8000714:	f003 fdea 	bl	80042ec <printnewtstr>
	printnewtstr(10, 115, BLUE, &mono9x7bold, 1, "3.Tombol kiri = OK/Stop");
 8000718:	4b2c      	ldr	r3, [pc, #176]	; (80007cc <menuUtama+0x10c>)
 800071a:	9301      	str	r3, [sp, #4]
 800071c:	2301      	movs	r3, #1
 800071e:	9300      	str	r3, [sp, #0]
 8000720:	4b28      	ldr	r3, [pc, #160]	; (80007c4 <menuUtama+0x104>)
 8000722:	221f      	movs	r2, #31
 8000724:	2173      	movs	r1, #115	; 0x73
 8000726:	200a      	movs	r0, #10
 8000728:	f003 fde0 	bl	80042ec <printnewtstr>
	printnewtstr(10, 135, BLUE, &mono9x7bold, 1, "4.Cek Status Mesin");
 800072c:	4b28      	ldr	r3, [pc, #160]	; (80007d0 <menuUtama+0x110>)
 800072e:	9301      	str	r3, [sp, #4]
 8000730:	2301      	movs	r3, #1
 8000732:	9300      	str	r3, [sp, #0]
 8000734:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <menuUtama+0x104>)
 8000736:	221f      	movs	r2, #31
 8000738:	2187      	movs	r1, #135	; 0x87
 800073a:	200a      	movs	r0, #10
 800073c:	f003 fdd6 	bl	80042ec <printnewtstr>
	printnewtstr(10, 155, BLUE, &mono9x7bold, 1, "5.Mulai memasak susu");
 8000740:	4b24      	ldr	r3, [pc, #144]	; (80007d4 <menuUtama+0x114>)
 8000742:	9301      	str	r3, [sp, #4]
 8000744:	2301      	movs	r3, #1
 8000746:	9300      	str	r3, [sp, #0]
 8000748:	4b1e      	ldr	r3, [pc, #120]	; (80007c4 <menuUtama+0x104>)
 800074a:	221f      	movs	r2, #31
 800074c:	219b      	movs	r1, #155	; 0x9b
 800074e:	200a      	movs	r0, #10
 8000750:	f003 fdcc 	bl	80042ec <printnewtstr>
	printnewtstr(10, 205, GREEN, &mono9x7, 1, "Versi 1.0.0");
 8000754:	4b20      	ldr	r3, [pc, #128]	; (80007d8 <menuUtama+0x118>)
 8000756:	9301      	str	r3, [sp, #4]
 8000758:	2301      	movs	r3, #1
 800075a:	9300      	str	r3, [sp, #0]
 800075c:	4b1f      	ldr	r3, [pc, #124]	; (80007dc <menuUtama+0x11c>)
 800075e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000762:	21cd      	movs	r1, #205	; 0xcd
 8000764:	200a      	movs	r0, #10
 8000766:	f003 fdc1 	bl	80042ec <printnewtstr>
	printnewtstr(10, 220, WHITE, &mono9x7, 1, "Support By:");
 800076a:	4b1d      	ldr	r3, [pc, #116]	; (80007e0 <menuUtama+0x120>)
 800076c:	9301      	str	r3, [sp, #4]
 800076e:	2301      	movs	r3, #1
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <menuUtama+0x11c>)
 8000774:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000778:	21dc      	movs	r1, #220	; 0xdc
 800077a:	200a      	movs	r0, #10
 800077c:	f003 fdb6 	bl	80042ec <printnewtstr>
	printnewtstr(10, 235, WHITE, &mono9x7, 1, "Ngonsul-IT");
 8000780:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <menuUtama+0x124>)
 8000782:	9301      	str	r3, [sp, #4]
 8000784:	2301      	movs	r3, #1
 8000786:	9300      	str	r3, [sp, #0]
 8000788:	4b14      	ldr	r3, [pc, #80]	; (80007dc <menuUtama+0x11c>)
 800078a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800078e:	21eb      	movs	r1, #235	; 0xeb
 8000790:	200a      	movs	r0, #10
 8000792:	f003 fdab 	bl	80042ec <printnewtstr>
	printnewtstr(170, 235, BLUE, &mono9x7bold, 1, "Status>>");
 8000796:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <menuUtama+0x128>)
 8000798:	9301      	str	r3, [sp, #4]
 800079a:	2301      	movs	r3, #1
 800079c:	9300      	str	r3, [sp, #0]
 800079e:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <menuUtama+0x104>)
 80007a0:	221f      	movs	r2, #31
 80007a2:	21eb      	movs	r1, #235	; 0xeb
 80007a4:	20aa      	movs	r0, #170	; 0xaa
 80007a6:	f003 fda1 	bl	80042ec <printnewtstr>
}
 80007aa:	bf00      	nop
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	08005ec8 	.word	0x08005ec8
 80007b4:	08008c28 	.word	0x08008c28
 80007b8:	08005ed8 	.word	0x08005ed8
 80007bc:	0800797c 	.word	0x0800797c
 80007c0:	08005eec 	.word	0x08005eec
 80007c4:	08006ef4 	.word	0x08006ef4
 80007c8:	08005f00 	.word	0x08005f00
 80007cc:	08005f18 	.word	0x08005f18
 80007d0:	08005f30 	.word	0x08005f30
 80007d4:	08005f44 	.word	0x08005f44
 80007d8:	08005f5c 	.word	0x08005f5c
 80007dc:	08006748 	.word	0x08006748
 80007e0:	08005f68 	.word	0x08005f68
 80007e4:	08005f74 	.word	0x08005f74
 80007e8:	08005f80 	.word	0x08005f80

080007ec <statusDevice>:

void statusDevice(){
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af02      	add	r7, sp, #8
	printnewtstr(10, 25, RED, &mono18x7bold, 1, "Mesin TSMilk");
 80007f2:	4b35      	ldr	r3, [pc, #212]	; (80008c8 <statusDevice+0xdc>)
 80007f4:	9301      	str	r3, [sp, #4]
 80007f6:	2301      	movs	r3, #1
 80007f8:	9300      	str	r3, [sp, #0]
 80007fa:	4b34      	ldr	r3, [pc, #208]	; (80008cc <statusDevice+0xe0>)
 80007fc:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000800:	2119      	movs	r1, #25
 8000802:	200a      	movs	r0, #10
 8000804:	f003 fd72 	bl	80042ec <printnewtstr>
	printnewtstr(10, 55, BLUE, &mono12x7bold, 1, "Status Mesin:");
 8000808:	4b31      	ldr	r3, [pc, #196]	; (80008d0 <statusDevice+0xe4>)
 800080a:	9301      	str	r3, [sp, #4]
 800080c:	2301      	movs	r3, #1
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	4b30      	ldr	r3, [pc, #192]	; (80008d4 <statusDevice+0xe8>)
 8000812:	221f      	movs	r2, #31
 8000814:	2137      	movs	r1, #55	; 0x37
 8000816:	200a      	movs	r0, #10
 8000818:	f003 fd68 	bl	80042ec <printnewtstr>

	uint8_t suhu = 95;
 800081c:	235f      	movs	r3, #95	; 0x5f
 800081e:	71fb      	strb	r3, [r7, #7]
	if(suhu <= 75){
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	2b4b      	cmp	r3, #75	; 0x4b
 8000824:	d80b      	bhi.n	800083e <statusDevice+0x52>
		printnewtstr(10, 95, RED, &mono12x7bold, 1, "Belum Siap");
 8000826:	4b2c      	ldr	r3, [pc, #176]	; (80008d8 <statusDevice+0xec>)
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2301      	movs	r3, #1
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	4b29      	ldr	r3, [pc, #164]	; (80008d4 <statusDevice+0xe8>)
 8000830:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000834:	215f      	movs	r1, #95	; 0x5f
 8000836:	200a      	movs	r0, #10
 8000838:	f003 fd58 	bl	80042ec <printnewtstr>
 800083c:	e014      	b.n	8000868 <statusDevice+0x7c>
	}else{
		printnewtstr(10, 95, GREEN, &mono12x7bold, 1, "Siap");
 800083e:	4b27      	ldr	r3, [pc, #156]	; (80008dc <statusDevice+0xf0>)
 8000840:	9301      	str	r3, [sp, #4]
 8000842:	2301      	movs	r3, #1
 8000844:	9300      	str	r3, [sp, #0]
 8000846:	4b23      	ldr	r3, [pc, #140]	; (80008d4 <statusDevice+0xe8>)
 8000848:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800084c:	215f      	movs	r1, #95	; 0x5f
 800084e:	200a      	movs	r0, #10
 8000850:	f003 fd4c 	bl	80042ec <printnewtstr>
		printnewtstr(10, 135, BLUE, &mono9x7bold, 1, "OK Untuk Start");
 8000854:	4b22      	ldr	r3, [pc, #136]	; (80008e0 <statusDevice+0xf4>)
 8000856:	9301      	str	r3, [sp, #4]
 8000858:	2301      	movs	r3, #1
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	4b21      	ldr	r3, [pc, #132]	; (80008e4 <statusDevice+0xf8>)
 800085e:	221f      	movs	r2, #31
 8000860:	2187      	movs	r1, #135	; 0x87
 8000862:	200a      	movs	r0, #10
 8000864:	f003 fd42 	bl	80042ec <printnewtstr>
	}

	printnewtstr(10, 205, GREEN, &mono9x7, 1, "Versi 1.0.0");
 8000868:	4b1f      	ldr	r3, [pc, #124]	; (80008e8 <statusDevice+0xfc>)
 800086a:	9301      	str	r3, [sp, #4]
 800086c:	2301      	movs	r3, #1
 800086e:	9300      	str	r3, [sp, #0]
 8000870:	4b1e      	ldr	r3, [pc, #120]	; (80008ec <statusDevice+0x100>)
 8000872:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000876:	21cd      	movs	r1, #205	; 0xcd
 8000878:	200a      	movs	r0, #10
 800087a:	f003 fd37 	bl	80042ec <printnewtstr>
	printnewtstr(10, 220, WHITE, &mono9x7, 1, "Support By:");
 800087e:	4b1c      	ldr	r3, [pc, #112]	; (80008f0 <statusDevice+0x104>)
 8000880:	9301      	str	r3, [sp, #4]
 8000882:	2301      	movs	r3, #1
 8000884:	9300      	str	r3, [sp, #0]
 8000886:	4b19      	ldr	r3, [pc, #100]	; (80008ec <statusDevice+0x100>)
 8000888:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800088c:	21dc      	movs	r1, #220	; 0xdc
 800088e:	200a      	movs	r0, #10
 8000890:	f003 fd2c 	bl	80042ec <printnewtstr>
	printnewtstr(10, 235, WHITE, &mono9x7, 1, "Ngonsul-IT");
 8000894:	4b17      	ldr	r3, [pc, #92]	; (80008f4 <statusDevice+0x108>)
 8000896:	9301      	str	r3, [sp, #4]
 8000898:	2301      	movs	r3, #1
 800089a:	9300      	str	r3, [sp, #0]
 800089c:	4b13      	ldr	r3, [pc, #76]	; (80008ec <statusDevice+0x100>)
 800089e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008a2:	21eb      	movs	r1, #235	; 0xeb
 80008a4:	200a      	movs	r0, #10
 80008a6:	f003 fd21 	bl	80042ec <printnewtstr>
	printnewtstr(170, 235, BLUE, &mono9x7bold, 1, "Info>>");
 80008aa:	4b13      	ldr	r3, [pc, #76]	; (80008f8 <statusDevice+0x10c>)
 80008ac:	9301      	str	r3, [sp, #4]
 80008ae:	2301      	movs	r3, #1
 80008b0:	9300      	str	r3, [sp, #0]
 80008b2:	4b0c      	ldr	r3, [pc, #48]	; (80008e4 <statusDevice+0xf8>)
 80008b4:	221f      	movs	r2, #31
 80008b6:	21eb      	movs	r1, #235	; 0xeb
 80008b8:	20aa      	movs	r0, #170	; 0xaa
 80008ba:	f003 fd17 	bl	80042ec <printnewtstr>
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	08005ec8 	.word	0x08005ec8
 80008cc:	08008c28 	.word	0x08008c28
 80008d0:	08005f8c 	.word	0x08005f8c
 80008d4:	0800797c 	.word	0x0800797c
 80008d8:	08005f9c 	.word	0x08005f9c
 80008dc:	08005fa8 	.word	0x08005fa8
 80008e0:	08005fb0 	.word	0x08005fb0
 80008e4:	08006ef4 	.word	0x08006ef4
 80008e8:	08005f5c 	.word	0x08005f5c
 80008ec:	08006748 	.word	0x08006748
 80008f0:	08005f68 	.word	0x08005f68
 80008f4:	08005f74 	.word	0x08005f74
 80008f8:	08005fc0 	.word	0x08005fc0

080008fc <info>:

void info(){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af02      	add	r7, sp, #8
	printnewtstr(10, 25, RED, &mono18x7bold, 1, "Mesin TSMilk");
 8000902:	4b2a      	ldr	r3, [pc, #168]	; (80009ac <info+0xb0>)
 8000904:	9301      	str	r3, [sp, #4]
 8000906:	2301      	movs	r3, #1
 8000908:	9300      	str	r3, [sp, #0]
 800090a:	4b29      	ldr	r3, [pc, #164]	; (80009b0 <info+0xb4>)
 800090c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000910:	2119      	movs	r1, #25
 8000912:	200a      	movs	r0, #10
 8000914:	f003 fcea 	bl	80042ec <printnewtstr>
	printnewtstr(10, 55, BLUE, &mono12x7bold, 1, "Versi Mesin: 1.0.0");
 8000918:	4b26      	ldr	r3, [pc, #152]	; (80009b4 <info+0xb8>)
 800091a:	9301      	str	r3, [sp, #4]
 800091c:	2301      	movs	r3, #1
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	4b25      	ldr	r3, [pc, #148]	; (80009b8 <info+0xbc>)
 8000922:	221f      	movs	r2, #31
 8000924:	2137      	movs	r1, #55	; 0x37
 8000926:	200a      	movs	r0, #10
 8000928:	f003 fce0 	bl	80042ec <printnewtstr>
	printnewtstr(10, 85, BLUE, &mono12x7bold, 1, "Afiliasi:");
 800092c:	4b23      	ldr	r3, [pc, #140]	; (80009bc <info+0xc0>)
 800092e:	9301      	str	r3, [sp, #4]
 8000930:	2301      	movs	r3, #1
 8000932:	9300      	str	r3, [sp, #0]
 8000934:	4b20      	ldr	r3, [pc, #128]	; (80009b8 <info+0xbc>)
 8000936:	221f      	movs	r2, #31
 8000938:	2155      	movs	r1, #85	; 0x55
 800093a:	200a      	movs	r0, #10
 800093c:	f003 fcd6 	bl	80042ec <printnewtstr>
	printnewtstr(10, 105, BLUE, &mono9x7bold, 1, "1.Innovillage");
 8000940:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <info+0xc4>)
 8000942:	9301      	str	r3, [sp, #4]
 8000944:	2301      	movs	r3, #1
 8000946:	9300      	str	r3, [sp, #0]
 8000948:	4b1e      	ldr	r3, [pc, #120]	; (80009c4 <info+0xc8>)
 800094a:	221f      	movs	r2, #31
 800094c:	2169      	movs	r1, #105	; 0x69
 800094e:	200a      	movs	r0, #10
 8000950:	f003 fccc 	bl	80042ec <printnewtstr>
	printnewtstr(10, 125, BLUE, &mono9x7bold, 1, "2.Telkom University");
 8000954:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <info+0xcc>)
 8000956:	9301      	str	r3, [sp, #4]
 8000958:	2301      	movs	r3, #1
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	4b19      	ldr	r3, [pc, #100]	; (80009c4 <info+0xc8>)
 800095e:	221f      	movs	r2, #31
 8000960:	217d      	movs	r1, #125	; 0x7d
 8000962:	200a      	movs	r0, #10
 8000964:	f003 fcc2 	bl	80042ec <printnewtstr>
	printnewtstr(10, 145, BLUE, &mono9x7bold, 1, "3.Ngonsul-IT");
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <info+0xd0>)
 800096a:	9301      	str	r3, [sp, #4]
 800096c:	2301      	movs	r3, #1
 800096e:	9300      	str	r3, [sp, #0]
 8000970:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <info+0xc8>)
 8000972:	221f      	movs	r2, #31
 8000974:	2191      	movs	r1, #145	; 0x91
 8000976:	200a      	movs	r0, #10
 8000978:	f003 fcb8 	bl	80042ec <printnewtstr>
	printnewtstr(10, 175, BLUE, &mono9x7bold, 1, "Temukan Website di:");
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <info+0xd4>)
 800097e:	9301      	str	r3, [sp, #4]
 8000980:	2301      	movs	r3, #1
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <info+0xc8>)
 8000986:	221f      	movs	r2, #31
 8000988:	21af      	movs	r1, #175	; 0xaf
 800098a:	200a      	movs	r0, #10
 800098c:	f003 fcae 	bl	80042ec <printnewtstr>
	printnewtstr(10, 200, WHITE, &mono9x7bold, 1, "www.ngonsul.com");
 8000990:	4b10      	ldr	r3, [pc, #64]	; (80009d4 <info+0xd8>)
 8000992:	9301      	str	r3, [sp, #4]
 8000994:	2301      	movs	r3, #1
 8000996:	9300      	str	r3, [sp, #0]
 8000998:	4b0a      	ldr	r3, [pc, #40]	; (80009c4 <info+0xc8>)
 800099a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800099e:	21c8      	movs	r1, #200	; 0xc8
 80009a0:	200a      	movs	r0, #10
 80009a2:	f003 fca3 	bl	80042ec <printnewtstr>
}
 80009a6:	bf00      	nop
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	08005ec8 	.word	0x08005ec8
 80009b0:	08008c28 	.word	0x08008c28
 80009b4:	08005fc8 	.word	0x08005fc8
 80009b8:	0800797c 	.word	0x0800797c
 80009bc:	08005fdc 	.word	0x08005fdc
 80009c0:	08005fe8 	.word	0x08005fe8
 80009c4:	08006ef4 	.word	0x08006ef4
 80009c8:	08005ff8 	.word	0x08005ff8
 80009cc:	0800600c 	.word	0x0800600c
 80009d0:	0800601c 	.word	0x0800601c
 80009d4:	08006030 	.word	0x08006030

080009d8 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b094      	sub	sp, #80	; 0x50
 80009dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009de:	f107 0320 	add.w	r3, r7, #32
 80009e2:	2230      	movs	r2, #48	; 0x30
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f005 fa36 	bl	8005e58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ec:	f107 030c 	add.w	r3, r7, #12
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fc:	2300      	movs	r3, #0
 80009fe:	60bb      	str	r3, [r7, #8]
 8000a00:	4b27      	ldr	r3, [pc, #156]	; (8000aa0 <SystemClock_Config+0xc8>)
 8000a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a04:	4a26      	ldr	r2, [pc, #152]	; (8000aa0 <SystemClock_Config+0xc8>)
 8000a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a0a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a0c:	4b24      	ldr	r3, [pc, #144]	; (8000aa0 <SystemClock_Config+0xc8>)
 8000a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a18:	2300      	movs	r3, #0
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	4b21      	ldr	r3, [pc, #132]	; (8000aa4 <SystemClock_Config+0xcc>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a20      	ldr	r2, [pc, #128]	; (8000aa4 <SystemClock_Config+0xcc>)
 8000a22:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a26:	6013      	str	r3, [r2, #0]
 8000a28:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <SystemClock_Config+0xcc>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a34:	2302      	movs	r3, #2
 8000a36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a3c:	2310      	movs	r3, #16
 8000a3e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a40:	2302      	movs	r3, #2
 8000a42:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a44:	2300      	movs	r3, #0
 8000a46:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a48:	2308      	movs	r3, #8
 8000a4a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000a4c:	2364      	movs	r3, #100	; 0x64
 8000a4e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a50:	2302      	movs	r3, #2
 8000a52:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a54:	2304      	movs	r3, #4
 8000a56:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a58:	f107 0320 	add.w	r3, r7, #32
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f004 fadd 	bl	800501c <HAL_RCC_OscConfig>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a68:	f000 f94a 	bl	8000d00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a70:	2302      	movs	r3, #2
 8000a72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a74:	2300      	movs	r3, #0
 8000a76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a82:	f107 030c 	add.w	r3, r7, #12
 8000a86:	2103      	movs	r1, #3
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f004 fd3f 	bl	800550c <HAL_RCC_ClockConfig>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a94:	f000 f934 	bl	8000d00 <Error_Handler>
  }
}
 8000a98:	bf00      	nop
 8000a9a:	3750      	adds	r7, #80	; 0x50
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	40007000 	.word	0x40007000

08000aa8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000aae:	463b      	mov	r3, r7
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000aba:	4b21      	ldr	r3, [pc, #132]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000abc:	4a21      	ldr	r2, [pc, #132]	; (8000b44 <MX_ADC1_Init+0x9c>)
 8000abe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ac0:	4b1f      	ldr	r3, [pc, #124]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000ac2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ac6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ac8:	4b1d      	ldr	r3, [pc, #116]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000ace:	4b1c      	ldr	r3, [pc, #112]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ad4:	4b1a      	ldr	r3, [pc, #104]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ada:	4b19      	ldr	r3, [pc, #100]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ae2:	4b17      	ldr	r3, [pc, #92]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ae8:	4b15      	ldr	r3, [pc, #84]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000aea:	4a17      	ldr	r2, [pc, #92]	; (8000b48 <MX_ADC1_Init+0xa0>)
 8000aec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aee:	4b14      	ldr	r3, [pc, #80]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000af4:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000afa:	4b11      	ldr	r3, [pc, #68]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b02:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b08:	480d      	ldr	r0, [pc, #52]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000b0a:	f003 fd5d 	bl	80045c8 <HAL_ADC_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000b14:	f000 f8f4 	bl	8000d00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000b18:	2307      	movs	r3, #7
 8000b1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b20:	2300      	movs	r3, #0
 8000b22:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b24:	463b      	mov	r3, r7
 8000b26:	4619      	mov	r1, r3
 8000b28:	4805      	ldr	r0, [pc, #20]	; (8000b40 <MX_ADC1_Init+0x98>)
 8000b2a:	f003 fd91 	bl	8004650 <HAL_ADC_ConfigChannel>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000b34:	f000 f8e4 	bl	8000d00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20000038 	.word	0x20000038
 8000b44:	40012000 	.word	0x40012000
 8000b48:	0f000001 	.word	0x0f000001

08000b4c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <MX_CRC_Init+0x20>)
 8000b52:	4a07      	ldr	r2, [pc, #28]	; (8000b70 <MX_CRC_Init+0x24>)
 8000b54:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b56:	4805      	ldr	r0, [pc, #20]	; (8000b6c <MX_CRC_Init+0x20>)
 8000b58:	f004 f88d 	bl	8004c76 <HAL_CRC_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000b62:	f000 f8cd 	bl	8000d00 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000080 	.word	0x20000080
 8000b70:	40023000 	.word	0x40023000

08000b74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b7a:	f107 0308 	add.w	r3, r7, #8
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b88:	463b      	mov	r3, r7
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b90:	4b1e      	ldr	r3, [pc, #120]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000b92:	4a1f      	ldr	r2, [pc, #124]	; (8000c10 <MX_TIM1_Init+0x9c>)
 8000b94:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b96:	4b1d      	ldr	r3, [pc, #116]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b9c:	4b1b      	ldr	r3, [pc, #108]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ba2:	4b1a      	ldr	r3, [pc, #104]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000ba4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ba8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000baa:	4b18      	ldr	r3, [pc, #96]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bb0:	4b16      	ldr	r3, [pc, #88]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bb6:	4b15      	ldr	r3, [pc, #84]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bbc:	4813      	ldr	r0, [pc, #76]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000bbe:	f004 fe51 	bl	8005864 <HAL_TIM_Base_Init>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000bc8:	f000 f89a 	bl	8000d00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	480c      	ldr	r0, [pc, #48]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000bda:	f004 feed 	bl	80059b8 <HAL_TIM_ConfigClockSource>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000be4:	f000 f88c 	bl	8000d00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000be8:	2300      	movs	r3, #0
 8000bea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bec:	2300      	movs	r3, #0
 8000bee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bf0:	463b      	mov	r3, r7
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4805      	ldr	r0, [pc, #20]	; (8000c0c <MX_TIM1_Init+0x98>)
 8000bf6:	f005 f8c1 	bl	8005d7c <HAL_TIMEx_MasterConfigSynchronization>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000c00:	f000 f87e 	bl	8000d00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000c04:	bf00      	nop
 8000c06:	3718      	adds	r7, #24
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000088 	.word	0x20000088
 8000c10:	40010000 	.word	0x40010000

08000c14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1a:	f107 030c 	add.w	r3, r7, #12
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]
 8000c26:	60da      	str	r2, [r3, #12]
 8000c28:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	4b31      	ldr	r3, [pc, #196]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a30      	ldr	r2, [pc, #192]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b2e      	ldr	r3, [pc, #184]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	607b      	str	r3, [r7, #4]
 8000c4a:	4b2a      	ldr	r3, [pc, #168]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a29      	ldr	r2, [pc, #164]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c50:	f043 0301 	orr.w	r3, r3, #1
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b27      	ldr	r3, [pc, #156]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	607b      	str	r3, [r7, #4]
 8000c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	603b      	str	r3, [r7, #0]
 8000c66:	4b23      	ldr	r3, [pc, #140]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	4a22      	ldr	r2, [pc, #136]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c6c:	f043 0302 	orr.w	r3, r3, #2
 8000c70:	6313      	str	r3, [r2, #48]	; 0x30
 8000c72:	4b20      	ldr	r3, [pc, #128]	; (8000cf4 <MX_GPIO_Init+0xe0>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	603b      	str	r3, [r7, #0]
 8000c7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|LCD_CS_Pin|LCD_RS_Pin|LCD_WR_Pin
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f248 012f 	movw	r1, #32815	; 0x802f
 8000c84:	481c      	ldr	r0, [pc, #112]	; (8000cf8 <MX_GPIO_Init+0xe4>)
 8000c86:	f004 f9af 	bl	8004fe8 <HAL_GPIO_WritePin>
                          |LCD_D7_Pin|LCD_D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D0_Pin|LCD_D1_Pin|PWM_Pin|LCD_D3_Pin
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f241 017b 	movw	r1, #4219	; 0x107b
 8000c90:	481a      	ldr	r0, [pc, #104]	; (8000cfc <MX_GPIO_Init+0xe8>)
 8000c92:	f004 f9a9 	bl	8004fe8 <HAL_GPIO_WritePin>
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LCD_RST_Pin LCD_CS_Pin LCD_RS_Pin LCD_WR_Pin
                           LCD_D7_Pin LCD_D2_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_CS_Pin|LCD_RS_Pin|LCD_WR_Pin
 8000c96:	f248 032f 	movw	r3, #32815	; 0x802f
 8000c9a:	60fb      	str	r3, [r7, #12]
                          |LCD_D7_Pin|LCD_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	f107 030c 	add.w	r3, r7, #12
 8000cac:	4619      	mov	r1, r3
 8000cae:	4812      	ldr	r0, [pc, #72]	; (8000cf8 <MX_GPIO_Init+0xe4>)
 8000cb0:	f003 fffe 	bl	8004cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RD_Pin TombolKanan_Pin TombolKiri_Pin */
  GPIO_InitStruct.Pin = LCD_RD_Pin|TombolKanan_Pin|TombolKiri_Pin;
 8000cb4:	f44f 7344 	mov.w	r3, #784	; 0x310
 8000cb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc2:	f107 030c 	add.w	r3, r7, #12
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	480b      	ldr	r0, [pc, #44]	; (8000cf8 <MX_GPIO_Init+0xe4>)
 8000cca:	f003 fff1 	bl	8004cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin PWM_Pin LCD_D3_Pin
                           LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin */
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|PWM_Pin|LCD_D3_Pin
 8000cce:	f241 037b 	movw	r3, #4219	; 0x107b
 8000cd2:	60fb      	str	r3, [r7, #12]
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce0:	f107 030c 	add.w	r3, r7, #12
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4805      	ldr	r0, [pc, #20]	; (8000cfc <MX_GPIO_Init+0xe8>)
 8000ce8:	f003 ffe2 	bl	8004cb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cec:	bf00      	nop
 8000cee:	3720      	adds	r7, #32
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	40023800 	.word	0x40023800
 8000cf8:	40020000 	.word	0x40020000
 8000cfc:	40020400 	.word	0x40020400

08000d00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d04:	b672      	cpsid	i
}
 8000d06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d08:	e7fe      	b.n	8000d08 <Error_Handler+0x8>
	...

08000d0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	607b      	str	r3, [r7, #4]
 8000d16:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <HAL_MspInit+0x4c>)
 8000d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1a:	4a0f      	ldr	r2, [pc, #60]	; (8000d58 <HAL_MspInit+0x4c>)
 8000d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d20:	6453      	str	r3, [r2, #68]	; 0x44
 8000d22:	4b0d      	ldr	r3, [pc, #52]	; (8000d58 <HAL_MspInit+0x4c>)
 8000d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d2e:	2300      	movs	r3, #0
 8000d30:	603b      	str	r3, [r7, #0]
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <HAL_MspInit+0x4c>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d36:	4a08      	ldr	r2, [pc, #32]	; (8000d58 <HAL_MspInit+0x4c>)
 8000d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d3e:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <HAL_MspInit+0x4c>)
 8000d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d46:	603b      	str	r3, [r7, #0]
 8000d48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	40023800 	.word	0x40023800

08000d5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08a      	sub	sp, #40	; 0x28
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
 8000d72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a17      	ldr	r2, [pc, #92]	; (8000dd8 <HAL_ADC_MspInit+0x7c>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d127      	bne.n	8000dce <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	613b      	str	r3, [r7, #16]
 8000d82:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <HAL_ADC_MspInit+0x80>)
 8000d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d86:	4a15      	ldr	r2, [pc, #84]	; (8000ddc <HAL_ADC_MspInit+0x80>)
 8000d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d8e:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <HAL_ADC_MspInit+0x80>)
 8000d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <HAL_ADC_MspInit+0x80>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	4a0e      	ldr	r2, [pc, #56]	; (8000ddc <HAL_ADC_MspInit+0x80>)
 8000da4:	f043 0301 	orr.w	r3, r3, #1
 8000da8:	6313      	str	r3, [r2, #48]	; 0x30
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <HAL_ADC_MspInit+0x80>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = PT100_RTD_Pin;
 8000db6:	2380      	movs	r3, #128	; 0x80
 8000db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PT100_RTD_GPIO_Port, &GPIO_InitStruct);
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4805      	ldr	r0, [pc, #20]	; (8000de0 <HAL_ADC_MspInit+0x84>)
 8000dca:	f003 ff71 	bl	8004cb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000dce:	bf00      	nop
 8000dd0:	3728      	adds	r7, #40	; 0x28
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40012000 	.word	0x40012000
 8000ddc:	40023800 	.word	0x40023800
 8000de0:	40020000 	.word	0x40020000

08000de4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a0b      	ldr	r2, [pc, #44]	; (8000e20 <HAL_CRC_MspInit+0x3c>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d10d      	bne.n	8000e12 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	4b0a      	ldr	r3, [pc, #40]	; (8000e24 <HAL_CRC_MspInit+0x40>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a09      	ldr	r2, [pc, #36]	; (8000e24 <HAL_CRC_MspInit+0x40>)
 8000e00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b07      	ldr	r3, [pc, #28]	; (8000e24 <HAL_CRC_MspInit+0x40>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000e12:	bf00      	nop
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	40023000 	.word	0x40023000
 8000e24:	40023800 	.word	0x40023800

08000e28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a0b      	ldr	r2, [pc, #44]	; (8000e64 <HAL_TIM_Base_MspInit+0x3c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d10d      	bne.n	8000e56 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <HAL_TIM_Base_MspInit+0x40>)
 8000e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e42:	4a09      	ldr	r2, [pc, #36]	; (8000e68 <HAL_TIM_Base_MspInit+0x40>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	6453      	str	r3, [r2, #68]	; 0x44
 8000e4a:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <HAL_TIM_Base_MspInit+0x40>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000e56:	bf00      	nop
 8000e58:	3714      	adds	r7, #20
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	40010000 	.word	0x40010000
 8000e68:	40023800 	.word	0x40023800

08000e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <NMI_Handler+0x4>

08000e72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e76:	e7fe      	b.n	8000e76 <HardFault_Handler+0x4>

08000e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <MemManage_Handler+0x4>

08000e7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e82:	e7fe      	b.n	8000e82 <BusFault_Handler+0x4>

08000e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <UsageFault_Handler+0x4>

08000e8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eb8:	f003 fb42 	bl	8004540 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <SystemInit+0x20>)
 8000ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000eca:	4a05      	ldr	r2, [pc, #20]	; (8000ee0 <SystemInit+0x20>)
 8000ecc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ed0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <delay>:


/****************** delay in microseconds ***********************/
extern TIM_HandleTypeDef htim1;
void delay (uint32_t time)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000eec:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <delay+0x2c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim1))<time);
 8000ef4:	bf00      	nop
 8000ef6:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <delay+0x2c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d8f9      	bhi.n	8000ef6 <delay+0x12>
}
 8000f02:	bf00      	nop
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	20000088 	.word	0x20000088

08000f14 <PIN_LOW>:

/********************************************** NO CHNAGES AFTER THIS ************************************************/


void PIN_LOW (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000f20:	887b      	ldrh	r3, [r7, #2]
 8000f22:	2200      	movs	r2, #0
 8000f24:	4619      	mov	r1, r3
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f004 f85e 	bl	8004fe8 <HAL_GPIO_WritePin>
}
 8000f2c:	bf00      	nop
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <PIN_HIGH>:

void PIN_HIGH (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000f40:	887b      	ldrh	r3, [r7, #2]
 8000f42:	2201      	movs	r2, #1
 8000f44:	4619      	mov	r1, r3
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f004 f84e 	bl	8004fe8 <HAL_GPIO_WritePin>
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <PIN_INPUT>:

void PIN_INPUT (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct;

	  GPIO_InitStruct.Pin = GPIO_Pin;
 8000f60:	887b      	ldrh	r3, [r7, #2]
 8000f62:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f64:	2300      	movs	r3, #0
 8000f66:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000f6c:	f107 030c 	add.w	r3, r7, #12
 8000f70:	4619      	mov	r1, r3
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f003 fe9c 	bl	8004cb0 <HAL_GPIO_Init>
}
 8000f78:	bf00      	nop
 8000f7a:	3720      	adds	r7, #32
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <PIN_OUTPUT>:

void PIN_OUTPUT (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	460b      	mov	r3, r1
 8000f8a:	807b      	strh	r3, [r7, #2]
	 GPIO_InitTypeDef GPIO_InitStruct;

	  GPIO_InitStruct.Pin = GPIO_Pin;
 8000f8c:	887b      	ldrh	r3, [r7, #2]
 8000f8e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f003 fe84 	bl	8004cb0 <HAL_GPIO_Init>
}
 8000fa8:	bf00      	nop
 8000faa:	3720      	adds	r7, #32
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <width>:

uint16_t _width    = WIDTH;
uint16_t _height   = HEIGHT;

uint16_t width(void)
{ return _width; }
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	4b03      	ldr	r3, [pc, #12]	; (8000fc4 <width+0x14>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	20000004 	.word	0x20000004

08000fc8 <height>:

uint16_t height(void)
{ return _height; }
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	4b03      	ldr	r3, [pc, #12]	; (8000fdc <height+0x14>)
 8000fce:	881b      	ldrh	r3, [r3, #0]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	20000006 	.word	0x20000006

08000fe0 <color565_to_555>:
int16_t readGRAM(int16_t x, int16_t y, uint16_t * block, int16_t w, int16_t h);

void setReadDir (void);
void setWriteDir (void);
static uint8_t done_reset, is8347, is555, is9797;
static uint16_t color565_to_555(uint16_t color) {
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	80fb      	strh	r3, [r7, #6]
    return (color & 0xFFC0) | ((color & 0x1F) << 1) | ((color & 0x01));  //lose Green LSB, extend Blue LSB
 8000fea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ff2:	b21a      	sxth	r2, r3
 8000ff4:	88fb      	ldrh	r3, [r7, #6]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8000ffe:	b21b      	sxth	r3, r3
 8001000:	4313      	orrs	r3, r2
 8001002:	b21a      	sxth	r2, r3
 8001004:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001008:	f003 0301 	and.w	r3, r3, #1
 800100c:	b21b      	sxth	r3, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	b21b      	sxth	r3, r3
 8001012:	b29b      	uxth	r3, r3
}
 8001014:	4618      	mov	r0, r3
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <color555_to_565>:
static uint16_t color555_to_565(uint16_t color) {
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
    return (color & 0xFFC0) | ((color & 0x0400) >> 5) | ((color & 0x3F) >> 1); //extend Green LSB
 800102a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800102e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001032:	b21a      	sxth	r2, r3
 8001034:	88fb      	ldrh	r3, [r7, #6]
 8001036:	115b      	asrs	r3, r3, #5
 8001038:	b21b      	sxth	r3, r3
 800103a:	f003 0320 	and.w	r3, r3, #32
 800103e:	b21b      	sxth	r3, r3
 8001040:	4313      	orrs	r3, r2
 8001042:	b21a      	sxth	r2, r3
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	105b      	asrs	r3, r3, #1
 8001048:	b21b      	sxth	r3, r3
 800104a:	f003 031f 	and.w	r3, r3, #31
 800104e:	b21b      	sxth	r3, r3
 8001050:	4313      	orrs	r3, r2
 8001052:	b21b      	sxth	r3, r3
 8001054:	b29b      	uxth	r3, r3
}
 8001056:	4618      	mov	r0, r3
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <color565_to_r>:
static uint8_t color565_to_r(uint16_t color) {
 8001062:	b480      	push	{r7}
 8001064:	b083      	sub	sp, #12
 8001066:	af00      	add	r7, sp, #0
 8001068:	4603      	mov	r3, r0
 800106a:	80fb      	strh	r3, [r7, #6]
    return ((color & 0xF800) >> 8);  // transform to rrrrrxxx
 800106c:	88fb      	ldrh	r3, [r7, #6]
 800106e:	121b      	asrs	r3, r3, #8
 8001070:	b2db      	uxtb	r3, r3
 8001072:	f023 0307 	bic.w	r3, r3, #7
 8001076:	b2db      	uxtb	r3, r3
}
 8001078:	4618      	mov	r0, r3
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <color565_to_g>:
static uint8_t color565_to_g(uint16_t color) {
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	80fb      	strh	r3, [r7, #6]
    return ((color & 0x07E0) >> 3);  // transform to ggggggxx
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	10db      	asrs	r3, r3, #3
 8001092:	b2db      	uxtb	r3, r3
 8001094:	f023 0303 	bic.w	r3, r3, #3
 8001098:	b2db      	uxtb	r3, r3
}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <color565_to_b>:
static uint8_t color565_to_b(uint16_t color) {
 80010a6:	b480      	push	{r7}
 80010a8:	b083      	sub	sp, #12
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	80fb      	strh	r3, [r7, #6]
    return ((color & 0x001F) << 3);  // transform to bbbbbxxx
 80010b0:	88fb      	ldrh	r3, [r7, #6]
 80010b2:	00db      	lsls	r3, r3, #3
 80010b4:	b2db      	uxtb	r3, r3
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <color565>:

uint16_t color565(uint8_t r, uint8_t g, uint8_t b) { return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3); }
 80010c2:	b480      	push	{r7}
 80010c4:	b083      	sub	sp, #12
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	4603      	mov	r3, r0
 80010ca:	71fb      	strb	r3, [r7, #7]
 80010cc:	460b      	mov	r3, r1
 80010ce:	71bb      	strb	r3, [r7, #6]
 80010d0:	4613      	mov	r3, r2
 80010d2:	717b      	strb	r3, [r7, #5]
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21b      	sxth	r3, r3
 80010da:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80010de:	f023 0307 	bic.w	r3, r3, #7
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	79bb      	ldrb	r3, [r7, #6]
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	797b      	ldrb	r3, [r7, #5]
 80010f6:	08db      	lsrs	r3, r3, #3
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	4313      	orrs	r3, r2
 80010fe:	b21b      	sxth	r3, r3
 8001100:	b29b      	uxth	r3, r3
 8001102:	4618      	mov	r0, r3
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <readPixel>:
uint16_t readPixel(int16_t x, int16_t y) { uint16_t color; readGRAM(x, y, &color, 1, 1); return color; }
 800110e:	b580      	push	{r7, lr}
 8001110:	b086      	sub	sp, #24
 8001112:	af02      	add	r7, sp, #8
 8001114:	4603      	mov	r3, r0
 8001116:	460a      	mov	r2, r1
 8001118:	80fb      	strh	r3, [r7, #6]
 800111a:	4613      	mov	r3, r2
 800111c:	80bb      	strh	r3, [r7, #4]
 800111e:	f107 020e 	add.w	r2, r7, #14
 8001122:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001126:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800112a:	2301      	movs	r3, #1
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	2301      	movs	r3, #1
 8001130:	f001 fa64 	bl	80025fc <readGRAM>
 8001134:	89fb      	ldrh	r3, [r7, #14]
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <WriteCmdData>:

static void write24(uint16_t color);

static void writecmddata(uint16_t cmd, uint16_t dat);

void WriteCmdData(uint16_t cmd, uint16_t dat) { writecmddata(cmd, dat); }
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	4603      	mov	r3, r0
 8001146:	460a      	mov	r2, r1
 8001148:	80fb      	strh	r3, [r7, #6]
 800114a:	4613      	mov	r3, r2
 800114c:	80bb      	strh	r3, [r7, #4]
 800114e:	88ba      	ldrh	r2, [r7, #4]
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	4611      	mov	r1, r2
 8001154:	4618      	mov	r0, r3
 8001156:	f000 f903 	bl	8001360 <writecmddata>
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <pushCommand>:

static void init_table(const void *table, int16_t size);

static void WriteCmdParamN(uint16_t cmd, int8_t N, uint8_t * block);

void pushCommand(uint16_t cmd, uint8_t * block, int8_t N) { WriteCmdParamN(cmd, N, block); }
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	6039      	str	r1, [r7, #0]
 800116c:	80fb      	strh	r3, [r7, #6]
 800116e:	4613      	mov	r3, r2
 8001170:	717b      	strb	r3, [r7, #5]
 8001172:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f9aa 	bl	80014d4 <WriteCmdParamN>
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <startWrite>:

uint16_t _lcd_ID, _lcd_rev, _lcd_madctl, _lcd_drivOut, _MC, _MP, _MW, _SC, _EC, _SP, _EP;

//extern GFXfont *gfxFont;

void startWrite() {}
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <endWrite>:
void endWrite() {}
 8001196:	b480      	push	{r7}
 8001198:	af00      	add	r7, sp, #0
 800119a:	bf00      	nop
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <setReadDir>:

void setReadDir (void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	PIN_INPUT(D0_PORT, D0_PIN);
 80011a8:	2101      	movs	r1, #1
 80011aa:	4811      	ldr	r0, [pc, #68]	; (80011f0 <setReadDir+0x4c>)
 80011ac:	f7ff fed2 	bl	8000f54 <PIN_INPUT>
	PIN_INPUT(D1_PORT, D1_PIN);
 80011b0:	2102      	movs	r1, #2
 80011b2:	480f      	ldr	r0, [pc, #60]	; (80011f0 <setReadDir+0x4c>)
 80011b4:	f7ff fece 	bl	8000f54 <PIN_INPUT>
	PIN_INPUT(D2_PORT, D2_PIN);
 80011b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <setReadDir+0x50>)
 80011be:	f7ff fec9 	bl	8000f54 <PIN_INPUT>
	PIN_INPUT(D3_PORT, D3_PIN);
 80011c2:	2108      	movs	r1, #8
 80011c4:	480a      	ldr	r0, [pc, #40]	; (80011f0 <setReadDir+0x4c>)
 80011c6:	f7ff fec5 	bl	8000f54 <PIN_INPUT>
	PIN_INPUT(D4_PORT, D4_PIN);
 80011ca:	2110      	movs	r1, #16
 80011cc:	4808      	ldr	r0, [pc, #32]	; (80011f0 <setReadDir+0x4c>)
 80011ce:	f7ff fec1 	bl	8000f54 <PIN_INPUT>
	PIN_INPUT(D5_PORT, D5_PIN);
 80011d2:	2120      	movs	r1, #32
 80011d4:	4806      	ldr	r0, [pc, #24]	; (80011f0 <setReadDir+0x4c>)
 80011d6:	f7ff febd 	bl	8000f54 <PIN_INPUT>
	PIN_INPUT(D6_PORT, D6_PIN);
 80011da:	2140      	movs	r1, #64	; 0x40
 80011dc:	4804      	ldr	r0, [pc, #16]	; (80011f0 <setReadDir+0x4c>)
 80011de:	f7ff feb9 	bl	8000f54 <PIN_INPUT>
	PIN_INPUT(D7_PORT, D7_PIN);
 80011e2:	2120      	movs	r1, #32
 80011e4:	4803      	ldr	r0, [pc, #12]	; (80011f4 <setReadDir+0x50>)
 80011e6:	f7ff feb5 	bl	8000f54 <PIN_INPUT>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40020400 	.word	0x40020400
 80011f4:	40020000 	.word	0x40020000

080011f8 <setWriteDir>:

void setWriteDir (void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
	PIN_OUTPUT(D0_PORT, D0_PIN);
 80011fc:	2101      	movs	r1, #1
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <setWriteDir+0x4c>)
 8001200:	f7ff febe 	bl	8000f80 <PIN_OUTPUT>
	PIN_OUTPUT(D1_PORT, D1_PIN);
 8001204:	2102      	movs	r1, #2
 8001206:	480f      	ldr	r0, [pc, #60]	; (8001244 <setWriteDir+0x4c>)
 8001208:	f7ff feba 	bl	8000f80 <PIN_OUTPUT>
	PIN_OUTPUT(D2_PORT, D2_PIN);
 800120c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001210:	480d      	ldr	r0, [pc, #52]	; (8001248 <setWriteDir+0x50>)
 8001212:	f7ff feb5 	bl	8000f80 <PIN_OUTPUT>
	PIN_OUTPUT(D3_PORT, D3_PIN);
 8001216:	2108      	movs	r1, #8
 8001218:	480a      	ldr	r0, [pc, #40]	; (8001244 <setWriteDir+0x4c>)
 800121a:	f7ff feb1 	bl	8000f80 <PIN_OUTPUT>
	PIN_OUTPUT(D4_PORT, D4_PIN);
 800121e:	2110      	movs	r1, #16
 8001220:	4808      	ldr	r0, [pc, #32]	; (8001244 <setWriteDir+0x4c>)
 8001222:	f7ff fead 	bl	8000f80 <PIN_OUTPUT>
	PIN_OUTPUT(D5_PORT, D5_PIN);
 8001226:	2120      	movs	r1, #32
 8001228:	4806      	ldr	r0, [pc, #24]	; (8001244 <setWriteDir+0x4c>)
 800122a:	f7ff fea9 	bl	8000f80 <PIN_OUTPUT>
	PIN_OUTPUT(D6_PORT, D6_PIN);
 800122e:	2140      	movs	r1, #64	; 0x40
 8001230:	4804      	ldr	r0, [pc, #16]	; (8001244 <setWriteDir+0x4c>)
 8001232:	f7ff fea5 	bl	8000f80 <PIN_OUTPUT>
	PIN_OUTPUT(D7_PORT, D7_PIN);
 8001236:	2120      	movs	r1, #32
 8001238:	4803      	ldr	r0, [pc, #12]	; (8001248 <setWriteDir+0x50>)
 800123a:	f7ff fea1 	bl	8000f80 <PIN_OUTPUT>
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40020400 	.word	0x40020400
 8001248:	40020000 	.word	0x40020000

0800124c <write24>:
    }
    CS_IDLE;
}

static void write24(uint16_t color)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	80fb      	strh	r3, [r7, #6]
    uint8_t r = color565_to_r(color);
 8001256:	88fb      	ldrh	r3, [r7, #6]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff02 	bl	8001062 <color565_to_r>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
    uint8_t g = color565_to_g(color);
 8001262:	88fb      	ldrh	r3, [r7, #6]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ff0d 	bl	8001084 <color565_to_g>
 800126a:	4603      	mov	r3, r0
 800126c:	73bb      	strb	r3, [r7, #14]
    uint8_t b = color565_to_b(color);
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff18 	bl	80010a6 <color565_to_b>
 8001276:	4603      	mov	r3, r0
 8001278:	737b      	strb	r3, [r7, #13]
    write8(r);
 800127a:	4b36      	ldr	r3, [pc, #216]	; (8001354 <write24+0x108>)
 800127c:	4a36      	ldr	r2, [pc, #216]	; (8001358 <write24+0x10c>)
 800127e:	619a      	str	r2, [r3, #24]
 8001280:	4b36      	ldr	r3, [pc, #216]	; (800135c <write24+0x110>)
 8001282:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8001286:	619a      	str	r2, [r3, #24]
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	035b      	lsls	r3, r3, #13
 800128c:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	109b      	asrs	r3, r3, #2
 8001294:	f003 0320 	and.w	r3, r3, #32
 8001298:	431a      	orrs	r2, r3
 800129a:	4b2e      	ldr	r3, [pc, #184]	; (8001354 <write24+0x108>)
 800129c:	619a      	str	r2, [r3, #24]
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	4a2e      	ldr	r2, [pc, #184]	; (800135c <write24+0x110>)
 80012a2:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 80012a6:	6193      	str	r3, [r2, #24]
 80012a8:	2102      	movs	r1, #2
 80012aa:	482a      	ldr	r0, [pc, #168]	; (8001354 <write24+0x108>)
 80012ac:	f7ff fe32 	bl	8000f14 <PIN_LOW>
 80012b0:	2102      	movs	r1, #2
 80012b2:	4828      	ldr	r0, [pc, #160]	; (8001354 <write24+0x108>)
 80012b4:	f7ff fe3e 	bl	8000f34 <PIN_HIGH>
 80012b8:	2102      	movs	r1, #2
 80012ba:	4826      	ldr	r0, [pc, #152]	; (8001354 <write24+0x108>)
 80012bc:	f7ff fe3a 	bl	8000f34 <PIN_HIGH>
    write8(g);
 80012c0:	4b24      	ldr	r3, [pc, #144]	; (8001354 <write24+0x108>)
 80012c2:	4a25      	ldr	r2, [pc, #148]	; (8001358 <write24+0x10c>)
 80012c4:	619a      	str	r2, [r3, #24]
 80012c6:	4b25      	ldr	r3, [pc, #148]	; (800135c <write24+0x110>)
 80012c8:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 80012cc:	619a      	str	r2, [r3, #24]
 80012ce:	7bbb      	ldrb	r3, [r7, #14]
 80012d0:	035b      	lsls	r3, r3, #13
 80012d2:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 80012d6:	7bbb      	ldrb	r3, [r7, #14]
 80012d8:	109b      	asrs	r3, r3, #2
 80012da:	f003 0320 	and.w	r3, r3, #32
 80012de:	431a      	orrs	r2, r3
 80012e0:	4b1c      	ldr	r3, [pc, #112]	; (8001354 <write24+0x108>)
 80012e2:	619a      	str	r2, [r3, #24]
 80012e4:	7bbb      	ldrb	r3, [r7, #14]
 80012e6:	4a1d      	ldr	r2, [pc, #116]	; (800135c <write24+0x110>)
 80012e8:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 80012ec:	6193      	str	r3, [r2, #24]
 80012ee:	2102      	movs	r1, #2
 80012f0:	4818      	ldr	r0, [pc, #96]	; (8001354 <write24+0x108>)
 80012f2:	f7ff fe0f 	bl	8000f14 <PIN_LOW>
 80012f6:	2102      	movs	r1, #2
 80012f8:	4816      	ldr	r0, [pc, #88]	; (8001354 <write24+0x108>)
 80012fa:	f7ff fe1b 	bl	8000f34 <PIN_HIGH>
 80012fe:	2102      	movs	r1, #2
 8001300:	4814      	ldr	r0, [pc, #80]	; (8001354 <write24+0x108>)
 8001302:	f7ff fe17 	bl	8000f34 <PIN_HIGH>
    write8(b);
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <write24+0x108>)
 8001308:	4a13      	ldr	r2, [pc, #76]	; (8001358 <write24+0x10c>)
 800130a:	619a      	str	r2, [r3, #24]
 800130c:	4b13      	ldr	r3, [pc, #76]	; (800135c <write24+0x110>)
 800130e:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8001312:	619a      	str	r2, [r3, #24]
 8001314:	7b7b      	ldrb	r3, [r7, #13]
 8001316:	035b      	lsls	r3, r3, #13
 8001318:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 800131c:	7b7b      	ldrb	r3, [r7, #13]
 800131e:	109b      	asrs	r3, r3, #2
 8001320:	f003 0320 	and.w	r3, r3, #32
 8001324:	431a      	orrs	r2, r3
 8001326:	4b0b      	ldr	r3, [pc, #44]	; (8001354 <write24+0x108>)
 8001328:	619a      	str	r2, [r3, #24]
 800132a:	7b7b      	ldrb	r3, [r7, #13]
 800132c:	4a0b      	ldr	r2, [pc, #44]	; (800135c <write24+0x110>)
 800132e:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8001332:	6193      	str	r3, [r2, #24]
 8001334:	2102      	movs	r1, #2
 8001336:	4807      	ldr	r0, [pc, #28]	; (8001354 <write24+0x108>)
 8001338:	f7ff fdec 	bl	8000f14 <PIN_LOW>
 800133c:	2102      	movs	r1, #2
 800133e:	4805      	ldr	r0, [pc, #20]	; (8001354 <write24+0x108>)
 8001340:	f7ff fdf8 	bl	8000f34 <PIN_HIGH>
 8001344:	2102      	movs	r1, #2
 8001346:	4803      	ldr	r0, [pc, #12]	; (8001354 <write24+0x108>)
 8001348:	f7ff fdf4 	bl	8000f34 <PIN_HIGH>
}
 800134c:	bf00      	nop
 800134e:	3710      	adds	r7, #16
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40020000 	.word	0x40020000
 8001358:	80200000 	.word	0x80200000
 800135c:	40020400 	.word	0x40020400

08001360 <writecmddata>:

static void writecmddata(uint16_t cmd, uint16_t dat)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	460a      	mov	r2, r1
 800136a:	80fb      	strh	r3, [r7, #6]
 800136c:	4613      	mov	r3, r2
 800136e:	80bb      	strh	r3, [r7, #4]
    CS_ACTIVE;
 8001370:	2108      	movs	r1, #8
 8001372:	4855      	ldr	r0, [pc, #340]	; (80014c8 <writecmddata+0x168>)
 8001374:	f7ff fdce 	bl	8000f14 <PIN_LOW>
    WriteCmd(cmd);
 8001378:	2104      	movs	r1, #4
 800137a:	4853      	ldr	r0, [pc, #332]	; (80014c8 <writecmddata+0x168>)
 800137c:	f7ff fdca 	bl	8000f14 <PIN_LOW>
 8001380:	88fb      	ldrh	r3, [r7, #6]
 8001382:	0a1b      	lsrs	r3, r3, #8
 8001384:	b29b      	uxth	r3, r3
 8001386:	73fb      	strb	r3, [r7, #15]
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	73bb      	strb	r3, [r7, #14]
 800138c:	4b4e      	ldr	r3, [pc, #312]	; (80014c8 <writecmddata+0x168>)
 800138e:	4a4f      	ldr	r2, [pc, #316]	; (80014cc <writecmddata+0x16c>)
 8001390:	619a      	str	r2, [r3, #24]
 8001392:	4b4f      	ldr	r3, [pc, #316]	; (80014d0 <writecmddata+0x170>)
 8001394:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8001398:	619a      	str	r2, [r3, #24]
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	035b      	lsls	r3, r3, #13
 800139e:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	109b      	asrs	r3, r3, #2
 80013a6:	f003 0320 	and.w	r3, r3, #32
 80013aa:	431a      	orrs	r2, r3
 80013ac:	4b46      	ldr	r3, [pc, #280]	; (80014c8 <writecmddata+0x168>)
 80013ae:	619a      	str	r2, [r3, #24]
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	4a47      	ldr	r2, [pc, #284]	; (80014d0 <writecmddata+0x170>)
 80013b4:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 80013b8:	6193      	str	r3, [r2, #24]
 80013ba:	2102      	movs	r1, #2
 80013bc:	4842      	ldr	r0, [pc, #264]	; (80014c8 <writecmddata+0x168>)
 80013be:	f7ff fda9 	bl	8000f14 <PIN_LOW>
 80013c2:	2102      	movs	r1, #2
 80013c4:	4840      	ldr	r0, [pc, #256]	; (80014c8 <writecmddata+0x168>)
 80013c6:	f7ff fdb5 	bl	8000f34 <PIN_HIGH>
 80013ca:	2102      	movs	r1, #2
 80013cc:	483e      	ldr	r0, [pc, #248]	; (80014c8 <writecmddata+0x168>)
 80013ce:	f7ff fdb1 	bl	8000f34 <PIN_HIGH>
 80013d2:	4b3d      	ldr	r3, [pc, #244]	; (80014c8 <writecmddata+0x168>)
 80013d4:	4a3d      	ldr	r2, [pc, #244]	; (80014cc <writecmddata+0x16c>)
 80013d6:	619a      	str	r2, [r3, #24]
 80013d8:	4b3d      	ldr	r3, [pc, #244]	; (80014d0 <writecmddata+0x170>)
 80013da:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 80013de:	619a      	str	r2, [r3, #24]
 80013e0:	7bbb      	ldrb	r3, [r7, #14]
 80013e2:	035b      	lsls	r3, r3, #13
 80013e4:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 80013e8:	7bbb      	ldrb	r3, [r7, #14]
 80013ea:	109b      	asrs	r3, r3, #2
 80013ec:	f003 0320 	and.w	r3, r3, #32
 80013f0:	431a      	orrs	r2, r3
 80013f2:	4b35      	ldr	r3, [pc, #212]	; (80014c8 <writecmddata+0x168>)
 80013f4:	619a      	str	r2, [r3, #24]
 80013f6:	7bbb      	ldrb	r3, [r7, #14]
 80013f8:	4a35      	ldr	r2, [pc, #212]	; (80014d0 <writecmddata+0x170>)
 80013fa:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	2102      	movs	r1, #2
 8001402:	4831      	ldr	r0, [pc, #196]	; (80014c8 <writecmddata+0x168>)
 8001404:	f7ff fd86 	bl	8000f14 <PIN_LOW>
 8001408:	2102      	movs	r1, #2
 800140a:	482f      	ldr	r0, [pc, #188]	; (80014c8 <writecmddata+0x168>)
 800140c:	f7ff fd92 	bl	8000f34 <PIN_HIGH>
 8001410:	2102      	movs	r1, #2
 8001412:	482d      	ldr	r0, [pc, #180]	; (80014c8 <writecmddata+0x168>)
 8001414:	f7ff fd8e 	bl	8000f34 <PIN_HIGH>
 8001418:	2104      	movs	r1, #4
 800141a:	482b      	ldr	r0, [pc, #172]	; (80014c8 <writecmddata+0x168>)
 800141c:	f7ff fd8a 	bl	8000f34 <PIN_HIGH>
    WriteData(dat);
 8001420:	88bb      	ldrh	r3, [r7, #4]
 8001422:	0a1b      	lsrs	r3, r3, #8
 8001424:	b29b      	uxth	r3, r3
 8001426:	737b      	strb	r3, [r7, #13]
 8001428:	88bb      	ldrh	r3, [r7, #4]
 800142a:	733b      	strb	r3, [r7, #12]
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <writecmddata+0x168>)
 800142e:	4a27      	ldr	r2, [pc, #156]	; (80014cc <writecmddata+0x16c>)
 8001430:	619a      	str	r2, [r3, #24]
 8001432:	4b27      	ldr	r3, [pc, #156]	; (80014d0 <writecmddata+0x170>)
 8001434:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8001438:	619a      	str	r2, [r3, #24]
 800143a:	7b7b      	ldrb	r3, [r7, #13]
 800143c:	035b      	lsls	r3, r3, #13
 800143e:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8001442:	7b7b      	ldrb	r3, [r7, #13]
 8001444:	109b      	asrs	r3, r3, #2
 8001446:	f003 0320 	and.w	r3, r3, #32
 800144a:	431a      	orrs	r2, r3
 800144c:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <writecmddata+0x168>)
 800144e:	619a      	str	r2, [r3, #24]
 8001450:	7b7b      	ldrb	r3, [r7, #13]
 8001452:	4a1f      	ldr	r2, [pc, #124]	; (80014d0 <writecmddata+0x170>)
 8001454:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8001458:	6193      	str	r3, [r2, #24]
 800145a:	2102      	movs	r1, #2
 800145c:	481a      	ldr	r0, [pc, #104]	; (80014c8 <writecmddata+0x168>)
 800145e:	f7ff fd59 	bl	8000f14 <PIN_LOW>
 8001462:	2102      	movs	r1, #2
 8001464:	4818      	ldr	r0, [pc, #96]	; (80014c8 <writecmddata+0x168>)
 8001466:	f7ff fd65 	bl	8000f34 <PIN_HIGH>
 800146a:	2102      	movs	r1, #2
 800146c:	4816      	ldr	r0, [pc, #88]	; (80014c8 <writecmddata+0x168>)
 800146e:	f7ff fd61 	bl	8000f34 <PIN_HIGH>
 8001472:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <writecmddata+0x168>)
 8001474:	4a15      	ldr	r2, [pc, #84]	; (80014cc <writecmddata+0x16c>)
 8001476:	619a      	str	r2, [r3, #24]
 8001478:	4b15      	ldr	r3, [pc, #84]	; (80014d0 <writecmddata+0x170>)
 800147a:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 800147e:	619a      	str	r2, [r3, #24]
 8001480:	7b3b      	ldrb	r3, [r7, #12]
 8001482:	035b      	lsls	r3, r3, #13
 8001484:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8001488:	7b3b      	ldrb	r3, [r7, #12]
 800148a:	109b      	asrs	r3, r3, #2
 800148c:	f003 0320 	and.w	r3, r3, #32
 8001490:	431a      	orrs	r2, r3
 8001492:	4b0d      	ldr	r3, [pc, #52]	; (80014c8 <writecmddata+0x168>)
 8001494:	619a      	str	r2, [r3, #24]
 8001496:	7b3b      	ldrb	r3, [r7, #12]
 8001498:	4a0d      	ldr	r2, [pc, #52]	; (80014d0 <writecmddata+0x170>)
 800149a:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 800149e:	6193      	str	r3, [r2, #24]
 80014a0:	2102      	movs	r1, #2
 80014a2:	4809      	ldr	r0, [pc, #36]	; (80014c8 <writecmddata+0x168>)
 80014a4:	f7ff fd36 	bl	8000f14 <PIN_LOW>
 80014a8:	2102      	movs	r1, #2
 80014aa:	4807      	ldr	r0, [pc, #28]	; (80014c8 <writecmddata+0x168>)
 80014ac:	f7ff fd42 	bl	8000f34 <PIN_HIGH>
 80014b0:	2102      	movs	r1, #2
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <writecmddata+0x168>)
 80014b4:	f7ff fd3e 	bl	8000f34 <PIN_HIGH>
    CS_IDLE;
 80014b8:	2108      	movs	r1, #8
 80014ba:	4803      	ldr	r0, [pc, #12]	; (80014c8 <writecmddata+0x168>)
 80014bc:	f7ff fd3a 	bl	8000f34 <PIN_HIGH>
}
 80014c0:	bf00      	nop
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40020000 	.word	0x40020000
 80014cc:	80200000 	.word	0x80200000
 80014d0:	40020400 	.word	0x40020400

080014d4 <WriteCmdParamN>:

static void WriteCmdParamN(uint16_t cmd, int8_t N, uint8_t * block)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	603a      	str	r2, [r7, #0]
 80014de:	80fb      	strh	r3, [r7, #6]
 80014e0:	460b      	mov	r3, r1
 80014e2:	717b      	strb	r3, [r7, #5]
    CS_ACTIVE;
 80014e4:	2108      	movs	r1, #8
 80014e6:	4878      	ldr	r0, [pc, #480]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80014e8:	f7ff fd14 	bl	8000f14 <PIN_LOW>
    WriteCmd(cmd);
 80014ec:	2104      	movs	r1, #4
 80014ee:	4876      	ldr	r0, [pc, #472]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80014f0:	f7ff fd10 	bl	8000f14 <PIN_LOW>
 80014f4:	88fb      	ldrh	r3, [r7, #6]
 80014f6:	0a1b      	lsrs	r3, r3, #8
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	73fb      	strb	r3, [r7, #15]
 80014fc:	88fb      	ldrh	r3, [r7, #6]
 80014fe:	73bb      	strb	r3, [r7, #14]
 8001500:	4b71      	ldr	r3, [pc, #452]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001502:	4a72      	ldr	r2, [pc, #456]	; (80016cc <WriteCmdParamN+0x1f8>)
 8001504:	619a      	str	r2, [r3, #24]
 8001506:	4b72      	ldr	r3, [pc, #456]	; (80016d0 <WriteCmdParamN+0x1fc>)
 8001508:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 800150c:	619a      	str	r2, [r3, #24]
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	035b      	lsls	r3, r3, #13
 8001512:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8001516:	7bfb      	ldrb	r3, [r7, #15]
 8001518:	109b      	asrs	r3, r3, #2
 800151a:	f003 0320 	and.w	r3, r3, #32
 800151e:	431a      	orrs	r2, r3
 8001520:	4b69      	ldr	r3, [pc, #420]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001522:	619a      	str	r2, [r3, #24]
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	4a6a      	ldr	r2, [pc, #424]	; (80016d0 <WriteCmdParamN+0x1fc>)
 8001528:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 800152c:	6193      	str	r3, [r2, #24]
 800152e:	2102      	movs	r1, #2
 8001530:	4865      	ldr	r0, [pc, #404]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001532:	f7ff fcef 	bl	8000f14 <PIN_LOW>
 8001536:	2102      	movs	r1, #2
 8001538:	4863      	ldr	r0, [pc, #396]	; (80016c8 <WriteCmdParamN+0x1f4>)
 800153a:	f7ff fcfb 	bl	8000f34 <PIN_HIGH>
 800153e:	2102      	movs	r1, #2
 8001540:	4861      	ldr	r0, [pc, #388]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001542:	f7ff fcf7 	bl	8000f34 <PIN_HIGH>
 8001546:	4b60      	ldr	r3, [pc, #384]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001548:	4a60      	ldr	r2, [pc, #384]	; (80016cc <WriteCmdParamN+0x1f8>)
 800154a:	619a      	str	r2, [r3, #24]
 800154c:	4b60      	ldr	r3, [pc, #384]	; (80016d0 <WriteCmdParamN+0x1fc>)
 800154e:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8001552:	619a      	str	r2, [r3, #24]
 8001554:	7bbb      	ldrb	r3, [r7, #14]
 8001556:	035b      	lsls	r3, r3, #13
 8001558:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 800155c:	7bbb      	ldrb	r3, [r7, #14]
 800155e:	109b      	asrs	r3, r3, #2
 8001560:	f003 0320 	and.w	r3, r3, #32
 8001564:	431a      	orrs	r2, r3
 8001566:	4b58      	ldr	r3, [pc, #352]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001568:	619a      	str	r2, [r3, #24]
 800156a:	7bbb      	ldrb	r3, [r7, #14]
 800156c:	4a58      	ldr	r2, [pc, #352]	; (80016d0 <WriteCmdParamN+0x1fc>)
 800156e:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8001572:	6193      	str	r3, [r2, #24]
 8001574:	2102      	movs	r1, #2
 8001576:	4854      	ldr	r0, [pc, #336]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001578:	f7ff fccc 	bl	8000f14 <PIN_LOW>
 800157c:	2102      	movs	r1, #2
 800157e:	4852      	ldr	r0, [pc, #328]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001580:	f7ff fcd8 	bl	8000f34 <PIN_HIGH>
 8001584:	2102      	movs	r1, #2
 8001586:	4850      	ldr	r0, [pc, #320]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001588:	f7ff fcd4 	bl	8000f34 <PIN_HIGH>
 800158c:	2104      	movs	r1, #4
 800158e:	484e      	ldr	r0, [pc, #312]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001590:	f7ff fcd0 	bl	8000f34 <PIN_HIGH>
    while (N-- > 0) {
 8001594:	e086      	b.n	80016a4 <WriteCmdParamN+0x1d0>
        uint8_t u8 = *block++;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	1c5a      	adds	r2, r3, #1
 800159a:	603a      	str	r2, [r7, #0]
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	737b      	strb	r3, [r7, #13]
        write8(u8);
 80015a0:	4b49      	ldr	r3, [pc, #292]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80015a2:	4a4a      	ldr	r2, [pc, #296]	; (80016cc <WriteCmdParamN+0x1f8>)
 80015a4:	619a      	str	r2, [r3, #24]
 80015a6:	4b4a      	ldr	r3, [pc, #296]	; (80016d0 <WriteCmdParamN+0x1fc>)
 80015a8:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 80015ac:	619a      	str	r2, [r3, #24]
 80015ae:	7b7b      	ldrb	r3, [r7, #13]
 80015b0:	035b      	lsls	r3, r3, #13
 80015b2:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 80015b6:	7b7b      	ldrb	r3, [r7, #13]
 80015b8:	109b      	asrs	r3, r3, #2
 80015ba:	f003 0320 	and.w	r3, r3, #32
 80015be:	431a      	orrs	r2, r3
 80015c0:	4b41      	ldr	r3, [pc, #260]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80015c2:	619a      	str	r2, [r3, #24]
 80015c4:	7b7b      	ldrb	r3, [r7, #13]
 80015c6:	4a42      	ldr	r2, [pc, #264]	; (80016d0 <WriteCmdParamN+0x1fc>)
 80015c8:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 80015cc:	6193      	str	r3, [r2, #24]
 80015ce:	2102      	movs	r1, #2
 80015d0:	483d      	ldr	r0, [pc, #244]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80015d2:	f7ff fc9f 	bl	8000f14 <PIN_LOW>
 80015d6:	2102      	movs	r1, #2
 80015d8:	483b      	ldr	r0, [pc, #236]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80015da:	f7ff fcab 	bl	8000f34 <PIN_HIGH>
 80015de:	2102      	movs	r1, #2
 80015e0:	4839      	ldr	r0, [pc, #228]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80015e2:	f7ff fca7 	bl	8000f34 <PIN_HIGH>
        if (N && is8347) {
 80015e6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d05a      	beq.n	80016a4 <WriteCmdParamN+0x1d0>
 80015ee:	4b39      	ldr	r3, [pc, #228]	; (80016d4 <WriteCmdParamN+0x200>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d056      	beq.n	80016a4 <WriteCmdParamN+0x1d0>
            cmd++;
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	3301      	adds	r3, #1
 80015fa:	80fb      	strh	r3, [r7, #6]
            WriteCmd(cmd);
 80015fc:	2104      	movs	r1, #4
 80015fe:	4832      	ldr	r0, [pc, #200]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001600:	f7ff fc88 	bl	8000f14 <PIN_LOW>
 8001604:	88fb      	ldrh	r3, [r7, #6]
 8001606:	0a1b      	lsrs	r3, r3, #8
 8001608:	b29b      	uxth	r3, r3
 800160a:	733b      	strb	r3, [r7, #12]
 800160c:	88fb      	ldrh	r3, [r7, #6]
 800160e:	72fb      	strb	r3, [r7, #11]
 8001610:	4b2d      	ldr	r3, [pc, #180]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001612:	4a2e      	ldr	r2, [pc, #184]	; (80016cc <WriteCmdParamN+0x1f8>)
 8001614:	619a      	str	r2, [r3, #24]
 8001616:	4b2e      	ldr	r3, [pc, #184]	; (80016d0 <WriteCmdParamN+0x1fc>)
 8001618:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 800161c:	619a      	str	r2, [r3, #24]
 800161e:	7b3b      	ldrb	r3, [r7, #12]
 8001620:	035b      	lsls	r3, r3, #13
 8001622:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8001626:	7b3b      	ldrb	r3, [r7, #12]
 8001628:	109b      	asrs	r3, r3, #2
 800162a:	f003 0320 	and.w	r3, r3, #32
 800162e:	431a      	orrs	r2, r3
 8001630:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001632:	619a      	str	r2, [r3, #24]
 8001634:	7b3b      	ldrb	r3, [r7, #12]
 8001636:	4a26      	ldr	r2, [pc, #152]	; (80016d0 <WriteCmdParamN+0x1fc>)
 8001638:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 800163c:	6193      	str	r3, [r2, #24]
 800163e:	2102      	movs	r1, #2
 8001640:	4821      	ldr	r0, [pc, #132]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001642:	f7ff fc67 	bl	8000f14 <PIN_LOW>
 8001646:	2102      	movs	r1, #2
 8001648:	481f      	ldr	r0, [pc, #124]	; (80016c8 <WriteCmdParamN+0x1f4>)
 800164a:	f7ff fc73 	bl	8000f34 <PIN_HIGH>
 800164e:	2102      	movs	r1, #2
 8001650:	481d      	ldr	r0, [pc, #116]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001652:	f7ff fc6f 	bl	8000f34 <PIN_HIGH>
 8001656:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001658:	4a1c      	ldr	r2, [pc, #112]	; (80016cc <WriteCmdParamN+0x1f8>)
 800165a:	619a      	str	r2, [r3, #24]
 800165c:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <WriteCmdParamN+0x1fc>)
 800165e:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8001662:	619a      	str	r2, [r3, #24]
 8001664:	7afb      	ldrb	r3, [r7, #11]
 8001666:	035b      	lsls	r3, r3, #13
 8001668:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 800166c:	7afb      	ldrb	r3, [r7, #11]
 800166e:	109b      	asrs	r3, r3, #2
 8001670:	f003 0320 	and.w	r3, r3, #32
 8001674:	431a      	orrs	r2, r3
 8001676:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001678:	619a      	str	r2, [r3, #24]
 800167a:	7afb      	ldrb	r3, [r7, #11]
 800167c:	4a14      	ldr	r2, [pc, #80]	; (80016d0 <WriteCmdParamN+0x1fc>)
 800167e:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8001682:	6193      	str	r3, [r2, #24]
 8001684:	2102      	movs	r1, #2
 8001686:	4810      	ldr	r0, [pc, #64]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001688:	f7ff fc44 	bl	8000f14 <PIN_LOW>
 800168c:	2102      	movs	r1, #2
 800168e:	480e      	ldr	r0, [pc, #56]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001690:	f7ff fc50 	bl	8000f34 <PIN_HIGH>
 8001694:	2102      	movs	r1, #2
 8001696:	480c      	ldr	r0, [pc, #48]	; (80016c8 <WriteCmdParamN+0x1f4>)
 8001698:	f7ff fc4c 	bl	8000f34 <PIN_HIGH>
 800169c:	2104      	movs	r1, #4
 800169e:	480a      	ldr	r0, [pc, #40]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80016a0:	f7ff fc48 	bl	8000f34 <PIN_HIGH>
    while (N-- > 0) {
 80016a4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	3a01      	subs	r2, #1
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	717a      	strb	r2, [r7, #5]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	f73f af70 	bgt.w	8001596 <WriteCmdParamN+0xc2>
        }
    }
    CS_IDLE;
 80016b6:	2108      	movs	r1, #8
 80016b8:	4803      	ldr	r0, [pc, #12]	; (80016c8 <WriteCmdParamN+0x1f4>)
 80016ba:	f7ff fc3b 	bl	8000f34 <PIN_HIGH>
}
 80016be:	bf00      	nop
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40020000 	.word	0x40020000
 80016cc:	80200000 	.word	0x80200000
 80016d0:	40020400 	.word	0x40020400
 80016d4:	200000d9 	.word	0x200000d9

080016d8 <WriteCmdParam4>:

static inline void WriteCmdParam4(uint8_t cmd, uint8_t d1, uint8_t d2, uint8_t d3, uint8_t d4)
{
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4604      	mov	r4, r0
 80016e0:	4608      	mov	r0, r1
 80016e2:	4611      	mov	r1, r2
 80016e4:	461a      	mov	r2, r3
 80016e6:	4623      	mov	r3, r4
 80016e8:	71fb      	strb	r3, [r7, #7]
 80016ea:	4603      	mov	r3, r0
 80016ec:	71bb      	strb	r3, [r7, #6]
 80016ee:	460b      	mov	r3, r1
 80016f0:	717b      	strb	r3, [r7, #5]
 80016f2:	4613      	mov	r3, r2
 80016f4:	713b      	strb	r3, [r7, #4]
    uint8_t d[4];
    d[0] = d1, d[1] = d2, d[2] = d3, d[3] = d4;
 80016f6:	79bb      	ldrb	r3, [r7, #6]
 80016f8:	733b      	strb	r3, [r7, #12]
 80016fa:	797b      	ldrb	r3, [r7, #5]
 80016fc:	737b      	strb	r3, [r7, #13]
 80016fe:	793b      	ldrb	r3, [r7, #4]
 8001700:	73bb      	strb	r3, [r7, #14]
 8001702:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001706:	73fb      	strb	r3, [r7, #15]
    WriteCmdParamN(cmd, 4, d);
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	b29b      	uxth	r3, r3
 800170c:	f107 020c 	add.w	r2, r7, #12
 8001710:	2104      	movs	r1, #4
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff fede 	bl	80014d4 <WriteCmdParamN>
}
 8001718:	bf00      	nop
 800171a:	3714      	adds	r7, #20
 800171c:	46bd      	mov	sp, r7
 800171e:	bd90      	pop	{r4, r7, pc}

08001720 <init_table>:

#define TFTLCD_DELAY 0xFFFF
#define TFTLCD_DELAY8 0x7F
static void init_table(const void *table, int16_t size)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	; 0x28
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	807b      	strh	r3, [r7, #2]

    uint8_t *p = (uint8_t *) table, dat[24];            //R61526 has GAMMA[22]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	627b      	str	r3, [r7, #36]	; 0x24

    while (size > 0)
 8001730:	e046      	b.n	80017c0 <init_table+0xa0>
    {
        uint8_t cmd = pgm_read_byte(p++);
 8001732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001734:	1c5a      	adds	r2, r3, #1
 8001736:	627a      	str	r2, [r7, #36]	; 0x24
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        uint8_t len = pgm_read_byte(p++);
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	1c5a      	adds	r2, r3, #1
 8001742:	627a      	str	r2, [r7, #36]	; 0x24
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        if (cmd == TFTLCD_DELAY8)
 800174a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800174e:	2b7f      	cmp	r3, #127	; 0x7f
 8001750:	d108      	bne.n	8001764 <init_table+0x44>
        {
            delay(len);
 8001752:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fbc4 	bl	8000ee4 <delay>
            len = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001762:	e024      	b.n	80017ae <init_table+0x8e>
        }
        else
        {
            for (uint8_t i = 0; i < len; i++)
 8001764:	2300      	movs	r3, #0
 8001766:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800176a:	e010      	b.n	800178e <init_table+0x6e>
                dat[i] = pgm_read_byte(p++);
 800176c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176e:	1c5a      	adds	r2, r3, #1
 8001770:	627a      	str	r2, [r7, #36]	; 0x24
 8001772:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001776:	7819      	ldrb	r1, [r3, #0]
 8001778:	f102 0328 	add.w	r3, r2, #40	; 0x28
 800177c:	443b      	add	r3, r7
 800177e:	460a      	mov	r2, r1
 8001780:	f803 2c20 	strb.w	r2, [r3, #-32]
            for (uint8_t i = 0; i < len; i++)
 8001784:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001788:	3301      	adds	r3, #1
 800178a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800178e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001792:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001796:	429a      	cmp	r2, r3
 8001798:	d3e8      	bcc.n	800176c <init_table+0x4c>
            WriteCmdParamN(cmd, len, dat);
 800179a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800179e:	b29b      	uxth	r3, r3
 80017a0:	f997 1023 	ldrsb.w	r1, [r7, #35]	; 0x23
 80017a4:	f107 0208 	add.w	r2, r7, #8
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fe93 	bl	80014d4 <WriteCmdParamN>
        }
        size -= len + 2;
 80017ae:	887a      	ldrh	r2, [r7, #2]
 80017b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	3b02      	subs	r3, #2
 80017bc:	b29b      	uxth	r3, r3
 80017be:	807b      	strh	r3, [r7, #2]
    while (size > 0)
 80017c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	dcb4      	bgt.n	8001732 <init_table+0x12>
    }
}
 80017c8:	bf00      	nop
 80017ca:	bf00      	nop
 80017cc:	3728      	adds	r7, #40	; 0x28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <init_table16>:


static void init_table16(const void *table, int16_t size)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b084      	sub	sp, #16
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
 80017da:	460b      	mov	r3, r1
 80017dc:	807b      	strh	r3, [r7, #2]
    uint16_t *p = (uint16_t *) table;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	60fb      	str	r3, [r7, #12]
    while (size > 0) {
 80017e2:	e01d      	b.n	8001820 <init_table16+0x4e>
        uint16_t cmd = pgm_read_word(p++);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	1c9a      	adds	r2, r3, #2
 80017e8:	60fa      	str	r2, [r7, #12]
 80017ea:	881b      	ldrh	r3, [r3, #0]
 80017ec:	817b      	strh	r3, [r7, #10]
        uint16_t d = pgm_read_word(p++);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	1c9a      	adds	r2, r3, #2
 80017f2:	60fa      	str	r2, [r7, #12]
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	813b      	strh	r3, [r7, #8]
        if (cmd == TFTLCD_DELAY)
 80017f8:	897b      	ldrh	r3, [r7, #10]
 80017fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017fe:	4293      	cmp	r3, r2
 8001800:	d104      	bne.n	800180c <init_table16+0x3a>
            delay(d);
 8001802:	893b      	ldrh	r3, [r7, #8]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fb6d 	bl	8000ee4 <delay>
 800180a:	e005      	b.n	8001818 <init_table16+0x46>
        else {
			writecmddata(cmd, d);                      //static function
 800180c:	893a      	ldrh	r2, [r7, #8]
 800180e:	897b      	ldrh	r3, [r7, #10]
 8001810:	4611      	mov	r1, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fda4 	bl	8001360 <writecmddata>
        }
        size -= 2 * sizeof(int16_t);
 8001818:	887b      	ldrh	r3, [r7, #2]
 800181a:	3b04      	subs	r3, #4
 800181c:	b29b      	uxth	r3, r3
 800181e:	807b      	strh	r3, [r7, #2]
    while (size > 0) {
 8001820:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001824:	2b00      	cmp	r3, #0
 8001826:	dcdd      	bgt.n	80017e4 <init_table16+0x12>
    }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <reset>:



void reset(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
    done_reset = 1;
 8001838:	4b1f      	ldr	r3, [pc, #124]	; (80018b8 <reset+0x84>)
 800183a:	2201      	movs	r2, #1
 800183c:	701a      	strb	r2, [r3, #0]
    setWriteDir();
 800183e:	f7ff fcdb 	bl	80011f8 <setWriteDir>
    CTL_INIT();
 8001842:	2101      	movs	r1, #1
 8001844:	481d      	ldr	r0, [pc, #116]	; (80018bc <reset+0x88>)
 8001846:	f7ff fb9b 	bl	8000f80 <PIN_OUTPUT>
 800184a:	2102      	movs	r1, #2
 800184c:	481b      	ldr	r0, [pc, #108]	; (80018bc <reset+0x88>)
 800184e:	f7ff fb97 	bl	8000f80 <PIN_OUTPUT>
 8001852:	2104      	movs	r1, #4
 8001854:	4819      	ldr	r0, [pc, #100]	; (80018bc <reset+0x88>)
 8001856:	f7ff fb93 	bl	8000f80 <PIN_OUTPUT>
 800185a:	2108      	movs	r1, #8
 800185c:	4817      	ldr	r0, [pc, #92]	; (80018bc <reset+0x88>)
 800185e:	f7ff fb8f 	bl	8000f80 <PIN_OUTPUT>
 8001862:	2110      	movs	r1, #16
 8001864:	4815      	ldr	r0, [pc, #84]	; (80018bc <reset+0x88>)
 8001866:	f7ff fb8b 	bl	8000f80 <PIN_OUTPUT>
    CS_IDLE;
 800186a:	2108      	movs	r1, #8
 800186c:	4813      	ldr	r0, [pc, #76]	; (80018bc <reset+0x88>)
 800186e:	f7ff fb61 	bl	8000f34 <PIN_HIGH>
    RD_IDLE;
 8001872:	2101      	movs	r1, #1
 8001874:	4811      	ldr	r0, [pc, #68]	; (80018bc <reset+0x88>)
 8001876:	f7ff fb5d 	bl	8000f34 <PIN_HIGH>
    WR_IDLE;
 800187a:	2102      	movs	r1, #2
 800187c:	480f      	ldr	r0, [pc, #60]	; (80018bc <reset+0x88>)
 800187e:	f7ff fb59 	bl	8000f34 <PIN_HIGH>
    RESET_IDLE;
 8001882:	2110      	movs	r1, #16
 8001884:	480d      	ldr	r0, [pc, #52]	; (80018bc <reset+0x88>)
 8001886:	f7ff fb55 	bl	8000f34 <PIN_HIGH>
    delay(50);
 800188a:	2032      	movs	r0, #50	; 0x32
 800188c:	f7ff fb2a 	bl	8000ee4 <delay>
    RESET_ACTIVE;
 8001890:	2110      	movs	r1, #16
 8001892:	480a      	ldr	r0, [pc, #40]	; (80018bc <reset+0x88>)
 8001894:	f7ff fb3e 	bl	8000f14 <PIN_LOW>
    delay(100);
 8001898:	2064      	movs	r0, #100	; 0x64
 800189a:	f7ff fb23 	bl	8000ee4 <delay>
    RESET_IDLE;
 800189e:	2110      	movs	r1, #16
 80018a0:	4806      	ldr	r0, [pc, #24]	; (80018bc <reset+0x88>)
 80018a2:	f7ff fb47 	bl	8000f34 <PIN_HIGH>
    delay(100);
 80018a6:	2064      	movs	r0, #100	; 0x64
 80018a8:	f7ff fb1c 	bl	8000ee4 <delay>
	WriteCmdData(0xB0, 0x0000);   //R61520 needs this to read ID
 80018ac:	2100      	movs	r1, #0
 80018ae:	20b0      	movs	r0, #176	; 0xb0
 80018b0:	f7ff fc45 	bl	800113e <WriteCmdData>
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200000d8 	.word	0x200000d8
 80018bc:	40020000 	.word	0x40020000

080018c0 <read16bits>:

static uint16_t read16bits(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
    uint16_t ret;
    uint8_t lo;
    READ_8(ret);
 80018c6:	2101      	movs	r1, #1
 80018c8:	4862      	ldr	r0, [pc, #392]	; (8001a54 <read16bits+0x194>)
 80018ca:	f7ff fb33 	bl	8000f34 <PIN_HIGH>
 80018ce:	2101      	movs	r1, #1
 80018d0:	4860      	ldr	r0, [pc, #384]	; (8001a54 <read16bits+0x194>)
 80018d2:	f7ff fb1f 	bl	8000f14 <PIN_LOW>
 80018d6:	2101      	movs	r1, #1
 80018d8:	485e      	ldr	r0, [pc, #376]	; (8001a54 <read16bits+0x194>)
 80018da:	f7ff fb1b 	bl	8000f14 <PIN_LOW>
 80018de:	2101      	movs	r1, #1
 80018e0:	485c      	ldr	r0, [pc, #368]	; (8001a54 <read16bits+0x194>)
 80018e2:	f7ff fb17 	bl	8000f14 <PIN_LOW>
 80018e6:	2101      	movs	r1, #1
 80018e8:	485a      	ldr	r0, [pc, #360]	; (8001a54 <read16bits+0x194>)
 80018ea:	f7ff fb13 	bl	8000f14 <PIN_LOW>
 80018ee:	4b5a      	ldr	r3, [pc, #360]	; (8001a58 <read16bits+0x198>)
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	4b57      	ldr	r3, [pc, #348]	; (8001a58 <read16bits+0x198>)
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	b29b      	uxth	r3, r3
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	b29b      	uxth	r3, r3
 8001906:	4313      	orrs	r3, r2
 8001908:	b29a      	uxth	r2, r3
 800190a:	4b52      	ldr	r3, [pc, #328]	; (8001a54 <read16bits+0x194>)
 800190c:	691b      	ldr	r3, [r3, #16]
 800190e:	0b5b      	lsrs	r3, r3, #13
 8001910:	b29b      	uxth	r3, r3
 8001912:	f003 0304 	and.w	r3, r3, #4
 8001916:	b29b      	uxth	r3, r3
 8001918:	4313      	orrs	r3, r2
 800191a:	b29a      	uxth	r2, r3
 800191c:	4b4e      	ldr	r3, [pc, #312]	; (8001a58 <read16bits+0x198>)
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	b29b      	uxth	r3, r3
 8001922:	f003 0308 	and.w	r3, r3, #8
 8001926:	b29b      	uxth	r3, r3
 8001928:	4313      	orrs	r3, r2
 800192a:	b29a      	uxth	r2, r3
 800192c:	4b4a      	ldr	r3, [pc, #296]	; (8001a58 <read16bits+0x198>)
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	b29b      	uxth	r3, r3
 8001932:	f003 0310 	and.w	r3, r3, #16
 8001936:	b29b      	uxth	r3, r3
 8001938:	4313      	orrs	r3, r2
 800193a:	b29a      	uxth	r2, r3
 800193c:	4b46      	ldr	r3, [pc, #280]	; (8001a58 <read16bits+0x198>)
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	b29b      	uxth	r3, r3
 8001942:	f003 0320 	and.w	r3, r3, #32
 8001946:	b29b      	uxth	r3, r3
 8001948:	4313      	orrs	r3, r2
 800194a:	b29a      	uxth	r2, r3
 800194c:	4b42      	ldr	r3, [pc, #264]	; (8001a58 <read16bits+0x198>)
 800194e:	691b      	ldr	r3, [r3, #16]
 8001950:	b29b      	uxth	r3, r3
 8001952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001956:	b29b      	uxth	r3, r3
 8001958:	4313      	orrs	r3, r2
 800195a:	b29a      	uxth	r2, r3
 800195c:	4b3d      	ldr	r3, [pc, #244]	; (8001a54 <read16bits+0x194>)
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	b29b      	uxth	r3, r3
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	b29b      	uxth	r3, r3
 8001966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800196a:	b29b      	uxth	r3, r3
 800196c:	4313      	orrs	r3, r2
 800196e:	80fb      	strh	r3, [r7, #6]
 8001970:	2101      	movs	r1, #1
 8001972:	4838      	ldr	r0, [pc, #224]	; (8001a54 <read16bits+0x194>)
 8001974:	f7ff fade 	bl	8000f34 <PIN_HIGH>
 8001978:	2101      	movs	r1, #1
 800197a:	4836      	ldr	r0, [pc, #216]	; (8001a54 <read16bits+0x194>)
 800197c:	f7ff fada 	bl	8000f34 <PIN_HIGH>
    READ_8(lo);
 8001980:	2101      	movs	r1, #1
 8001982:	4834      	ldr	r0, [pc, #208]	; (8001a54 <read16bits+0x194>)
 8001984:	f7ff fad6 	bl	8000f34 <PIN_HIGH>
 8001988:	2101      	movs	r1, #1
 800198a:	4832      	ldr	r0, [pc, #200]	; (8001a54 <read16bits+0x194>)
 800198c:	f7ff fac2 	bl	8000f14 <PIN_LOW>
 8001990:	2101      	movs	r1, #1
 8001992:	4830      	ldr	r0, [pc, #192]	; (8001a54 <read16bits+0x194>)
 8001994:	f7ff fabe 	bl	8000f14 <PIN_LOW>
 8001998:	2101      	movs	r1, #1
 800199a:	482e      	ldr	r0, [pc, #184]	; (8001a54 <read16bits+0x194>)
 800199c:	f7ff faba 	bl	8000f14 <PIN_LOW>
 80019a0:	2101      	movs	r1, #1
 80019a2:	482c      	ldr	r0, [pc, #176]	; (8001a54 <read16bits+0x194>)
 80019a4:	f7ff fab6 	bl	8000f14 <PIN_LOW>
 80019a8:	4b2b      	ldr	r3, [pc, #172]	; (8001a58 <read16bits+0x198>)
 80019aa:	691b      	ldr	r3, [r3, #16]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	4b28      	ldr	r3, [pc, #160]	; (8001a58 <read16bits+0x198>)
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	4313      	orrs	r3, r2
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	4b23      	ldr	r3, [pc, #140]	; (8001a54 <read16bits+0x194>)
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	0b5b      	lsrs	r3, r3, #13
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	4313      	orrs	r3, r2
 80019d4:	b2da      	uxtb	r2, r3
 80019d6:	4b20      	ldr	r3, [pc, #128]	; (8001a58 <read16bits+0x198>)
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	4313      	orrs	r3, r2
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4b1c      	ldr	r3, [pc, #112]	; (8001a58 <read16bits+0x198>)
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	f003 0310 	and.w	r3, r3, #16
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	4313      	orrs	r3, r2
 80019f4:	b2da      	uxtb	r2, r3
 80019f6:	4b18      	ldr	r3, [pc, #96]	; (8001a58 <read16bits+0x198>)
 80019f8:	691b      	ldr	r3, [r3, #16]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	f003 0320 	and.w	r3, r3, #32
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	4313      	orrs	r3, r2
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <read16bits+0x198>)
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	4313      	orrs	r3, r2
 8001a14:	b2da      	uxtb	r2, r3
 8001a16:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <read16bits+0x194>)
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	4313      	orrs	r3, r2
 8001a28:	717b      	strb	r3, [r7, #5]
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	4809      	ldr	r0, [pc, #36]	; (8001a54 <read16bits+0x194>)
 8001a2e:	f7ff fa81 	bl	8000f34 <PIN_HIGH>
 8001a32:	2101      	movs	r1, #1
 8001a34:	4807      	ldr	r0, [pc, #28]	; (8001a54 <read16bits+0x194>)
 8001a36:	f7ff fa7d 	bl	8000f34 <PIN_HIGH>
    return (ret << 8) | lo;
 8001a3a:	88fb      	ldrh	r3, [r7, #6]
 8001a3c:	021b      	lsls	r3, r3, #8
 8001a3e:	b21a      	sxth	r2, r3
 8001a40:	797b      	ldrb	r3, [r7, #5]
 8001a42:	b21b      	sxth	r3, r3
 8001a44:	4313      	orrs	r3, r2
 8001a46:	b21b      	sxth	r3, r3
 8001a48:	b29b      	uxth	r3, r3
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40020000 	.word	0x40020000
 8001a58:	40020400 	.word	0x40020400

08001a5c <readReg>:

uint16_t readReg(uint16_t reg, int8_t index)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	460a      	mov	r2, r1
 8001a66:	80fb      	strh	r3, [r7, #6]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	717b      	strb	r3, [r7, #5]
    uint16_t ret;
    uint8_t lo;
    if (!done_reset)
 8001a6c:	4b3e      	ldr	r3, [pc, #248]	; (8001b68 <readReg+0x10c>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d101      	bne.n	8001a78 <readReg+0x1c>
        reset();
 8001a74:	f7ff fede 	bl	8001834 <reset>
    CS_ACTIVE;
 8001a78:	2108      	movs	r1, #8
 8001a7a:	483c      	ldr	r0, [pc, #240]	; (8001b6c <readReg+0x110>)
 8001a7c:	f7ff fa4a 	bl	8000f14 <PIN_LOW>
    WriteCmd(reg);
 8001a80:	2104      	movs	r1, #4
 8001a82:	483a      	ldr	r0, [pc, #232]	; (8001b6c <readReg+0x110>)
 8001a84:	f7ff fa46 	bl	8000f14 <PIN_LOW>
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	0a1b      	lsrs	r3, r3, #8
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	73fb      	strb	r3, [r7, #15]
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	73bb      	strb	r3, [r7, #14]
 8001a94:	4b35      	ldr	r3, [pc, #212]	; (8001b6c <readReg+0x110>)
 8001a96:	4a36      	ldr	r2, [pc, #216]	; (8001b70 <readReg+0x114>)
 8001a98:	619a      	str	r2, [r3, #24]
 8001a9a:	4b36      	ldr	r3, [pc, #216]	; (8001b74 <readReg+0x118>)
 8001a9c:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8001aa0:	619a      	str	r2, [r3, #24]
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	035b      	lsls	r3, r3, #13
 8001aa6:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	109b      	asrs	r3, r3, #2
 8001aae:	f003 0320 	and.w	r3, r3, #32
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	4b2d      	ldr	r3, [pc, #180]	; (8001b6c <readReg+0x110>)
 8001ab6:	619a      	str	r2, [r3, #24]
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	4a2e      	ldr	r2, [pc, #184]	; (8001b74 <readReg+0x118>)
 8001abc:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8001ac0:	6193      	str	r3, [r2, #24]
 8001ac2:	2102      	movs	r1, #2
 8001ac4:	4829      	ldr	r0, [pc, #164]	; (8001b6c <readReg+0x110>)
 8001ac6:	f7ff fa25 	bl	8000f14 <PIN_LOW>
 8001aca:	2102      	movs	r1, #2
 8001acc:	4827      	ldr	r0, [pc, #156]	; (8001b6c <readReg+0x110>)
 8001ace:	f7ff fa31 	bl	8000f34 <PIN_HIGH>
 8001ad2:	2102      	movs	r1, #2
 8001ad4:	4825      	ldr	r0, [pc, #148]	; (8001b6c <readReg+0x110>)
 8001ad6:	f7ff fa2d 	bl	8000f34 <PIN_HIGH>
 8001ada:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <readReg+0x110>)
 8001adc:	4a24      	ldr	r2, [pc, #144]	; (8001b70 <readReg+0x114>)
 8001ade:	619a      	str	r2, [r3, #24]
 8001ae0:	4b24      	ldr	r3, [pc, #144]	; (8001b74 <readReg+0x118>)
 8001ae2:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8001ae6:	619a      	str	r2, [r3, #24]
 8001ae8:	7bbb      	ldrb	r3, [r7, #14]
 8001aea:	035b      	lsls	r3, r3, #13
 8001aec:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8001af0:	7bbb      	ldrb	r3, [r7, #14]
 8001af2:	109b      	asrs	r3, r3, #2
 8001af4:	f003 0320 	and.w	r3, r3, #32
 8001af8:	431a      	orrs	r2, r3
 8001afa:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <readReg+0x110>)
 8001afc:	619a      	str	r2, [r3, #24]
 8001afe:	7bbb      	ldrb	r3, [r7, #14]
 8001b00:	4a1c      	ldr	r2, [pc, #112]	; (8001b74 <readReg+0x118>)
 8001b02:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8001b06:	6193      	str	r3, [r2, #24]
 8001b08:	2102      	movs	r1, #2
 8001b0a:	4818      	ldr	r0, [pc, #96]	; (8001b6c <readReg+0x110>)
 8001b0c:	f7ff fa02 	bl	8000f14 <PIN_LOW>
 8001b10:	2102      	movs	r1, #2
 8001b12:	4816      	ldr	r0, [pc, #88]	; (8001b6c <readReg+0x110>)
 8001b14:	f7ff fa0e 	bl	8000f34 <PIN_HIGH>
 8001b18:	2102      	movs	r1, #2
 8001b1a:	4814      	ldr	r0, [pc, #80]	; (8001b6c <readReg+0x110>)
 8001b1c:	f7ff fa0a 	bl	8000f34 <PIN_HIGH>
 8001b20:	2104      	movs	r1, #4
 8001b22:	4812      	ldr	r0, [pc, #72]	; (8001b6c <readReg+0x110>)
 8001b24:	f7ff fa06 	bl	8000f34 <PIN_HIGH>
    setReadDir();
 8001b28:	f7ff fb3c 	bl	80011a4 <setReadDir>
    delay(1);    //1us should be adequate
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	f7ff f9d9 	bl	8000ee4 <delay>
    //    READ_16(ret);
    do { ret = read16bits(); }while (--index >= 0);  //need to test with SSD1963
 8001b32:	f7ff fec5 	bl	80018c0 <read16bits>
 8001b36:	4603      	mov	r3, r0
 8001b38:	81bb      	strh	r3, [r7, #12]
 8001b3a:	797b      	ldrb	r3, [r7, #5]
 8001b3c:	3b01      	subs	r3, #1
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	717b      	strb	r3, [r7, #5]
 8001b42:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	daf3      	bge.n	8001b32 <readReg+0xd6>
    RD_IDLE;
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	4807      	ldr	r0, [pc, #28]	; (8001b6c <readReg+0x110>)
 8001b4e:	f7ff f9f1 	bl	8000f34 <PIN_HIGH>
    CS_IDLE;
 8001b52:	2108      	movs	r1, #8
 8001b54:	4805      	ldr	r0, [pc, #20]	; (8001b6c <readReg+0x110>)
 8001b56:	f7ff f9ed 	bl	8000f34 <PIN_HIGH>
    setWriteDir();
 8001b5a:	f7ff fb4d 	bl	80011f8 <setWriteDir>
    return ret;
 8001b5e:	89bb      	ldrh	r3, [r7, #12]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	200000d8 	.word	0x200000d8
 8001b6c:	40020000 	.word	0x40020000
 8001b70:	80200000 	.word	0x80200000
 8001b74:	40020400 	.word	0x40020400

08001b78 <readReg32>:

uint32_t readReg32(uint16_t reg)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	80fb      	strh	r3, [r7, #6]
    uint16_t h = readReg(reg, 0);
 8001b82:	88fb      	ldrh	r3, [r7, #6]
 8001b84:	2100      	movs	r1, #0
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff ff68 	bl	8001a5c <readReg>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	81fb      	strh	r3, [r7, #14]
    uint16_t l = readReg(reg, 1);
 8001b90:	88fb      	ldrh	r3, [r7, #6]
 8001b92:	2101      	movs	r1, #1
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff ff61 	bl	8001a5c <readReg>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	81bb      	strh	r3, [r7, #12]
    return ((uint32_t) h << 16) | (l);
 8001b9e:	89fb      	ldrh	r3, [r7, #14]
 8001ba0:	041a      	lsls	r2, r3, #16
 8001ba2:	89bb      	ldrh	r3, [r7, #12]
 8001ba4:	4313      	orrs	r3, r2
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <readReg40>:

uint32_t readReg40(uint16_t reg)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b084      	sub	sp, #16
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	80fb      	strh	r3, [r7, #6]
    uint16_t h = readReg(reg, 0);
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ff4d 	bl	8001a5c <readReg>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	81fb      	strh	r3, [r7, #14]
    uint16_t m = readReg(reg, 1);
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	2101      	movs	r1, #1
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff ff46 	bl	8001a5c <readReg>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	81bb      	strh	r3, [r7, #12]
    uint16_t l = readReg(reg, 2);
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	2102      	movs	r1, #2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff ff3f 	bl	8001a5c <readReg>
 8001bde:	4603      	mov	r3, r0
 8001be0:	817b      	strh	r3, [r7, #10]
    return ((uint32_t) h << 24) | (m << 8) | (l >> 8);
 8001be2:	89fb      	ldrh	r3, [r7, #14]
 8001be4:	061b      	lsls	r3, r3, #24
 8001be6:	89ba      	ldrh	r2, [r7, #12]
 8001be8:	0212      	lsls	r2, r2, #8
 8001bea:	4313      	orrs	r3, r2
 8001bec:	897a      	ldrh	r2, [r7, #10]
 8001bee:	0a12      	lsrs	r2, r2, #8
 8001bf0:	b292      	uxth	r2, r2
 8001bf2:	4313      	orrs	r3, r2
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <tft_init>:

void tft_init(uint16_t ID)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	80fb      	strh	r3, [r7, #6]
	int dummy=0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
    int16_t *p16;               //so we can "write" to a const protected variable.
    const uint8_t *table8_ads = NULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
    int16_t table_size;
    _lcd_xor = 0;
 8001c0e:	4bd3      	ldr	r3, [pc, #844]	; (8001f5c <tft_init+0x360>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	801a      	strh	r2, [r3, #0]
    switch (_lcd_ID = ID) {
 8001c14:	4ad2      	ldr	r2, [pc, #840]	; (8001f60 <tft_init+0x364>)
 8001c16:	88fb      	ldrh	r3, [r7, #6]
 8001c18:	8013      	strh	r3, [r2, #0]
 8001c1a:	4bd1      	ldr	r3, [pc, #836]	; (8001f60 <tft_init+0x364>)
 8001c1c:	881b      	ldrh	r3, [r3, #0]
 8001c1e:	f24c 5205 	movw	r2, #50437	; 0xc505
 8001c22:	4293      	cmp	r3, r2
 8001c24:	f000 8321 	beq.w	800226a <tft_init+0x66e>
 8001c28:	f24c 5205 	movw	r2, #50437	; 0xc505
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	f300 8334 	bgt.w	800229a <tft_init+0x69e>
 8001c32:	f24b 5209 	movw	r2, #46345	; 0xb509
 8001c36:	4293      	cmp	r3, r2
 8001c38:	f000 8320 	beq.w	800227c <tft_init+0x680>
 8001c3c:	f24b 5209 	movw	r2, #46345	; 0xb509
 8001c40:	4293      	cmp	r3, r2
 8001c42:	f300 832a 	bgt.w	800229a <tft_init+0x69e>
 8001c46:	f24b 5205 	movw	r2, #46341	; 0xb505
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	f000 830d 	beq.w	800226a <tft_init+0x66e>
 8001c50:	f24b 5205 	movw	r2, #46341	; 0xb505
 8001c54:	4293      	cmp	r3, r2
 8001c56:	f300 8320 	bgt.w	800229a <tft_init+0x69e>
 8001c5a:	f64a 4211 	movw	r2, #44049	; 0xac11
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	f000 8253 	beq.w	800210a <tft_init+0x50e>
 8001c64:	f64a 4211 	movw	r2, #44049	; 0xac11
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	f300 8316 	bgt.w	800229a <tft_init+0x69e>
 8001c6e:	f249 4288 	movw	r2, #38024	; 0x9488
 8001c72:	4293      	cmp	r3, r2
 8001c74:	f300 8311 	bgt.w	800229a <tft_init+0x69e>
 8001c78:	f249 4287 	movw	r2, #38023	; 0x9487
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	f280 82dd 	bge.w	800223c <tft_init+0x640>
 8001c82:	f249 4286 	movw	r2, #38022	; 0x9486
 8001c86:	4293      	cmp	r3, r2
 8001c88:	f000 82be 	beq.w	8002208 <tft_init+0x60c>
 8001c8c:	f249 4286 	movw	r2, #38022	; 0x9486
 8001c90:	4293      	cmp	r3, r2
 8001c92:	f300 8302 	bgt.w	800229a <tft_init+0x69e>
 8001c96:	f249 4281 	movw	r2, #38017	; 0x9481
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	f000 8276 	beq.w	800218c <tft_init+0x590>
 8001ca0:	f249 4281 	movw	r2, #38017	; 0x9481
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	f300 82f8 	bgt.w	800229a <tft_init+0x69e>
 8001caa:	f249 3242 	movw	r2, #37698	; 0x9342
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	f300 82f3 	bgt.w	800229a <tft_init+0x69e>
 8001cb4:	f249 3202 	movw	r2, #37634	; 0x9302
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	f280 80af 	bge.w	8001e1c <tft_init+0x220>
 8001cbe:	f249 0290 	movw	r2, #37008	; 0x9090
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	f000 81a9 	beq.w	800201a <tft_init+0x41e>
 8001cc8:	f249 0290 	movw	r2, #37008	; 0x9090
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	f300 82e4 	bgt.w	800229a <tft_init+0x69e>
 8001cd2:	f248 3257 	movw	r2, #33623	; 0x8357
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	f000 819a 	beq.w	8002010 <tft_init+0x414>
 8001cdc:	f248 3257 	movw	r2, #33623	; 0x8357
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	f300 82da 	bgt.w	800229a <tft_init+0x69e>
 8001ce6:	f248 0231 	movw	r2, #32817	; 0x8031
 8001cea:	4293      	cmp	r3, r2
 8001cec:	f000 8187 	beq.w	8001ffe <tft_init+0x402>
 8001cf0:	f248 0231 	movw	r2, #32817	; 0x8031
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	f300 82d0 	bgt.w	800229a <tft_init+0x69e>
 8001cfa:	f247 7296 	movw	r2, #30614	; 0x7796
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	f000 8297 	beq.w	8002232 <tft_init+0x636>
 8001d04:	f247 7296 	movw	r2, #30614	; 0x7796
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	f300 82c6 	bgt.w	800229a <tft_init+0x69e>
 8001d0e:	f247 7293 	movw	r2, #30611	; 0x7793
 8001d12:	4293      	cmp	r3, r2
 8001d14:	f000 82b2 	beq.w	800227c <tft_init+0x680>
 8001d18:	f247 7293 	movw	r2, #30611	; 0x7793
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	f300 82bc 	bgt.w	800229a <tft_init+0x69e>
 8001d22:	f247 7289 	movw	r2, #30601	; 0x7789
 8001d26:	4293      	cmp	r3, r2
 8001d28:	f000 8160 	beq.w	8001fec <tft_init+0x3f0>
 8001d2c:	f247 7289 	movw	r2, #30601	; 0x7789
 8001d30:	4293      	cmp	r3, r2
 8001d32:	f300 82b2 	bgt.w	800229a <tft_init+0x69e>
 8001d36:	f646 0214 	movw	r2, #26644	; 0x6814
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	f000 8141 	beq.w	8001fc2 <tft_init+0x3c6>
 8001d40:	f646 0214 	movw	r2, #26644	; 0x6814
 8001d44:	4293      	cmp	r3, r2
 8001d46:	f300 82a8 	bgt.w	800229a <tft_init+0x69e>
 8001d4a:	f646 0209 	movw	r2, #26633	; 0x6809
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	f000 81a4 	beq.w	800209c <tft_init+0x4a0>
 8001d54:	f646 0209 	movw	r2, #26633	; 0x6809
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	f300 829e 	bgt.w	800229a <tft_init+0x69e>
 8001d5e:	f245 4208 	movw	r2, #21512	; 0x5408
 8001d62:	4293      	cmp	r3, r2
 8001d64:	f000 818a 	beq.w	800207c <tft_init+0x480>
 8001d68:	f245 4208 	movw	r2, #21512	; 0x5408
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	f300 8294 	bgt.w	800229a <tft_init+0x69e>
 8001d72:	f245 3210 	movw	r2, #21264	; 0x5310
 8001d76:	4293      	cmp	r3, r2
 8001d78:	f000 810e 	beq.w	8001f98 <tft_init+0x39c>
 8001d7c:	f245 3210 	movw	r2, #21264	; 0x5310
 8001d80:	4293      	cmp	r3, r2
 8001d82:	f300 828a 	bgt.w	800229a <tft_init+0x69e>
 8001d86:	f242 0253 	movw	r2, #8275	; 0x2053
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	f000 81b8 	beq.w	8002100 <tft_init+0x504>
 8001d90:	f242 0253 	movw	r2, #8275	; 0x2053
 8001d94:	4293      	cmp	r3, r2
 8001d96:	f300 8280 	bgt.w	800229a <tft_init+0x69e>
 8001d9a:	f241 6202 	movw	r2, #5634	; 0x1602
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	f000 81a5 	beq.w	80020ee <tft_init+0x4f2>
 8001da4:	f241 6202 	movw	r2, #5634	; 0x1602
 8001da8:	4293      	cmp	r3, r2
 8001daa:	f300 8276 	bgt.w	800229a <tft_init+0x69e>
 8001dae:	f241 5281 	movw	r2, #5505	; 0x1581
 8001db2:	4293      	cmp	r3, r2
 8001db4:	f000 81e5 	beq.w	8002182 <tft_init+0x586>
 8001db8:	f241 5281 	movw	r2, #5505	; 0x1581
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	f300 826c 	bgt.w	800229a <tft_init+0x69e>
 8001dc2:	f241 5226 	movw	r2, #5414	; 0x1526
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	f000 80dd 	beq.w	8001f86 <tft_init+0x38a>
 8001dcc:	f241 5226 	movw	r2, #5414	; 0x1526
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	f300 8262 	bgt.w	800229a <tft_init+0x69e>
 8001dd6:	f5b3 5fa9 	cmp.w	r3, #5408	; 0x1520
 8001dda:	f000 80cb 	beq.w	8001f74 <tft_init+0x378>
 8001dde:	f5b3 5fa9 	cmp.w	r3, #5408	; 0x1520
 8001de2:	f300 825a 	bgt.w	800229a <tft_init+0x69e>
 8001de6:	f241 5211 	movw	r2, #5393	; 0x1511
 8001dea:	4293      	cmp	r3, r2
 8001dec:	f000 80a2 	beq.w	8001f34 <tft_init+0x338>
 8001df0:	f241 5211 	movw	r2, #5393	; 0x1511
 8001df4:	4293      	cmp	r3, r2
 8001df6:	f300 8250 	bgt.w	800229a <tft_init+0x69e>
 8001dfa:	f241 5205 	movw	r2, #5381	; 0x1505
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	f000 8141 	beq.w	8002086 <tft_init+0x48a>
 8001e04:	f241 5205 	movw	r2, #5381	; 0x1505
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	f300 8246 	bgt.w	800229a <tft_init+0x69e>
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	f000 812f 	beq.w	8002072 <tft_init+0x476>
 8001e14:	2b99      	cmp	r3, #153	; 0x99
 8001e16:	f000 8117 	beq.w	8002048 <tft_init+0x44c>
 8001e1a:	e23e      	b.n	800229a <tft_init+0x69e>
 8001e1c:	f5a3 4313 	sub.w	r3, r3, #37632	; 0x9300
 8001e20:	3b02      	subs	r3, #2
 8001e22:	2b40      	cmp	r3, #64	; 0x40
 8001e24:	f200 8239 	bhi.w	800229a <tft_init+0x69e>
 8001e28:	a201      	add	r2, pc, #4	; (adr r2, 8001e30 <tft_init+0x234>)
 8001e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2e:	bf00      	nop
 8001e30:	08002115 	.word	0x08002115
 8001e34:	0800229b 	.word	0x0800229b
 8001e38:	0800229b 	.word	0x0800229b
 8001e3c:	0800229b 	.word	0x0800229b
 8001e40:	0800229b 	.word	0x0800229b
 8001e44:	0800229b 	.word	0x0800229b
 8001e48:	0800229b 	.word	0x0800229b
 8001e4c:	0800229b 	.word	0x0800229b
 8001e50:	0800229b 	.word	0x0800229b
 8001e54:	0800229b 	.word	0x0800229b
 8001e58:	0800229b 	.word	0x0800229b
 8001e5c:	0800229b 	.word	0x0800229b
 8001e60:	0800229b 	.word	0x0800229b
 8001e64:	0800229b 	.word	0x0800229b
 8001e68:	0800229b 	.word	0x0800229b
 8001e6c:	0800229b 	.word	0x0800229b
 8001e70:	0800229b 	.word	0x0800229b
 8001e74:	0800229b 	.word	0x0800229b
 8001e78:	0800229b 	.word	0x0800229b
 8001e7c:	0800229b 	.word	0x0800229b
 8001e80:	0800229b 	.word	0x0800229b
 8001e84:	0800229b 	.word	0x0800229b
 8001e88:	0800229b 	.word	0x0800229b
 8001e8c:	0800229b 	.word	0x0800229b
 8001e90:	0800229b 	.word	0x0800229b
 8001e94:	0800229b 	.word	0x0800229b
 8001e98:	0800229b 	.word	0x0800229b
 8001e9c:	0800229b 	.word	0x0800229b
 8001ea0:	0800229b 	.word	0x0800229b
 8001ea4:	0800229b 	.word	0x0800229b
 8001ea8:	08002087 	.word	0x08002087
 8001eac:	0800229b 	.word	0x0800229b
 8001eb0:	0800229b 	.word	0x0800229b
 8001eb4:	0800229b 	.word	0x0800229b
 8001eb8:	0800229b 	.word	0x0800229b
 8001ebc:	080020a7 	.word	0x080020a7
 8001ec0:	0800229b 	.word	0x0800229b
 8001ec4:	080020c7 	.word	0x080020c7
 8001ec8:	080020a7 	.word	0x080020a7
 8001ecc:	08002129 	.word	0x08002129
 8001ed0:	0800229b 	.word	0x0800229b
 8001ed4:	0800229b 	.word	0x0800229b
 8001ed8:	0800229b 	.word	0x0800229b
 8001edc:	0800229b 	.word	0x0800229b
 8001ee0:	0800229b 	.word	0x0800229b
 8001ee4:	0800229b 	.word	0x0800229b
 8001ee8:	0800229b 	.word	0x0800229b
 8001eec:	080020b1 	.word	0x080020b1
 8001ef0:	0800229b 	.word	0x0800229b
 8001ef4:	0800229b 	.word	0x0800229b
 8001ef8:	0800229b 	.word	0x0800229b
 8001efc:	080020b1 	.word	0x080020b1
 8001f00:	0800229b 	.word	0x0800229b
 8001f04:	0800229b 	.word	0x0800229b
 8001f08:	0800211f 	.word	0x0800211f
 8001f0c:	0800229b 	.word	0x0800229b
 8001f10:	0800229b 	.word	0x0800229b
 8001f14:	0800229b 	.word	0x0800229b
 8001f18:	0800229b 	.word	0x0800229b
 8001f1c:	0800229b 	.word	0x0800229b
 8001f20:	0800229b 	.word	0x0800229b
 8001f24:	0800229b 	.word	0x0800229b
 8001f28:	0800213f 	.word	0x0800213f
 8001f2c:	08002149 	.word	0x08002149
 8001f30:	0800215b 	.word	0x0800215b
        init_table16(SSD1289_regValues, sizeof(SSD1289_regValues));
        break;
#endif

    case 0x1511:                // Unknown from Levy
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1;   //extra read_8(dummy)
 8001f34:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <tft_init+0x368>)
 8001f36:	2203      	movs	r2, #3
 8001f38:	801a      	strh	r2, [r3, #0]
        static const uint8_t R61511_regValues[]  = {
			0xB0, 1, 0x00,       //Command Access Protect
        };
        table8_ads = R61511_regValues, table_size = sizeof(R61511_regValues);
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <tft_init+0x36c>)
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	2303      	movs	r3, #3
 8001f40:	837b      	strh	r3, [r7, #26]
        p16 = (int16_t *) & height;
 8001f42:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <tft_init+0x370>)
 8001f44:	613b      	str	r3, [r7, #16]
        *p16 = 480;
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001f4c:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <tft_init+0x374>)
 8001f50:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001f58:	801a      	strh	r2, [r3, #0]
        break;
 8001f5a:	e1a4      	b.n	80022a6 <tft_init+0x6aa>
 8001f5c:	200000e0 	.word	0x200000e0
 8001f60:	200000e4 	.word	0x200000e4
 8001f64:	200000e2 	.word	0x200000e2
 8001f68:	0802e444 	.word	0x0802e444
 8001f6c:	08000fc9 	.word	0x08000fc9
 8001f70:	08000fb1 	.word	0x08000fb1

    case 0x1520:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS;
 8001f74:	4b91      	ldr	r3, [pc, #580]	; (80021bc <tft_init+0x5c0>)
 8001f76:	f240 4213 	movw	r2, #1043	; 0x413
 8001f7a:	801a      	strh	r2, [r3, #0]
        static const uint8_t R61520_regValues[]  = {
            0xB0, 1, 0x00,      //Command Access Protect
            0xC0, 1, 0x0A,      //DM=1, BGR=1
        };
        table8_ads = R61520_regValues, table_size = sizeof(R61520_regValues);
 8001f7c:	4b90      	ldr	r3, [pc, #576]	; (80021c0 <tft_init+0x5c4>)
 8001f7e:	61fb      	str	r3, [r7, #28]
 8001f80:	2306      	movs	r3, #6
 8001f82:	837b      	strh	r3, [r7, #26]
        break;
 8001f84:	e18f      	b.n	80022a6 <tft_init+0x6aa>

	case 0x1526:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS;
 8001f86:	4b8d      	ldr	r3, [pc, #564]	; (80021bc <tft_init+0x5c0>)
 8001f88:	f240 4213 	movw	r2, #1043	; 0x413
 8001f8c:	801a      	strh	r2, [r3, #0]
            0xB0, 1, 0x03,      //Command Access
            0xE2, 1, 0x3F,      //Command Write Access
            0xC0, 1, 0x22,      //REV=0, BGR=1, SS=0
            0xE2, 1, 0x00,      //Command Write Protect
        };
        table8_ads = R61526_regValues, table_size = sizeof(R61526_regValues);
 8001f8e:	4b8d      	ldr	r3, [pc, #564]	; (80021c4 <tft_init+0x5c8>)
 8001f90:	61fb      	str	r3, [r7, #28]
 8001f92:	230c      	movs	r3, #12
 8001f94:	837b      	strh	r3, [r7, #26]
        break;
 8001f96:	e186      	b.n	80022a6 <tft_init+0x6aa>
        init_table16(LGDP4535_regValues, sizeof(LGDP4535_regValues));
        break;
#endif

    case 0x5310:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | INVERT_SS | INVERT_RGB | READ_24BITS;
 8001f98:	4b88      	ldr	r3, [pc, #544]	; (80021bc <tft_init+0x5c0>)
 8001f9a:	f640 6213 	movw	r2, #3603	; 0xe13
 8001f9e:	801a      	strh	r2, [r3, #0]
        static const uint8_t NT35310_regValues[]  = {        //
            TFTLCD_DELAY8, 10,    //just some dummy
        };
        table8_ads = NT35310_regValues, table_size = sizeof(NT35310_regValues);
 8001fa0:	4b89      	ldr	r3, [pc, #548]	; (80021c8 <tft_init+0x5cc>)
 8001fa2:	61fb      	str	r3, [r7, #28]
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	837b      	strh	r3, [r7, #26]
        p16 = (int16_t *) & height;
 8001fa8:	4b88      	ldr	r3, [pc, #544]	; (80021cc <tft_init+0x5d0>)
 8001faa:	613b      	str	r3, [r7, #16]
        *p16 = 480;
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001fb2:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 8001fb4:	4b86      	ldr	r3, [pc, #536]	; (80021d0 <tft_init+0x5d4>)
 8001fb6:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001fbe:	801a      	strh	r2, [r3, #0]
        break;
 8001fc0:	e171      	b.n	80022a6 <tft_init+0x6aa>

#ifdef SUPPORT_68140
    case 0x6814:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS;
 8001fc2:	4b7e      	ldr	r3, [pc, #504]	; (80021bc <tft_init+0x5c0>)
 8001fc4:	f240 4203 	movw	r2, #1027	; 0x403
 8001fc8:	801a      	strh	r2, [r3, #0]
		static const uint8_t RM68140_regValues_max[]  = {        //
            0x3A, 1, 0x55,      //Pixel format .kbv my Mega Shield
        };
        table8_ads = RM68140_regValues_max, table_size = sizeof(RM68140_regValues_max);
 8001fca:	4b82      	ldr	r3, [pc, #520]	; (80021d4 <tft_init+0x5d8>)
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	2303      	movs	r3, #3
 8001fd0:	837b      	strh	r3, [r7, #26]
        p16 = (int16_t *) & height;
 8001fd2:	4b7e      	ldr	r3, [pc, #504]	; (80021cc <tft_init+0x5d0>)
 8001fd4:	613b      	str	r3, [r7, #16]
        *p16 = 480;
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001fdc:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 8001fde:	4b7c      	ldr	r3, [pc, #496]	; (80021d0 <tft_init+0x5d4>)
 8001fe0:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001fe8:	801a      	strh	r2, [r3, #0]
        break;
 8001fea:	e15c      	b.n	80022a6 <tft_init+0x6aa>
        init_table16(ST7781_regValues, sizeof(ST7781_regValues));
        break;
#endif

    case 0x7789:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS;
 8001fec:	4b73      	ldr	r3, [pc, #460]	; (80021bc <tft_init+0x5c0>)
 8001fee:	f240 4213 	movw	r2, #1043	; 0x413
 8001ff2:	801a      	strh	r2, [r3, #0]
            (0x55), 1, 0x90,    //WRCACE  [00]
            (0xD0), 2, 0xA4, 0xA1,      //PWCTRL1: Power Control 1 [A4 A1]
            (0xE0), 14, 0xD0, 0x00, 0x06, 0x09, 0x0B, 0x2A, 0x3C, 0x55, 0x4B, 0x08, 0x16, 0x14, 0x19, 0x20,     //PVGAMCTRL: Positive Voltage Gamma control
            (0xE1), 14, 0xD0, 0x00, 0x06, 0x09, 0x0B, 0x29, 0x36, 0x54, 0x4B, 0x0D, 0x16, 0x14, 0x21, 0x20,     //NVGAMCTRL: Negative Voltage Gamma control
        };
        table8_ads = ST7789_regValues, table_size = sizeof(ST7789_regValues); //
 8001ff4:	4b78      	ldr	r3, [pc, #480]	; (80021d8 <tft_init+0x5dc>)
 8001ff6:	61fb      	str	r3, [r7, #28]
 8001ff8:	2341      	movs	r3, #65	; 0x41
 8001ffa:	837b      	strh	r3, [r7, #26]
        break;
 8001ffc:	e153      	b.n	80022a6 <tft_init+0x6aa>

    case 0x8031:      //Unknown BangGood thanks PrinceCharles
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS | REV_SCREEN;
 8001ffe:	4b6f      	ldr	r3, [pc, #444]	; (80021bc <tft_init+0x5c0>)
 8002000:	f241 4213 	movw	r2, #5139	; 0x1413
 8002004:	801a      	strh	r2, [r3, #0]
        static const uint8_t FK8031_regValues[]  = {
            // 0xF2:8.2 = SM, 0xF2:8.0 = REV. invertDisplay(), vertScroll() do not work
            0xF2,11, 0x16, 0x16, 0x03, 0x08, 0x08, 0x08, 0x08, 0x10, 0x04, 0x16, 0x16, // f.k. 0xF2:8.2 SM=1
            0xFD, 3, 0x11, 0x02, 0x35,     //f.k 0xFD:1.1 creates contiguous scan lins
        };
        table8_ads = FK8031_regValues, table_size = sizeof(FK8031_regValues);
 8002006:	4b75      	ldr	r3, [pc, #468]	; (80021dc <tft_init+0x5e0>)
 8002008:	61fb      	str	r3, [r7, #28]
 800200a:	2312      	movs	r3, #18
 800200c:	837b      	strh	r3, [r7, #26]
        break;
 800200e:	e14a      	b.n	80022a6 <tft_init+0x6aa>
        //        init_table(HX8347G_2_regValues, sizeof(HX8347G_2_regValues));
        break;
#endif

    case 0x8357:                //BIG CHANGE: HX8357-B is now 0x8357
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | REV_SCREEN;
 8002010:	4b6a      	ldr	r3, [pc, #424]	; (80021bc <tft_init+0x5c0>)
 8002012:	f241 4203 	movw	r2, #5123	; 0x1403
 8002016:	801a      	strh	r2, [r3, #0]
        goto common_8357;
 8002018:	e003      	b.n	8002022 <tft_init+0x426>
    case 0x9090:                //BIG CHANGE: HX8357-D was 0x8357
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | REV_SCREEN | READ_24BITS;
 800201a:	4b68      	ldr	r3, [pc, #416]	; (80021bc <tft_init+0x5c0>)
 800201c:	f241 4213 	movw	r2, #5139	; 0x1413
 8002020:	801a      	strh	r2, [r3, #0]
      common_8357:
	  	dummy=1;
 8002022:	2301      	movs	r3, #1
 8002024:	617b      	str	r3, [r7, #20]
        static const uint8_t HX8357C_regValues[]  = {
            TFTLCD_DELAY8, 1,  //dummy table
        };
        table8_ads = HX8357C_regValues, table_size = sizeof(HX8357C_regValues);
 8002026:	4b6e      	ldr	r3, [pc, #440]	; (80021e0 <tft_init+0x5e4>)
 8002028:	61fb      	str	r3, [r7, #28]
 800202a:	2302      	movs	r3, #2
 800202c:	837b      	strh	r3, [r7, #26]
        p16 = (int16_t *) & height;
 800202e:	4b67      	ldr	r3, [pc, #412]	; (80021cc <tft_init+0x5d0>)
 8002030:	613b      	str	r3, [r7, #16]
        *p16 = 480;
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002038:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 800203a:	4b65      	ldr	r3, [pc, #404]	; (80021d0 <tft_init+0x5d4>)
 800203c:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002044:	801a      	strh	r2, [r3, #0]
        break;
 8002046:	e12e      	b.n	80022a6 <tft_init+0x6aa>

    case 0x0099:                //HX8357-D matches datasheet
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | REV_SCREEN | READ_24BITS;
 8002048:	4b5c      	ldr	r3, [pc, #368]	; (80021bc <tft_init+0x5c0>)
 800204a:	f241 4213 	movw	r2, #5139	; 0x1413
 800204e:	801a      	strh	r2, [r3, #0]
#ifdef SUPPORT_8357D_GAMMA
            // HX8357D_SETGAMMA [0B 0C 11 1D 25 37 43 4B 4E 47 41 39 35 31 2E 21 1C 1D 1D 26 31 44 4E 56 44 3F 39 33 31 2E 28 1D E0 01]
            (0xE0),34, 0x02, 0x0A, 0x11, 0x1D, 0x23, 0x35, 0x41, 0x4B, 0x4B, 0x42, 0x3A, 0x27, 0x1B, 0x08, 0x09, 0x03, 0x02, 0x0A, 0x11, 0x1D, 0x23, 0x35, 0x41, 0x4B, 0x4B, 0x42, 0x3A, 0x27, 0x1B, 0x08, 0x09, 0x03, 0x00, 0x01,
#endif
        };
        table8_ads = HX8357_99_regValues, table_size = sizeof(HX8357_99_regValues);
 8002050:	4b64      	ldr	r3, [pc, #400]	; (80021e4 <tft_init+0x5e8>)
 8002052:	61fb      	str	r3, [r7, #28]
 8002054:	231d      	movs	r3, #29
 8002056:	837b      	strh	r3, [r7, #26]
        p16 = (int16_t *) & height;
 8002058:	4b5c      	ldr	r3, [pc, #368]	; (80021cc <tft_init+0x5d0>)
 800205a:	613b      	str	r3, [r7, #16]
        *p16 = 480;
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002062:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 8002064:	4b5a      	ldr	r3, [pc, #360]	; (80021d0 <tft_init+0x5d4>)
 8002066:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800206e:	801a      	strh	r2, [r3, #0]
        break;
 8002070:	e119      	b.n	80022a6 <tft_init+0x6aa>
        *p16 = 176;
        break;
#endif

    case 0x0001:
        _lcd_capable = 0 | REV_SCREEN | INVERT_GS; //no RGB bug. thanks Ivo_Deshev
 8002072:	4b52      	ldr	r3, [pc, #328]	; (80021bc <tft_init+0x5c0>)
 8002074:	f44f 5288 	mov.w	r2, #4352	; 0x1100
 8002078:	801a      	strh	r2, [r3, #0]
        goto common_9320;
 800207a:	e008      	b.n	800208e <tft_init+0x492>
    case 0x5408:
        _lcd_capable = 0 | REV_SCREEN | READ_BGR; //Red 2.4" thanks jorgenv, Ardlab_Gent
 800207c:	4b4f      	ldr	r3, [pc, #316]	; (80021bc <tft_init+0x5c0>)
 800207e:	f241 0204 	movw	r2, #4100	; 0x1004
 8002082:	801a      	strh	r2, [r3, #0]
//        _lcd_capable = 0 | REV_SCREEN | READ_BGR | INVERT_GS; //Blue 2.8" might be different
        goto common_9320;
 8002084:	e003      	b.n	800208e <tft_init+0x492>
    case 0x1505:                //R61505 thanks Ravi_kanchan2004. R61505V, R61505W different
    case 0x9320:
        _lcd_capable = 0 | REV_SCREEN | READ_BGR;
 8002086:	4b4d      	ldr	r3, [pc, #308]	; (80021bc <tft_init+0x5c0>)
 8002088:	f241 0204 	movw	r2, #4100	; 0x1004
 800208c:	801a      	strh	r2, [r3, #0]
      common_9320:
	    dummy=1;
 800208e:	2301      	movs	r3, #1
 8002090:	617b      	str	r3, [r7, #20]
            0x0098, 0x0000,
            //-----Display on-----------------------
            0x0007, 0x0173,
            TFTLCD_DELAY, 50,
        };
        init_table16(ILI9320_regValues, sizeof(ILI9320_regValues));
 8002092:	21d8      	movs	r1, #216	; 0xd8
 8002094:	4854      	ldr	r0, [pc, #336]	; (80021e8 <tft_init+0x5ec>)
 8002096:	f7ff fb9c 	bl	80017d2 <init_table16>
        break;
 800209a:	e104      	b.n	80022a6 <tft_init+0x6aa>
    case 0x6809:
        _lcd_capable = 0 | REV_SCREEN | INVERT_GS | AUTO_READINC;
 800209c:	4b47      	ldr	r3, [pc, #284]	; (80021bc <tft_init+0x5c0>)
 800209e:	f241 1202 	movw	r2, #4354	; 0x1102
 80020a2:	801a      	strh	r2, [r3, #0]
        goto common_93x5;
 80020a4:	e008      	b.n	80020b8 <tft_init+0x4bc>
    case 0x9328:
    case 0x9325:
        _lcd_capable = 0 | REV_SCREEN | INVERT_GS;
 80020a6:	4b45      	ldr	r3, [pc, #276]	; (80021bc <tft_init+0x5c0>)
 80020a8:	f44f 5288 	mov.w	r2, #4352	; 0x1100
 80020ac:	801a      	strh	r2, [r3, #0]
        goto common_93x5;
 80020ae:	e003      	b.n	80020b8 <tft_init+0x4bc>
    case 0x9331:
    case 0x9335:
        _lcd_capable = 0 | REV_SCREEN;
 80020b0:	4b42      	ldr	r3, [pc, #264]	; (80021bc <tft_init+0x5c0>)
 80020b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020b6:	801a      	strh	r2, [r3, #0]
      common_93x5:
	    dummy=1;
 80020b8:	2301      	movs	r3, #1
 80020ba:	617b      	str	r3, [r7, #20]
            //-------------- Panel Control -------------------//
            0x0090, 0x0010,
            0x0092, 0x0000,
            0x0007, 0x0133,     // 262K color and display ON
        };
        init_table16(ILI9325_regValues, sizeof(ILI9325_regValues));
 80020bc:	21cc      	movs	r1, #204	; 0xcc
 80020be:	484b      	ldr	r0, [pc, #300]	; (80021ec <tft_init+0x5f0>)
 80020c0:	f7ff fb87 	bl	80017d2 <init_table16>
        break;
 80020c4:	e0ef      	b.n	80022a6 <tft_init+0x6aa>
        *p16 = 240;
        break;
#endif

    case 0x9327:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS;
 80020c6:	4b3d      	ldr	r3, [pc, #244]	; (80021bc <tft_init+0x5c0>)
 80020c8:	f240 4203 	movw	r2, #1027	; 0x403
 80020cc:	801a      	strh	r2, [r3, #0]
            //            0xC8, 15, 0x00, 0x77, 0x77, 0x04, 0x04, 0x00, 0x00, 0x00, 0x77, 0x00, 0x00, 0x08, 0x00, 0x00, 0x00,
            0xCA, 1, 0x00,      //DGC LUT ???
            0xEA, 1, 0x80,      //3-Gamma Function Enable
            //                     0xB0, 1, 0x03,      //Enable Protect
        };
        table8_ads = ILI9327_regValues, table_size = sizeof(ILI9327_regValues);
 80020ce:	4b48      	ldr	r3, [pc, #288]	; (80021f0 <tft_init+0x5f4>)
 80020d0:	61fb      	str	r3, [r7, #28]
 80020d2:	231e      	movs	r3, #30
 80020d4:	837b      	strh	r3, [r7, #26]
        p16 = (int16_t *) & height;
 80020d6:	4b3d      	ldr	r3, [pc, #244]	; (80021cc <tft_init+0x5d0>)
 80020d8:	613b      	str	r3, [r7, #16]
        *p16 = 400;
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80020e0:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 80020e2:	4b3b      	ldr	r3, [pc, #236]	; (80021d0 <tft_init+0x5d4>)
 80020e4:	613b      	str	r3, [r7, #16]
        *p16 = 240;
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	22f0      	movs	r2, #240	; 0xf0
 80020ea:	801a      	strh	r2, [r3, #0]
        break;
 80020ec:	e0db      	b.n	80022a6 <tft_init+0x6aa>
    case 0x1602:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS; //does not readGRAM
 80020ee:	4b33      	ldr	r3, [pc, #204]	; (80021bc <tft_init+0x5c0>)
 80020f0:	f240 4203 	movw	r2, #1027	; 0x403
 80020f4:	801a      	strh	r2, [r3, #0]
        static const uint8_t XX1602_regValues[]  = {
            0xB8, 1, 0x01,      //GS [00]
            0xC0, 1, 0x0E,      //??Power [0A]
        };
        table8_ads = XX1602_regValues, table_size = sizeof(XX1602_regValues);
 80020f6:	4b3f      	ldr	r3, [pc, #252]	; (80021f4 <tft_init+0x5f8>)
 80020f8:	61fb      	str	r3, [r7, #28]
 80020fa:	2306      	movs	r3, #6
 80020fc:	837b      	strh	r3, [r7, #26]
        break;
 80020fe:	e0d2      	b.n	80022a6 <tft_init+0x6aa>

    case 0x2053:    //weird from BangGood
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS | REV_SCREEN | READ_BGR;
 8002100:	4b2e      	ldr	r3, [pc, #184]	; (80021bc <tft_init+0x5c0>)
 8002102:	f241 4217 	movw	r2, #5143	; 0x1417
 8002106:	801a      	strh	r2, [r3, #0]
		goto common_9329;
 8002108:	e012      	b.n	8002130 <tft_init+0x534>
    case 0xAC11:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS | REV_SCREEN; //thanks viliam
 800210a:	4b2c      	ldr	r3, [pc, #176]	; (80021bc <tft_init+0x5c0>)
 800210c:	f241 4213 	movw	r2, #5139	; 0x1413
 8002110:	801a      	strh	r2, [r3, #0]
		goto common_9329;
 8002112:	e00d      	b.n	8002130 <tft_init+0x534>
    case 0x9302:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS;
 8002114:	4b29      	ldr	r3, [pc, #164]	; (80021bc <tft_init+0x5c0>)
 8002116:	f240 4203 	movw	r2, #1027	; 0x403
 800211a:	801a      	strh	r2, [r3, #0]
		goto common_9329;
 800211c:	e008      	b.n	8002130 <tft_init+0x534>
    case 0x9338:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS;
 800211e:	4b27      	ldr	r3, [pc, #156]	; (80021bc <tft_init+0x5c0>)
 8002120:	f240 4213 	movw	r2, #1043	; 0x413
 8002124:	801a      	strh	r2, [r3, #0]
		goto common_9329;
 8002126:	e003      	b.n	8002130 <tft_init+0x534>
    case 0x9329:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | INVERT_SS | REV_SCREEN;
 8002128:	4b24      	ldr	r3, [pc, #144]	; (80021bc <tft_init+0x5c0>)
 800212a:	f241 6203 	movw	r2, #5635	; 0x1603
 800212e:	801a      	strh	r2, [r3, #0]
	  common_9329:
	    dummy=1;
 8002130:	2301      	movs	r3, #1
 8002132:	617b      	str	r3, [r7, #20]
//            0xF6, 3, 0x01, 0x01, 0x00,  //Interface Control needs EXTC=1 MX_EOR=1, TM=0, RIM=0
//            0xB6, 3, 0x0A, 0x82, 0x27,  //Display Function [0A 82 27]
//            0xB7, 1, 0x06,      //Entry Mode Set [06]
            0x36, 1, 0x00,      //Memory Access [00] pointless but stops an empty array
        };
        table8_ads = ILI9329_regValues, table_size = sizeof(ILI9329_regValues);
 8002134:	4b30      	ldr	r3, [pc, #192]	; (80021f8 <tft_init+0x5fc>)
 8002136:	61fb      	str	r3, [r7, #28]
 8002138:	2303      	movs	r3, #3
 800213a:	837b      	strh	r3, [r7, #26]
        break;
 800213c:	e0b3      	b.n	80022a6 <tft_init+0x6aa>

    case 0x9340:                //ILI9340 thanks Ravi_kanchan2004.
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS | REV_SCREEN;
 800213e:	4b1f      	ldr	r3, [pc, #124]	; (80021bc <tft_init+0x5c0>)
 8002140:	f241 4213 	movw	r2, #5139	; 0x1413
 8002144:	801a      	strh	r2, [r3, #0]
        goto common_9341;
 8002146:	bf00      	nop
    case 0x9341:
      common_9341:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS;
 8002148:	4b1c      	ldr	r3, [pc, #112]	; (80021bc <tft_init+0x5c0>)
 800214a:	f240 4213 	movw	r2, #1043	; 0x413
 800214e:	801a      	strh	r2, [r3, #0]
            0xC7, 1, 0xC0,      //VCOM 2 [C0]
            0x36, 1, 0x88,      //Memory Access [00]
            0xB1, 2, 0x00, 0x1B,        //Frame Control [00 1B]
            0xB7, 1, 0x07,      //Entry Mode [00]
        };
        table8_ads = ILI9341_regValues_2_4, table_size = sizeof(ILI9341_regValues_2_4);   //
 8002150:	4b2a      	ldr	r3, [pc, #168]	; (80021fc <tft_init+0x600>)
 8002152:	61fb      	str	r3, [r7, #28]
 8002154:	2365      	movs	r3, #101	; 0x65
 8002156:	837b      	strh	r3, [r7, #26]
        break;
 8002158:	e0a5      	b.n	80022a6 <tft_init+0x6aa>
#if defined(SUPPORT_9342)
    case 0x9342:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS | INVERT_GS | REV_SCREEN;
 800215a:	4b18      	ldr	r3, [pc, #96]	; (80021bc <tft_init+0x5c0>)
 800215c:	f241 5213 	movw	r2, #5395	; 0x1513
 8002160:	801a      	strh	r2, [r3, #0]
            (0xC7), 1, 0xA4,
            (0xB8), 1, 0x0B,
            (0xE0), 15, 0x0F, 0x24, 0x21, 0x0C, 0x0F, 0x06, 0x50, 0x75, 0x3F, 0x07, 0x12, 0x05, 0x11, 0x0B, 0x08,
            (0xE1), 15, 0x08, 0x1D, 0x20, 0x02, 0x0E, 0x04, 0x31, 0x24, 0x42, 0x03, 0x0B, 0x09, 0x30, 0x36, 0x0F,
        };
        table8_ads = ILI9342_regValues_CPT24, table_size = sizeof(ILI9342_regValues_CPT24);   //
 8002162:	4b27      	ldr	r3, [pc, #156]	; (8002200 <tft_init+0x604>)
 8002164:	61fb      	str	r3, [r7, #28]
 8002166:	2338      	movs	r3, #56	; 0x38
 8002168:	837b      	strh	r3, [r7, #26]
        //        table8_ads = ILI9342_regValues_Tianma23, table_size = sizeof(ILI9342_regValues_Tianma23);   //
        //        table8_ads = ILI9342_regValues_HSD23, table_size = sizeof(ILI9342_regValues_HSD23);   //
        p16 = (int16_t *) & height;
 800216a:	4b18      	ldr	r3, [pc, #96]	; (80021cc <tft_init+0x5d0>)
 800216c:	613b      	str	r3, [r7, #16]
        *p16 = 240;
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	22f0      	movs	r2, #240	; 0xf0
 8002172:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 8002174:	4b16      	ldr	r3, [pc, #88]	; (80021d0 <tft_init+0x5d4>)
 8002176:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800217e:	801a      	strh	r2, [r3, #0]
        break;
 8002180:	e091      	b.n	80022a6 <tft_init+0x6aa>
#endif
    case 0x1581:                        //no BGR in MADCTL.  set BGR in Panel Control
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS; //thanks zdravke
 8002182:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <tft_init+0x5c0>)
 8002184:	f240 4213 	movw	r2, #1043	; 0x413
 8002188:	801a      	strh	r2, [r3, #0]
		goto common_9481;
 800218a:	e003      	b.n	8002194 <tft_init+0x598>
    case 0x9481:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_BGR;
 800218c:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <tft_init+0x5c0>)
 800218e:	f240 4207 	movw	r2, #1031	; 0x407
 8002192:	801a      	strh	r2, [r3, #0]
	  common_9481:
	    dummy=1;
 8002194:	2301      	movs	r3, #1
 8002196:	617b      	str	r3, [r7, #20]
            0x0C, 2, 0x00, 0x55, //RDCOLMOD
			0xB4, 1, 0x00,      //SETDISPLAY
//			0xB3, 4, 0x00, 0x01, 0x06, 0x01,  //SETGRAM simple example
			0xB3, 4, 0x00, 0x01, 0x06, 0x30,  //jpegs example
        };
        table8_ads = ILI9481_regValues, table_size = sizeof(ILI9481_regValues);
 8002198:	4b1a      	ldr	r3, [pc, #104]	; (8002204 <tft_init+0x608>)
 800219a:	61fb      	str	r3, [r7, #28]
 800219c:	2345      	movs	r3, #69	; 0x45
 800219e:	837b      	strh	r3, [r7, #26]
//        table8_ads = ILI9481_CPT29_regValues, table_size = sizeof(ILI9481_CPT29_regValues);
//        table8_ads = ILI9481_PVI35_regValues, table_size = sizeof(ILI9481_PVI35_regValues);
//        table8_ads = ILI9481_AUO317_regValues, table_size = sizeof(ILI9481_AUO317_regValues);
//        table8_ads = ILI9481_CMO35_regValues, table_size = sizeof(ILI9481_CMO35_regValues);
//        table8_ads = ILI9481_RGB_regValues, table_size = sizeof(ILI9481_RGB_regValues);
        p16 = (int16_t *) & height;
 80021a0:	4b0a      	ldr	r3, [pc, #40]	; (80021cc <tft_init+0x5d0>)
 80021a2:	613b      	str	r3, [r7, #16]
        *p16 = 480;
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80021aa:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 80021ac:	4b08      	ldr	r3, [pc, #32]	; (80021d0 <tft_init+0x5d4>)
 80021ae:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80021b6:	801a      	strh	r2, [r3, #0]
        break;
 80021b8:	e075      	b.n	80022a6 <tft_init+0x6aa>
 80021ba:	bf00      	nop
 80021bc:	200000e2 	.word	0x200000e2
 80021c0:	0802e448 	.word	0x0802e448
 80021c4:	0802e450 	.word	0x0802e450
 80021c8:	0802e45c 	.word	0x0802e45c
 80021cc:	08000fc9 	.word	0x08000fc9
 80021d0:	08000fb1 	.word	0x08000fb1
 80021d4:	0802e460 	.word	0x0802e460
 80021d8:	0802e464 	.word	0x0802e464
 80021dc:	0802e4a8 	.word	0x0802e4a8
 80021e0:	0802e4bc 	.word	0x0802e4bc
 80021e4:	0802e4c0 	.word	0x0802e4c0
 80021e8:	0802e4e0 	.word	0x0802e4e0
 80021ec:	0802e5b8 	.word	0x0802e5b8
 80021f0:	0802e684 	.word	0x0802e684
 80021f4:	0802e6a4 	.word	0x0802e6a4
 80021f8:	0802e6ac 	.word	0x0802e6ac
 80021fc:	0802e6b0 	.word	0x0802e6b0
 8002200:	0802e718 	.word	0x0802e718
 8002204:	0802e750 	.word	0x0802e750
    case 0x9486:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS; //Red 3.5", Blue 3.5"
 8002208:	4b50      	ldr	r3, [pc, #320]	; (800234c <tft_init+0x750>)
 800220a:	f240 4203 	movw	r2, #1027	; 0x403
 800220e:	801a      	strh	r2, [r3, #0]
            // 4.2 WTK 3.5 Inch Initial Code too white
			0xE0, 15, 0x0F, 0x10, 0x08, 0x05, 0x09, 0x05, 0x37, 0x98, 0x26, 0x07, 0x0F, 0x02, 0x09, 0x07, 0x00,
			0xE1, 15, 0x0F, 0x38, 0x36, 0x0D, 0x10, 0x08, 0x59, 0x76, 0x48, 0x0A, 0x16, 0x0A, 0x37, 0x2F, 0x00,
#endif
        };
        table8_ads = ILI9486_regValues, table_size = sizeof(ILI9486_regValues);
 8002210:	4b4f      	ldr	r3, [pc, #316]	; (8002350 <tft_init+0x754>)
 8002212:	61fb      	str	r3, [r7, #28]
 8002214:	233b      	movs	r3, #59	; 0x3b
 8002216:	837b      	strh	r3, [r7, #26]
        p16 = (int16_t *) & height;
 8002218:	4b4e      	ldr	r3, [pc, #312]	; (8002354 <tft_init+0x758>)
 800221a:	613b      	str	r3, [r7, #16]
        *p16 = 480;
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002222:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 8002224:	4b4c      	ldr	r3, [pc, #304]	; (8002358 <tft_init+0x75c>)
 8002226:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800222e:	801a      	strh	r2, [r3, #0]
        break;
 8002230:	e039      	b.n	80022a6 <tft_init+0x6aa>
    case 0x7796:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS;   //thanks to safari1
 8002232:	4b46      	ldr	r3, [pc, #280]	; (800234c <tft_init+0x750>)
 8002234:	f240 4203 	movw	r2, #1027	; 0x403
 8002238:	801a      	strh	r2, [r3, #0]
        goto common_9488;
 800223a:	e003      	b.n	8002244 <tft_init+0x648>
    case 0x9487:                //with thanks to Charlyf
    case 0x9488:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS | READ_24BITS;
 800223c:	4b43      	ldr	r3, [pc, #268]	; (800234c <tft_init+0x750>)
 800223e:	f240 4213 	movw	r2, #1043	; 0x413
 8002242:	801a      	strh	r2, [r3, #0]
      common_9488:
	    dummy=1;
 8002244:	2301      	movs	r3, #1
 8002246:	617b      	str	r3, [r7, #20]
            0xB6, 3, 0x02, 0x02, 0x3B,  // Display Function Control [02 02 3B] .kbv NL=480
            0xB7, 1, 0xC6,      //Entry Mode      [06]
            0x3A, 1, 0x55,      //Interlace Pixel Format [XX]
            0xF7, 4, 0xA9, 0x51, 0x2C, 0x82,    //Adjustment Control 3 [A9 51 2C 82]
        };
        table8_ads = ILI9488_regValues_max, table_size = sizeof(ILI9488_regValues_max);
 8002248:	4b44      	ldr	r3, [pc, #272]	; (800235c <tft_init+0x760>)
 800224a:	61fb      	str	r3, [r7, #28]
 800224c:	232b      	movs	r3, #43	; 0x2b
 800224e:	837b      	strh	r3, [r7, #26]
        p16 = (int16_t *) & height;
 8002250:	4b40      	ldr	r3, [pc, #256]	; (8002354 <tft_init+0x758>)
 8002252:	613b      	str	r3, [r7, #16]
        *p16 = 480;
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800225a:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) & width;
 800225c:	4b3e      	ldr	r3, [pc, #248]	; (8002358 <tft_init+0x75c>)
 800225e:	613b      	str	r3, [r7, #16]
        *p16 = 320;
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002266:	801a      	strh	r2, [r3, #0]
        break;
 8002268:	e01d      	b.n	80022a6 <tft_init+0x6aa>
    case 0xB505:                //R61505V
    case 0xC505:                //R61505W
        _lcd_capable = 0 | REV_SCREEN | READ_LOWHIGH;
 800226a:	4b38      	ldr	r3, [pc, #224]	; (800234c <tft_init+0x750>)
 800226c:	f241 0208 	movw	r2, #4104	; 0x1008
 8002270:	801a      	strh	r2, [r3, #0]
            0x0092, 0x0100,
            0x0093, 0x0701,
            TFTLCD_DELAY, 80,
            0x0007, 0x0100,     //BASEE=1--Display On
        };
        init_table16(R61505V_regValues, sizeof(R61505V_regValues));
 8002272:	21b0      	movs	r1, #176	; 0xb0
 8002274:	483a      	ldr	r0, [pc, #232]	; (8002360 <tft_init+0x764>)
 8002276:	f7ff faac 	bl	80017d2 <init_table16>
        break;
 800227a:	e014      	b.n	80022a6 <tft_init+0x6aa>

#if defined(SUPPORT_B509_7793)
    case 0x7793:
    case 0xB509:
        _lcd_capable = REV_SCREEN;
 800227c:	4b33      	ldr	r3, [pc, #204]	; (800234c <tft_init+0x750>)
 800227e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002282:	801a      	strh	r2, [r3, #0]
            TFTLCD_DELAY, 50,

            0x0200, 0x0000,
            0x0201, 0x0000,
        };
        init_table16(R61509V_regValues, sizeof(R61509V_regValues));
 8002284:	21c0      	movs	r1, #192	; 0xc0
 8002286:	4837      	ldr	r0, [pc, #220]	; (8002364 <tft_init+0x768>)
 8002288:	f7ff faa3 	bl	80017d2 <init_table16>
        p16 = (int16_t *) & height;
 800228c:	4b31      	ldr	r3, [pc, #196]	; (8002354 <tft_init+0x758>)
 800228e:	613b      	str	r3, [r7, #16]
        *p16 = 400;
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002296:	801a      	strh	r2, [r3, #0]
        break;
 8002298:	e005      	b.n	80022a6 <tft_init+0x6aa>
        p16 = (int16_t *) & width;
        *p16 = 854;
        break;
#endif
    default:
        p16 = (int16_t *) & width;
 800229a:	4b2f      	ldr	r3, [pc, #188]	; (8002358 <tft_init+0x75c>)
 800229c:	613b      	str	r3, [r7, #16]
        *p16 = 0;       //error value for width
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	2200      	movs	r2, #0
 80022a2:	801a      	strh	r2, [r3, #0]
        break;
 80022a4:	bf00      	nop
    }
    _lcd_rev = ((_lcd_capable & REV_SCREEN) != 0);
 80022a6:	4b29      	ldr	r3, [pc, #164]	; (800234c <tft_init+0x750>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	bf14      	ite	ne
 80022b2:	2301      	movne	r3, #1
 80022b4:	2300      	moveq	r3, #0
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	4b2b      	ldr	r3, [pc, #172]	; (8002368 <tft_init+0x76c>)
 80022bc:	801a      	strh	r2, [r3, #0]
    if (table8_ads != NULL) {
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00d      	beq.n	80022e0 <tft_init+0x6e4>
        static const uint8_t wake_on[]  = {
			0x11, 0,            //Sleep Out
            TFTLCD_DELAY8, 150,
            0x29, 0,            //Display On
        };
		init_table(&reset_off, sizeof(reset_off));
 80022c4:	2109      	movs	r1, #9
 80022c6:	4829      	ldr	r0, [pc, #164]	; (800236c <tft_init+0x770>)
 80022c8:	f7ff fa2a 	bl	8001720 <init_table>
	    init_table(table8_ads, table_size);   //can change PIXFMT
 80022cc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80022d0:	4619      	mov	r1, r3
 80022d2:	69f8      	ldr	r0, [r7, #28]
 80022d4:	f7ff fa24 	bl	8001720 <init_table>
		init_table(&wake_on, sizeof(wake_on));
 80022d8:	2106      	movs	r1, #6
 80022da:	4825      	ldr	r0, [pc, #148]	; (8002370 <tft_init+0x774>)
 80022dc:	f7ff fa20 	bl	8001720 <init_table>
    }
    setRotation(0);             //PORTRAIT
 80022e0:	2000      	movs	r0, #0
 80022e2:	f000 fe83 	bl	8002fec <setRotation>
    invertDisplay(false);
 80022e6:	2000      	movs	r0, #0
 80022e8:	f001 fc22 	bl	8003b30 <invertDisplay>
#if defined(SUPPORT_9488_555)
    if (_lcd_ID == 0x9488) {
 80022ec:	4b21      	ldr	r3, [pc, #132]	; (8002374 <tft_init+0x778>)
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	f249 4288 	movw	r2, #38024	; 0x9488
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d125      	bne.n	8002344 <tft_init+0x748>
		is555 = 0;
 80022f8:	4b1f      	ldr	r3, [pc, #124]	; (8002378 <tft_init+0x77c>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	701a      	strb	r2, [r3, #0]
		drawPixel(0, 0, 0xFFE0);
 80022fe:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002302:	2100      	movs	r1, #0
 8002304:	2000      	movs	r0, #0
 8002306:	f001 f8f9 	bl	80034fc <drawPixel>
		if (readPixel(0, 0) == 0xFF1F) {
 800230a:	2100      	movs	r1, #0
 800230c:	2000      	movs	r0, #0
 800230e:	f7fe fefe 	bl	800110e <readPixel>
 8002312:	4603      	mov	r3, r0
 8002314:	461a      	mov	r2, r3
 8002316:	f64f 731f 	movw	r3, #65311	; 0xff1f
 800231a:	429a      	cmp	r2, r3
 800231c:	d112      	bne.n	8002344 <tft_init+0x748>
			uint8_t pixfmt = 0x06;
 800231e:	2306      	movs	r3, #6
 8002320:	73fb      	strb	r3, [r7, #15]
			pushCommand(0x3A, &pixfmt, 1);
 8002322:	f107 030f 	add.w	r3, r7, #15
 8002326:	2201      	movs	r2, #1
 8002328:	4619      	mov	r1, r3
 800232a:	203a      	movs	r0, #58	; 0x3a
 800232c:	f7fe ff19 	bl	8001162 <pushCommand>
			_lcd_capable &= ~READ_24BITS;
 8002330:	4b06      	ldr	r3, [pc, #24]	; (800234c <tft_init+0x750>)
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	f023 0310 	bic.w	r3, r3, #16
 8002338:	b29a      	uxth	r2, r3
 800233a:	4b04      	ldr	r3, [pc, #16]	; (800234c <tft_init+0x750>)
 800233c:	801a      	strh	r2, [r3, #0]
			is555 = 1;
 800233e:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <tft_init+0x77c>)
 8002340:	2201      	movs	r2, #1
 8002342:	701a      	strb	r2, [r3, #0]
		}
	}
#endif
}
 8002344:	bf00      	nop
 8002346:	3720      	adds	r7, #32
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	200000e2 	.word	0x200000e2
 8002350:	0802e798 	.word	0x0802e798
 8002354:	08000fc9 	.word	0x08000fc9
 8002358:	08000fb1 	.word	0x08000fb1
 800235c:	0802e7d4 	.word	0x0802e7d4
 8002360:	0802e800 	.word	0x0802e800
 8002364:	0802e8b0 	.word	0x0802e8b0
 8002368:	200000e6 	.word	0x200000e6
 800236c:	0802e970 	.word	0x0802e970
 8002370:	0802e97c 	.word	0x0802e97c
 8002374:	200000e4 	.word	0x200000e4
 8002378:	200000da 	.word	0x200000da

0800237c <readID>:

uint16_t readID(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
    uint16_t ret, ret2;
    uint8_t msb;
    ret = readReg(0,0);           //forces a reset() if called before begin()
 8002382:	2100      	movs	r1, #0
 8002384:	2000      	movs	r0, #0
 8002386:	f7ff fb69 	bl	8001a5c <readReg>
 800238a:	4603      	mov	r3, r0
 800238c:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x5408)          //the SPFD5408 fails the 0xD3D3 test.
 800238e:	89fb      	ldrh	r3, [r7, #14]
 8002390:	f245 4208 	movw	r2, #21512	; 0x5408
 8002394:	4293      	cmp	r3, r2
 8002396:	d102      	bne.n	800239e <readID+0x22>
        return 0x5408;
 8002398:	f245 4308 	movw	r3, #21512	; 0x5408
 800239c:	e128      	b.n	80025f0 <readID+0x274>
    if (ret == 0x5420)          //the SPFD5420 fails the 0xD3D3 test.
 800239e:	89fb      	ldrh	r3, [r7, #14]
 80023a0:	f245 4220 	movw	r2, #21536	; 0x5420
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d102      	bne.n	80023ae <readID+0x32>
        return 0x5420;
 80023a8:	f245 4320 	movw	r3, #21536	; 0x5420
 80023ac:	e120      	b.n	80025f0 <readID+0x274>
    if (ret == 0x8989)          //SSD1289 is always 8989
 80023ae:	89fb      	ldrh	r3, [r7, #14]
 80023b0:	f648 1289 	movw	r2, #35209	; 0x8989
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d102      	bne.n	80023be <readID+0x42>
        return 0x1289;
 80023b8:	f241 2389 	movw	r3, #4745	; 0x1289
 80023bc:	e118      	b.n	80025f0 <readID+0x274>
    ret = readReg(0x67,0);        //HX8347-A
 80023be:	2100      	movs	r1, #0
 80023c0:	2067      	movs	r0, #103	; 0x67
 80023c2:	f7ff fb4b 	bl	8001a5c <readReg>
 80023c6:	4603      	mov	r3, r0
 80023c8:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x4747)
 80023ca:	89fb      	ldrh	r3, [r7, #14]
 80023cc:	f244 7247 	movw	r2, #18247	; 0x4747
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d102      	bne.n	80023da <readID+0x5e>
        return 0x8347;
 80023d4:	f248 3347 	movw	r3, #33607	; 0x8347
 80023d8:	e10a      	b.n	80025f0 <readID+0x274>
//#if defined(SUPPORT_1963) && USING_16BIT_BUS
    ret = readReg32(0xA1);      //SSD1963: [01 57 61 01]
 80023da:	20a1      	movs	r0, #161	; 0xa1
 80023dc:	f7ff fbcc 	bl	8001b78 <readReg32>
 80023e0:	4603      	mov	r3, r0
 80023e2:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x6101)
 80023e4:	89fb      	ldrh	r3, [r7, #14]
 80023e6:	f246 1201 	movw	r2, #24833	; 0x6101
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d102      	bne.n	80023f4 <readID+0x78>
        return 0x1963;
 80023ee:	f641 1363 	movw	r3, #6499	; 0x1963
 80023f2:	e0fd      	b.n	80025f0 <readID+0x274>
    if (ret == 0xFFFF)          //R61526: [xx FF FF FF]
 80023f4:	89fb      	ldrh	r3, [r7, #14]
 80023f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d102      	bne.n	8002404 <readID+0x88>
        return 0x1526;          //subsequent begin() enables Command Access
 80023fe:	f241 5326 	movw	r3, #5414	; 0x1526
 8002402:	e0f5      	b.n	80025f0 <readID+0x274>
//    if (ret == 0xFF00)          //R61520: [xx FF FF 00]
//        return 0x1520;          //subsequent begin() enables Command Access
//#endif
	ret = readReg40(0xBF);
 8002404:	20bf      	movs	r0, #191	; 0xbf
 8002406:	f7ff fbd2 	bl	8001bae <readReg40>
 800240a:	4603      	mov	r3, r0
 800240c:	81fb      	strh	r3, [r7, #14]
	if (ret == 0x8357)          //HX8357B: [xx 01 62 83 57 FF]
 800240e:	89fb      	ldrh	r3, [r7, #14]
 8002410:	f248 3257 	movw	r2, #33623	; 0x8357
 8002414:	4293      	cmp	r3, r2
 8002416:	d102      	bne.n	800241e <readID+0xa2>
        return 0x8357;
 8002418:	f248 3357 	movw	r3, #33623	; 0x8357
 800241c:	e0e8      	b.n	80025f0 <readID+0x274>
	if (ret == 0x9481)          //ILI9481: [xx 02 04 94 81 FF]
 800241e:	89fb      	ldrh	r3, [r7, #14]
 8002420:	f249 4281 	movw	r2, #38017	; 0x9481
 8002424:	4293      	cmp	r3, r2
 8002426:	d102      	bne.n	800242e <readID+0xb2>
        return 0x9481;
 8002428:	f249 4381 	movw	r3, #38017	; 0x9481
 800242c:	e0e0      	b.n	80025f0 <readID+0x274>
    if (ret == 0x1511)          //?R61511: [xx 02 04 15 11] not tested yet
 800242e:	89fb      	ldrh	r3, [r7, #14]
 8002430:	f241 5211 	movw	r2, #5393	; 0x1511
 8002434:	4293      	cmp	r3, r2
 8002436:	d102      	bne.n	800243e <readID+0xc2>
        return 0x1511;
 8002438:	f241 5311 	movw	r3, #5393	; 0x1511
 800243c:	e0d8      	b.n	80025f0 <readID+0x274>
    if (ret == 0x1520)          //?R61520: [xx 01 22 15 20]
 800243e:	89fb      	ldrh	r3, [r7, #14]
 8002440:	f5b3 5fa9 	cmp.w	r3, #5408	; 0x1520
 8002444:	d102      	bne.n	800244c <readID+0xd0>
        return 0x1520;
 8002446:	f44f 53a9 	mov.w	r3, #5408	; 0x1520
 800244a:	e0d1      	b.n	80025f0 <readID+0x274>
    if (ret == 0x1526)          //?R61526: [xx 01 22 15 26]
 800244c:	89fb      	ldrh	r3, [r7, #14]
 800244e:	f241 5226 	movw	r2, #5414	; 0x1526
 8002452:	4293      	cmp	r3, r2
 8002454:	d102      	bne.n	800245c <readID+0xe0>
        return 0x1526;
 8002456:	f241 5326 	movw	r3, #5414	; 0x1526
 800245a:	e0c9      	b.n	80025f0 <readID+0x274>
    if (ret == 0x1581)          //R61581:  [xx 01 22 15 81]
 800245c:	89fb      	ldrh	r3, [r7, #14]
 800245e:	f241 5281 	movw	r2, #5505	; 0x1581
 8002462:	4293      	cmp	r3, r2
 8002464:	d102      	bne.n	800246c <readID+0xf0>
        return 0x1581;
 8002466:	f241 5381 	movw	r3, #5505	; 0x1581
 800246a:	e0c1      	b.n	80025f0 <readID+0x274>
    if (ret == 0x1400)          //?RM68140:[xx FF 68 14 00] not tested yet
 800246c:	89fb      	ldrh	r3, [r7, #14]
 800246e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002472:	d102      	bne.n	800247a <readID+0xfe>
        return 0x6814;
 8002474:	f646 0314 	movw	r3, #26644	; 0x6814
 8002478:	e0ba      	b.n	80025f0 <readID+0x274>
    ret = readReg32(0xD4);
 800247a:	20d4      	movs	r0, #212	; 0xd4
 800247c:	f7ff fb7c 	bl	8001b78 <readReg32>
 8002480:	4603      	mov	r3, r0
 8002482:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x5310)          //NT35310: [xx 01 53 10]
 8002484:	89fb      	ldrh	r3, [r7, #14]
 8002486:	f245 3210 	movw	r2, #21264	; 0x5310
 800248a:	4293      	cmp	r3, r2
 800248c:	d102      	bne.n	8002494 <readID+0x118>
        return 0x5310;
 800248e:	f245 3310 	movw	r3, #21264	; 0x5310
 8002492:	e0ad      	b.n	80025f0 <readID+0x274>
    ret = readReg32(0xD7);
 8002494:	20d7      	movs	r0, #215	; 0xd7
 8002496:	f7ff fb6f 	bl	8001b78 <readReg32>
 800249a:	4603      	mov	r3, r0
 800249c:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x8031)          //weird unknown from BangGood [xx 20 80 31] PrinceCharles
 800249e:	89fb      	ldrh	r3, [r7, #14]
 80024a0:	f248 0231 	movw	r2, #32817	; 0x8031
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d102      	bne.n	80024ae <readID+0x132>
        return 0x8031;
 80024a8:	f248 0331 	movw	r3, #32817	; 0x8031
 80024ac:	e0a0      	b.n	80025f0 <readID+0x274>
    ret = readReg40(0xEF);      //ILI9327: [xx 02 04 93 27 FF]
 80024ae:	20ef      	movs	r0, #239	; 0xef
 80024b0:	f7ff fb7d 	bl	8001bae <readReg40>
 80024b4:	4603      	mov	r3, r0
 80024b6:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x9327)
 80024b8:	89fb      	ldrh	r3, [r7, #14]
 80024ba:	f249 3227 	movw	r2, #37671	; 0x9327
 80024be:	4293      	cmp	r3, r2
 80024c0:	d102      	bne.n	80024c8 <readID+0x14c>
        return 0x9327;
 80024c2:	f249 3327 	movw	r3, #37671	; 0x9327
 80024c6:	e093      	b.n	80025f0 <readID+0x274>
    ret = readReg32(0xFE) >> 8; //weird unknown from BangGood [04 20 53]
 80024c8:	20fe      	movs	r0, #254	; 0xfe
 80024ca:	f7ff fb55 	bl	8001b78 <readReg32>
 80024ce:	4603      	mov	r3, r0
 80024d0:	0a1b      	lsrs	r3, r3, #8
 80024d2:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x2053)
 80024d4:	89fb      	ldrh	r3, [r7, #14]
 80024d6:	f242 0253 	movw	r2, #8275	; 0x2053
 80024da:	4293      	cmp	r3, r2
 80024dc:	d102      	bne.n	80024e4 <readID+0x168>
        return 0x2053;
 80024de:	f242 0353 	movw	r3, #8275	; 0x2053
 80024e2:	e085      	b.n	80025f0 <readID+0x274>
    uint32_t ret32 = readReg32(0x04);
 80024e4:	2004      	movs	r0, #4
 80024e6:	f7ff fb47 	bl	8001b78 <readReg32>
 80024ea:	60b8      	str	r0, [r7, #8]
    msb = ret32 >> 16;
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	0c1b      	lsrs	r3, r3, #16
 80024f0:	71fb      	strb	r3, [r7, #7]
    ret = ret32;
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	81fb      	strh	r3, [r7, #14]
//    if (msb = 0x38 && ret == 0x8000) //unknown [xx 38 80 00] with D3 = 0x1602
    if (msb == 0x00 && ret == 0x8000) { //HX8357-D [xx 00 80 00]
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d122      	bne.n	8002542 <readID+0x1c6>
 80024fc:	89fb      	ldrh	r3, [r7, #14]
 80024fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002502:	d11e      	bne.n	8002542 <readID+0x1c6>
#if 1
        uint8_t cmds[] = {0xFF, 0x83, 0x57};
 8002504:	4a3c      	ldr	r2, [pc, #240]	; (80025f8 <readID+0x27c>)
 8002506:	1d3b      	adds	r3, r7, #4
 8002508:	6812      	ldr	r2, [r2, #0]
 800250a:	4611      	mov	r1, r2
 800250c:	8019      	strh	r1, [r3, #0]
 800250e:	3302      	adds	r3, #2
 8002510:	0c12      	lsrs	r2, r2, #16
 8002512:	701a      	strb	r2, [r3, #0]
        pushCommand(0xB9, cmds, 3);
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	2203      	movs	r2, #3
 8002518:	4619      	mov	r1, r3
 800251a:	20b9      	movs	r0, #185	; 0xb9
 800251c:	f7fe fe21 	bl	8001162 <pushCommand>
        msb = readReg(0xD0,0);
 8002520:	2100      	movs	r1, #0
 8002522:	20d0      	movs	r0, #208	; 0xd0
 8002524:	f7ff fa9a 	bl	8001a5c <readReg>
 8002528:	4603      	mov	r3, r0
 800252a:	71fb      	strb	r3, [r7, #7]
        if (msb == 0x99) return 0x0099; //HX8357-D from datasheet
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	2b99      	cmp	r3, #153	; 0x99
 8002530:	d101      	bne.n	8002536 <readID+0x1ba>
 8002532:	2399      	movs	r3, #153	; 0x99
 8002534:	e05c      	b.n	80025f0 <readID+0x274>
        if (msb == 0x90)        //HX8357-C undocumented
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	2b90      	cmp	r3, #144	; 0x90
 800253a:	d102      	bne.n	8002542 <readID+0x1c6>
#endif
            return 0x9090;      //BIG CHANGE: HX8357-D was 0x8357
 800253c:	f249 0390 	movw	r3, #37008	; 0x9090
 8002540:	e056      	b.n	80025f0 <readID+0x274>
    }
//    if (msb == 0xFF && ret == 0xFFFF) //R61526 [xx FF FF FF]
//        return 0x1526;          //subsequent begin() enables Command Access
    if (ret == 0x1526)          //R61526 [xx 06 15 26] if I have written NVM
 8002542:	89fb      	ldrh	r3, [r7, #14]
 8002544:	f241 5226 	movw	r2, #5414	; 0x1526
 8002548:	4293      	cmp	r3, r2
 800254a:	d102      	bne.n	8002552 <readID+0x1d6>
        return 0x1526;          //subsequent begin() enables Command Access
 800254c:	f241 5326 	movw	r3, #5414	; 0x1526
 8002550:	e04e      	b.n	80025f0 <readID+0x274>
	if (ret == 0x89F0)          //ST7735S: [xx 7C 89 F0]
 8002552:	89fb      	ldrh	r3, [r7, #14]
 8002554:	f648 12f0 	movw	r2, #35312	; 0x89f0
 8002558:	4293      	cmp	r3, r2
 800255a:	d102      	bne.n	8002562 <readID+0x1e6>
        return 0x7735;
 800255c:	f247 7335 	movw	r3, #30517	; 0x7735
 8002560:	e046      	b.n	80025f0 <readID+0x274>
	if (ret == 0x8552)          //ST7789V: [xx 85 85 52]
 8002562:	89fb      	ldrh	r3, [r7, #14]
 8002564:	f248 5252 	movw	r2, #34130	; 0x8552
 8002568:	4293      	cmp	r3, r2
 800256a:	d102      	bne.n	8002572 <readID+0x1f6>
        return 0x7789;
 800256c:	f247 7389 	movw	r3, #30601	; 0x7789
 8002570:	e03e      	b.n	80025f0 <readID+0x274>
    if (ret == 0xAC11)          //?unknown [xx 61 AC 11]
 8002572:	89fb      	ldrh	r3, [r7, #14]
 8002574:	f64a 4211 	movw	r2, #44049	; 0xac11
 8002578:	4293      	cmp	r3, r2
 800257a:	d102      	bne.n	8002582 <readID+0x206>
        return 0xAC11;
 800257c:	f64a 4311 	movw	r3, #44049	; 0xac11
 8002580:	e036      	b.n	80025f0 <readID+0x274>
    ret32 = readReg32(0xD3);      //[xx 91 63 00]
 8002582:	20d3      	movs	r0, #211	; 0xd3
 8002584:	f7ff faf8 	bl	8001b78 <readReg32>
 8002588:	60b8      	str	r0, [r7, #8]
    ret = ret32 >> 8;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	0a1b      	lsrs	r3, r3, #8
 800258e:	81fb      	strh	r3, [r7, #14]
    if (ret == 0x9163) return ret;
 8002590:	89fb      	ldrh	r3, [r7, #14]
 8002592:	f249 1263 	movw	r2, #37219	; 0x9163
 8002596:	4293      	cmp	r3, r2
 8002598:	d101      	bne.n	800259e <readID+0x222>
 800259a:	89fb      	ldrh	r3, [r7, #14]
 800259c:	e028      	b.n	80025f0 <readID+0x274>
    ret = readReg32(0xD3);      //for ILI9488, 9486, 9340, 9341
 800259e:	20d3      	movs	r0, #211	; 0xd3
 80025a0:	f7ff faea 	bl	8001b78 <readReg32>
 80025a4:	4603      	mov	r3, r0
 80025a6:	81fb      	strh	r3, [r7, #14]
    msb = ret >> 8;
 80025a8:	89fb      	ldrh	r3, [r7, #14]
 80025aa:	0a1b      	lsrs	r3, r3, #8
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	71fb      	strb	r3, [r7, #7]
    if (msb == 0x93 || msb == 0x94 || msb == 0x98 || msb == 0x77 || msb == 0x16)
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	2b93      	cmp	r3, #147	; 0x93
 80025b4:	d00b      	beq.n	80025ce <readID+0x252>
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	2b94      	cmp	r3, #148	; 0x94
 80025ba:	d008      	beq.n	80025ce <readID+0x252>
 80025bc:	79fb      	ldrb	r3, [r7, #7]
 80025be:	2b98      	cmp	r3, #152	; 0x98
 80025c0:	d005      	beq.n	80025ce <readID+0x252>
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	2b77      	cmp	r3, #119	; 0x77
 80025c6:	d002      	beq.n	80025ce <readID+0x252>
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	2b16      	cmp	r3, #22
 80025cc:	d101      	bne.n	80025d2 <readID+0x256>
        return ret;             //0x9488, 9486, 9340, 9341, 7796
 80025ce:	89fb      	ldrh	r3, [r7, #14]
 80025d0:	e00e      	b.n	80025f0 <readID+0x274>
    if (ret == 0x00D3 || ret == 0xD3D3)
 80025d2:	89fb      	ldrh	r3, [r7, #14]
 80025d4:	2bd3      	cmp	r3, #211	; 0xd3
 80025d6:	d004      	beq.n	80025e2 <readID+0x266>
 80025d8:	89fb      	ldrh	r3, [r7, #14]
 80025da:	f24d 32d3 	movw	r2, #54227	; 0xd3d3
 80025de:	4293      	cmp	r3, r2
 80025e0:	d101      	bne.n	80025e6 <readID+0x26a>
        return ret;             //16-bit write-only bus
 80025e2:	89fb      	ldrh	r3, [r7, #14]
 80025e4:	e004      	b.n	80025f0 <readID+0x274>
	pushCommand(0xD9, &msb, 1);
	ret = (ret2 << 8) | readReg(0xD3);
//	if (ret2 == 0x93)
    	return ret2;
*/
	return readReg(0,0);          //0154, 7783, 9320, 9325, 9335, B505, B509
 80025e6:	2100      	movs	r1, #0
 80025e8:	2000      	movs	r0, #0
 80025ea:	f7ff fa37 	bl	8001a5c <readReg>
 80025ee:	4603      	mov	r3, r0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	08006040 	.word	0x08006040

080025fc <readGRAM>:

// independent cursor and window registers.   S6D0154, ST7781 increments.  ILI92320/5 do not.
int16_t readGRAM(int16_t x, int16_t y, uint16_t * block, int16_t w, int16_t h)
{
 80025fc:	b590      	push	{r4, r7, lr}
 80025fe:	b08b      	sub	sp, #44	; 0x2c
 8002600:	af00      	add	r7, sp, #0
 8002602:	60ba      	str	r2, [r7, #8]
 8002604:	461a      	mov	r2, r3
 8002606:	4603      	mov	r3, r0
 8002608:	81fb      	strh	r3, [r7, #14]
 800260a:	460b      	mov	r3, r1
 800260c:	81bb      	strh	r3, [r7, #12]
 800260e:	4613      	mov	r3, r2
 8002610:	80fb      	strh	r3, [r7, #6]
    uint16_t ret, dummy, _MR = _MW;
 8002612:	4b8d      	ldr	r3, [pc, #564]	; (8002848 <readGRAM+0x24c>)
 8002614:	881b      	ldrh	r3, [r3, #0]
 8002616:	84bb      	strh	r3, [r7, #36]	; 0x24
    int16_t n = w * h, row = 0, col = 0;
 8002618:	88fa      	ldrh	r2, [r7, #6]
 800261a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800261c:	fb12 f303 	smulbb	r3, r2, r3
 8002620:	b29b      	uxth	r3, r3
 8002622:	847b      	strh	r3, [r7, #34]	; 0x22
 8002624:	2300      	movs	r3, #0
 8002626:	843b      	strh	r3, [r7, #32]
 8002628:	2300      	movs	r3, #0
 800262a:	83fb      	strh	r3, [r7, #30]
    uint8_t r, g, b, tmp;
    if (!is8347 && (_lcd_capable & MIPI_DCS_REV1)) // HX8347 uses same register
 800262c:	4b87      	ldr	r3, [pc, #540]	; (800284c <readGRAM+0x250>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d107      	bne.n	8002644 <readGRAM+0x48>
 8002634:	4b86      	ldr	r3, [pc, #536]	; (8002850 <readGRAM+0x254>)
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <readGRAM+0x48>
        _MR = 0x2E;
 8002640:	232e      	movs	r3, #46	; 0x2e
 8002642:	84bb      	strh	r3, [r7, #36]	; 0x24
    if (_lcd_ID == 0x1602) _MR = 0x2E;
 8002644:	4b83      	ldr	r3, [pc, #524]	; (8002854 <readGRAM+0x258>)
 8002646:	881b      	ldrh	r3, [r3, #0]
 8002648:	f241 6202 	movw	r2, #5634	; 0x1602
 800264c:	4293      	cmp	r3, r2
 800264e:	d101      	bne.n	8002654 <readGRAM+0x58>
 8002650:	232e      	movs	r3, #46	; 0x2e
 8002652:	84bb      	strh	r3, [r7, #36]	; 0x24
    setAddrWindow(x, y, x + w - 1, y + h - 1);
 8002654:	89fa      	ldrh	r2, [r7, #14]
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	4413      	add	r3, r2
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29b      	uxth	r3, r3
 8002660:	b21c      	sxth	r4, r3
 8002662:	89ba      	ldrh	r2, [r7, #12]
 8002664:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002666:	4413      	add	r3, r2
 8002668:	b29b      	uxth	r3, r3
 800266a:	3b01      	subs	r3, #1
 800266c:	b29b      	uxth	r3, r3
 800266e:	b21b      	sxth	r3, r3
 8002670:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8002674:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8002678:	4622      	mov	r2, r4
 800267a:	f000 fff5 	bl	8003668 <setAddrWindow>
    while (n > 0) {
 800267e:	f000 bc8c 	b.w	8002f9a <readGRAM+0x99e>
        if (!(_lcd_capable & MIPI_DCS_REV1)) {
 8002682:	4b73      	ldr	r3, [pc, #460]	; (8002850 <readGRAM+0x254>)
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	2b00      	cmp	r3, #0
 800268c:	d111      	bne.n	80026b2 <readGRAM+0xb6>
            WriteCmdData(_MC, x + col);
 800268e:	4b72      	ldr	r3, [pc, #456]	; (8002858 <readGRAM+0x25c>)
 8002690:	8818      	ldrh	r0, [r3, #0]
 8002692:	89fa      	ldrh	r2, [r7, #14]
 8002694:	8bfb      	ldrh	r3, [r7, #30]
 8002696:	4413      	add	r3, r2
 8002698:	b29b      	uxth	r3, r3
 800269a:	4619      	mov	r1, r3
 800269c:	f7fe fd4f 	bl	800113e <WriteCmdData>
            WriteCmdData(_MP, y + row);
 80026a0:	4b6e      	ldr	r3, [pc, #440]	; (800285c <readGRAM+0x260>)
 80026a2:	8818      	ldrh	r0, [r3, #0]
 80026a4:	89ba      	ldrh	r2, [r7, #12]
 80026a6:	8c3b      	ldrh	r3, [r7, #32]
 80026a8:	4413      	add	r3, r2
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	4619      	mov	r1, r3
 80026ae:	f7fe fd46 	bl	800113e <WriteCmdData>
        }
        CS_ACTIVE;
 80026b2:	2108      	movs	r1, #8
 80026b4:	486a      	ldr	r0, [pc, #424]	; (8002860 <readGRAM+0x264>)
 80026b6:	f7fe fc2d 	bl	8000f14 <PIN_LOW>
        WriteCmd(_MR);
 80026ba:	2104      	movs	r1, #4
 80026bc:	4868      	ldr	r0, [pc, #416]	; (8002860 <readGRAM+0x264>)
 80026be:	f7fe fc29 	bl	8000f14 <PIN_LOW>
 80026c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80026c4:	0a1b      	lsrs	r3, r3, #8
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	777b      	strb	r3, [r7, #29]
 80026ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80026cc:	773b      	strb	r3, [r7, #28]
 80026ce:	4b64      	ldr	r3, [pc, #400]	; (8002860 <readGRAM+0x264>)
 80026d0:	4a64      	ldr	r2, [pc, #400]	; (8002864 <readGRAM+0x268>)
 80026d2:	619a      	str	r2, [r3, #24]
 80026d4:	4b64      	ldr	r3, [pc, #400]	; (8002868 <readGRAM+0x26c>)
 80026d6:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 80026da:	619a      	str	r2, [r3, #24]
 80026dc:	7f7b      	ldrb	r3, [r7, #29]
 80026de:	035b      	lsls	r3, r3, #13
 80026e0:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 80026e4:	7f7b      	ldrb	r3, [r7, #29]
 80026e6:	109b      	asrs	r3, r3, #2
 80026e8:	f003 0320 	and.w	r3, r3, #32
 80026ec:	431a      	orrs	r2, r3
 80026ee:	4b5c      	ldr	r3, [pc, #368]	; (8002860 <readGRAM+0x264>)
 80026f0:	619a      	str	r2, [r3, #24]
 80026f2:	7f7b      	ldrb	r3, [r7, #29]
 80026f4:	4a5c      	ldr	r2, [pc, #368]	; (8002868 <readGRAM+0x26c>)
 80026f6:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 80026fa:	6193      	str	r3, [r2, #24]
 80026fc:	2102      	movs	r1, #2
 80026fe:	4858      	ldr	r0, [pc, #352]	; (8002860 <readGRAM+0x264>)
 8002700:	f7fe fc08 	bl	8000f14 <PIN_LOW>
 8002704:	2102      	movs	r1, #2
 8002706:	4856      	ldr	r0, [pc, #344]	; (8002860 <readGRAM+0x264>)
 8002708:	f7fe fc14 	bl	8000f34 <PIN_HIGH>
 800270c:	2102      	movs	r1, #2
 800270e:	4854      	ldr	r0, [pc, #336]	; (8002860 <readGRAM+0x264>)
 8002710:	f7fe fc10 	bl	8000f34 <PIN_HIGH>
 8002714:	4b52      	ldr	r3, [pc, #328]	; (8002860 <readGRAM+0x264>)
 8002716:	4a53      	ldr	r2, [pc, #332]	; (8002864 <readGRAM+0x268>)
 8002718:	619a      	str	r2, [r3, #24]
 800271a:	4b53      	ldr	r3, [pc, #332]	; (8002868 <readGRAM+0x26c>)
 800271c:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8002720:	619a      	str	r2, [r3, #24]
 8002722:	7f3b      	ldrb	r3, [r7, #28]
 8002724:	035b      	lsls	r3, r3, #13
 8002726:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 800272a:	7f3b      	ldrb	r3, [r7, #28]
 800272c:	109b      	asrs	r3, r3, #2
 800272e:	f003 0320 	and.w	r3, r3, #32
 8002732:	431a      	orrs	r2, r3
 8002734:	4b4a      	ldr	r3, [pc, #296]	; (8002860 <readGRAM+0x264>)
 8002736:	619a      	str	r2, [r3, #24]
 8002738:	7f3b      	ldrb	r3, [r7, #28]
 800273a:	4a4b      	ldr	r2, [pc, #300]	; (8002868 <readGRAM+0x26c>)
 800273c:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8002740:	6193      	str	r3, [r2, #24]
 8002742:	2102      	movs	r1, #2
 8002744:	4846      	ldr	r0, [pc, #280]	; (8002860 <readGRAM+0x264>)
 8002746:	f7fe fbe5 	bl	8000f14 <PIN_LOW>
 800274a:	2102      	movs	r1, #2
 800274c:	4844      	ldr	r0, [pc, #272]	; (8002860 <readGRAM+0x264>)
 800274e:	f7fe fbf1 	bl	8000f34 <PIN_HIGH>
 8002752:	2102      	movs	r1, #2
 8002754:	4842      	ldr	r0, [pc, #264]	; (8002860 <readGRAM+0x264>)
 8002756:	f7fe fbed 	bl	8000f34 <PIN_HIGH>
 800275a:	2104      	movs	r1, #4
 800275c:	4840      	ldr	r0, [pc, #256]	; (8002860 <readGRAM+0x264>)
 800275e:	f7fe fbe9 	bl	8000f34 <PIN_HIGH>
        setReadDir();
 8002762:	f7fe fd1f 	bl	80011a4 <setReadDir>
        if (_lcd_capable & READ_NODUMMY) {
 8002766:	4b3a      	ldr	r3, [pc, #232]	; (8002850 <readGRAM+0x254>)
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800276e:	2b00      	cmp	r3, #0
 8002770:	f040 813e 	bne.w	80029f0 <readGRAM+0x3f4>
            ;
        } else if ((_lcd_capable & MIPI_DCS_REV1) || _lcd_ID == 0x1289) {
 8002774:	4b36      	ldr	r3, [pc, #216]	; (8002850 <readGRAM+0x254>)
 8002776:	881b      	ldrh	r3, [r3, #0]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	2b00      	cmp	r3, #0
 800277e:	d105      	bne.n	800278c <readGRAM+0x190>
 8002780:	4b34      	ldr	r3, [pc, #208]	; (8002854 <readGRAM+0x258>)
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	f241 2289 	movw	r2, #4745	; 0x1289
 8002788:	4293      	cmp	r3, r2
 800278a:	d16f      	bne.n	800286c <readGRAM+0x270>
            READ_8(r);
 800278c:	2101      	movs	r1, #1
 800278e:	4834      	ldr	r0, [pc, #208]	; (8002860 <readGRAM+0x264>)
 8002790:	f7fe fbd0 	bl	8000f34 <PIN_HIGH>
 8002794:	2101      	movs	r1, #1
 8002796:	4832      	ldr	r0, [pc, #200]	; (8002860 <readGRAM+0x264>)
 8002798:	f7fe fbbc 	bl	8000f14 <PIN_LOW>
 800279c:	2101      	movs	r1, #1
 800279e:	4830      	ldr	r0, [pc, #192]	; (8002860 <readGRAM+0x264>)
 80027a0:	f7fe fbb8 	bl	8000f14 <PIN_LOW>
 80027a4:	2101      	movs	r1, #1
 80027a6:	482e      	ldr	r0, [pc, #184]	; (8002860 <readGRAM+0x264>)
 80027a8:	f7fe fbb4 	bl	8000f14 <PIN_LOW>
 80027ac:	2101      	movs	r1, #1
 80027ae:	482c      	ldr	r0, [pc, #176]	; (8002860 <readGRAM+0x264>)
 80027b0:	f7fe fbb0 	bl	8000f14 <PIN_LOW>
 80027b4:	4b2c      	ldr	r3, [pc, #176]	; (8002868 <readGRAM+0x26c>)
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	4b29      	ldr	r3, [pc, #164]	; (8002868 <readGRAM+0x26c>)
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	4313      	orrs	r3, r2
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	4b23      	ldr	r3, [pc, #140]	; (8002860 <readGRAM+0x264>)
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	0b5b      	lsrs	r3, r3, #13
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	f003 0304 	and.w	r3, r3, #4
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	4313      	orrs	r3, r2
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4b21      	ldr	r3, [pc, #132]	; (8002868 <readGRAM+0x26c>)
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	f003 0308 	and.w	r3, r3, #8
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	4313      	orrs	r3, r2
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <readGRAM+0x26c>)
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	f003 0310 	and.w	r3, r3, #16
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	4313      	orrs	r3, r2
 8002800:	b2da      	uxtb	r2, r3
 8002802:	4b19      	ldr	r3, [pc, #100]	; (8002868 <readGRAM+0x26c>)
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	b2db      	uxtb	r3, r3
 8002808:	f003 0320 	and.w	r3, r3, #32
 800280c:	b2db      	uxtb	r3, r3
 800280e:	4313      	orrs	r3, r2
 8002810:	b2da      	uxtb	r2, r3
 8002812:	4b15      	ldr	r3, [pc, #84]	; (8002868 <readGRAM+0x26c>)
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	b2db      	uxtb	r3, r3
 8002818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800281c:	b2db      	uxtb	r3, r3
 800281e:	4313      	orrs	r3, r2
 8002820:	b2da      	uxtb	r2, r3
 8002822:	4b0f      	ldr	r3, [pc, #60]	; (8002860 <readGRAM+0x264>)
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	b2db      	uxtb	r3, r3
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	b2db      	uxtb	r3, r3
 800282c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002830:	b2db      	uxtb	r3, r3
 8002832:	4313      	orrs	r3, r2
 8002834:	75fb      	strb	r3, [r7, #23]
 8002836:	2101      	movs	r1, #1
 8002838:	4809      	ldr	r0, [pc, #36]	; (8002860 <readGRAM+0x264>)
 800283a:	f7fe fb7b 	bl	8000f34 <PIN_HIGH>
 800283e:	2101      	movs	r1, #1
 8002840:	4807      	ldr	r0, [pc, #28]	; (8002860 <readGRAM+0x264>)
 8002842:	f7fe fb77 	bl	8000f34 <PIN_HIGH>
 8002846:	e0d3      	b.n	80029f0 <readGRAM+0x3f4>
 8002848:	200000ee 	.word	0x200000ee
 800284c:	200000d9 	.word	0x200000d9
 8002850:	200000e2 	.word	0x200000e2
 8002854:	200000e4 	.word	0x200000e4
 8002858:	200000ea 	.word	0x200000ea
 800285c:	200000ec 	.word	0x200000ec
 8002860:	40020000 	.word	0x40020000
 8002864:	80200000 	.word	0x80200000
 8002868:	40020400 	.word	0x40020400
        } else {
            READ_16(dummy);
 800286c:	2101      	movs	r1, #1
 800286e:	4893      	ldr	r0, [pc, #588]	; (8002abc <readGRAM+0x4c0>)
 8002870:	f7fe fb60 	bl	8000f34 <PIN_HIGH>
 8002874:	2101      	movs	r1, #1
 8002876:	4891      	ldr	r0, [pc, #580]	; (8002abc <readGRAM+0x4c0>)
 8002878:	f7fe fb4c 	bl	8000f14 <PIN_LOW>
 800287c:	2101      	movs	r1, #1
 800287e:	488f      	ldr	r0, [pc, #572]	; (8002abc <readGRAM+0x4c0>)
 8002880:	f7fe fb48 	bl	8000f14 <PIN_LOW>
 8002884:	2101      	movs	r1, #1
 8002886:	488d      	ldr	r0, [pc, #564]	; (8002abc <readGRAM+0x4c0>)
 8002888:	f7fe fb44 	bl	8000f14 <PIN_LOW>
 800288c:	2101      	movs	r1, #1
 800288e:	488b      	ldr	r0, [pc, #556]	; (8002abc <readGRAM+0x4c0>)
 8002890:	f7fe fb40 	bl	8000f14 <PIN_LOW>
 8002894:	4b8a      	ldr	r3, [pc, #552]	; (8002ac0 <readGRAM+0x4c4>)
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	b2db      	uxtb	r3, r3
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	4b87      	ldr	r3, [pc, #540]	; (8002ac0 <readGRAM+0x4c4>)
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	4313      	orrs	r3, r2
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	4b82      	ldr	r3, [pc, #520]	; (8002abc <readGRAM+0x4c0>)
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	0b5b      	lsrs	r3, r3, #13
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	4313      	orrs	r3, r2
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	4b7f      	ldr	r3, [pc, #508]	; (8002ac0 <readGRAM+0x4c4>)
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	f003 0308 	and.w	r3, r3, #8
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	4313      	orrs	r3, r2
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	4b7b      	ldr	r3, [pc, #492]	; (8002ac0 <readGRAM+0x4c4>)
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	f003 0310 	and.w	r3, r3, #16
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	4313      	orrs	r3, r2
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	4b77      	ldr	r3, [pc, #476]	; (8002ac0 <readGRAM+0x4c4>)
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	f003 0320 	and.w	r3, r3, #32
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	4313      	orrs	r3, r2
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4b73      	ldr	r3, [pc, #460]	; (8002ac0 <readGRAM+0x4c4>)
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	4313      	orrs	r3, r2
 8002900:	b2da      	uxtb	r2, r3
 8002902:	4b6e      	ldr	r3, [pc, #440]	; (8002abc <readGRAM+0x4c0>)
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	b2db      	uxtb	r3, r3
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	b2db      	uxtb	r3, r3
 800290c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002910:	b2db      	uxtb	r3, r3
 8002912:	4313      	orrs	r3, r2
 8002914:	76fb      	strb	r3, [r7, #27]
 8002916:	2101      	movs	r1, #1
 8002918:	4868      	ldr	r0, [pc, #416]	; (8002abc <readGRAM+0x4c0>)
 800291a:	f7fe fb0b 	bl	8000f34 <PIN_HIGH>
 800291e:	2101      	movs	r1, #1
 8002920:	4866      	ldr	r0, [pc, #408]	; (8002abc <readGRAM+0x4c0>)
 8002922:	f7fe fb07 	bl	8000f34 <PIN_HIGH>
 8002926:	2101      	movs	r1, #1
 8002928:	4864      	ldr	r0, [pc, #400]	; (8002abc <readGRAM+0x4c0>)
 800292a:	f7fe fb03 	bl	8000f34 <PIN_HIGH>
 800292e:	2101      	movs	r1, #1
 8002930:	4862      	ldr	r0, [pc, #392]	; (8002abc <readGRAM+0x4c0>)
 8002932:	f7fe faef 	bl	8000f14 <PIN_LOW>
 8002936:	2101      	movs	r1, #1
 8002938:	4860      	ldr	r0, [pc, #384]	; (8002abc <readGRAM+0x4c0>)
 800293a:	f7fe faeb 	bl	8000f14 <PIN_LOW>
 800293e:	2101      	movs	r1, #1
 8002940:	485e      	ldr	r0, [pc, #376]	; (8002abc <readGRAM+0x4c0>)
 8002942:	f7fe fae7 	bl	8000f14 <PIN_LOW>
 8002946:	2101      	movs	r1, #1
 8002948:	485c      	ldr	r0, [pc, #368]	; (8002abc <readGRAM+0x4c0>)
 800294a:	f7fe fae3 	bl	8000f14 <PIN_LOW>
 800294e:	4b5c      	ldr	r3, [pc, #368]	; (8002ac0 <readGRAM+0x4c4>)
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	b29b      	uxth	r3, r3
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	b29a      	uxth	r2, r3
 800295a:	4b59      	ldr	r3, [pc, #356]	; (8002ac0 <readGRAM+0x4c4>)
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	b29b      	uxth	r3, r3
 8002960:	f003 0302 	and.w	r3, r3, #2
 8002964:	b29b      	uxth	r3, r3
 8002966:	4313      	orrs	r3, r2
 8002968:	b29a      	uxth	r2, r3
 800296a:	4b54      	ldr	r3, [pc, #336]	; (8002abc <readGRAM+0x4c0>)
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	0b5b      	lsrs	r3, r3, #13
 8002970:	b29b      	uxth	r3, r3
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	b29b      	uxth	r3, r3
 8002978:	4313      	orrs	r3, r2
 800297a:	b29a      	uxth	r2, r3
 800297c:	4b50      	ldr	r3, [pc, #320]	; (8002ac0 <readGRAM+0x4c4>)
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	b29b      	uxth	r3, r3
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	b29b      	uxth	r3, r3
 8002988:	4313      	orrs	r3, r2
 800298a:	b29a      	uxth	r2, r3
 800298c:	4b4c      	ldr	r3, [pc, #304]	; (8002ac0 <readGRAM+0x4c4>)
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	b29b      	uxth	r3, r3
 8002992:	f003 0310 	and.w	r3, r3, #16
 8002996:	b29b      	uxth	r3, r3
 8002998:	4313      	orrs	r3, r2
 800299a:	b29a      	uxth	r2, r3
 800299c:	4b48      	ldr	r3, [pc, #288]	; (8002ac0 <readGRAM+0x4c4>)
 800299e:	691b      	ldr	r3, [r3, #16]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	f003 0320 	and.w	r3, r3, #32
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	4313      	orrs	r3, r2
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	4b44      	ldr	r3, [pc, #272]	; (8002ac0 <readGRAM+0x4c4>)
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	4313      	orrs	r3, r2
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	4b3f      	ldr	r3, [pc, #252]	; (8002abc <readGRAM+0x4c0>)
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	4313      	orrs	r3, r2
 80029ce:	833b      	strh	r3, [r7, #24]
 80029d0:	2101      	movs	r1, #1
 80029d2:	483a      	ldr	r0, [pc, #232]	; (8002abc <readGRAM+0x4c0>)
 80029d4:	f7fe faae 	bl	8000f34 <PIN_HIGH>
 80029d8:	2101      	movs	r1, #1
 80029da:	4838      	ldr	r0, [pc, #224]	; (8002abc <readGRAM+0x4c0>)
 80029dc:	f7fe faaa 	bl	8000f34 <PIN_HIGH>
 80029e0:	7efb      	ldrb	r3, [r7, #27]
 80029e2:	021b      	lsls	r3, r3, #8
 80029e4:	b21a      	sxth	r2, r3
 80029e6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	b21b      	sxth	r3, r3
 80029ee:	833b      	strh	r3, [r7, #24]
        }
		if (_lcd_ID == 0x1511) READ_8(r);   //extra dummy for R61511
 80029f0:	4b34      	ldr	r3, [pc, #208]	; (8002ac4 <readGRAM+0x4c8>)
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	f241 5211 	movw	r2, #5393	; 0x1511
 80029f8:	4293      	cmp	r3, r2
 80029fa:	f040 82a5 	bne.w	8002f48 <readGRAM+0x94c>
 80029fe:	2101      	movs	r1, #1
 8002a00:	482e      	ldr	r0, [pc, #184]	; (8002abc <readGRAM+0x4c0>)
 8002a02:	f7fe fa97 	bl	8000f34 <PIN_HIGH>
 8002a06:	2101      	movs	r1, #1
 8002a08:	482c      	ldr	r0, [pc, #176]	; (8002abc <readGRAM+0x4c0>)
 8002a0a:	f7fe fa83 	bl	8000f14 <PIN_LOW>
 8002a0e:	2101      	movs	r1, #1
 8002a10:	482a      	ldr	r0, [pc, #168]	; (8002abc <readGRAM+0x4c0>)
 8002a12:	f7fe fa7f 	bl	8000f14 <PIN_LOW>
 8002a16:	2101      	movs	r1, #1
 8002a18:	4828      	ldr	r0, [pc, #160]	; (8002abc <readGRAM+0x4c0>)
 8002a1a:	f7fe fa7b 	bl	8000f14 <PIN_LOW>
 8002a1e:	2101      	movs	r1, #1
 8002a20:	4826      	ldr	r0, [pc, #152]	; (8002abc <readGRAM+0x4c0>)
 8002a22:	f7fe fa77 	bl	8000f14 <PIN_LOW>
 8002a26:	4b26      	ldr	r3, [pc, #152]	; (8002ac0 <readGRAM+0x4c4>)
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	4b23      	ldr	r3, [pc, #140]	; (8002ac0 <readGRAM+0x4c4>)
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	4b1e      	ldr	r3, [pc, #120]	; (8002abc <readGRAM+0x4c0>)
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	0b5b      	lsrs	r3, r3, #13
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	4313      	orrs	r3, r2
 8002a52:	b2da      	uxtb	r2, r3
 8002a54:	4b1a      	ldr	r3, [pc, #104]	; (8002ac0 <readGRAM+0x4c4>)
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	4313      	orrs	r3, r2
 8002a62:	b2da      	uxtb	r2, r3
 8002a64:	4b16      	ldr	r3, [pc, #88]	; (8002ac0 <readGRAM+0x4c4>)
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	f003 0310 	and.w	r3, r3, #16
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	4313      	orrs	r3, r2
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	4b12      	ldr	r3, [pc, #72]	; (8002ac0 <readGRAM+0x4c4>)
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	f003 0320 	and.w	r3, r3, #32
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	4313      	orrs	r3, r2
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	4b0e      	ldr	r3, [pc, #56]	; (8002ac0 <readGRAM+0x4c4>)
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	4313      	orrs	r3, r2
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	4b09      	ldr	r3, [pc, #36]	; (8002abc <readGRAM+0x4c0>)
 8002a96:	691b      	ldr	r3, [r3, #16]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	75fb      	strb	r3, [r7, #23]
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	4804      	ldr	r0, [pc, #16]	; (8002abc <readGRAM+0x4c0>)
 8002aac:	f7fe fa42 	bl	8000f34 <PIN_HIGH>
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	4802      	ldr	r0, [pc, #8]	; (8002abc <readGRAM+0x4c0>)
 8002ab4:	f7fe fa3e 	bl	8000f34 <PIN_HIGH>
        while (n)
 8002ab8:	e246      	b.n	8002f48 <readGRAM+0x94c>
 8002aba:	bf00      	nop
 8002abc:	40020000 	.word	0x40020000
 8002ac0:	40020400 	.word	0x40020400
 8002ac4:	200000e4 	.word	0x200000e4
        {
            if (_lcd_capable & READ_24BITS)
 8002ac8:	4b9a      	ldr	r3, [pc, #616]	; (8002d34 <readGRAM+0x738>)
 8002aca:	881b      	ldrh	r3, [r3, #0]
 8002acc:	f003 0310 	and.w	r3, r3, #16
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 8135 	beq.w	8002d40 <readGRAM+0x744>
            {
                READ_8(r);
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	4897      	ldr	r0, [pc, #604]	; (8002d38 <readGRAM+0x73c>)
 8002ada:	f7fe fa2b 	bl	8000f34 <PIN_HIGH>
 8002ade:	2101      	movs	r1, #1
 8002ae0:	4895      	ldr	r0, [pc, #596]	; (8002d38 <readGRAM+0x73c>)
 8002ae2:	f7fe fa17 	bl	8000f14 <PIN_LOW>
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	4893      	ldr	r0, [pc, #588]	; (8002d38 <readGRAM+0x73c>)
 8002aea:	f7fe fa13 	bl	8000f14 <PIN_LOW>
 8002aee:	2101      	movs	r1, #1
 8002af0:	4891      	ldr	r0, [pc, #580]	; (8002d38 <readGRAM+0x73c>)
 8002af2:	f7fe fa0f 	bl	8000f14 <PIN_LOW>
 8002af6:	2101      	movs	r1, #1
 8002af8:	488f      	ldr	r0, [pc, #572]	; (8002d38 <readGRAM+0x73c>)
 8002afa:	f7fe fa0b 	bl	8000f14 <PIN_LOW>
 8002afe:	4b8f      	ldr	r3, [pc, #572]	; (8002d3c <readGRAM+0x740>)
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	4b8c      	ldr	r3, [pc, #560]	; (8002d3c <readGRAM+0x740>)
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	4313      	orrs	r3, r2
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4b87      	ldr	r3, [pc, #540]	; (8002d38 <readGRAM+0x73c>)
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	0b5b      	lsrs	r3, r3, #13
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	f003 0304 	and.w	r3, r3, #4
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	4b83      	ldr	r3, [pc, #524]	; (8002d3c <readGRAM+0x740>)
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	f003 0308 	and.w	r3, r3, #8
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	b2da      	uxtb	r2, r3
 8002b3c:	4b7f      	ldr	r3, [pc, #508]	; (8002d3c <readGRAM+0x740>)
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	f003 0310 	and.w	r3, r3, #16
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	b2da      	uxtb	r2, r3
 8002b4c:	4b7b      	ldr	r3, [pc, #492]	; (8002d3c <readGRAM+0x740>)
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	f003 0320 	and.w	r3, r3, #32
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	b2da      	uxtb	r2, r3
 8002b5c:	4b77      	ldr	r3, [pc, #476]	; (8002d3c <readGRAM+0x740>)
 8002b5e:	691b      	ldr	r3, [r3, #16]
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	4b72      	ldr	r3, [pc, #456]	; (8002d38 <readGRAM+0x73c>)
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	75fb      	strb	r3, [r7, #23]
 8002b80:	2101      	movs	r1, #1
 8002b82:	486d      	ldr	r0, [pc, #436]	; (8002d38 <readGRAM+0x73c>)
 8002b84:	f7fe f9d6 	bl	8000f34 <PIN_HIGH>
 8002b88:	2101      	movs	r1, #1
 8002b8a:	486b      	ldr	r0, [pc, #428]	; (8002d38 <readGRAM+0x73c>)
 8002b8c:	f7fe f9d2 	bl	8000f34 <PIN_HIGH>
                READ_8(g);
 8002b90:	2101      	movs	r1, #1
 8002b92:	4869      	ldr	r0, [pc, #420]	; (8002d38 <readGRAM+0x73c>)
 8002b94:	f7fe f9ce 	bl	8000f34 <PIN_HIGH>
 8002b98:	2101      	movs	r1, #1
 8002b9a:	4867      	ldr	r0, [pc, #412]	; (8002d38 <readGRAM+0x73c>)
 8002b9c:	f7fe f9ba 	bl	8000f14 <PIN_LOW>
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	4865      	ldr	r0, [pc, #404]	; (8002d38 <readGRAM+0x73c>)
 8002ba4:	f7fe f9b6 	bl	8000f14 <PIN_LOW>
 8002ba8:	2101      	movs	r1, #1
 8002baa:	4863      	ldr	r0, [pc, #396]	; (8002d38 <readGRAM+0x73c>)
 8002bac:	f7fe f9b2 	bl	8000f14 <PIN_LOW>
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	4861      	ldr	r0, [pc, #388]	; (8002d38 <readGRAM+0x73c>)
 8002bb4:	f7fe f9ae 	bl	8000f14 <PIN_LOW>
 8002bb8:	4b60      	ldr	r3, [pc, #384]	; (8002d3c <readGRAM+0x740>)
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	b2da      	uxtb	r2, r3
 8002bc4:	4b5d      	ldr	r3, [pc, #372]	; (8002d3c <readGRAM+0x740>)
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	4b58      	ldr	r3, [pc, #352]	; (8002d38 <readGRAM+0x73c>)
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	0b5b      	lsrs	r3, r3, #13
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	4313      	orrs	r3, r2
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	4b55      	ldr	r3, [pc, #340]	; (8002d3c <readGRAM+0x740>)
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	f003 0308 	and.w	r3, r3, #8
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	b2da      	uxtb	r2, r3
 8002bf6:	4b51      	ldr	r3, [pc, #324]	; (8002d3c <readGRAM+0x740>)
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	f003 0310 	and.w	r3, r3, #16
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	4313      	orrs	r3, r2
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	4b4d      	ldr	r3, [pc, #308]	; (8002d3c <readGRAM+0x740>)
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	f003 0320 	and.w	r3, r3, #32
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	4313      	orrs	r3, r2
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	4b49      	ldr	r3, [pc, #292]	; (8002d3c <readGRAM+0x740>)
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	4313      	orrs	r3, r2
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	4b44      	ldr	r3, [pc, #272]	; (8002d38 <readGRAM+0x73c>)
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	4313      	orrs	r3, r2
 8002c38:	757b      	strb	r3, [r7, #21]
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	483e      	ldr	r0, [pc, #248]	; (8002d38 <readGRAM+0x73c>)
 8002c3e:	f7fe f979 	bl	8000f34 <PIN_HIGH>
 8002c42:	2101      	movs	r1, #1
 8002c44:	483c      	ldr	r0, [pc, #240]	; (8002d38 <readGRAM+0x73c>)
 8002c46:	f7fe f975 	bl	8000f34 <PIN_HIGH>
                READ_8(b);
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	483a      	ldr	r0, [pc, #232]	; (8002d38 <readGRAM+0x73c>)
 8002c4e:	f7fe f971 	bl	8000f34 <PIN_HIGH>
 8002c52:	2101      	movs	r1, #1
 8002c54:	4838      	ldr	r0, [pc, #224]	; (8002d38 <readGRAM+0x73c>)
 8002c56:	f7fe f95d 	bl	8000f14 <PIN_LOW>
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	4836      	ldr	r0, [pc, #216]	; (8002d38 <readGRAM+0x73c>)
 8002c5e:	f7fe f959 	bl	8000f14 <PIN_LOW>
 8002c62:	2101      	movs	r1, #1
 8002c64:	4834      	ldr	r0, [pc, #208]	; (8002d38 <readGRAM+0x73c>)
 8002c66:	f7fe f955 	bl	8000f14 <PIN_LOW>
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	4832      	ldr	r0, [pc, #200]	; (8002d38 <readGRAM+0x73c>)
 8002c6e:	f7fe f951 	bl	8000f14 <PIN_LOW>
 8002c72:	4b32      	ldr	r3, [pc, #200]	; (8002d3c <readGRAM+0x740>)
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	4b2f      	ldr	r3, [pc, #188]	; (8002d3c <readGRAM+0x740>)
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	4b2a      	ldr	r3, [pc, #168]	; (8002d38 <readGRAM+0x73c>)
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	0b5b      	lsrs	r3, r3, #13
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	f003 0304 	and.w	r3, r3, #4
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	4b26      	ldr	r3, [pc, #152]	; (8002d3c <readGRAM+0x740>)
 8002ca2:	691b      	ldr	r3, [r3, #16]
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	f003 0308 	and.w	r3, r3, #8
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	4313      	orrs	r3, r2
 8002cae:	b2da      	uxtb	r2, r3
 8002cb0:	4b22      	ldr	r3, [pc, #136]	; (8002d3c <readGRAM+0x740>)
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	f003 0310 	and.w	r3, r3, #16
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	4b1e      	ldr	r3, [pc, #120]	; (8002d3c <readGRAM+0x740>)
 8002cc2:	691b      	ldr	r3, [r3, #16]
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	f003 0320 	and.w	r3, r3, #32
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	4b1a      	ldr	r3, [pc, #104]	; (8002d3c <readGRAM+0x740>)
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	4b15      	ldr	r3, [pc, #84]	; (8002d38 <readGRAM+0x73c>)
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	753b      	strb	r3, [r7, #20]
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	4810      	ldr	r0, [pc, #64]	; (8002d38 <readGRAM+0x73c>)
 8002cf8:	f7fe f91c 	bl	8000f34 <PIN_HIGH>
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	480e      	ldr	r0, [pc, #56]	; (8002d38 <readGRAM+0x73c>)
 8002d00:	f7fe f918 	bl	8000f34 <PIN_HIGH>
                if (_lcd_capable & READ_BGR)
 8002d04:	4b0b      	ldr	r3, [pc, #44]	; (8002d34 <readGRAM+0x738>)
 8002d06:	881b      	ldrh	r3, [r3, #0]
 8002d08:	f003 0304 	and.w	r3, r3, #4
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d008      	beq.n	8002d22 <readGRAM+0x726>
                    ret = color565(b, g, r);
 8002d10:	7dfa      	ldrb	r2, [r7, #23]
 8002d12:	7d79      	ldrb	r1, [r7, #21]
 8002d14:	7d3b      	ldrb	r3, [r7, #20]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fe f9d3 	bl	80010c2 <color565>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002d20:	e0f7      	b.n	8002f12 <readGRAM+0x916>
                else
                    ret = color565(r, g, b);
 8002d22:	7d3a      	ldrb	r2, [r7, #20]
 8002d24:	7d79      	ldrb	r1, [r7, #21]
 8002d26:	7dfb      	ldrb	r3, [r7, #23]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fe f9ca 	bl	80010c2 <color565>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002d32:	e0ee      	b.n	8002f12 <readGRAM+0x916>
 8002d34:	200000e2 	.word	0x200000e2
 8002d38:	40020000 	.word	0x40020000
 8002d3c:	40020400 	.word	0x40020400
            } else
            {
                READ_16(ret);
 8002d40:	2101      	movs	r1, #1
 8002d42:	48a6      	ldr	r0, [pc, #664]	; (8002fdc <readGRAM+0x9e0>)
 8002d44:	f7fe f8f6 	bl	8000f34 <PIN_HIGH>
 8002d48:	2101      	movs	r1, #1
 8002d4a:	48a4      	ldr	r0, [pc, #656]	; (8002fdc <readGRAM+0x9e0>)
 8002d4c:	f7fe f8e2 	bl	8000f14 <PIN_LOW>
 8002d50:	2101      	movs	r1, #1
 8002d52:	48a2      	ldr	r0, [pc, #648]	; (8002fdc <readGRAM+0x9e0>)
 8002d54:	f7fe f8de 	bl	8000f14 <PIN_LOW>
 8002d58:	2101      	movs	r1, #1
 8002d5a:	48a0      	ldr	r0, [pc, #640]	; (8002fdc <readGRAM+0x9e0>)
 8002d5c:	f7fe f8da 	bl	8000f14 <PIN_LOW>
 8002d60:	2101      	movs	r1, #1
 8002d62:	489e      	ldr	r0, [pc, #632]	; (8002fdc <readGRAM+0x9e0>)
 8002d64:	f7fe f8d6 	bl	8000f14 <PIN_LOW>
 8002d68:	4b9d      	ldr	r3, [pc, #628]	; (8002fe0 <readGRAM+0x9e4>)
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	4b9a      	ldr	r3, [pc, #616]	; (8002fe0 <readGRAM+0x9e4>)
 8002d76:	691b      	ldr	r3, [r3, #16]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	4313      	orrs	r3, r2
 8002d82:	b2da      	uxtb	r2, r3
 8002d84:	4b95      	ldr	r3, [pc, #596]	; (8002fdc <readGRAM+0x9e0>)
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	0b5b      	lsrs	r3, r3, #13
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	f003 0304 	and.w	r3, r3, #4
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	4313      	orrs	r3, r2
 8002d94:	b2da      	uxtb	r2, r3
 8002d96:	4b92      	ldr	r3, [pc, #584]	; (8002fe0 <readGRAM+0x9e4>)
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	f003 0308 	and.w	r3, r3, #8
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	4313      	orrs	r3, r2
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	4b8e      	ldr	r3, [pc, #568]	; (8002fe0 <readGRAM+0x9e4>)
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	f003 0310 	and.w	r3, r3, #16
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	4313      	orrs	r3, r2
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	4b8a      	ldr	r3, [pc, #552]	; (8002fe0 <readGRAM+0x9e4>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	f003 0320 	and.w	r3, r3, #32
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	4b86      	ldr	r3, [pc, #536]	; (8002fe0 <readGRAM+0x9e4>)
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4b81      	ldr	r3, [pc, #516]	; (8002fdc <readGRAM+0x9e0>)
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	4313      	orrs	r3, r2
 8002de8:	75bb      	strb	r3, [r7, #22]
 8002dea:	2101      	movs	r1, #1
 8002dec:	487b      	ldr	r0, [pc, #492]	; (8002fdc <readGRAM+0x9e0>)
 8002dee:	f7fe f8a1 	bl	8000f34 <PIN_HIGH>
 8002df2:	2101      	movs	r1, #1
 8002df4:	4879      	ldr	r0, [pc, #484]	; (8002fdc <readGRAM+0x9e0>)
 8002df6:	f7fe f89d 	bl	8000f34 <PIN_HIGH>
 8002dfa:	2101      	movs	r1, #1
 8002dfc:	4877      	ldr	r0, [pc, #476]	; (8002fdc <readGRAM+0x9e0>)
 8002dfe:	f7fe f899 	bl	8000f34 <PIN_HIGH>
 8002e02:	2101      	movs	r1, #1
 8002e04:	4875      	ldr	r0, [pc, #468]	; (8002fdc <readGRAM+0x9e0>)
 8002e06:	f7fe f885 	bl	8000f14 <PIN_LOW>
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	4873      	ldr	r0, [pc, #460]	; (8002fdc <readGRAM+0x9e0>)
 8002e0e:	f7fe f881 	bl	8000f14 <PIN_LOW>
 8002e12:	2101      	movs	r1, #1
 8002e14:	4871      	ldr	r0, [pc, #452]	; (8002fdc <readGRAM+0x9e0>)
 8002e16:	f7fe f87d 	bl	8000f14 <PIN_LOW>
 8002e1a:	2101      	movs	r1, #1
 8002e1c:	486f      	ldr	r0, [pc, #444]	; (8002fdc <readGRAM+0x9e0>)
 8002e1e:	f7fe f879 	bl	8000f14 <PIN_LOW>
 8002e22:	4b6f      	ldr	r3, [pc, #444]	; (8002fe0 <readGRAM+0x9e4>)
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	4b6c      	ldr	r3, [pc, #432]	; (8002fe0 <readGRAM+0x9e4>)
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	4b67      	ldr	r3, [pc, #412]	; (8002fdc <readGRAM+0x9e0>)
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	0b5b      	lsrs	r3, r3, #13
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	f003 0304 	and.w	r3, r3, #4
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	4b63      	ldr	r3, [pc, #396]	; (8002fe0 <readGRAM+0x9e4>)
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	4b5f      	ldr	r3, [pc, #380]	; (8002fe0 <readGRAM+0x9e4>)
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	f003 0310 	and.w	r3, r3, #16
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	4b5b      	ldr	r3, [pc, #364]	; (8002fe0 <readGRAM+0x9e4>)
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	f003 0320 	and.w	r3, r3, #32
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	b29a      	uxth	r2, r3
 8002e80:	4b57      	ldr	r3, [pc, #348]	; (8002fe0 <readGRAM+0x9e4>)
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	4b52      	ldr	r3, [pc, #328]	; (8002fdc <readGRAM+0x9e0>)
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	484d      	ldr	r0, [pc, #308]	; (8002fdc <readGRAM+0x9e0>)
 8002ea8:	f7fe f844 	bl	8000f34 <PIN_HIGH>
 8002eac:	2101      	movs	r1, #1
 8002eae:	484b      	ldr	r0, [pc, #300]	; (8002fdc <readGRAM+0x9e0>)
 8002eb0:	f7fe f840 	bl	8000f34 <PIN_HIGH>
 8002eb4:	7dbb      	ldrb	r3, [r7, #22]
 8002eb6:	021b      	lsls	r3, r3, #8
 8002eb8:	b21a      	sxth	r2, r3
 8002eba:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	b21b      	sxth	r3, r3
 8002ec2:	84fb      	strh	r3, [r7, #38]	; 0x26
                if (_lcd_capable & READ_LOWHIGH)
 8002ec4:	4b47      	ldr	r3, [pc, #284]	; (8002fe4 <readGRAM+0x9e8>)
 8002ec6:	881b      	ldrh	r3, [r3, #0]
 8002ec8:	f003 0308 	and.w	r3, r3, #8
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d009      	beq.n	8002ee4 <readGRAM+0x8e8>
                    ret = (ret >> 8) | (ret << 8);
 8002ed0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002ed2:	0a1b      	lsrs	r3, r3, #8
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	b21a      	sxth	r2, r3
 8002ed8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002eda:	021b      	lsls	r3, r3, #8
 8002edc:	b21b      	sxth	r3, r3
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	b21b      	sxth	r3, r3
 8002ee2:	84fb      	strh	r3, [r7, #38]	; 0x26
                if (_lcd_capable & READ_BGR)
 8002ee4:	4b3f      	ldr	r3, [pc, #252]	; (8002fe4 <readGRAM+0x9e8>)
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d010      	beq.n	8002f12 <readGRAM+0x916>
                    ret = (ret & 0x07E0) | (ret >> 11) | (ret << 11);
 8002ef0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002ef4:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8002ef8:	b21a      	sxth	r2, r3
 8002efa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002efc:	0adb      	lsrs	r3, r3, #11
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	b21b      	sxth	r3, r3
 8002f02:	4313      	orrs	r3, r2
 8002f04:	b21a      	sxth	r2, r3
 8002f06:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002f08:	02db      	lsls	r3, r3, #11
 8002f0a:	b21b      	sxth	r3, r3
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	b21b      	sxth	r3, r3
 8002f10:	84fb      	strh	r3, [r7, #38]	; 0x26
            }
#if defined(SUPPORT_9488_555)
    if (is555) ret = color555_to_565(ret);
 8002f12:	4b35      	ldr	r3, [pc, #212]	; (8002fe8 <readGRAM+0x9ec>)
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d005      	beq.n	8002f26 <readGRAM+0x92a>
 8002f1a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7fe f87f 	bl	8001020 <color555_to_565>
 8002f22:	4603      	mov	r3, r0
 8002f24:	84fb      	strh	r3, [r7, #38]	; 0x26
#endif
            *block++ = ret;
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	1c9a      	adds	r2, r3, #2
 8002f2a:	60ba      	str	r2, [r7, #8]
 8002f2c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002f2e:	801a      	strh	r2, [r3, #0]
            n--;
 8002f30:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	3b01      	subs	r3, #1
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	847b      	strh	r3, [r7, #34]	; 0x22
            if (!(_lcd_capable & AUTO_READINC))
 8002f3c:	4b29      	ldr	r3, [pc, #164]	; (8002fe4 <readGRAM+0x9e8>)
 8002f3e:	881b      	ldrh	r3, [r3, #0]
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d005      	beq.n	8002f54 <readGRAM+0x958>
        while (n)
 8002f48:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f47f adbb 	bne.w	8002ac8 <readGRAM+0x4cc>
 8002f52:	e000      	b.n	8002f56 <readGRAM+0x95a>
                break;
 8002f54:	bf00      	nop
        }
        if (++col >= w) {
 8002f56:	8bfb      	ldrh	r3, [r7, #30]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	83fb      	strh	r3, [r7, #30]
 8002f5e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002f62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	db0d      	blt.n	8002f86 <readGRAM+0x98a>
            col = 0;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	83fb      	strh	r3, [r7, #30]
            if (++row >= h)
 8002f6e:	8c3b      	ldrh	r3, [r7, #32]
 8002f70:	3301      	adds	r3, #1
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	843b      	strh	r3, [r7, #32]
 8002f76:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8002f7a:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	db01      	blt.n	8002f86 <readGRAM+0x98a>
                row = 0;
 8002f82:	2300      	movs	r3, #0
 8002f84:	843b      	strh	r3, [r7, #32]
        }
        RD_IDLE;
 8002f86:	2101      	movs	r1, #1
 8002f88:	4814      	ldr	r0, [pc, #80]	; (8002fdc <readGRAM+0x9e0>)
 8002f8a:	f7fd ffd3 	bl	8000f34 <PIN_HIGH>
        CS_IDLE;
 8002f8e:	2108      	movs	r1, #8
 8002f90:	4812      	ldr	r0, [pc, #72]	; (8002fdc <readGRAM+0x9e0>)
 8002f92:	f7fd ffcf 	bl	8000f34 <PIN_HIGH>
        setWriteDir();
 8002f96:	f7fe f92f 	bl	80011f8 <setWriteDir>
    while (n > 0) {
 8002f9a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f73f ab6f 	bgt.w	8002682 <readGRAM+0x86>
    }
    if (!(_lcd_capable & MIPI_DCS_REV1))
 8002fa4:	4b0f      	ldr	r3, [pc, #60]	; (8002fe4 <readGRAM+0x9e8>)
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d110      	bne.n	8002fd2 <readGRAM+0x9d6>
        setAddrWindow(0, 0, width() - 1, height() - 1);
 8002fb0:	f7fd fffe 	bl	8000fb0 <width>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	b21c      	sxth	r4, r3
 8002fbc:	f7fe f804 	bl	8000fc8 <height>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	b21b      	sxth	r3, r3
 8002fc8:	4622      	mov	r2, r4
 8002fca:	2100      	movs	r1, #0
 8002fcc:	2000      	movs	r0, #0
 8002fce:	f000 fb4b 	bl	8003668 <setAddrWindow>
    return 0;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	372c      	adds	r7, #44	; 0x2c
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd90      	pop	{r4, r7, pc}
 8002fdc:	40020000 	.word	0x40020000
 8002fe0:	40020400 	.word	0x40020400
 8002fe4:	200000e2 	.word	0x200000e2
 8002fe8:	200000da 	.word	0x200000da

08002fec <setRotation>:

void setRotation(uint8_t r)
{
 8002fec:	b590      	push	{r4, r7, lr}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	71fb      	strb	r3, [r7, #7]
   uint16_t GS, SS_v, ORG, REV = _lcd_rev;
 8002ff6:	4b9c      	ldr	r3, [pc, #624]	; (8003268 <setRotation+0x27c>)
 8002ff8:	881b      	ldrh	r3, [r3, #0]
 8002ffa:	827b      	strh	r3, [r7, #18]
   uint8_t val, d[3];
   rotation = r & 3;           // just perform the operation ourselves on the protected variables
 8002ffc:	79fb      	ldrb	r3, [r7, #7]
 8002ffe:	f003 0303 	and.w	r3, r3, #3
 8003002:	b2da      	uxtb	r2, r3
 8003004:	4b99      	ldr	r3, [pc, #612]	; (800326c <setRotation+0x280>)
 8003006:	701a      	strb	r2, [r3, #0]
   _width = (rotation & 1) ? HEIGHT : WIDTH;
 8003008:	4b98      	ldr	r3, [pc, #608]	; (800326c <setRotation+0x280>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <setRotation+0x2e>
 8003014:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003018:	e000      	b.n	800301c <setRotation+0x30>
 800301a:	22f0      	movs	r2, #240	; 0xf0
 800301c:	4b94      	ldr	r3, [pc, #592]	; (8003270 <setRotation+0x284>)
 800301e:	801a      	strh	r2, [r3, #0]
   _height = (rotation & 1) ? WIDTH : HEIGHT;
 8003020:	4b92      	ldr	r3, [pc, #584]	; (800326c <setRotation+0x280>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <setRotation+0x44>
 800302c:	22f0      	movs	r2, #240	; 0xf0
 800302e:	e001      	b.n	8003034 <setRotation+0x48>
 8003030:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003034:	4b8f      	ldr	r3, [pc, #572]	; (8003274 <setRotation+0x288>)
 8003036:	801a      	strh	r2, [r3, #0]
   switch (rotation) {
 8003038:	4b8c      	ldr	r3, [pc, #560]	; (800326c <setRotation+0x280>)
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	2b03      	cmp	r3, #3
 800303e:	d817      	bhi.n	8003070 <setRotation+0x84>
 8003040:	a201      	add	r2, pc, #4	; (adr r2, 8003048 <setRotation+0x5c>)
 8003042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003046:	bf00      	nop
 8003048:	08003059 	.word	0x08003059
 800304c:	0800305f 	.word	0x0800305f
 8003050:	08003065 	.word	0x08003065
 8003054:	0800306b 	.word	0x0800306b
   case 0:                    //PORTRAIT:
       val = 0x48;             //MY=0, MX=1, MV=0, ML=0, BGR=1
 8003058:	2348      	movs	r3, #72	; 0x48
 800305a:	72fb      	strb	r3, [r7, #11]
       break;
 800305c:	e008      	b.n	8003070 <setRotation+0x84>
   case 1:                    //LANDSCAPE: 90 degrees
       val = 0x28;             //MY=0, MX=0, MV=1, ML=0, BGR=1
 800305e:	2328      	movs	r3, #40	; 0x28
 8003060:	72fb      	strb	r3, [r7, #11]
       break;
 8003062:	e005      	b.n	8003070 <setRotation+0x84>
   case 2:                    //PORTRAIT_REV: 180 degrees
       val = 0x98;             //MY=1, MX=0, MV=0, ML=1, BGR=1
 8003064:	2398      	movs	r3, #152	; 0x98
 8003066:	72fb      	strb	r3, [r7, #11]
       break;
 8003068:	e002      	b.n	8003070 <setRotation+0x84>
   case 3:                    //LANDSCAPE_REV: 270 degrees
       val = 0xF8;             //MY=1, MX=1, MV=1, ML=1, BGR=1
 800306a:	23f8      	movs	r3, #248	; 0xf8
 800306c:	72fb      	strb	r3, [r7, #11]
       break;
 800306e:	bf00      	nop
   }
   if (_lcd_capable & INVERT_GS)
 8003070:	4b81      	ldr	r3, [pc, #516]	; (8003278 <setRotation+0x28c>)
 8003072:	881b      	ldrh	r3, [r3, #0]
 8003074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <setRotation+0x9c>
       val ^= 0x80;
 800307c:	7afb      	ldrb	r3, [r7, #11]
 800307e:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 8003082:	43db      	mvns	r3, r3
 8003084:	b2db      	uxtb	r3, r3
 8003086:	72fb      	strb	r3, [r7, #11]
   if (_lcd_capable & INVERT_SS)
 8003088:	4b7b      	ldr	r3, [pc, #492]	; (8003278 <setRotation+0x28c>)
 800308a:	881b      	ldrh	r3, [r3, #0]
 800308c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003090:	2b00      	cmp	r3, #0
 8003092:	d004      	beq.n	800309e <setRotation+0xb2>
       val ^= 0x40;
 8003094:	7afb      	ldrb	r3, [r7, #11]
 8003096:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 800309a:	b2db      	uxtb	r3, r3
 800309c:	72fb      	strb	r3, [r7, #11]
   if (_lcd_capable & INVERT_RGB)
 800309e:	4b76      	ldr	r3, [pc, #472]	; (8003278 <setRotation+0x28c>)
 80030a0:	881b      	ldrh	r3, [r3, #0]
 80030a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d004      	beq.n	80030b4 <setRotation+0xc8>
       val ^= 0x08;
 80030aa:	7afb      	ldrb	r3, [r7, #11]
 80030ac:	f083 0308 	eor.w	r3, r3, #8
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	72fb      	strb	r3, [r7, #11]
   if (_lcd_capable & MIPI_DCS_REV1) {
 80030b4:	4b70      	ldr	r3, [pc, #448]	; (8003278 <setRotation+0x28c>)
 80030b6:	881b      	ldrh	r3, [r3, #0]
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f000 8119 	beq.w	80032f4 <setRotation+0x308>
       if (_lcd_ID == 0x6814) {  //.kbv my weird 0x9486 might be 68140
 80030c2:	4b6e      	ldr	r3, [pc, #440]	; (800327c <setRotation+0x290>)
 80030c4:	881b      	ldrh	r3, [r3, #0]
 80030c6:	f646 0214 	movw	r2, #26644	; 0x6814
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d128      	bne.n	8003120 <setRotation+0x134>
           GS = (val & 0x80) ? (1 << 6) : 0;   //MY
 80030ce:	7afb      	ldrb	r3, [r7, #11]
 80030d0:	b25b      	sxtb	r3, r3
 80030d2:	105b      	asrs	r3, r3, #1
 80030d4:	b25b      	sxtb	r3, r3
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030dc:	823b      	strh	r3, [r7, #16]
           SS_v = (val & 0x40) ? (1 << 5) : 0;   //MX
 80030de:	7afb      	ldrb	r3, [r7, #11]
 80030e0:	105b      	asrs	r3, r3, #1
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	f003 0320 	and.w	r3, r3, #32
 80030e8:	81fb      	strh	r3, [r7, #14]
           val &= 0x28;        //keep MV, BGR, MY=0, MX=0, ML=0
 80030ea:	7afb      	ldrb	r3, [r7, #11]
 80030ec:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	72fb      	strb	r3, [r7, #11]
           d[0] = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	723b      	strb	r3, [r7, #8]
           d[1] = GS | SS_v | 0x02;      //MY, MX
 80030f8:	8a3b      	ldrh	r3, [r7, #16]
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	89fb      	ldrh	r3, [r7, #14]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	4313      	orrs	r3, r2
 8003102:	b2db      	uxtb	r3, r3
 8003104:	f043 0302 	orr.w	r3, r3, #2
 8003108:	b2db      	uxtb	r3, r3
 800310a:	727b      	strb	r3, [r7, #9]
           d[2] = 0x3B;
 800310c:	233b      	movs	r3, #59	; 0x3b
 800310e:	72bb      	strb	r3, [r7, #10]
           WriteCmdParamN(0xB6, 3, d);
 8003110:	f107 0308 	add.w	r3, r7, #8
 8003114:	461a      	mov	r2, r3
 8003116:	2103      	movs	r1, #3
 8003118:	20b6      	movs	r0, #182	; 0xb6
 800311a:	f7fe f9db 	bl	80014d4 <WriteCmdParamN>
           goto common_MC;
 800311e:	e0c0      	b.n	80032a2 <setRotation+0x2b6>
       }
       else if (_lcd_ID == 0x1963 || _lcd_ID == 0x9481 || _lcd_ID == 0x1511) {
 8003120:	4b56      	ldr	r3, [pc, #344]	; (800327c <setRotation+0x290>)
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	f641 1263 	movw	r2, #6499	; 0x1963
 8003128:	4293      	cmp	r3, r2
 800312a:	d00b      	beq.n	8003144 <setRotation+0x158>
 800312c:	4b53      	ldr	r3, [pc, #332]	; (800327c <setRotation+0x290>)
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	f249 4281 	movw	r2, #38017	; 0x9481
 8003134:	4293      	cmp	r3, r2
 8003136:	d005      	beq.n	8003144 <setRotation+0x158>
 8003138:	4b50      	ldr	r3, [pc, #320]	; (800327c <setRotation+0x290>)
 800313a:	881b      	ldrh	r3, [r3, #0]
 800313c:	f241 5211 	movw	r2, #5393	; 0x1511
 8003140:	4293      	cmp	r3, r2
 8003142:	d139      	bne.n	80031b8 <setRotation+0x1cc>
           if (val & 0x80)
 8003144:	7afb      	ldrb	r3, [r7, #11]
 8003146:	b25b      	sxtb	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	da04      	bge.n	8003156 <setRotation+0x16a>
               val |= 0x01;    //GS
 800314c:	7afb      	ldrb	r3, [r7, #11]
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	b2db      	uxtb	r3, r3
 8003154:	72fb      	strb	r3, [r7, #11]
           if ((val & 0x40))
 8003156:	7afb      	ldrb	r3, [r7, #11]
 8003158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800315c:	2b00      	cmp	r3, #0
 800315e:	d004      	beq.n	800316a <setRotation+0x17e>
               val |= 0x02;    //SS
 8003160:	7afb      	ldrb	r3, [r7, #11]
 8003162:	f043 0302 	orr.w	r3, r3, #2
 8003166:	b2db      	uxtb	r3, r3
 8003168:	72fb      	strb	r3, [r7, #11]
           if (_lcd_ID == 0x1963) val &= ~0xC0;
 800316a:	4b44      	ldr	r3, [pc, #272]	; (800327c <setRotation+0x290>)
 800316c:	881b      	ldrh	r3, [r3, #0]
 800316e:	f641 1263 	movw	r2, #6499	; 0x1963
 8003172:	4293      	cmp	r3, r2
 8003174:	d104      	bne.n	8003180 <setRotation+0x194>
 8003176:	7afb      	ldrb	r3, [r7, #11]
 8003178:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800317c:	b2db      	uxtb	r3, r3
 800317e:	72fb      	strb	r3, [r7, #11]
           if (_lcd_ID == 0x9481) val &= ~0xD0;
 8003180:	4b3e      	ldr	r3, [pc, #248]	; (800327c <setRotation+0x290>)
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	f249 4281 	movw	r2, #38017	; 0x9481
 8003188:	4293      	cmp	r3, r2
 800318a:	d104      	bne.n	8003196 <setRotation+0x1aa>
 800318c:	7afb      	ldrb	r3, [r7, #11]
 800318e:	f003 032f 	and.w	r3, r3, #47	; 0x2f
 8003192:	b2db      	uxtb	r3, r3
 8003194:	72fb      	strb	r3, [r7, #11]
           if (_lcd_ID == 0x1511) {
 8003196:	4b39      	ldr	r3, [pc, #228]	; (800327c <setRotation+0x290>)
 8003198:	881b      	ldrh	r3, [r3, #0]
 800319a:	f241 5211 	movw	r2, #5393	; 0x1511
 800319e:	4293      	cmp	r3, r2
 80031a0:	d160      	bne.n	8003264 <setRotation+0x278>
               val &= ~0x10;   //remove ML
 80031a2:	7afb      	ldrb	r3, [r7, #11]
 80031a4:	f023 0310 	bic.w	r3, r3, #16
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	72fb      	strb	r3, [r7, #11]
               val |= 0xC0;    //force penguin 180 rotation
 80031ac:	7afb      	ldrb	r3, [r7, #11]
 80031ae:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	72fb      	strb	r3, [r7, #11]
           }
//            val &= (_lcd_ID == 0x1963) ? ~0xC0 : ~0xD0; //MY=0, MX=0 with ML=0 for ILI9481
           goto common_MC;
 80031b6:	e055      	b.n	8003264 <setRotation+0x278>
      }
       else if (is8347) {
 80031b8:	4b31      	ldr	r3, [pc, #196]	; (8003280 <setRotation+0x294>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d06f      	beq.n	80032a0 <setRotation+0x2b4>
           _MC = 0x02, _MP = 0x06, _MW = 0x22, _SC = 0x02, _EC = 0x04, _SP = 0x06, _EP = 0x08;
 80031c0:	4b30      	ldr	r3, [pc, #192]	; (8003284 <setRotation+0x298>)
 80031c2:	2202      	movs	r2, #2
 80031c4:	801a      	strh	r2, [r3, #0]
 80031c6:	4b30      	ldr	r3, [pc, #192]	; (8003288 <setRotation+0x29c>)
 80031c8:	2206      	movs	r2, #6
 80031ca:	801a      	strh	r2, [r3, #0]
 80031cc:	4b2f      	ldr	r3, [pc, #188]	; (800328c <setRotation+0x2a0>)
 80031ce:	2222      	movs	r2, #34	; 0x22
 80031d0:	801a      	strh	r2, [r3, #0]
 80031d2:	4b2f      	ldr	r3, [pc, #188]	; (8003290 <setRotation+0x2a4>)
 80031d4:	2202      	movs	r2, #2
 80031d6:	801a      	strh	r2, [r3, #0]
 80031d8:	4b2e      	ldr	r3, [pc, #184]	; (8003294 <setRotation+0x2a8>)
 80031da:	2204      	movs	r2, #4
 80031dc:	801a      	strh	r2, [r3, #0]
 80031de:	4b2e      	ldr	r3, [pc, #184]	; (8003298 <setRotation+0x2ac>)
 80031e0:	2206      	movs	r2, #6
 80031e2:	801a      	strh	r2, [r3, #0]
 80031e4:	4b2d      	ldr	r3, [pc, #180]	; (800329c <setRotation+0x2b0>)
 80031e6:	2208      	movs	r2, #8
 80031e8:	801a      	strh	r2, [r3, #0]
           if (_lcd_ID == 0x0065) {             //HX8352-B
 80031ea:	4b24      	ldr	r3, [pc, #144]	; (800327c <setRotation+0x290>)
 80031ec:	881b      	ldrh	r3, [r3, #0]
 80031ee:	2b65      	cmp	r3, #101	; 0x65
 80031f0:	d121      	bne.n	8003236 <setRotation+0x24a>
               val |= 0x01;    //GS=1
 80031f2:	7afb      	ldrb	r3, [r7, #11]
 80031f4:	f043 0301 	orr.w	r3, r3, #1
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	72fb      	strb	r3, [r7, #11]
               if ((val & 0x10)) val ^= 0xD3;  //(ML) flip MY, MX, ML, SS, GS
 80031fc:	7afb      	ldrb	r3, [r7, #11]
 80031fe:	f003 0310 	and.w	r3, r3, #16
 8003202:	2b00      	cmp	r3, #0
 8003204:	d005      	beq.n	8003212 <setRotation+0x226>
 8003206:	7afb      	ldrb	r3, [r7, #11]
 8003208:	f083 032c 	eor.w	r3, r3, #44	; 0x2c
 800320c:	43db      	mvns	r3, r3
 800320e:	b2db      	uxtb	r3, r3
 8003210:	72fb      	strb	r3, [r7, #11]
               if (r & 1) _MC = 0x82, _MP = 0x80;
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b00      	cmp	r3, #0
 800321a:	d006      	beq.n	800322a <setRotation+0x23e>
 800321c:	4b19      	ldr	r3, [pc, #100]	; (8003284 <setRotation+0x298>)
 800321e:	2282      	movs	r2, #130	; 0x82
 8003220:	801a      	strh	r2, [r3, #0]
 8003222:	4b19      	ldr	r3, [pc, #100]	; (8003288 <setRotation+0x29c>)
 8003224:	2280      	movs	r2, #128	; 0x80
 8003226:	801a      	strh	r2, [r3, #0]
 8003228:	e005      	b.n	8003236 <setRotation+0x24a>
               else _MC = 0x80, _MP = 0x82;
 800322a:	4b16      	ldr	r3, [pc, #88]	; (8003284 <setRotation+0x298>)
 800322c:	2280      	movs	r2, #128	; 0x80
 800322e:	801a      	strh	r2, [r3, #0]
 8003230:	4b15      	ldr	r3, [pc, #84]	; (8003288 <setRotation+0x29c>)
 8003232:	2282      	movs	r2, #130	; 0x82
 8003234:	801a      	strh	r2, [r3, #0]
           }
           if (_lcd_ID == 0x5252) {             //HX8352-A
 8003236:	4b11      	ldr	r3, [pc, #68]	; (800327c <setRotation+0x290>)
 8003238:	881b      	ldrh	r3, [r3, #0]
 800323a:	f245 2252 	movw	r2, #21074	; 0x5252
 800323e:	4293      	cmp	r3, r2
 8003240:	d145      	bne.n	80032ce <setRotation+0x2e2>
               val |= 0x02;   //VERT_SCROLLON
 8003242:	7afb      	ldrb	r3, [r7, #11]
 8003244:	f043 0302 	orr.w	r3, r3, #2
 8003248:	b2db      	uxtb	r3, r3
 800324a:	72fb      	strb	r3, [r7, #11]
               if ((val & 0x10)) val ^= 0xD4;  //(ML) flip MY, MX, SS. GS=1
 800324c:	7afb      	ldrb	r3, [r7, #11]
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	2b00      	cmp	r3, #0
 8003254:	d03b      	beq.n	80032ce <setRotation+0x2e2>
 8003256:	7afb      	ldrb	r3, [r7, #11]
 8003258:	f083 032b 	eor.w	r3, r3, #43	; 0x2b
 800325c:	43db      	mvns	r3, r3
 800325e:	b2db      	uxtb	r3, r3
 8003260:	72fb      	strb	r3, [r7, #11]
           }
			goto common_BGR;
 8003262:	e034      	b.n	80032ce <setRotation+0x2e2>
           goto common_MC;
 8003264:	bf00      	nop
 8003266:	e01c      	b.n	80032a2 <setRotation+0x2b6>
 8003268:	200000e6 	.word	0x200000e6
 800326c:	200000de 	.word	0x200000de
 8003270:	20000004 	.word	0x20000004
 8003274:	20000006 	.word	0x20000006
 8003278:	200000e2 	.word	0x200000e2
 800327c:	200000e4 	.word	0x200000e4
 8003280:	200000d9 	.word	0x200000d9
 8003284:	200000ea 	.word	0x200000ea
 8003288:	200000ec 	.word	0x200000ec
 800328c:	200000ee 	.word	0x200000ee
 8003290:	200000f0 	.word	0x200000f0
 8003294:	200000f2 	.word	0x200000f2
 8003298:	200000f4 	.word	0x200000f4
 800329c:	200000f6 	.word	0x200000f6
       }
     common_MC:
 80032a0:	bf00      	nop
       _MC = 0x2A, _MP = 0x2B, _MW = 0x2C, _SC = 0x2A, _EC = 0x2A, _SP = 0x2B, _EP = 0x2B;
 80032a2:	4b8a      	ldr	r3, [pc, #552]	; (80034cc <setRotation+0x4e0>)
 80032a4:	222a      	movs	r2, #42	; 0x2a
 80032a6:	801a      	strh	r2, [r3, #0]
 80032a8:	4b89      	ldr	r3, [pc, #548]	; (80034d0 <setRotation+0x4e4>)
 80032aa:	222b      	movs	r2, #43	; 0x2b
 80032ac:	801a      	strh	r2, [r3, #0]
 80032ae:	4b89      	ldr	r3, [pc, #548]	; (80034d4 <setRotation+0x4e8>)
 80032b0:	222c      	movs	r2, #44	; 0x2c
 80032b2:	801a      	strh	r2, [r3, #0]
 80032b4:	4b88      	ldr	r3, [pc, #544]	; (80034d8 <setRotation+0x4ec>)
 80032b6:	222a      	movs	r2, #42	; 0x2a
 80032b8:	801a      	strh	r2, [r3, #0]
 80032ba:	4b88      	ldr	r3, [pc, #544]	; (80034dc <setRotation+0x4f0>)
 80032bc:	222a      	movs	r2, #42	; 0x2a
 80032be:	801a      	strh	r2, [r3, #0]
 80032c0:	4b87      	ldr	r3, [pc, #540]	; (80034e0 <setRotation+0x4f4>)
 80032c2:	222b      	movs	r2, #43	; 0x2b
 80032c4:	801a      	strh	r2, [r3, #0]
 80032c6:	4b87      	ldr	r3, [pc, #540]	; (80034e4 <setRotation+0x4f8>)
 80032c8:	222b      	movs	r2, #43	; 0x2b
 80032ca:	801a      	strh	r2, [r3, #0]
 80032cc:	e000      	b.n	80032d0 <setRotation+0x2e4>
			goto common_BGR;
 80032ce:	bf00      	nop
     common_BGR:
       WriteCmdParamN(is8347 ? 0x16 : 0x36, 1, &val);
 80032d0:	4b85      	ldr	r3, [pc, #532]	; (80034e8 <setRotation+0x4fc>)
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <setRotation+0x2f0>
 80032d8:	2316      	movs	r3, #22
 80032da:	e000      	b.n	80032de <setRotation+0x2f2>
 80032dc:	2336      	movs	r3, #54	; 0x36
 80032de:	f107 020b 	add.w	r2, r7, #11
 80032e2:	2101      	movs	r1, #1
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fe f8f5 	bl	80014d4 <WriteCmdParamN>
       _lcd_madctl = val;
 80032ea:	7afb      	ldrb	r3, [r7, #11]
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	4b7f      	ldr	r3, [pc, #508]	; (80034ec <setRotation+0x500>)
 80032f0:	801a      	strh	r2, [r3, #0]
 80032f2:	e0a5      	b.n	8003440 <setRotation+0x454>
//	    if (_lcd_ID	== 0x1963) WriteCmdParamN(0x13, 0, NULL);   //NORMAL mode
   }
   // cope with 9320 variants
   else {
       switch (_lcd_ID) {
 80032f4:	4b7e      	ldr	r3, [pc, #504]	; (80034f0 <setRotation+0x504>)
 80032f6:	881b      	ldrh	r3, [r3, #0]
 80032f8:	f24b 5209 	movw	r2, #46345	; 0xb509
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d013      	beq.n	8003328 <setRotation+0x33c>
 8003300:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003304:	4293      	cmp	r3, r2
 8003306:	dc4f      	bgt.n	80033a8 <setRotation+0x3bc>
 8003308:	f249 3226 	movw	r2, #37670	; 0x9326
 800330c:	4293      	cmp	r3, r2
 800330e:	d00b      	beq.n	8003328 <setRotation+0x33c>
 8003310:	f249 3226 	movw	r2, #37670	; 0x9326
 8003314:	4293      	cmp	r3, r2
 8003316:	dc47      	bgt.n	80033a8 <setRotation+0x3bc>
 8003318:	f245 4220 	movw	r2, #21536	; 0x5420
 800331c:	4293      	cmp	r3, r2
 800331e:	d003      	beq.n	8003328 <setRotation+0x33c>
 8003320:	f247 7293 	movw	r2, #30611	; 0x7793
 8003324:	4293      	cmp	r3, r2
 8003326:	d13f      	bne.n	80033a8 <setRotation+0x3bc>
#endif
       case 0x5420:
       case 0x7793:
       case 0x9326:
		case 0xB509:
           _MC = 0x200, _MP = 0x201, _MW = 0x202, _SC = 0x210, _EC = 0x211, _SP = 0x212, _EP = 0x213;
 8003328:	4b68      	ldr	r3, [pc, #416]	; (80034cc <setRotation+0x4e0>)
 800332a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800332e:	801a      	strh	r2, [r3, #0]
 8003330:	4b67      	ldr	r3, [pc, #412]	; (80034d0 <setRotation+0x4e4>)
 8003332:	f240 2201 	movw	r2, #513	; 0x201
 8003336:	801a      	strh	r2, [r3, #0]
 8003338:	4b66      	ldr	r3, [pc, #408]	; (80034d4 <setRotation+0x4e8>)
 800333a:	f240 2202 	movw	r2, #514	; 0x202
 800333e:	801a      	strh	r2, [r3, #0]
 8003340:	4b65      	ldr	r3, [pc, #404]	; (80034d8 <setRotation+0x4ec>)
 8003342:	f44f 7204 	mov.w	r2, #528	; 0x210
 8003346:	801a      	strh	r2, [r3, #0]
 8003348:	4b64      	ldr	r3, [pc, #400]	; (80034dc <setRotation+0x4f0>)
 800334a:	f240 2211 	movw	r2, #529	; 0x211
 800334e:	801a      	strh	r2, [r3, #0]
 8003350:	4b63      	ldr	r3, [pc, #396]	; (80034e0 <setRotation+0x4f4>)
 8003352:	f240 2212 	movw	r2, #530	; 0x212
 8003356:	801a      	strh	r2, [r3, #0]
 8003358:	4b62      	ldr	r3, [pc, #392]	; (80034e4 <setRotation+0x4f8>)
 800335a:	f240 2213 	movw	r2, #531	; 0x213
 800335e:	801a      	strh	r2, [r3, #0]
           GS = (val & 0x80) ? (1 << 15) : 0;
 8003360:	7afb      	ldrb	r3, [r7, #11]
 8003362:	b25b      	sxtb	r3, r3
 8003364:	b29b      	uxth	r3, r3
 8003366:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800336a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800336e:	823b      	strh	r3, [r7, #16]
			uint16_t NL;
			NL = ((432 / 8) - 1) << 9;
 8003370:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8003374:	82bb      	strh	r3, [r7, #20]
           if (_lcd_ID == 0x9326 || _lcd_ID == 0x5420) NL >>= 1;
 8003376:	4b5e      	ldr	r3, [pc, #376]	; (80034f0 <setRotation+0x504>)
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	f249 3226 	movw	r2, #37670	; 0x9326
 800337e:	4293      	cmp	r3, r2
 8003380:	d005      	beq.n	800338e <setRotation+0x3a2>
 8003382:	4b5b      	ldr	r3, [pc, #364]	; (80034f0 <setRotation+0x504>)
 8003384:	881b      	ldrh	r3, [r3, #0]
 8003386:	f245 4220 	movw	r2, #21536	; 0x5420
 800338a:	4293      	cmp	r3, r2
 800338c:	d102      	bne.n	8003394 <setRotation+0x3a8>
 800338e:	8abb      	ldrh	r3, [r7, #20]
 8003390:	085b      	lsrs	r3, r3, #1
 8003392:	82bb      	strh	r3, [r7, #20]
           WriteCmdData(0x400, GS | NL);
 8003394:	8a3a      	ldrh	r2, [r7, #16]
 8003396:	8abb      	ldrh	r3, [r7, #20]
 8003398:	4313      	orrs	r3, r2
 800339a:	b29b      	uxth	r3, r3
 800339c:	4619      	mov	r1, r3
 800339e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80033a2:	f7fd fecc 	bl	800113e <WriteCmdData>
           goto common_SS;
 80033a6:	e024      	b.n	80033f2 <setRotation+0x406>
       default:
           _MC = 0x20, _MP = 0x21, _MW = 0x22, _SC = 0x50, _EC = 0x51, _SP = 0x52, _EP = 0x53;
 80033a8:	4b48      	ldr	r3, [pc, #288]	; (80034cc <setRotation+0x4e0>)
 80033aa:	2220      	movs	r2, #32
 80033ac:	801a      	strh	r2, [r3, #0]
 80033ae:	4b48      	ldr	r3, [pc, #288]	; (80034d0 <setRotation+0x4e4>)
 80033b0:	2221      	movs	r2, #33	; 0x21
 80033b2:	801a      	strh	r2, [r3, #0]
 80033b4:	4b47      	ldr	r3, [pc, #284]	; (80034d4 <setRotation+0x4e8>)
 80033b6:	2222      	movs	r2, #34	; 0x22
 80033b8:	801a      	strh	r2, [r3, #0]
 80033ba:	4b47      	ldr	r3, [pc, #284]	; (80034d8 <setRotation+0x4ec>)
 80033bc:	2250      	movs	r2, #80	; 0x50
 80033be:	801a      	strh	r2, [r3, #0]
 80033c0:	4b46      	ldr	r3, [pc, #280]	; (80034dc <setRotation+0x4f0>)
 80033c2:	2251      	movs	r2, #81	; 0x51
 80033c4:	801a      	strh	r2, [r3, #0]
 80033c6:	4b46      	ldr	r3, [pc, #280]	; (80034e0 <setRotation+0x4f4>)
 80033c8:	2252      	movs	r2, #82	; 0x52
 80033ca:	801a      	strh	r2, [r3, #0]
 80033cc:	4b45      	ldr	r3, [pc, #276]	; (80034e4 <setRotation+0x4f8>)
 80033ce:	2253      	movs	r2, #83	; 0x53
 80033d0:	801a      	strh	r2, [r3, #0]
           GS = (val & 0x80) ? (1 << 15) : 0;
 80033d2:	7afb      	ldrb	r3, [r7, #11]
 80033d4:	b25b      	sxtb	r3, r3
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80033dc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80033e0:	823b      	strh	r3, [r7, #16]
           WriteCmdData(0x60, GS | 0x2700);    // Gate Scan Line (0xA700)
 80033e2:	8a3b      	ldrh	r3, [r7, #16]
 80033e4:	f443 531c 	orr.w	r3, r3, #9984	; 0x2700
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	4619      	mov	r1, r3
 80033ec:	2060      	movs	r0, #96	; 0x60
 80033ee:	f7fd fea6 	bl	800113e <WriteCmdData>
         common_SS:
           SS_v = (val & 0x40) ? (1 << 8) : 0;
 80033f2:	7afb      	ldrb	r3, [r7, #11]
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fc:	81fb      	strh	r3, [r7, #14]
           WriteCmdData(0x01, SS_v);     // set Driver Output Control
 80033fe:	89fb      	ldrh	r3, [r7, #14]
 8003400:	4619      	mov	r1, r3
 8003402:	2001      	movs	r0, #1
 8003404:	f7fd fe9b 	bl	800113e <WriteCmdData>
         common_ORG:
           ORG = (val & 0x20) ? (1 << 3) : 0;
 8003408:	7afb      	ldrb	r3, [r7, #11]
 800340a:	109b      	asrs	r3, r3, #2
 800340c:	b29b      	uxth	r3, r3
 800340e:	f003 0308 	and.w	r3, r3, #8
 8003412:	82fb      	strh	r3, [r7, #22]
               if (rotation == 1 || rotation == 2) {
                   val ^= 0x08;        // change BGR bit for LANDSCAPE and PORTRAIT_REV
               }
           }
#endif
           if (val & 0x08)
 8003414:	7afb      	ldrb	r3, [r7, #11]
 8003416:	f003 0308 	and.w	r3, r3, #8
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <setRotation+0x43a>
               ORG |= 0x1000;  //BGR
 800341e:	8afb      	ldrh	r3, [r7, #22]
 8003420:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003424:	82fb      	strh	r3, [r7, #22]
           _lcd_madctl = ORG | 0x0030;
 8003426:	8afb      	ldrh	r3, [r7, #22]
 8003428:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800342c:	b29a      	uxth	r2, r3
 800342e:	4b2f      	ldr	r3, [pc, #188]	; (80034ec <setRotation+0x500>)
 8003430:	801a      	strh	r2, [r3, #0]
           WriteCmdData(0x03, _lcd_madctl);    // set GRAM write direction and BGR=1.
 8003432:	4b2e      	ldr	r3, [pc, #184]	; (80034ec <setRotation+0x500>)
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	4619      	mov	r1, r3
 8003438:	2003      	movs	r0, #3
 800343a:	f7fd fe80 	bl	800113e <WriteCmdData>
           break;
 800343e:	bf00      	nop
           WriteCmdData(0x11, ORG | 0x6070);   // DFM=3, EN=0, TY=1
           break;
#endif
		}
   }
   if ((rotation & 1) && ((_lcd_capable & MV_AXIS) == 0)) {
 8003440:	4b2c      	ldr	r3, [pc, #176]	; (80034f4 <setRotation+0x508>)
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d023      	beq.n	8003494 <setRotation+0x4a8>
 800344c:	4b2a      	ldr	r3, [pc, #168]	; (80034f8 <setRotation+0x50c>)
 800344e:	881b      	ldrh	r3, [r3, #0]
 8003450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003454:	2b00      	cmp	r3, #0
 8003456:	d11d      	bne.n	8003494 <setRotation+0x4a8>
       uint16_t x;
       x = _MC, _MC = _MP, _MP = x;
 8003458:	4b1c      	ldr	r3, [pc, #112]	; (80034cc <setRotation+0x4e0>)
 800345a:	881b      	ldrh	r3, [r3, #0]
 800345c:	81bb      	strh	r3, [r7, #12]
 800345e:	4b1c      	ldr	r3, [pc, #112]	; (80034d0 <setRotation+0x4e4>)
 8003460:	881a      	ldrh	r2, [r3, #0]
 8003462:	4b1a      	ldr	r3, [pc, #104]	; (80034cc <setRotation+0x4e0>)
 8003464:	801a      	strh	r2, [r3, #0]
 8003466:	4a1a      	ldr	r2, [pc, #104]	; (80034d0 <setRotation+0x4e4>)
 8003468:	89bb      	ldrh	r3, [r7, #12]
 800346a:	8013      	strh	r3, [r2, #0]
       x = _SC, _SC = _SP, _SP = x;    //.kbv check 0139
 800346c:	4b1a      	ldr	r3, [pc, #104]	; (80034d8 <setRotation+0x4ec>)
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	81bb      	strh	r3, [r7, #12]
 8003472:	4b1b      	ldr	r3, [pc, #108]	; (80034e0 <setRotation+0x4f4>)
 8003474:	881a      	ldrh	r2, [r3, #0]
 8003476:	4b18      	ldr	r3, [pc, #96]	; (80034d8 <setRotation+0x4ec>)
 8003478:	801a      	strh	r2, [r3, #0]
 800347a:	4a19      	ldr	r2, [pc, #100]	; (80034e0 <setRotation+0x4f4>)
 800347c:	89bb      	ldrh	r3, [r7, #12]
 800347e:	8013      	strh	r3, [r2, #0]
       x = _EC, _EC = _EP, _EP = x;    //.kbv check 0139
 8003480:	4b16      	ldr	r3, [pc, #88]	; (80034dc <setRotation+0x4f0>)
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	81bb      	strh	r3, [r7, #12]
 8003486:	4b17      	ldr	r3, [pc, #92]	; (80034e4 <setRotation+0x4f8>)
 8003488:	881a      	ldrh	r2, [r3, #0]
 800348a:	4b14      	ldr	r3, [pc, #80]	; (80034dc <setRotation+0x4f0>)
 800348c:	801a      	strh	r2, [r3, #0]
 800348e:	4a15      	ldr	r2, [pc, #84]	; (80034e4 <setRotation+0x4f8>)
 8003490:	89bb      	ldrh	r3, [r7, #12]
 8003492:	8013      	strh	r3, [r2, #0]
   }
   setAddrWindow(0, 0, width() - 1, height() - 1);
 8003494:	f7fd fd8c 	bl	8000fb0 <width>
 8003498:	4603      	mov	r3, r0
 800349a:	3b01      	subs	r3, #1
 800349c:	b29b      	uxth	r3, r3
 800349e:	b21c      	sxth	r4, r3
 80034a0:	f7fd fd92 	bl	8000fc8 <height>
 80034a4:	4603      	mov	r3, r0
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	b21b      	sxth	r3, r3
 80034ac:	4622      	mov	r2, r4
 80034ae:	2100      	movs	r1, #0
 80034b0:	2000      	movs	r0, #0
 80034b2:	f000 f8d9 	bl	8003668 <setAddrWindow>
   vertScroll(0, HEIGHT, 0);   //reset scrolling after a rotation
 80034b6:	2200      	movs	r2, #0
 80034b8:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80034bc:	2000      	movs	r0, #0
 80034be:	f000 f9f7 	bl	80038b0 <vertScroll>
}
 80034c2:	bf00      	nop
 80034c4:	371c      	adds	r7, #28
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd90      	pop	{r4, r7, pc}
 80034ca:	bf00      	nop
 80034cc:	200000ea 	.word	0x200000ea
 80034d0:	200000ec 	.word	0x200000ec
 80034d4:	200000ee 	.word	0x200000ee
 80034d8:	200000f0 	.word	0x200000f0
 80034dc:	200000f2 	.word	0x200000f2
 80034e0:	200000f4 	.word	0x200000f4
 80034e4:	200000f6 	.word	0x200000f6
 80034e8:	200000d9 	.word	0x200000d9
 80034ec:	200000e8 	.word	0x200000e8
 80034f0:	200000e4 	.word	0x200000e4
 80034f4:	200000de 	.word	0x200000de
 80034f8:	200000e2 	.word	0x200000e2

080034fc <drawPixel>:

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 80034fc:	b590      	push	{r4, r7, lr}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	4603      	mov	r3, r0
 8003504:	80fb      	strh	r3, [r7, #6]
 8003506:	460b      	mov	r3, r1
 8003508:	80bb      	strh	r3, [r7, #4]
 800350a:	4613      	mov	r3, r2
 800350c:	807b      	strh	r3, [r7, #2]
   // MCUFRIEND just plots at edge if you try to write outside of the box:
   if (x < 0 || y < 0 || x >= width() || y >= height())
 800350e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003512:	2b00      	cmp	r3, #0
 8003514:	f2c0 8098 	blt.w	8003648 <drawPixel+0x14c>
 8003518:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	f2c0 8093 	blt.w	8003648 <drawPixel+0x14c>
 8003522:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 8003526:	f7fd fd43 	bl	8000fb0 <width>
 800352a:	4603      	mov	r3, r0
 800352c:	429c      	cmp	r4, r3
 800352e:	f280 808b 	bge.w	8003648 <drawPixel+0x14c>
 8003532:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003536:	f7fd fd47 	bl	8000fc8 <height>
 800353a:	4603      	mov	r3, r0
 800353c:	429c      	cmp	r4, r3
 800353e:	f280 8083 	bge.w	8003648 <drawPixel+0x14c>
       return;
#if defined(SUPPORT_9488_555)
   if (is555) color = color565_to_555(color);
 8003542:	4b43      	ldr	r3, [pc, #268]	; (8003650 <drawPixel+0x154>)
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d005      	beq.n	8003556 <drawPixel+0x5a>
 800354a:	887b      	ldrh	r3, [r7, #2]
 800354c:	4618      	mov	r0, r3
 800354e:	f7fd fd47 	bl	8000fe0 <color565_to_555>
 8003552:	4603      	mov	r3, r0
 8003554:	807b      	strh	r3, [r7, #2]
#endif
   setAddrWindow(x, y, x, y);
 8003556:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800355a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800355e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003562:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003566:	f000 f87f 	bl	8003668 <setAddrWindow>
//    CS_ACTIVE; WriteCmd(_MW); write16(color); CS_IDLE; //-0.01s +98B
   if (is9797) { CS_ACTIVE; WriteCmd(_MW); write24(color); CS_IDLE;} else
 800356a:	4b3a      	ldr	r3, [pc, #232]	; (8003654 <drawPixel+0x158>)
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d062      	beq.n	8003638 <drawPixel+0x13c>
 8003572:	2108      	movs	r1, #8
 8003574:	4838      	ldr	r0, [pc, #224]	; (8003658 <drawPixel+0x15c>)
 8003576:	f7fd fccd 	bl	8000f14 <PIN_LOW>
 800357a:	2104      	movs	r1, #4
 800357c:	4836      	ldr	r0, [pc, #216]	; (8003658 <drawPixel+0x15c>)
 800357e:	f7fd fcc9 	bl	8000f14 <PIN_LOW>
 8003582:	4b36      	ldr	r3, [pc, #216]	; (800365c <drawPixel+0x160>)
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	0a1b      	lsrs	r3, r3, #8
 8003588:	b29b      	uxth	r3, r3
 800358a:	73fb      	strb	r3, [r7, #15]
 800358c:	4b33      	ldr	r3, [pc, #204]	; (800365c <drawPixel+0x160>)
 800358e:	881b      	ldrh	r3, [r3, #0]
 8003590:	73bb      	strb	r3, [r7, #14]
 8003592:	4b31      	ldr	r3, [pc, #196]	; (8003658 <drawPixel+0x15c>)
 8003594:	4a32      	ldr	r2, [pc, #200]	; (8003660 <drawPixel+0x164>)
 8003596:	619a      	str	r2, [r3, #24]
 8003598:	4b32      	ldr	r3, [pc, #200]	; (8003664 <drawPixel+0x168>)
 800359a:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 800359e:	619a      	str	r2, [r3, #24]
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	035b      	lsls	r3, r3, #13
 80035a4:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
 80035aa:	109b      	asrs	r3, r3, #2
 80035ac:	f003 0320 	and.w	r3, r3, #32
 80035b0:	431a      	orrs	r2, r3
 80035b2:	4b29      	ldr	r3, [pc, #164]	; (8003658 <drawPixel+0x15c>)
 80035b4:	619a      	str	r2, [r3, #24]
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
 80035b8:	4a2a      	ldr	r2, [pc, #168]	; (8003664 <drawPixel+0x168>)
 80035ba:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 80035be:	6193      	str	r3, [r2, #24]
 80035c0:	2102      	movs	r1, #2
 80035c2:	4825      	ldr	r0, [pc, #148]	; (8003658 <drawPixel+0x15c>)
 80035c4:	f7fd fca6 	bl	8000f14 <PIN_LOW>
 80035c8:	2102      	movs	r1, #2
 80035ca:	4823      	ldr	r0, [pc, #140]	; (8003658 <drawPixel+0x15c>)
 80035cc:	f7fd fcb2 	bl	8000f34 <PIN_HIGH>
 80035d0:	2102      	movs	r1, #2
 80035d2:	4821      	ldr	r0, [pc, #132]	; (8003658 <drawPixel+0x15c>)
 80035d4:	f7fd fcae 	bl	8000f34 <PIN_HIGH>
 80035d8:	4b1f      	ldr	r3, [pc, #124]	; (8003658 <drawPixel+0x15c>)
 80035da:	4a21      	ldr	r2, [pc, #132]	; (8003660 <drawPixel+0x164>)
 80035dc:	619a      	str	r2, [r3, #24]
 80035de:	4b21      	ldr	r3, [pc, #132]	; (8003664 <drawPixel+0x168>)
 80035e0:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 80035e4:	619a      	str	r2, [r3, #24]
 80035e6:	7bbb      	ldrb	r3, [r7, #14]
 80035e8:	035b      	lsls	r3, r3, #13
 80035ea:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 80035ee:	7bbb      	ldrb	r3, [r7, #14]
 80035f0:	109b      	asrs	r3, r3, #2
 80035f2:	f003 0320 	and.w	r3, r3, #32
 80035f6:	431a      	orrs	r2, r3
 80035f8:	4b17      	ldr	r3, [pc, #92]	; (8003658 <drawPixel+0x15c>)
 80035fa:	619a      	str	r2, [r3, #24]
 80035fc:	7bbb      	ldrb	r3, [r7, #14]
 80035fe:	4a19      	ldr	r2, [pc, #100]	; (8003664 <drawPixel+0x168>)
 8003600:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8003604:	6193      	str	r3, [r2, #24]
 8003606:	2102      	movs	r1, #2
 8003608:	4813      	ldr	r0, [pc, #76]	; (8003658 <drawPixel+0x15c>)
 800360a:	f7fd fc83 	bl	8000f14 <PIN_LOW>
 800360e:	2102      	movs	r1, #2
 8003610:	4811      	ldr	r0, [pc, #68]	; (8003658 <drawPixel+0x15c>)
 8003612:	f7fd fc8f 	bl	8000f34 <PIN_HIGH>
 8003616:	2102      	movs	r1, #2
 8003618:	480f      	ldr	r0, [pc, #60]	; (8003658 <drawPixel+0x15c>)
 800361a:	f7fd fc8b 	bl	8000f34 <PIN_HIGH>
 800361e:	2104      	movs	r1, #4
 8003620:	480d      	ldr	r0, [pc, #52]	; (8003658 <drawPixel+0x15c>)
 8003622:	f7fd fc87 	bl	8000f34 <PIN_HIGH>
 8003626:	887b      	ldrh	r3, [r7, #2]
 8003628:	4618      	mov	r0, r3
 800362a:	f7fd fe0f 	bl	800124c <write24>
 800362e:	2108      	movs	r1, #8
 8003630:	4809      	ldr	r0, [pc, #36]	; (8003658 <drawPixel+0x15c>)
 8003632:	f7fd fc7f 	bl	8000f34 <PIN_HIGH>
 8003636:	e008      	b.n	800364a <drawPixel+0x14e>
   WriteCmdData(_MW, color);
 8003638:	4b08      	ldr	r3, [pc, #32]	; (800365c <drawPixel+0x160>)
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	887a      	ldrh	r2, [r7, #2]
 800363e:	4611      	mov	r1, r2
 8003640:	4618      	mov	r0, r3
 8003642:	f7fd fd7c 	bl	800113e <WriteCmdData>
 8003646:	e000      	b.n	800364a <drawPixel+0x14e>
       return;
 8003648:	bf00      	nop
}
 800364a:	3714      	adds	r7, #20
 800364c:	46bd      	mov	sp, r7
 800364e:	bd90      	pop	{r4, r7, pc}
 8003650:	200000da 	.word	0x200000da
 8003654:	200000db 	.word	0x200000db
 8003658:	40020000 	.word	0x40020000
 800365c:	200000ee 	.word	0x200000ee
 8003660:	80200000 	.word	0x80200000
 8003664:	40020400 	.word	0x40020400

08003668 <setAddrWindow>:

void setAddrWindow(int16_t x, int16_t y, int16_t x1, int16_t y1)
{
 8003668:	b590      	push	{r4, r7, lr}
 800366a:	b087      	sub	sp, #28
 800366c:	af02      	add	r7, sp, #8
 800366e:	4604      	mov	r4, r0
 8003670:	4608      	mov	r0, r1
 8003672:	4611      	mov	r1, r2
 8003674:	461a      	mov	r2, r3
 8003676:	4623      	mov	r3, r4
 8003678:	80fb      	strh	r3, [r7, #6]
 800367a:	4603      	mov	r3, r0
 800367c:	80bb      	strh	r3, [r7, #4]
 800367e:	460b      	mov	r3, r1
 8003680:	807b      	strh	r3, [r7, #2]
 8003682:	4613      	mov	r3, r2
 8003684:	803b      	strh	r3, [r7, #0]
#if defined(OFFSET_9327)
	if (_lcd_ID == 0x9327) {
 8003686:	4b80      	ldr	r3, [pc, #512]	; (8003888 <setAddrWindow+0x220>)
 8003688:	881b      	ldrh	r3, [r3, #0]
 800368a:	f249 3227 	movw	r2, #37671	; 0x9327
 800368e:	4293      	cmp	r3, r2
 8003690:	d117      	bne.n	80036c2 <setAddrWindow+0x5a>
	    if (rotation == 2) y += OFFSET_9327, y1 += OFFSET_9327;
 8003692:	4b7e      	ldr	r3, [pc, #504]	; (800388c <setAddrWindow+0x224>)
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b02      	cmp	r3, #2
 8003698:	d107      	bne.n	80036aa <setAddrWindow+0x42>
 800369a:	88bb      	ldrh	r3, [r7, #4]
 800369c:	3320      	adds	r3, #32
 800369e:	b29b      	uxth	r3, r3
 80036a0:	80bb      	strh	r3, [r7, #4]
 80036a2:	883b      	ldrh	r3, [r7, #0]
 80036a4:	3320      	adds	r3, #32
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	803b      	strh	r3, [r7, #0]
	    if (rotation == 3) x += OFFSET_9327, x1 += OFFSET_9327;
 80036aa:	4b78      	ldr	r3, [pc, #480]	; (800388c <setAddrWindow+0x224>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	2b03      	cmp	r3, #3
 80036b0:	d107      	bne.n	80036c2 <setAddrWindow+0x5a>
 80036b2:	88fb      	ldrh	r3, [r7, #6]
 80036b4:	3320      	adds	r3, #32
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	80fb      	strh	r3, [r7, #6]
 80036ba:	887b      	ldrh	r3, [r7, #2]
 80036bc:	3320      	adds	r3, #32
 80036be:	b29b      	uxth	r3, r3
 80036c0:	807b      	strh	r3, [r7, #2]
   }
#endif
#if 1
   if (_lcd_ID == 0x1526 && (rotation & 1)) {
 80036c2:	4b71      	ldr	r3, [pc, #452]	; (8003888 <setAddrWindow+0x220>)
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	f241 5226 	movw	r2, #5414	; 0x1526
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d128      	bne.n	8003720 <setAddrWindow+0xb8>
 80036ce:	4b6f      	ldr	r3, [pc, #444]	; (800388c <setAddrWindow+0x224>)
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d022      	beq.n	8003720 <setAddrWindow+0xb8>
		int16_t dx = x1 - x, dy = y1 - y;
 80036da:	887a      	ldrh	r2, [r7, #2]
 80036dc:	88fb      	ldrh	r3, [r7, #6]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	81fb      	strh	r3, [r7, #14]
 80036e4:	883a      	ldrh	r2, [r7, #0]
 80036e6:	88bb      	ldrh	r3, [r7, #4]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	81bb      	strh	r3, [r7, #12]
		if (dy == 0) { y1++; }
 80036ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <setAddrWindow+0x9c>
 80036f6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	3301      	adds	r3, #1
 80036fe:	b29b      	uxth	r3, r3
 8003700:	803b      	strh	r3, [r7, #0]
 8003702:	e00d      	b.n	8003720 <setAddrWindow+0xb8>
		else if (dx == 0) { x1 += dy; y1 -= dy; }
 8003704:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d109      	bne.n	8003720 <setAddrWindow+0xb8>
 800370c:	887a      	ldrh	r2, [r7, #2]
 800370e:	89bb      	ldrh	r3, [r7, #12]
 8003710:	4413      	add	r3, r2
 8003712:	b29b      	uxth	r3, r3
 8003714:	807b      	strh	r3, [r7, #2]
 8003716:	883a      	ldrh	r2, [r7, #0]
 8003718:	89bb      	ldrh	r3, [r7, #12]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	b29b      	uxth	r3, r3
 800371e:	803b      	strh	r3, [r7, #0]
   }
#endif
   if (_lcd_capable & MIPI_DCS_REV1) {
 8003720:	4b5b      	ldr	r3, [pc, #364]	; (8003890 <setAddrWindow+0x228>)
 8003722:	881b      	ldrh	r3, [r3, #0]
 8003724:	f003 0301 	and.w	r3, r3, #1
 8003728:	2b00      	cmp	r3, #0
 800372a:	d054      	beq.n	80037d6 <setAddrWindow+0x16e>
       WriteCmdParam4(_SC, x >> 8, x, x1 >> 8, x1);   //Start column instead of _MC
 800372c:	4b59      	ldr	r3, [pc, #356]	; (8003894 <setAddrWindow+0x22c>)
 800372e:	881b      	ldrh	r3, [r3, #0]
 8003730:	b2d8      	uxtb	r0, r3
 8003732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003736:	121b      	asrs	r3, r3, #8
 8003738:	b21b      	sxth	r3, r3
 800373a:	b2d9      	uxtb	r1, r3
 800373c:	88fb      	ldrh	r3, [r7, #6]
 800373e:	b2da      	uxtb	r2, r3
 8003740:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003744:	121b      	asrs	r3, r3, #8
 8003746:	b21b      	sxth	r3, r3
 8003748:	b2dc      	uxtb	r4, r3
 800374a:	887b      	ldrh	r3, [r7, #2]
 800374c:	b2db      	uxtb	r3, r3
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	4623      	mov	r3, r4
 8003752:	f7fd ffc1 	bl	80016d8 <WriteCmdParam4>
       WriteCmdParam4(_SP, y >> 8, y, y1 >> 8, y1);   //
 8003756:	4b50      	ldr	r3, [pc, #320]	; (8003898 <setAddrWindow+0x230>)
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	b2d8      	uxtb	r0, r3
 800375c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003760:	121b      	asrs	r3, r3, #8
 8003762:	b21b      	sxth	r3, r3
 8003764:	b2d9      	uxtb	r1, r3
 8003766:	88bb      	ldrh	r3, [r7, #4]
 8003768:	b2da      	uxtb	r2, r3
 800376a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800376e:	121b      	asrs	r3, r3, #8
 8003770:	b21b      	sxth	r3, r3
 8003772:	b2dc      	uxtb	r4, r3
 8003774:	883b      	ldrh	r3, [r7, #0]
 8003776:	b2db      	uxtb	r3, r3
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	4623      	mov	r3, r4
 800377c:	f7fd ffac 	bl	80016d8 <WriteCmdParam4>
       if (is8347 && _lcd_ID == 0x0065) {             //HX8352-B has separate _MC, _SC
 8003780:	4b46      	ldr	r3, [pc, #280]	; (800389c <setAddrWindow+0x234>)
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d07b      	beq.n	8003880 <setAddrWindow+0x218>
 8003788:	4b3f      	ldr	r3, [pc, #252]	; (8003888 <setAddrWindow+0x220>)
 800378a:	881b      	ldrh	r3, [r3, #0]
 800378c:	2b65      	cmp	r3, #101	; 0x65
 800378e:	d177      	bne.n	8003880 <setAddrWindow+0x218>
           uint8_t d[2];
           d[0] = x >> 8; d[1] = x;
 8003790:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003794:	121b      	asrs	r3, r3, #8
 8003796:	b21b      	sxth	r3, r3
 8003798:	b2db      	uxtb	r3, r3
 800379a:	723b      	strb	r3, [r7, #8]
 800379c:	88fb      	ldrh	r3, [r7, #6]
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	727b      	strb	r3, [r7, #9]
           WriteCmdParamN(_MC, 2, d);                 //allows !MV_AXIS to work
 80037a2:	4b3f      	ldr	r3, [pc, #252]	; (80038a0 <setAddrWindow+0x238>)
 80037a4:	881b      	ldrh	r3, [r3, #0]
 80037a6:	f107 0208 	add.w	r2, r7, #8
 80037aa:	2102      	movs	r1, #2
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fd fe91 	bl	80014d4 <WriteCmdParamN>
           d[0] = y >> 8; d[1] = y;
 80037b2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80037b6:	121b      	asrs	r3, r3, #8
 80037b8:	b21b      	sxth	r3, r3
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	723b      	strb	r3, [r7, #8]
 80037be:	88bb      	ldrh	r3, [r7, #4]
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	727b      	strb	r3, [r7, #9]
           WriteCmdParamN(_MP, 2, d);
 80037c4:	4b37      	ldr	r3, [pc, #220]	; (80038a4 <setAddrWindow+0x23c>)
 80037c6:	881b      	ldrh	r3, [r3, #0]
 80037c8:	f107 0208 	add.w	r2, r7, #8
 80037cc:	2102      	movs	r1, #2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7fd fe80 	bl	80014d4 <WriteCmdParamN>
           WriteCmdData(_SP, y);
           WriteCmdData(_EC, x1);
           WriteCmdData(_EP, y1);
       }
   }
}
 80037d4:	e054      	b.n	8003880 <setAddrWindow+0x218>
       WriteCmdData(_MC, x);
 80037d6:	4b32      	ldr	r3, [pc, #200]	; (80038a0 <setAddrWindow+0x238>)
 80037d8:	881b      	ldrh	r3, [r3, #0]
 80037da:	88fa      	ldrh	r2, [r7, #6]
 80037dc:	4611      	mov	r1, r2
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fd fcad 	bl	800113e <WriteCmdData>
       WriteCmdData(_MP, y);
 80037e4:	4b2f      	ldr	r3, [pc, #188]	; (80038a4 <setAddrWindow+0x23c>)
 80037e6:	881b      	ldrh	r3, [r3, #0]
 80037e8:	88ba      	ldrh	r2, [r7, #4]
 80037ea:	4611      	mov	r1, r2
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7fd fca6 	bl	800113e <WriteCmdData>
       if (!(x == x1 && y == y1)) {  //only need MC,MP for drawPixel
 80037f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80037f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d105      	bne.n	800380a <setAddrWindow+0x1a2>
 80037fe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003802:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003806:	429a      	cmp	r2, r3
 8003808:	d03a      	beq.n	8003880 <setAddrWindow+0x218>
           if (_lcd_capable & XSA_XEA_16BIT) {
 800380a:	4b21      	ldr	r3, [pc, #132]	; (8003890 <setAddrWindow+0x228>)
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	f003 0320 	and.w	r3, r3, #32
 8003812:	2b00      	cmp	r3, #0
 8003814:	d018      	beq.n	8003848 <setAddrWindow+0x1e0>
               if (rotation & 1)
 8003816:	4b1d      	ldr	r3, [pc, #116]	; (800388c <setAddrWindow+0x224>)
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	d009      	beq.n	8003836 <setAddrWindow+0x1ce>
                   y1 = y = (y1 << 8) | y;
 8003822:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003826:	021b      	lsls	r3, r3, #8
 8003828:	b21a      	sxth	r2, r3
 800382a:	88bb      	ldrh	r3, [r7, #4]
 800382c:	4313      	orrs	r3, r2
 800382e:	80bb      	strh	r3, [r7, #4]
 8003830:	88bb      	ldrh	r3, [r7, #4]
 8003832:	803b      	strh	r3, [r7, #0]
 8003834:	e008      	b.n	8003848 <setAddrWindow+0x1e0>
                   x1 = x = (x1 << 8) | x;
 8003836:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800383a:	021b      	lsls	r3, r3, #8
 800383c:	b21a      	sxth	r2, r3
 800383e:	88fb      	ldrh	r3, [r7, #6]
 8003840:	4313      	orrs	r3, r2
 8003842:	80fb      	strh	r3, [r7, #6]
 8003844:	88fb      	ldrh	r3, [r7, #6]
 8003846:	807b      	strh	r3, [r7, #2]
           WriteCmdData(_SC, x);
 8003848:	4b12      	ldr	r3, [pc, #72]	; (8003894 <setAddrWindow+0x22c>)
 800384a:	881b      	ldrh	r3, [r3, #0]
 800384c:	88fa      	ldrh	r2, [r7, #6]
 800384e:	4611      	mov	r1, r2
 8003850:	4618      	mov	r0, r3
 8003852:	f7fd fc74 	bl	800113e <WriteCmdData>
           WriteCmdData(_SP, y);
 8003856:	4b10      	ldr	r3, [pc, #64]	; (8003898 <setAddrWindow+0x230>)
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	88ba      	ldrh	r2, [r7, #4]
 800385c:	4611      	mov	r1, r2
 800385e:	4618      	mov	r0, r3
 8003860:	f7fd fc6d 	bl	800113e <WriteCmdData>
           WriteCmdData(_EC, x1);
 8003864:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <setAddrWindow+0x240>)
 8003866:	881b      	ldrh	r3, [r3, #0]
 8003868:	887a      	ldrh	r2, [r7, #2]
 800386a:	4611      	mov	r1, r2
 800386c:	4618      	mov	r0, r3
 800386e:	f7fd fc66 	bl	800113e <WriteCmdData>
           WriteCmdData(_EP, y1);
 8003872:	4b0e      	ldr	r3, [pc, #56]	; (80038ac <setAddrWindow+0x244>)
 8003874:	881b      	ldrh	r3, [r3, #0]
 8003876:	883a      	ldrh	r2, [r7, #0]
 8003878:	4611      	mov	r1, r2
 800387a:	4618      	mov	r0, r3
 800387c:	f7fd fc5f 	bl	800113e <WriteCmdData>
}
 8003880:	bf00      	nop
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	bd90      	pop	{r4, r7, pc}
 8003888:	200000e4 	.word	0x200000e4
 800388c:	200000de 	.word	0x200000de
 8003890:	200000e2 	.word	0x200000e2
 8003894:	200000f0 	.word	0x200000f0
 8003898:	200000f4 	.word	0x200000f4
 800389c:	200000d9 	.word	0x200000d9
 80038a0:	200000ea 	.word	0x200000ea
 80038a4:	200000ec 	.word	0x200000ec
 80038a8:	200000f2 	.word	0x200000f2
 80038ac:	200000f6 	.word	0x200000f6

080038b0 <vertScroll>:

void vertScroll(int16_t top, int16_t scrollines, int16_t offset)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	4603      	mov	r3, r0
 80038b8:	80fb      	strh	r3, [r7, #6]
 80038ba:	460b      	mov	r3, r1
 80038bc:	80bb      	strh	r3, [r7, #4]
 80038be:	4613      	mov	r3, r2
 80038c0:	807b      	strh	r3, [r7, #2]
#if defined(OFFSET_9327)
	if (_lcd_ID == 0x9327) {
 80038c2:	4b89      	ldr	r3, [pc, #548]	; (8003ae8 <vertScroll+0x238>)
 80038c4:	881b      	ldrh	r3, [r3, #0]
 80038c6:	f249 3227 	movw	r2, #37671	; 0x9327
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d10b      	bne.n	80038e6 <vertScroll+0x36>
	    if (rotation == 2 || rotation == 3) top += OFFSET_9327;
 80038ce:	4b87      	ldr	r3, [pc, #540]	; (8003aec <vertScroll+0x23c>)
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d003      	beq.n	80038de <vertScroll+0x2e>
 80038d6:	4b85      	ldr	r3, [pc, #532]	; (8003aec <vertScroll+0x23c>)
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	2b03      	cmp	r3, #3
 80038dc:	d103      	bne.n	80038e6 <vertScroll+0x36>
 80038de:	88fb      	ldrh	r3, [r7, #6]
 80038e0:	3320      	adds	r3, #32
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	80fb      	strh	r3, [r7, #6]
    }
#endif
    int16_t bfa = HEIGHT - top - scrollines;  // bottom fixed area
 80038e6:	88fa      	ldrh	r2, [r7, #6]
 80038e8:	88bb      	ldrh	r3, [r7, #4]
 80038ea:	4413      	add	r3, r2
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	82fb      	strh	r3, [r7, #22]
    int16_t vsp;
    int16_t sea = top;
 80038f6:	88fb      	ldrh	r3, [r7, #6]
 80038f8:	827b      	strh	r3, [r7, #18]
	if (_lcd_ID == 0x9327) bfa += 32;
 80038fa:	4b7b      	ldr	r3, [pc, #492]	; (8003ae8 <vertScroll+0x238>)
 80038fc:	881b      	ldrh	r3, [r3, #0]
 80038fe:	f249 3227 	movw	r2, #37671	; 0x9327
 8003902:	4293      	cmp	r3, r2
 8003904:	d103      	bne.n	800390e <vertScroll+0x5e>
 8003906:	8afb      	ldrh	r3, [r7, #22]
 8003908:	3320      	adds	r3, #32
 800390a:	b29b      	uxth	r3, r3
 800390c:	82fb      	strh	r3, [r7, #22]
    if (offset <= -scrollines || offset >= scrollines) offset = 0; //valid scroll
 800390e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003912:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003916:	425b      	negs	r3, r3
 8003918:	429a      	cmp	r2, r3
 800391a:	dd05      	ble.n	8003928 <vertScroll+0x78>
 800391c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003920:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003924:	429a      	cmp	r2, r3
 8003926:	db01      	blt.n	800392c <vertScroll+0x7c>
 8003928:	2300      	movs	r3, #0
 800392a:	807b      	strh	r3, [r7, #2]
	vsp = top + offset; // vertical start position
 800392c:	88fa      	ldrh	r2, [r7, #6]
 800392e:	887b      	ldrh	r3, [r7, #2]
 8003930:	4413      	add	r3, r2
 8003932:	b29b      	uxth	r3, r3
 8003934:	82bb      	strh	r3, [r7, #20]
    if (offset < 0)
 8003936:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800393a:	2b00      	cmp	r3, #0
 800393c:	da04      	bge.n	8003948 <vertScroll+0x98>
        vsp += scrollines;          //keep in unsigned range
 800393e:	8aba      	ldrh	r2, [r7, #20]
 8003940:	88bb      	ldrh	r3, [r7, #4]
 8003942:	4413      	add	r3, r2
 8003944:	b29b      	uxth	r3, r3
 8003946:	82bb      	strh	r3, [r7, #20]
    sea = top + scrollines - 1;
 8003948:	88fa      	ldrh	r2, [r7, #6]
 800394a:	88bb      	ldrh	r3, [r7, #4]
 800394c:	4413      	add	r3, r2
 800394e:	b29b      	uxth	r3, r3
 8003950:	3b01      	subs	r3, #1
 8003952:	b29b      	uxth	r3, r3
 8003954:	827b      	strh	r3, [r7, #18]
    if (_lcd_capable & MIPI_DCS_REV1) {
 8003956:	4b66      	ldr	r3, [pc, #408]	; (8003af0 <vertScroll+0x240>)
 8003958:	881b      	ldrh	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d071      	beq.n	8003a46 <vertScroll+0x196>
        uint8_t d[6];           // for multi-byte parameters
        d[0] = top >> 8;        //TFA
 8003962:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003966:	121b      	asrs	r3, r3, #8
 8003968:	b21b      	sxth	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	733b      	strb	r3, [r7, #12]
        d[1] = top;
 800396e:	88fb      	ldrh	r3, [r7, #6]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	737b      	strb	r3, [r7, #13]
        d[2] = scrollines >> 8; //VSA
 8003974:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003978:	121b      	asrs	r3, r3, #8
 800397a:	b21b      	sxth	r3, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	73bb      	strb	r3, [r7, #14]
        d[3] = scrollines;
 8003980:	88bb      	ldrh	r3, [r7, #4]
 8003982:	b2db      	uxtb	r3, r3
 8003984:	73fb      	strb	r3, [r7, #15]
        d[4] = bfa >> 8;        //BFA
 8003986:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800398a:	121b      	asrs	r3, r3, #8
 800398c:	b21b      	sxth	r3, r3
 800398e:	b2db      	uxtb	r3, r3
 8003990:	743b      	strb	r3, [r7, #16]
        d[5] = bfa;
 8003992:	8afb      	ldrh	r3, [r7, #22]
 8003994:	b2db      	uxtb	r3, r3
 8003996:	747b      	strb	r3, [r7, #17]
        WriteCmdParamN(is8347 ? 0x0E : 0x33, 6, d);
 8003998:	4b56      	ldr	r3, [pc, #344]	; (8003af4 <vertScroll+0x244>)
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <vertScroll+0xf4>
 80039a0:	230e      	movs	r3, #14
 80039a2:	e000      	b.n	80039a6 <vertScroll+0xf6>
 80039a4:	2333      	movs	r3, #51	; 0x33
 80039a6:	f107 020c 	add.w	r2, r7, #12
 80039aa:	2106      	movs	r1, #6
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fd fd91 	bl	80014d4 <WriteCmdParamN>
//        if (offset == 0 && rotation > 1) vsp = top + scrollines;   //make non-valid
		d[0] = vsp >> 8;        //VSP
 80039b2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80039b6:	121b      	asrs	r3, r3, #8
 80039b8:	b21b      	sxth	r3, r3
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	733b      	strb	r3, [r7, #12]
        d[1] = vsp;
 80039be:	8abb      	ldrh	r3, [r7, #20]
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	737b      	strb	r3, [r7, #13]
        WriteCmdParamN(is8347 ? 0x14 : 0x37, 2, d);
 80039c4:	4b4b      	ldr	r3, [pc, #300]	; (8003af4 <vertScroll+0x244>)
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d001      	beq.n	80039d0 <vertScroll+0x120>
 80039cc:	2314      	movs	r3, #20
 80039ce:	e000      	b.n	80039d2 <vertScroll+0x122>
 80039d0:	2337      	movs	r3, #55	; 0x37
 80039d2:	f107 020c 	add.w	r2, r7, #12
 80039d6:	2102      	movs	r1, #2
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fd fd7b 	bl	80014d4 <WriteCmdParamN>
		if (is8347) {
 80039de:	4b45      	ldr	r3, [pc, #276]	; (8003af4 <vertScroll+0x244>)
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d01f      	beq.n	8003a26 <vertScroll+0x176>
		    d[0] = (offset != 0) ? (_lcd_ID == 0x8347 ? 0x02 : 0x08) : 0;
 80039e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d009      	beq.n	8003a02 <vertScroll+0x152>
 80039ee:	4b3e      	ldr	r3, [pc, #248]	; (8003ae8 <vertScroll+0x238>)
 80039f0:	881b      	ldrh	r3, [r3, #0]
 80039f2:	f248 3247 	movw	r2, #33607	; 0x8347
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d101      	bne.n	80039fe <vertScroll+0x14e>
 80039fa:	2302      	movs	r3, #2
 80039fc:	e002      	b.n	8003a04 <vertScroll+0x154>
 80039fe:	2308      	movs	r3, #8
 8003a00:	e000      	b.n	8003a04 <vertScroll+0x154>
 8003a02:	2300      	movs	r3, #0
 8003a04:	733b      	strb	r3, [r7, #12]
			WriteCmdParamN(_lcd_ID == 0x8347 ? 0x18 : 0x01, 1, d);  //HX8347-D
 8003a06:	4b38      	ldr	r3, [pc, #224]	; (8003ae8 <vertScroll+0x238>)
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	f248 3247 	movw	r2, #33607	; 0x8347
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d101      	bne.n	8003a16 <vertScroll+0x166>
 8003a12:	2318      	movs	r3, #24
 8003a14:	e000      	b.n	8003a18 <vertScroll+0x168>
 8003a16:	2301      	movs	r3, #1
 8003a18:	f107 020c 	add.w	r2, r7, #12
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fd fd58 	bl	80014d4 <WriteCmdParamN>
 8003a24:	e05d      	b.n	8003ae2 <vertScroll+0x232>
		} else if (offset == 0 && (_lcd_capable & MIPI_DCS_REV1)) {
 8003a26:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d159      	bne.n	8003ae2 <vertScroll+0x232>
 8003a2e:	4b30      	ldr	r3, [pc, #192]	; (8003af0 <vertScroll+0x240>)
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d053      	beq.n	8003ae2 <vertScroll+0x232>
			WriteCmdParamN(0x13, 0, NULL);    //NORMAL i.e. disable scroll
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	2100      	movs	r1, #0
 8003a3e:	2013      	movs	r0, #19
 8003a40:	f7fd fd48 	bl	80014d4 <WriteCmdParamN>
 8003a44:	e04d      	b.n	8003ae2 <vertScroll+0x232>
		}
		return;
    }
    // cope with 9320 style variants:
    switch (_lcd_ID) {
 8003a46:	4b28      	ldr	r3, [pc, #160]	; (8003ae8 <vertScroll+0x238>)
 8003a48:	881b      	ldrh	r3, [r3, #0]
 8003a4a:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d027      	beq.n	8003aa2 <vertScroll+0x1f2>
 8003a52:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003a56:	4293      	cmp	r3, r2
 8003a58:	dc34      	bgt.n	8003ac4 <vertScroll+0x214>
 8003a5a:	f249 3226 	movw	r2, #37670	; 0x9326
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d01f      	beq.n	8003aa2 <vertScroll+0x1f2>
 8003a62:	f249 3226 	movw	r2, #37670	; 0x9326
 8003a66:	4293      	cmp	r3, r2
 8003a68:	dc2c      	bgt.n	8003ac4 <vertScroll+0x214>
 8003a6a:	f247 7293 	movw	r2, #30611	; 0x7793
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d017      	beq.n	8003aa2 <vertScroll+0x1f2>
 8003a72:	f247 7293 	movw	r2, #30611	; 0x7793
 8003a76:	4293      	cmp	r3, r2
 8003a78:	dc24      	bgt.n	8003ac4 <vertScroll+0x214>
 8003a7a:	f245 4220 	movw	r2, #21536	; 0x5420
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d00f      	beq.n	8003aa2 <vertScroll+0x1f2>
 8003a82:	f247 7283 	movw	r2, #30595	; 0x7783
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d11c      	bne.n	8003ac4 <vertScroll+0x214>
    case 0x7783:
        WriteCmdData(0x61, _lcd_rev);   //!NDL, !VLE, REV
 8003a8a:	4b1b      	ldr	r3, [pc, #108]	; (8003af8 <vertScroll+0x248>)
 8003a8c:	881b      	ldrh	r3, [r3, #0]
 8003a8e:	4619      	mov	r1, r3
 8003a90:	2061      	movs	r0, #97	; 0x61
 8003a92:	f7fd fb54 	bl	800113e <WriteCmdData>
        WriteCmdData(0x6A, vsp);        //VL#
 8003a96:	8abb      	ldrh	r3, [r7, #20]
 8003a98:	4619      	mov	r1, r3
 8003a9a:	206a      	movs	r0, #106	; 0x6a
 8003a9c:	f7fd fb4f 	bl	800113e <WriteCmdData>
        break;
 8003aa0:	e01f      	b.n	8003ae2 <vertScroll+0x232>
#endif
	case 0x5420:
    case 0x7793:
	case 0x9326:
	case 0xB509:
        WriteCmdData(0x401, (1 << 1) | _lcd_rev);       //VLE, REV
 8003aa2:	4b15      	ldr	r3, [pc, #84]	; (8003af8 <vertScroll+0x248>)
 8003aa4:	881b      	ldrh	r3, [r3, #0]
 8003aa6:	f043 0302 	orr.w	r3, r3, #2
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	4619      	mov	r1, r3
 8003aae:	f240 4001 	movw	r0, #1025	; 0x401
 8003ab2:	f7fd fb44 	bl	800113e <WriteCmdData>
        WriteCmdData(0x404, vsp);       //VL#
 8003ab6:	8abb      	ldrh	r3, [r7, #20]
 8003ab8:	4619      	mov	r1, r3
 8003aba:	f240 4004 	movw	r0, #1028	; 0x404
 8003abe:	f7fd fb3e 	bl	800113e <WriteCmdData>
        break;
 8003ac2:	e00e      	b.n	8003ae2 <vertScroll+0x232>
    default:
        // 0x6809, 0x9320, 0x9325, 0x9335, 0xB505 can only scroll whole screen
        WriteCmdData(0x61, (1 << 1) | _lcd_rev);        //!NDL, VLE, REV
 8003ac4:	4b0c      	ldr	r3, [pc, #48]	; (8003af8 <vertScroll+0x248>)
 8003ac6:	881b      	ldrh	r3, [r3, #0]
 8003ac8:	f043 0302 	orr.w	r3, r3, #2
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	4619      	mov	r1, r3
 8003ad0:	2061      	movs	r0, #97	; 0x61
 8003ad2:	f7fd fb34 	bl	800113e <WriteCmdData>
        WriteCmdData(0x6A, vsp);        //VL#
 8003ad6:	8abb      	ldrh	r3, [r7, #20]
 8003ad8:	4619      	mov	r1, r3
 8003ada:	206a      	movs	r0, #106	; 0x6a
 8003adc:	f7fd fb2f 	bl	800113e <WriteCmdData>
        break;
 8003ae0:	bf00      	nop
    }
}
 8003ae2:	3718      	adds	r7, #24
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	200000e4 	.word	0x200000e4
 8003aec:	200000de 	.word	0x200000de
 8003af0:	200000e2 	.word	0x200000e2
 8003af4:	200000d9 	.word	0x200000d9
 8003af8:	200000e6 	.word	0x200000e6

08003afc <fillScreen>:
{
    pushColors_any(_MW, (uint8_t *)block, n, first, bigend ? 3 : 1);
}

void fillScreen(uint16_t color)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af02      	add	r7, sp, #8
 8003b02:	4603      	mov	r3, r0
 8003b04:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8003b06:	4b08      	ldr	r3, [pc, #32]	; (8003b28 <fillScreen+0x2c>)
 8003b08:	881b      	ldrh	r3, [r3, #0]
 8003b0a:	b21a      	sxth	r2, r3
 8003b0c:	4b07      	ldr	r3, [pc, #28]	; (8003b2c <fillScreen+0x30>)
 8003b0e:	881b      	ldrh	r3, [r3, #0]
 8003b10:	b219      	sxth	r1, r3
 8003b12:	88fb      	ldrh	r3, [r7, #6]
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	460b      	mov	r3, r1
 8003b18:	2100      	movs	r1, #0
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	f000 f8c4 	bl	8003ca8 <fillRect>
}
 8003b20:	bf00      	nop
 8003b22:	3708      	adds	r7, #8
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	20000004 	.word	0x20000004
 8003b2c:	20000006 	.word	0x20000006

08003b30 <invertDisplay>:

void invertDisplay(uint8_t i)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	4603      	mov	r3, r0
 8003b38:	71fb      	strb	r3, [r7, #7]
    uint8_t val;
    _lcd_rev = ((_lcd_capable & REV_SCREEN) != 0) ^ i;
 8003b3a:	4b4c      	ldr	r3, [pc, #304]	; (8003c6c <invertDisplay+0x13c>)
 8003b3c:	881b      	ldrh	r3, [r3, #0]
 8003b3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	bf14      	ite	ne
 8003b46:	2301      	movne	r3, #1
 8003b48:	2300      	moveq	r3, #0
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	b21a      	sxth	r2, r3
 8003b4e:	79fb      	ldrb	r3, [r7, #7]
 8003b50:	b21b      	sxth	r3, r3
 8003b52:	4053      	eors	r3, r2
 8003b54:	b21b      	sxth	r3, r3
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	4b45      	ldr	r3, [pc, #276]	; (8003c70 <invertDisplay+0x140>)
 8003b5a:	801a      	strh	r2, [r3, #0]
    if (_lcd_capable & MIPI_DCS_REV1) {
 8003b5c:	4b43      	ldr	r3, [pc, #268]	; (8003c6c <invertDisplay+0x13c>)
 8003b5e:	881b      	ldrh	r3, [r3, #0]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d035      	beq.n	8003bd4 <invertDisplay+0xa4>
        if (is8347) {
 8003b68:	4b42      	ldr	r3, [pc, #264]	; (8003c74 <invertDisplay+0x144>)
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d024      	beq.n	8003bba <invertDisplay+0x8a>
            // HX8347D: 0x36 Panel Characteristic. REV_Panel
            // HX8347A: 0x36 is Display Control 10
            if (_lcd_ID == 0x8347 || _lcd_ID == 0x5252) // HX8347-A, HX5352-A
 8003b70:	4b41      	ldr	r3, [pc, #260]	; (8003c78 <invertDisplay+0x148>)
 8003b72:	881b      	ldrh	r3, [r3, #0]
 8003b74:	f248 3247 	movw	r2, #33607	; 0x8347
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d005      	beq.n	8003b88 <invertDisplay+0x58>
 8003b7c:	4b3e      	ldr	r3, [pc, #248]	; (8003c78 <invertDisplay+0x148>)
 8003b7e:	881b      	ldrh	r3, [r3, #0]
 8003b80:	f245 2252 	movw	r2, #21074	; 0x5252
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d108      	bne.n	8003b9a <invertDisplay+0x6a>
			    val = _lcd_rev ? 6 : 2;       //INVON id bit#2,  NORON=bit#1
 8003b88:	4b39      	ldr	r3, [pc, #228]	; (8003c70 <invertDisplay+0x140>)
 8003b8a:	881b      	ldrh	r3, [r3, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <invertDisplay+0x64>
 8003b90:	2306      	movs	r3, #6
 8003b92:	e000      	b.n	8003b96 <invertDisplay+0x66>
 8003b94:	2302      	movs	r3, #2
 8003b96:	73fb      	strb	r3, [r7, #15]
 8003b98:	e007      	b.n	8003baa <invertDisplay+0x7a>
            else val = _lcd_rev ? 8 : 10;     //HX8347-D, G, I: SCROLLON=bit3, INVON=bit1
 8003b9a:	4b35      	ldr	r3, [pc, #212]	; (8003c70 <invertDisplay+0x140>)
 8003b9c:	881b      	ldrh	r3, [r3, #0]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <invertDisplay+0x76>
 8003ba2:	2308      	movs	r3, #8
 8003ba4:	e000      	b.n	8003ba8 <invertDisplay+0x78>
 8003ba6:	230a      	movs	r3, #10
 8003ba8:	73fb      	strb	r3, [r7, #15]
            // HX8347: 0x01 Display Mode has diff bit mapping for A, D
            WriteCmdParamN(0x01, 1, &val);
 8003baa:	f107 030f 	add.w	r3, r7, #15
 8003bae:	461a      	mov	r2, r3
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	2001      	movs	r0, #1
 8003bb4:	f7fd fc8e 	bl	80014d4 <WriteCmdParamN>
        } else
            WriteCmdParamN(_lcd_rev ? 0x21 : 0x20, 0, NULL);
        return;
 8003bb8:	e055      	b.n	8003c66 <invertDisplay+0x136>
            WriteCmdParamN(_lcd_rev ? 0x21 : 0x20, 0, NULL);
 8003bba:	4b2d      	ldr	r3, [pc, #180]	; (8003c70 <invertDisplay+0x140>)
 8003bbc:	881b      	ldrh	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <invertDisplay+0x96>
 8003bc2:	2321      	movs	r3, #33	; 0x21
 8003bc4:	e000      	b.n	8003bc8 <invertDisplay+0x98>
 8003bc6:	2320      	movs	r3, #32
 8003bc8:	2200      	movs	r2, #0
 8003bca:	2100      	movs	r1, #0
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7fd fc81 	bl	80014d4 <WriteCmdParamN>
 8003bd2:	e048      	b.n	8003c66 <invertDisplay+0x136>
    }
    // cope with 9320 style variants:
    switch (_lcd_ID) {
 8003bd4:	4b28      	ldr	r3, [pc, #160]	; (8003c78 <invertDisplay+0x148>)
 8003bd6:	881b      	ldrh	r3, [r3, #0]
 8003bd8:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d030      	beq.n	8003c42 <invertDisplay+0x112>
 8003be0:	f24b 5209 	movw	r2, #46345	; 0xb509
 8003be4:	4293      	cmp	r3, r2
 8003be6:	dc37      	bgt.n	8003c58 <invertDisplay+0x128>
 8003be8:	f249 3226 	movw	r2, #37670	; 0x9326
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d028      	beq.n	8003c42 <invertDisplay+0x112>
 8003bf0:	f249 3226 	movw	r2, #37670	; 0x9326
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	dc2f      	bgt.n	8003c58 <invertDisplay+0x128>
 8003bf8:	f249 2225 	movw	r2, #37413	; 0x9225
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d013      	beq.n	8003c28 <invertDisplay+0xf8>
 8003c00:	f249 2225 	movw	r2, #37413	; 0x9225
 8003c04:	4293      	cmp	r3, r2
 8003c06:	dc27      	bgt.n	8003c58 <invertDisplay+0x128>
 8003c08:	f247 7293 	movw	r2, #30611	; 0x7793
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d018      	beq.n	8003c42 <invertDisplay+0x112>
 8003c10:	f247 7293 	movw	r2, #30611	; 0x7793
 8003c14:	4293      	cmp	r3, r2
 8003c16:	dc1f      	bgt.n	8003c58 <invertDisplay+0x128>
 8003c18:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003c1c:	d004      	beq.n	8003c28 <invertDisplay+0xf8>
 8003c1e:	f245 4220 	movw	r2, #21536	; 0x5420
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d00d      	beq.n	8003c42 <invertDisplay+0x112>
 8003c26:	e017      	b.n	8003c58 <invertDisplay+0x128>
#ifdef SUPPORT_0139
    case 0x0139:
#endif
    case 0x9225:                                        //REV is in reg(0x07) like Samsung
    case 0x0154:
        WriteCmdData(0x07, 0x13 | (_lcd_rev << 2));     //.kbv kludge
 8003c28:	4b11      	ldr	r3, [pc, #68]	; (8003c70 <invertDisplay+0x140>)
 8003c2a:	881b      	ldrh	r3, [r3, #0]
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	b21b      	sxth	r3, r3
 8003c30:	f043 0313 	orr.w	r3, r3, #19
 8003c34:	b21b      	sxth	r3, r3
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	4619      	mov	r1, r3
 8003c3a:	2007      	movs	r0, #7
 8003c3c:	f7fd fa7f 	bl	800113e <WriteCmdData>
        break;
 8003c40:	e011      	b.n	8003c66 <invertDisplay+0x136>
#endif
	case 0x5420:
    case 0x7793:
    case 0x9326:
	case 0xB509:
        WriteCmdData(0x401, (1 << 1) | _lcd_rev);       //.kbv kludge VLE
 8003c42:	4b0b      	ldr	r3, [pc, #44]	; (8003c70 <invertDisplay+0x140>)
 8003c44:	881b      	ldrh	r3, [r3, #0]
 8003c46:	f043 0302 	orr.w	r3, r3, #2
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	f240 4001 	movw	r0, #1025	; 0x401
 8003c52:	f7fd fa74 	bl	800113e <WriteCmdData>
        break;
 8003c56:	e006      	b.n	8003c66 <invertDisplay+0x136>
    default:
        WriteCmdData(0x61, _lcd_rev);
 8003c58:	4b05      	ldr	r3, [pc, #20]	; (8003c70 <invertDisplay+0x140>)
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	2061      	movs	r0, #97	; 0x61
 8003c60:	f7fd fa6d 	bl	800113e <WriteCmdData>
        break;
 8003c64:	bf00      	nop
    }
}
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	200000e2 	.word	0x200000e2
 8003c70:	200000e6 	.word	0x200000e6
 8003c74:	200000d9 	.word	0x200000d9
 8003c78:	200000e4 	.word	0x200000e4

08003c7c <writePixel>:
{
	fillRect(x, y, w, 1, color);
}

void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	4603      	mov	r3, r0
 8003c84:	80fb      	strh	r3, [r7, #6]
 8003c86:	460b      	mov	r3, r1
 8003c88:	80bb      	strh	r3, [r7, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	807b      	strh	r3, [r7, #2]
    drawPixel(x, y, color);
 8003c8e:	887a      	ldrh	r2, [r7, #2]
 8003c90:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003c94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff fc2f 	bl	80034fc <drawPixel>
}
 8003c9e:	bf00      	nop
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
	...

08003ca8 <fillRect>:
    drawFastVLine(x, y, h, color);
    drawFastVLine(x+w-1, y, h, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003ca8:	b590      	push	{r4, r7, lr}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	4604      	mov	r4, r0
 8003cb0:	4608      	mov	r0, r1
 8003cb2:	4611      	mov	r1, r2
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	4623      	mov	r3, r4
 8003cb8:	80fb      	strh	r3, [r7, #6]
 8003cba:	4603      	mov	r3, r0
 8003cbc:	80bb      	strh	r3, [r7, #4]
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	807b      	strh	r3, [r7, #2]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	803b      	strh	r3, [r7, #0]
    int16_t end;
#if defined(SUPPORT_9488_555)
    if (is555) color = color565_to_555(color);
 8003cc6:	4b6e      	ldr	r3, [pc, #440]	; (8003e80 <fillRect+0x1d8>)
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <fillRect+0x32>
 8003cce:	8c3b      	ldrh	r3, [r7, #32]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7fd f985 	bl	8000fe0 <color565_to_555>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	843b      	strh	r3, [r7, #32]
#endif
    if (w < 0) {
 8003cda:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	da08      	bge.n	8003cf4 <fillRect+0x4c>
        w = -w;
 8003ce2:	887b      	ldrh	r3, [r7, #2]
 8003ce4:	425b      	negs	r3, r3
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	807b      	strh	r3, [r7, #2]
        x -= w;
 8003cea:	88fa      	ldrh	r2, [r7, #6]
 8003cec:	887b      	ldrh	r3, [r7, #2]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	80fb      	strh	r3, [r7, #6]
    }                           //+ve w
    end = x + w;
 8003cf4:	88fa      	ldrh	r2, [r7, #6]
 8003cf6:	887b      	ldrh	r3, [r7, #2]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	81fb      	strh	r3, [r7, #14]
    if (x < 0)
 8003cfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	da01      	bge.n	8003d0a <fillRect+0x62>
        x = 0;
 8003d06:	2300      	movs	r3, #0
 8003d08:	80fb      	strh	r3, [r7, #6]
    if (end > width())
 8003d0a:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8003d0e:	f7fd f94f 	bl	8000fb0 <width>
 8003d12:	4603      	mov	r3, r0
 8003d14:	429c      	cmp	r4, r3
 8003d16:	dd03      	ble.n	8003d20 <fillRect+0x78>
        end = width();
 8003d18:	f7fd f94a 	bl	8000fb0 <width>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	81fb      	strh	r3, [r7, #14]
    w = end - x;
 8003d20:	89fa      	ldrh	r2, [r7, #14]
 8003d22:	88fb      	ldrh	r3, [r7, #6]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	807b      	strh	r3, [r7, #2]
    if (h < 0) {
 8003d2a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	da08      	bge.n	8003d44 <fillRect+0x9c>
        h = -h;
 8003d32:	883b      	ldrh	r3, [r7, #0]
 8003d34:	425b      	negs	r3, r3
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	803b      	strh	r3, [r7, #0]
        y -= h;
 8003d3a:	88ba      	ldrh	r2, [r7, #4]
 8003d3c:	883b      	ldrh	r3, [r7, #0]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	80bb      	strh	r3, [r7, #4]
    }                           //+ve h
    end = y + h;
 8003d44:	88ba      	ldrh	r2, [r7, #4]
 8003d46:	883b      	ldrh	r3, [r7, #0]
 8003d48:	4413      	add	r3, r2
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	81fb      	strh	r3, [r7, #14]
    if (y < 0)
 8003d4e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	da01      	bge.n	8003d5a <fillRect+0xb2>
        y = 0;
 8003d56:	2300      	movs	r3, #0
 8003d58:	80bb      	strh	r3, [r7, #4]
    if (end > height())
 8003d5a:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8003d5e:	f7fd f933 	bl	8000fc8 <height>
 8003d62:	4603      	mov	r3, r0
 8003d64:	429c      	cmp	r4, r3
 8003d66:	dd03      	ble.n	8003d70 <fillRect+0xc8>
        end = height();
 8003d68:	f7fd f92e 	bl	8000fc8 <height>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	81fb      	strh	r3, [r7, #14]
    h = end - y;
 8003d70:	89fa      	ldrh	r2, [r7, #14]
 8003d72:	88bb      	ldrh	r3, [r7, #4]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	803b      	strh	r3, [r7, #0]
    setAddrWindow(x, y, x + w - 1, y + h - 1);
 8003d7a:	88fa      	ldrh	r2, [r7, #6]
 8003d7c:	887b      	ldrh	r3, [r7, #2]
 8003d7e:	4413      	add	r3, r2
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	3b01      	subs	r3, #1
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	b21c      	sxth	r4, r3
 8003d88:	88ba      	ldrh	r2, [r7, #4]
 8003d8a:	883b      	ldrh	r3, [r7, #0]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	3b01      	subs	r3, #1
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	b21b      	sxth	r3, r3
 8003d96:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003d9a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003d9e:	4622      	mov	r2, r4
 8003da0:	f7ff fc62 	bl	8003668 <setAddrWindow>
    CS_ACTIVE;
 8003da4:	2108      	movs	r1, #8
 8003da6:	4837      	ldr	r0, [pc, #220]	; (8003e84 <fillRect+0x1dc>)
 8003da8:	f7fd f8b4 	bl	8000f14 <PIN_LOW>
    WriteCmd(_MW);
 8003dac:	2104      	movs	r1, #4
 8003dae:	4835      	ldr	r0, [pc, #212]	; (8003e84 <fillRect+0x1dc>)
 8003db0:	f7fd f8b0 	bl	8000f14 <PIN_LOW>
 8003db4:	4b34      	ldr	r3, [pc, #208]	; (8003e88 <fillRect+0x1e0>)
 8003db6:	881b      	ldrh	r3, [r3, #0]
 8003db8:	0a1b      	lsrs	r3, r3, #8
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	737b      	strb	r3, [r7, #13]
 8003dbe:	4b32      	ldr	r3, [pc, #200]	; (8003e88 <fillRect+0x1e0>)
 8003dc0:	881b      	ldrh	r3, [r3, #0]
 8003dc2:	733b      	strb	r3, [r7, #12]
 8003dc4:	4b2f      	ldr	r3, [pc, #188]	; (8003e84 <fillRect+0x1dc>)
 8003dc6:	4a31      	ldr	r2, [pc, #196]	; (8003e8c <fillRect+0x1e4>)
 8003dc8:	619a      	str	r2, [r3, #24]
 8003dca:	4b31      	ldr	r3, [pc, #196]	; (8003e90 <fillRect+0x1e8>)
 8003dcc:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8003dd0:	619a      	str	r2, [r3, #24]
 8003dd2:	7b7b      	ldrb	r3, [r7, #13]
 8003dd4:	035b      	lsls	r3, r3, #13
 8003dd6:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8003dda:	7b7b      	ldrb	r3, [r7, #13]
 8003ddc:	109b      	asrs	r3, r3, #2
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	431a      	orrs	r2, r3
 8003de4:	4b27      	ldr	r3, [pc, #156]	; (8003e84 <fillRect+0x1dc>)
 8003de6:	619a      	str	r2, [r3, #24]
 8003de8:	7b7b      	ldrb	r3, [r7, #13]
 8003dea:	4a29      	ldr	r2, [pc, #164]	; (8003e90 <fillRect+0x1e8>)
 8003dec:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8003df0:	6193      	str	r3, [r2, #24]
 8003df2:	2102      	movs	r1, #2
 8003df4:	4823      	ldr	r0, [pc, #140]	; (8003e84 <fillRect+0x1dc>)
 8003df6:	f7fd f88d 	bl	8000f14 <PIN_LOW>
 8003dfa:	2102      	movs	r1, #2
 8003dfc:	4821      	ldr	r0, [pc, #132]	; (8003e84 <fillRect+0x1dc>)
 8003dfe:	f7fd f899 	bl	8000f34 <PIN_HIGH>
 8003e02:	2102      	movs	r1, #2
 8003e04:	481f      	ldr	r0, [pc, #124]	; (8003e84 <fillRect+0x1dc>)
 8003e06:	f7fd f895 	bl	8000f34 <PIN_HIGH>
 8003e0a:	4b1e      	ldr	r3, [pc, #120]	; (8003e84 <fillRect+0x1dc>)
 8003e0c:	4a1f      	ldr	r2, [pc, #124]	; (8003e8c <fillRect+0x1e4>)
 8003e0e:	619a      	str	r2, [r3, #24]
 8003e10:	4b1f      	ldr	r3, [pc, #124]	; (8003e90 <fillRect+0x1e8>)
 8003e12:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8003e16:	619a      	str	r2, [r3, #24]
 8003e18:	7b3b      	ldrb	r3, [r7, #12]
 8003e1a:	035b      	lsls	r3, r3, #13
 8003e1c:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8003e20:	7b3b      	ldrb	r3, [r7, #12]
 8003e22:	109b      	asrs	r3, r3, #2
 8003e24:	f003 0320 	and.w	r3, r3, #32
 8003e28:	431a      	orrs	r2, r3
 8003e2a:	4b16      	ldr	r3, [pc, #88]	; (8003e84 <fillRect+0x1dc>)
 8003e2c:	619a      	str	r2, [r3, #24]
 8003e2e:	7b3b      	ldrb	r3, [r7, #12]
 8003e30:	4a17      	ldr	r2, [pc, #92]	; (8003e90 <fillRect+0x1e8>)
 8003e32:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8003e36:	6193      	str	r3, [r2, #24]
 8003e38:	2102      	movs	r1, #2
 8003e3a:	4812      	ldr	r0, [pc, #72]	; (8003e84 <fillRect+0x1dc>)
 8003e3c:	f7fd f86a 	bl	8000f14 <PIN_LOW>
 8003e40:	2102      	movs	r1, #2
 8003e42:	4810      	ldr	r0, [pc, #64]	; (8003e84 <fillRect+0x1dc>)
 8003e44:	f7fd f876 	bl	8000f34 <PIN_HIGH>
 8003e48:	2102      	movs	r1, #2
 8003e4a:	480e      	ldr	r0, [pc, #56]	; (8003e84 <fillRect+0x1dc>)
 8003e4c:	f7fd f872 	bl	8000f34 <PIN_HIGH>
 8003e50:	2104      	movs	r1, #4
 8003e52:	480c      	ldr	r0, [pc, #48]	; (8003e84 <fillRect+0x1dc>)
 8003e54:	f7fd f86e 	bl	8000f34 <PIN_HIGH>
    if (h > w) {
 8003e58:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003e5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	dd05      	ble.n	8003e70 <fillRect+0x1c8>
        end = h;
 8003e64:	883b      	ldrh	r3, [r7, #0]
 8003e66:	81fb      	strh	r3, [r7, #14]
        h = w;
 8003e68:	887b      	ldrh	r3, [r7, #2]
 8003e6a:	803b      	strh	r3, [r7, #0]
        w = end;
 8003e6c:	89fb      	ldrh	r3, [r7, #14]
 8003e6e:	807b      	strh	r3, [r7, #2]
    }
    uint8_t hi = color >> 8, lo = color & 0xFF;
 8003e70:	8c3b      	ldrh	r3, [r7, #32]
 8003e72:	0a1b      	lsrs	r3, r3, #8
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	72fb      	strb	r3, [r7, #11]
 8003e78:	8c3b      	ldrh	r3, [r7, #32]
 8003e7a:	72bb      	strb	r3, [r7, #10]
    while (h-- > 0) {
 8003e7c:	e05a      	b.n	8003f34 <fillRect+0x28c>
 8003e7e:	bf00      	nop
 8003e80:	200000da 	.word	0x200000da
 8003e84:	40020000 	.word	0x40020000
 8003e88:	200000ee 	.word	0x200000ee
 8003e8c:	80200000 	.word	0x80200000
 8003e90:	40020400 	.word	0x40020400
        end = w;
 8003e94:	887b      	ldrh	r3, [r7, #2]
 8003e96:	81fb      	strh	r3, [r7, #14]
//                 write8(b);
//             } while (--end != 0);
//        } else
//#endif
        do {
            write8(hi);
 8003e98:	4b40      	ldr	r3, [pc, #256]	; (8003f9c <fillRect+0x2f4>)
 8003e9a:	4a41      	ldr	r2, [pc, #260]	; (8003fa0 <fillRect+0x2f8>)
 8003e9c:	619a      	str	r2, [r3, #24]
 8003e9e:	4b41      	ldr	r3, [pc, #260]	; (8003fa4 <fillRect+0x2fc>)
 8003ea0:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8003ea4:	619a      	str	r2, [r3, #24]
 8003ea6:	7afb      	ldrb	r3, [r7, #11]
 8003ea8:	035b      	lsls	r3, r3, #13
 8003eaa:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8003eae:	7afb      	ldrb	r3, [r7, #11]
 8003eb0:	109b      	asrs	r3, r3, #2
 8003eb2:	f003 0320 	and.w	r3, r3, #32
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	4b38      	ldr	r3, [pc, #224]	; (8003f9c <fillRect+0x2f4>)
 8003eba:	619a      	str	r2, [r3, #24]
 8003ebc:	7afb      	ldrb	r3, [r7, #11]
 8003ebe:	4a39      	ldr	r2, [pc, #228]	; (8003fa4 <fillRect+0x2fc>)
 8003ec0:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8003ec4:	6193      	str	r3, [r2, #24]
 8003ec6:	2102      	movs	r1, #2
 8003ec8:	4834      	ldr	r0, [pc, #208]	; (8003f9c <fillRect+0x2f4>)
 8003eca:	f7fd f823 	bl	8000f14 <PIN_LOW>
 8003ece:	2102      	movs	r1, #2
 8003ed0:	4832      	ldr	r0, [pc, #200]	; (8003f9c <fillRect+0x2f4>)
 8003ed2:	f7fd f82f 	bl	8000f34 <PIN_HIGH>
 8003ed6:	2102      	movs	r1, #2
 8003ed8:	4830      	ldr	r0, [pc, #192]	; (8003f9c <fillRect+0x2f4>)
 8003eda:	f7fd f82b 	bl	8000f34 <PIN_HIGH>
            write8(lo);
 8003ede:	4b2f      	ldr	r3, [pc, #188]	; (8003f9c <fillRect+0x2f4>)
 8003ee0:	4a2f      	ldr	r2, [pc, #188]	; (8003fa0 <fillRect+0x2f8>)
 8003ee2:	619a      	str	r2, [r3, #24]
 8003ee4:	4b2f      	ldr	r3, [pc, #188]	; (8003fa4 <fillRect+0x2fc>)
 8003ee6:	f44f 02f6 	mov.w	r2, #8060928	; 0x7b0000
 8003eea:	619a      	str	r2, [r3, #24]
 8003eec:	7abb      	ldrb	r3, [r7, #10]
 8003eee:	035b      	lsls	r3, r3, #13
 8003ef0:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
 8003ef4:	7abb      	ldrb	r3, [r7, #10]
 8003ef6:	109b      	asrs	r3, r3, #2
 8003ef8:	f003 0320 	and.w	r3, r3, #32
 8003efc:	431a      	orrs	r2, r3
 8003efe:	4b27      	ldr	r3, [pc, #156]	; (8003f9c <fillRect+0x2f4>)
 8003f00:	619a      	str	r2, [r3, #24]
 8003f02:	7abb      	ldrb	r3, [r7, #10]
 8003f04:	4a27      	ldr	r2, [pc, #156]	; (8003fa4 <fillRect+0x2fc>)
 8003f06:	f003 037b 	and.w	r3, r3, #123	; 0x7b
 8003f0a:	6193      	str	r3, [r2, #24]
 8003f0c:	2102      	movs	r1, #2
 8003f0e:	4823      	ldr	r0, [pc, #140]	; (8003f9c <fillRect+0x2f4>)
 8003f10:	f7fd f800 	bl	8000f14 <PIN_LOW>
 8003f14:	2102      	movs	r1, #2
 8003f16:	4821      	ldr	r0, [pc, #132]	; (8003f9c <fillRect+0x2f4>)
 8003f18:	f7fd f80c 	bl	8000f34 <PIN_HIGH>
 8003f1c:	2102      	movs	r1, #2
 8003f1e:	481f      	ldr	r0, [pc, #124]	; (8003f9c <fillRect+0x2f4>)
 8003f20:	f7fd f808 	bl	8000f34 <PIN_HIGH>
        } while (--end != 0);
 8003f24:	89fb      	ldrh	r3, [r7, #14]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	81fb      	strh	r3, [r7, #14]
 8003f2c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1b1      	bne.n	8003e98 <fillRect+0x1f0>
    while (h-- > 0) {
 8003f34:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	3a01      	subs	r2, #1
 8003f3c:	b292      	uxth	r2, r2
 8003f3e:	803a      	strh	r2, [r7, #0]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	dca7      	bgt.n	8003e94 <fillRect+0x1ec>
#endif
    }
    CS_IDLE;
 8003f44:	2108      	movs	r1, #8
 8003f46:	4815      	ldr	r0, [pc, #84]	; (8003f9c <fillRect+0x2f4>)
 8003f48:	f7fc fff4 	bl	8000f34 <PIN_HIGH>
    if (!(_lcd_capable & MIPI_DCS_REV1) || ((_lcd_ID == 0x1526) && (rotation & 1)))
 8003f4c:	4b16      	ldr	r3, [pc, #88]	; (8003fa8 <fillRect+0x300>)
 8003f4e:	881b      	ldrh	r3, [r3, #0]
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00b      	beq.n	8003f70 <fillRect+0x2c8>
 8003f58:	4b14      	ldr	r3, [pc, #80]	; (8003fac <fillRect+0x304>)
 8003f5a:	881b      	ldrh	r3, [r3, #0]
 8003f5c:	f241 5226 	movw	r2, #5414	; 0x1526
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d116      	bne.n	8003f92 <fillRect+0x2ea>
 8003f64:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <fillRect+0x308>)
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d010      	beq.n	8003f92 <fillRect+0x2ea>
        setAddrWindow(0, 0, width() - 1, height() - 1);
 8003f70:	f7fd f81e 	bl	8000fb0 <width>
 8003f74:	4603      	mov	r3, r0
 8003f76:	3b01      	subs	r3, #1
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	b21c      	sxth	r4, r3
 8003f7c:	f7fd f824 	bl	8000fc8 <height>
 8003f80:	4603      	mov	r3, r0
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	b21b      	sxth	r3, r3
 8003f88:	4622      	mov	r2, r4
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	f7ff fb6b 	bl	8003668 <setAddrWindow>
}
 8003f92:	bf00      	nop
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd90      	pop	{r4, r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40020000 	.word	0x40020000
 8003fa0:	80200000 	.word	0x80200000
 8003fa4:	40020400 	.word	0x40020400
 8003fa8:	200000e2 	.word	0x200000e2
 8003fac:	200000e4 	.word	0x200000e4
 8003fb0:	200000de 	.word	0x200000de

08003fb4 <drawChar>:
    }

}

void drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size)
{
 8003fb4:	b590      	push	{r4, r7, lr}
 8003fb6:	b08b      	sub	sp, #44	; 0x2c
 8003fb8:	af02      	add	r7, sp, #8
 8003fba:	4604      	mov	r4, r0
 8003fbc:	4608      	mov	r0, r1
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	4623      	mov	r3, r4
 8003fc4:	80fb      	strh	r3, [r7, #6]
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	80bb      	strh	r3, [r7, #4]
 8003fca:	460b      	mov	r3, r1
 8003fcc:	70fb      	strb	r3, [r7, #3]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	803b      	strh	r3, [r7, #0]

        // Character is assumed previously filtered by write() to eliminate
        // newlines, returns, non-printable characters, etc.  Calling
        // drawChar() directly with 'bad' characters of font may cause mayhem!

        c -= (uint8_t)pgm_read_byte(&gfxFont->first);
 8003fd2:	4b59      	ldr	r3, [pc, #356]	; (8004138 <drawChar+0x184>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	3308      	adds	r3, #8
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	78fa      	ldrb	r2, [r7, #3]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	70fb      	strb	r3, [r7, #3]
        GFXglyph *glyph  = &(((GFXglyph *)pgm_read_pointer(&gfxFont->glyph))[c]);
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	461a      	mov	r2, r3
 8003fec:	4b52      	ldr	r3, [pc, #328]	; (8004138 <drawChar+0x184>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	3304      	adds	r3, #4
 8003ff2:	881b      	ldrh	r3, [r3, #0]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	613b      	str	r3, [r7, #16]
        uint8_t  *bitmap = (uint8_t *)pgm_read_pointer(&gfxFont->bitmap);
 8003ff8:	4b4f      	ldr	r3, [pc, #316]	; (8004138 <drawChar+0x184>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	881b      	ldrh	r3, [r3, #0]
 8003ffe:	60fb      	str	r3, [r7, #12]

        uint16_t bo = pgm_read_word(&glyph->bitmapOffset);
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	881b      	ldrh	r3, [r3, #0]
 8004004:	83fb      	strh	r3, [r7, #30]
        uint8_t  w  = pgm_read_byte(&glyph->width),
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	3302      	adds	r3, #2
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	72fb      	strb	r3, [r7, #11]
                 h  = pgm_read_byte(&glyph->height);
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	3304      	adds	r3, #4
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	72bb      	strb	r3, [r7, #10]
        int8_t   xo = pgm_read_byte(&glyph->xOffset),
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	3307      	adds	r3, #7
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	727b      	strb	r3, [r7, #9]
                 yo = pgm_read_byte(&glyph->yOffset);
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	3308      	adds	r3, #8
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	723b      	strb	r3, [r7, #8]
        uint8_t  xx, yy, bits = 0, bit = 0;
 8004026:	2300      	movs	r3, #0
 8004028:	76fb      	strb	r3, [r7, #27]
 800402a:	2300      	movs	r3, #0
 800402c:	76bb      	strb	r3, [r7, #26]
        int16_t  xo16 = 0, yo16 = 0;
 800402e:	2300      	movs	r3, #0
 8004030:	833b      	strh	r3, [r7, #24]
 8004032:	2300      	movs	r3, #0
 8004034:	82fb      	strh	r3, [r7, #22]

        if(size > 1) {
 8004036:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800403a:	2b01      	cmp	r3, #1
 800403c:	d905      	bls.n	800404a <drawChar+0x96>
            xo16 = xo;
 800403e:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8004042:	833b      	strh	r3, [r7, #24]
            yo16 = yo;
 8004044:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8004048:	82fb      	strh	r3, [r7, #22]
        }

        for(yy=0; yy<h; yy++) {
 800404a:	2300      	movs	r3, #0
 800404c:	773b      	strb	r3, [r7, #28]
 800404e:	e06a      	b.n	8004126 <drawChar+0x172>
            for(xx=0; xx<w; xx++) {
 8004050:	2300      	movs	r3, #0
 8004052:	777b      	strb	r3, [r7, #29]
 8004054:	e060      	b.n	8004118 <drawChar+0x164>
                if(!(bit++ & 7)) {
 8004056:	7ebb      	ldrb	r3, [r7, #26]
 8004058:	1c5a      	adds	r2, r3, #1
 800405a:	76ba      	strb	r2, [r7, #26]
 800405c:	f003 0307 	and.w	r3, r3, #7
 8004060:	2b00      	cmp	r3, #0
 8004062:	d107      	bne.n	8004074 <drawChar+0xc0>
                    bits = pgm_read_byte(&bitmap[bo++]);
 8004064:	8bfb      	ldrh	r3, [r7, #30]
 8004066:	1c5a      	adds	r2, r3, #1
 8004068:	83fa      	strh	r2, [r7, #30]
 800406a:	461a      	mov	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4413      	add	r3, r2
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	76fb      	strb	r3, [r7, #27]
                }
                if(bits & 0x80) {
 8004074:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004078:	2b00      	cmp	r3, #0
 800407a:	da47      	bge.n	800410c <drawChar+0x158>
                    if(size == 1) {
 800407c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004080:	2b01      	cmp	r3, #1
 8004082:	d11a      	bne.n	80040ba <drawChar+0x106>
                        writePixel(x+xo+xx, y+yo+yy, color);
 8004084:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8004088:	b29a      	uxth	r2, r3
 800408a:	88fb      	ldrh	r3, [r7, #6]
 800408c:	4413      	add	r3, r2
 800408e:	b29a      	uxth	r2, r3
 8004090:	7f7b      	ldrb	r3, [r7, #29]
 8004092:	b29b      	uxth	r3, r3
 8004094:	4413      	add	r3, r2
 8004096:	b29b      	uxth	r3, r3
 8004098:	b218      	sxth	r0, r3
 800409a:	f997 3008 	ldrsb.w	r3, [r7, #8]
 800409e:	b29a      	uxth	r2, r3
 80040a0:	88bb      	ldrh	r3, [r7, #4]
 80040a2:	4413      	add	r3, r2
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	7f3b      	ldrb	r3, [r7, #28]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	4413      	add	r3, r2
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	b21b      	sxth	r3, r3
 80040b0:	883a      	ldrh	r2, [r7, #0]
 80040b2:	4619      	mov	r1, r3
 80040b4:	f7ff fde2 	bl	8003c7c <writePixel>
 80040b8:	e028      	b.n	800410c <drawChar+0x158>
                    } else {
                        fillRect(x+(xo16+xx)*size, y+(yo16+yy)*size,
 80040ba:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80040be:	7f7b      	ldrb	r3, [r7, #29]
 80040c0:	4413      	add	r3, r2
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	fb12 f303 	smulbb	r3, r2, r3
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	88fb      	ldrh	r3, [r7, #6]
 80040d2:	4413      	add	r3, r2
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	b218      	sxth	r0, r3
 80040d8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80040dc:	7f3b      	ldrb	r3, [r7, #28]
 80040de:	4413      	add	r3, r2
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	fb12 f303 	smulbb	r3, r2, r3
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	88bb      	ldrh	r3, [r7, #4]
 80040f0:	4413      	add	r3, r2
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	b219      	sxth	r1, r3
 80040f6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80040fa:	b21a      	sxth	r2, r3
 80040fc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004100:	b21c      	sxth	r4, r3
 8004102:	883b      	ldrh	r3, [r7, #0]
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	4623      	mov	r3, r4
 8004108:	f7ff fdce 	bl	8003ca8 <fillRect>
                          size, size, color);
                    }
                }
                bits <<= 1;
 800410c:	7efb      	ldrb	r3, [r7, #27]
 800410e:	005b      	lsls	r3, r3, #1
 8004110:	76fb      	strb	r3, [r7, #27]
            for(xx=0; xx<w; xx++) {
 8004112:	7f7b      	ldrb	r3, [r7, #29]
 8004114:	3301      	adds	r3, #1
 8004116:	777b      	strb	r3, [r7, #29]
 8004118:	7f7a      	ldrb	r2, [r7, #29]
 800411a:	7afb      	ldrb	r3, [r7, #11]
 800411c:	429a      	cmp	r2, r3
 800411e:	d39a      	bcc.n	8004056 <drawChar+0xa2>
        for(yy=0; yy<h; yy++) {
 8004120:	7f3b      	ldrb	r3, [r7, #28]
 8004122:	3301      	adds	r3, #1
 8004124:	773b      	strb	r3, [r7, #28]
 8004126:	7f3a      	ldrb	r2, [r7, #28]
 8004128:	7abb      	ldrb	r3, [r7, #10]
 800412a:	429a      	cmp	r2, r3
 800412c:	d390      	bcc.n	8004050 <drawChar+0x9c>
            }
        }

    } // End classic vs custom font
}
 800412e:	bf00      	nop
 8004130:	bf00      	nop
 8004132:	3724      	adds	r7, #36	; 0x24
 8004134:	46bd      	mov	sp, r7
 8004136:	bd90      	pop	{r4, r7, pc}
 8004138:	20000034 	.word	0x20000034

0800413c <write>:
    @brief  Print one byte/character of data, used to support print()
    @param  c  The 8-bit ascii character to write
*/
/**************************************************************************/
size_t write(uint8_t c)
{
 800413c:	b5b0      	push	{r4, r5, r7, lr}
 800413e:	b088      	sub	sp, #32
 8004140:	af02      	add	r7, sp, #8
 8004142:	4603      	mov	r3, r0
 8004144:	71fb      	strb	r3, [r7, #7]
	{

        if(c == '\n') {
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	2b0a      	cmp	r3, #10
 800414a:	d112      	bne.n	8004172 <write+0x36>
            cursor_x  = 0;
 800414c:	4b4a      	ldr	r3, [pc, #296]	; (8004278 <write+0x13c>)
 800414e:	2200      	movs	r2, #0
 8004150:	701a      	strb	r2, [r3, #0]
            cursor_y += (int16_t)textsize *
                        (uint8_t)pgm_read_byte(&gfxFont->yAdvance);
 8004152:	4b4a      	ldr	r3, [pc, #296]	; (800427c <write+0x140>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	330a      	adds	r3, #10
 8004158:	781a      	ldrb	r2, [r3, #0]
            cursor_y += (int16_t)textsize *
 800415a:	4b49      	ldr	r3, [pc, #292]	; (8004280 <write+0x144>)
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	fb12 f303 	smulbb	r3, r2, r3
 8004162:	b2da      	uxtb	r2, r3
 8004164:	4b47      	ldr	r3, [pc, #284]	; (8004284 <write+0x148>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	4413      	add	r3, r2
 800416a:	b2da      	uxtb	r2, r3
 800416c:	4b45      	ldr	r3, [pc, #276]	; (8004284 <write+0x148>)
 800416e:	701a      	strb	r2, [r3, #0]
 8004170:	e07c      	b.n	800426c <write+0x130>
        } else if(c != '\r') {
 8004172:	79fb      	ldrb	r3, [r7, #7]
 8004174:	2b0d      	cmp	r3, #13
 8004176:	d079      	beq.n	800426c <write+0x130>
            uint8_t first = pgm_read_byte(&gfxFont->first);
 8004178:	4b40      	ldr	r3, [pc, #256]	; (800427c <write+0x140>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3308      	adds	r3, #8
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	75fb      	strb	r3, [r7, #23]
            if((c >= first) && (c <= (uint8_t)pgm_read_byte(&gfxFont->last))) {
 8004182:	79fa      	ldrb	r2, [r7, #7]
 8004184:	7dfb      	ldrb	r3, [r7, #23]
 8004186:	429a      	cmp	r2, r3
 8004188:	d370      	bcc.n	800426c <write+0x130>
 800418a:	4b3c      	ldr	r3, [pc, #240]	; (800427c <write+0x140>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	3309      	adds	r3, #9
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	79fa      	ldrb	r2, [r7, #7]
 8004194:	429a      	cmp	r2, r3
 8004196:	d869      	bhi.n	800426c <write+0x130>
                GFXglyph *glyph = &(((GFXglyph *)pgm_read_pointer(
                  &gfxFont->glyph))[c - first]);
 8004198:	79fa      	ldrb	r2, [r7, #7]
 800419a:	7dfb      	ldrb	r3, [r7, #23]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	461a      	mov	r2, r3
 80041a0:	4613      	mov	r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	4413      	add	r3, r2
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	461a      	mov	r2, r3
                GFXglyph *glyph = &(((GFXglyph *)pgm_read_pointer(
 80041aa:	4b34      	ldr	r3, [pc, #208]	; (800427c <write+0x140>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	3304      	adds	r3, #4
 80041b0:	881b      	ldrh	r3, [r3, #0]
                  &gfxFont->glyph))[c - first]);
 80041b2:	4413      	add	r3, r2
                GFXglyph *glyph = &(((GFXglyph *)pgm_read_pointer(
 80041b4:	613b      	str	r3, [r7, #16]
                uint8_t   w     = pgm_read_byte(&glyph->width),
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	3302      	adds	r3, #2
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	73fb      	strb	r3, [r7, #15]
                          h     = pgm_read_byte(&glyph->height);
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	3304      	adds	r3, #4
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	73bb      	strb	r3, [r7, #14]
                if((w > 0) && (h > 0)) { // Is there an associated bitmap?
 80041c6:	7bfb      	ldrb	r3, [r7, #15]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d041      	beq.n	8004250 <write+0x114>
 80041cc:	7bbb      	ldrb	r3, [r7, #14]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d03e      	beq.n	8004250 <write+0x114>
                    int16_t xo = (int8_t)pgm_read_byte(&glyph->xOffset); // sic
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	3307      	adds	r3, #7
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	b25b      	sxtb	r3, r3
 80041da:	81bb      	strh	r3, [r7, #12]
                    if(wrap && ((cursor_x + textsize * (xo + w)) > _width)) {
 80041dc:	4b2a      	ldr	r3, [pc, #168]	; (8004288 <write+0x14c>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d022      	beq.n	800422a <write+0xee>
 80041e4:	4b24      	ldr	r3, [pc, #144]	; (8004278 <write+0x13c>)
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	4619      	mov	r1, r3
 80041ea:	4b25      	ldr	r3, [pc, #148]	; (8004280 <write+0x144>)
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	4413      	add	r3, r2
 80041f8:	fb00 f303 	mul.w	r3, r0, r3
 80041fc:	440b      	add	r3, r1
 80041fe:	4a23      	ldr	r2, [pc, #140]	; (800428c <write+0x150>)
 8004200:	8812      	ldrh	r2, [r2, #0]
 8004202:	4293      	cmp	r3, r2
 8004204:	dd11      	ble.n	800422a <write+0xee>
                        cursor_x  = 0;
 8004206:	4b1c      	ldr	r3, [pc, #112]	; (8004278 <write+0x13c>)
 8004208:	2200      	movs	r2, #0
 800420a:	701a      	strb	r2, [r3, #0]
                        cursor_y += (int16_t)textsize *
                          (uint8_t)pgm_read_byte(&gfxFont->yAdvance);
 800420c:	4b1b      	ldr	r3, [pc, #108]	; (800427c <write+0x140>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	330a      	adds	r3, #10
 8004212:	781a      	ldrb	r2, [r3, #0]
                        cursor_y += (int16_t)textsize *
 8004214:	4b1a      	ldr	r3, [pc, #104]	; (8004280 <write+0x144>)
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	fb12 f303 	smulbb	r3, r2, r3
 800421c:	b2da      	uxtb	r2, r3
 800421e:	4b19      	ldr	r3, [pc, #100]	; (8004284 <write+0x148>)
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	4413      	add	r3, r2
 8004224:	b2da      	uxtb	r2, r3
 8004226:	4b17      	ldr	r3, [pc, #92]	; (8004284 <write+0x148>)
 8004228:	701a      	strb	r2, [r3, #0]
                    }
                    drawChar(cursor_x, cursor_y, c, textcolor, textbgcolor, textsize);
 800422a:	4b13      	ldr	r3, [pc, #76]	; (8004278 <write+0x13c>)
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	b218      	sxth	r0, r3
 8004230:	4b14      	ldr	r3, [pc, #80]	; (8004284 <write+0x148>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	b219      	sxth	r1, r3
 8004236:	4b16      	ldr	r3, [pc, #88]	; (8004290 <write+0x154>)
 8004238:	881d      	ldrh	r5, [r3, #0]
 800423a:	4b16      	ldr	r3, [pc, #88]	; (8004294 <write+0x158>)
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	4a10      	ldr	r2, [pc, #64]	; (8004280 <write+0x144>)
 8004240:	7812      	ldrb	r2, [r2, #0]
 8004242:	79fc      	ldrb	r4, [r7, #7]
 8004244:	9201      	str	r2, [sp, #4]
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	462b      	mov	r3, r5
 800424a:	4622      	mov	r2, r4
 800424c:	f7ff feb2 	bl	8003fb4 <drawChar>
                }
                cursor_x += (uint8_t)pgm_read_byte(&glyph->xAdvance) * (int16_t)textsize;
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	3306      	adds	r3, #6
 8004254:	781a      	ldrb	r2, [r3, #0]
 8004256:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <write+0x144>)
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	fb12 f303 	smulbb	r3, r2, r3
 800425e:	b2da      	uxtb	r2, r3
 8004260:	4b05      	ldr	r3, [pc, #20]	; (8004278 <write+0x13c>)
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	4413      	add	r3, r2
 8004266:	b2da      	uxtb	r2, r3
 8004268:	4b03      	ldr	r3, [pc, #12]	; (8004278 <write+0x13c>)
 800426a:	701a      	strb	r2, [r3, #0]
            }
        }

    }
    return 1;
 800426c:	2301      	movs	r3, #1
}
 800426e:	4618      	mov	r0, r3
 8004270:	3718      	adds	r7, #24
 8004272:	46bd      	mov	sp, r7
 8004274:	bdb0      	pop	{r4, r5, r7, pc}
 8004276:	bf00      	nop
 8004278:	200000dd 	.word	0x200000dd
 800427c:	20000034 	.word	0x20000034
 8004280:	20000008 	.word	0x20000008
 8004284:	200000dc 	.word	0x200000dc
 8004288:	2000000e 	.word	0x2000000e
 800428c:	20000004 	.word	0x20000004
 8004290:	2000000a 	.word	0x2000000a
 8004294:	2000000c 	.word	0x2000000c

08004298 <setFont>:
/*!
    @brief Set the font to display when print()ing, either custom or default
    @param  f  The GFXfont object, if NULL use built in 6x8 font
*/
/**************************************************************************/
void setFont(const GFXfont *f) {
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
    if(f) {            // Font struct pointer passed in?
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <setFont+0x24>
        if(!gfxFont) { // And no current font struct?
 80042a6:	4b0f      	ldr	r3, [pc, #60]	; (80042e4 <setFont+0x4c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d110      	bne.n	80042d0 <setFont+0x38>
            // Switching from classic to new font behavior.
            // Move cursor pos down 6 pixels so it's on baseline.
            cursor_y += 6;
 80042ae:	4b0e      	ldr	r3, [pc, #56]	; (80042e8 <setFont+0x50>)
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	3306      	adds	r3, #6
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	4b0c      	ldr	r3, [pc, #48]	; (80042e8 <setFont+0x50>)
 80042b8:	701a      	strb	r2, [r3, #0]
 80042ba:	e009      	b.n	80042d0 <setFont+0x38>
        }
    } else if(gfxFont) { // NULL passed.  Current font struct defined?
 80042bc:	4b09      	ldr	r3, [pc, #36]	; (80042e4 <setFont+0x4c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d005      	beq.n	80042d0 <setFont+0x38>
        // Switching from new to classic font behavior.
        // Move cursor pos up 6 pixels so it's at top-left of char.
        cursor_y -= 6;
 80042c4:	4b08      	ldr	r3, [pc, #32]	; (80042e8 <setFont+0x50>)
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	3b06      	subs	r3, #6
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <setFont+0x50>)
 80042ce:	701a      	strb	r2, [r3, #0]
    }
    gfxFont = (GFXfont *)f;
 80042d0:	4a04      	ldr	r2, [pc, #16]	; (80042e4 <setFont+0x4c>)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6013      	str	r3, [r2, #0]
}
 80042d6:	bf00      	nop
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	20000034 	.word	0x20000034
 80042e8:	200000dc 	.word	0x200000dc

080042ec <printnewtstr>:

    setCursor(x1, y1);
    printstr(str);
}
void printnewtstr (int row, int col, uint16_t txtcolor, const GFXfont *f, uint8_t txtsize, uint8_t *str)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	603b      	str	r3, [r7, #0]
 80042f8:	4613      	mov	r3, r2
 80042fa:	80fb      	strh	r3, [r7, #6]
	setFont(f);
 80042fc:	6838      	ldr	r0, [r7, #0]
 80042fe:	f7ff ffcb 	bl	8004298 <setFont>
	textcolor = txtcolor;
 8004302:	4a13      	ldr	r2, [pc, #76]	; (8004350 <printnewtstr+0x64>)
 8004304:	88fb      	ldrh	r3, [r7, #6]
 8004306:	8013      	strh	r3, [r2, #0]
	textsize = (txtsize > 0) ? txtsize : 1;
 8004308:	7e3b      	ldrb	r3, [r7, #24]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <printnewtstr+0x26>
 800430e:	7e3b      	ldrb	r3, [r7, #24]
 8004310:	e000      	b.n	8004314 <printnewtstr+0x28>
 8004312:	2301      	movs	r3, #1
 8004314:	4a0f      	ldr	r2, [pc, #60]	; (8004354 <printnewtstr+0x68>)
 8004316:	7013      	strb	r3, [r2, #0]
	setCursor(row, col);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	b21b      	sxth	r3, r3
 800431c:	68ba      	ldr	r2, [r7, #8]
 800431e:	b212      	sxth	r2, r2
 8004320:	4611      	mov	r1, r2
 8004322:	4618      	mov	r0, r3
 8004324:	f000 f828 	bl	8004378 <setCursor>
	setTextWrap(1);
 8004328:	2001      	movs	r0, #1
 800432a:	f000 f815 	bl	8004358 <setTextWrap>
	while (*str) write (*str++);
 800432e:	e006      	b.n	800433e <printnewtstr+0x52>
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	1c5a      	adds	r2, r3, #1
 8004334:	61fa      	str	r2, [r7, #28]
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	4618      	mov	r0, r3
 800433a:	f7ff feff 	bl	800413c <write>
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1f4      	bne.n	8004330 <printnewtstr+0x44>
}
 8004346:	bf00      	nop
 8004348:	bf00      	nop
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}
 8004350:	2000000a 	.word	0x2000000a
 8004354:	20000008 	.word	0x20000008

08004358 <setTextWrap>:
void printstr (uint8_t *str)
{
	while (*str) write (*str++);
}

void setTextWrap(uint8_t w) { wrap = w; }
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	4603      	mov	r3, r0
 8004360:	71fb      	strb	r3, [r7, #7]
 8004362:	4a04      	ldr	r2, [pc, #16]	; (8004374 <setTextWrap+0x1c>)
 8004364:	79fb      	ldrb	r3, [r7, #7]
 8004366:	7013      	strb	r3, [r2, #0]
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	2000000e 	.word	0x2000000e

08004378 <setCursor>:
void setTextSize (uint8_t size)
{
	textsize = size;
}

void setCursor(int16_t x, int16_t y) { cursor_x = x; cursor_y = y; }
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	4603      	mov	r3, r0
 8004380:	460a      	mov	r2, r1
 8004382:	80fb      	strh	r3, [r7, #6]
 8004384:	4613      	mov	r3, r2
 8004386:	80bb      	strh	r3, [r7, #4]
 8004388:	88fb      	ldrh	r3, [r7, #6]
 800438a:	b2da      	uxtb	r2, r3
 800438c:	4b05      	ldr	r3, [pc, #20]	; (80043a4 <setCursor+0x2c>)
 800438e:	701a      	strb	r2, [r3, #0]
 8004390:	88bb      	ldrh	r3, [r7, #4]
 8004392:	b2da      	uxtb	r2, r3
 8004394:	4b04      	ldr	r3, [pc, #16]	; (80043a8 <setCursor+0x30>)
 8004396:	701a      	strb	r2, [r3, #0]
 8004398:	bf00      	nop
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr
 80043a4:	200000dd 	.word	0x200000dd
 80043a8:	200000dc 	.word	0x200000dc

080043ac <drawRGBBitmap>:
            }
        }
    }
}

void drawRGBBitmap(int16_t x, int16_t y, uint16_t *bitmap, int16_t w, int16_t h) {
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b086      	sub	sp, #24
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60ba      	str	r2, [r7, #8]
 80043b4:	461a      	mov	r2, r3
 80043b6:	4603      	mov	r3, r0
 80043b8:	81fb      	strh	r3, [r7, #14]
 80043ba:	460b      	mov	r3, r1
 80043bc:	81bb      	strh	r3, [r7, #12]
 80043be:	4613      	mov	r3, r2
 80043c0:	80fb      	strh	r3, [r7, #6]
  startWrite();
 80043c2:	f7fc fee1 	bl	8001188 <startWrite>
  for (int16_t j = 0; j < h; j++, y++) {
 80043c6:	2300      	movs	r3, #0
 80043c8:	82fb      	strh	r3, [r7, #22]
 80043ca:	e031      	b.n	8004430 <drawRGBBitmap+0x84>
    for (int16_t i = 0; i < w; i++) {
 80043cc:	2300      	movs	r3, #0
 80043ce:	82bb      	strh	r3, [r7, #20]
 80043d0:	e01c      	b.n	800440c <drawRGBBitmap+0x60>
      writePixel(x + i, y, bitmap[j * w + i]);
 80043d2:	89fa      	ldrh	r2, [r7, #14]
 80043d4:	8abb      	ldrh	r3, [r7, #20]
 80043d6:	4413      	add	r3, r2
 80043d8:	b29b      	uxth	r3, r3
 80043da:	b218      	sxth	r0, r3
 80043dc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80043e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80043e4:	fb03 f202 	mul.w	r2, r3, r2
 80043e8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80043ec:	4413      	add	r3, r2
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	4413      	add	r3, r2
 80043f4:	881a      	ldrh	r2, [r3, #0]
 80043f6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80043fa:	4619      	mov	r1, r3
 80043fc:	f7ff fc3e 	bl	8003c7c <writePixel>
    for (int16_t i = 0; i < w; i++) {
 8004400:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004404:	b29b      	uxth	r3, r3
 8004406:	3301      	adds	r3, #1
 8004408:	b29b      	uxth	r3, r3
 800440a:	82bb      	strh	r3, [r7, #20]
 800440c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004410:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004414:	429a      	cmp	r2, r3
 8004416:	dbdc      	blt.n	80043d2 <drawRGBBitmap+0x26>
  for (int16_t j = 0; j < h; j++, y++) {
 8004418:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800441c:	b29b      	uxth	r3, r3
 800441e:	3301      	adds	r3, #1
 8004420:	b29b      	uxth	r3, r3
 8004422:	82fb      	strh	r3, [r7, #22]
 8004424:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004428:	b29b      	uxth	r3, r3
 800442a:	3301      	adds	r3, #1
 800442c:	b29b      	uxth	r3, r3
 800442e:	81bb      	strh	r3, [r7, #12]
 8004430:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8004434:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8004438:	429a      	cmp	r2, r3
 800443a:	dbc7      	blt.n	80043cc <drawRGBBitmap+0x20>
    }
  }
  endWrite();
 800443c:	f7fc feab 	bl	8001196 <endWrite>
}
 8004440:	bf00      	nop
 8004442:	3718      	adds	r7, #24
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004448:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004480 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800444c:	480d      	ldr	r0, [pc, #52]	; (8004484 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800444e:	490e      	ldr	r1, [pc, #56]	; (8004488 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004450:	4a0e      	ldr	r2, [pc, #56]	; (800448c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004454:	e002      	b.n	800445c <LoopCopyDataInit>

08004456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800445a:	3304      	adds	r3, #4

0800445c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800445c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800445e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004460:	d3f9      	bcc.n	8004456 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004462:	4a0b      	ldr	r2, [pc, #44]	; (8004490 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004464:	4c0b      	ldr	r4, [pc, #44]	; (8004494 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004468:	e001      	b.n	800446e <LoopFillZerobss>

0800446a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800446a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800446c:	3204      	adds	r2, #4

0800446e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800446e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004470:	d3fb      	bcc.n	800446a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004472:	f7fc fd25 	bl	8000ec0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004476:	f001 fcf7 	bl	8005e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800447a:	f7fc f87b 	bl	8000574 <main>
  bx  lr    
 800447e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004480:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004488:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 800448c:	0802e994 	.word	0x0802e994
  ldr r2, =_sbss
 8004490:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8004494:	200000fc 	.word	0x200000fc

08004498 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004498:	e7fe      	b.n	8004498 <ADC_IRQHandler>
	...

0800449c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80044a0:	4b0e      	ldr	r3, [pc, #56]	; (80044dc <HAL_Init+0x40>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a0d      	ldr	r2, [pc, #52]	; (80044dc <HAL_Init+0x40>)
 80044a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80044ac:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <HAL_Init+0x40>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a0a      	ldr	r2, [pc, #40]	; (80044dc <HAL_Init+0x40>)
 80044b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044b8:	4b08      	ldr	r3, [pc, #32]	; (80044dc <HAL_Init+0x40>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a07      	ldr	r2, [pc, #28]	; (80044dc <HAL_Init+0x40>)
 80044be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044c4:	2003      	movs	r0, #3
 80044c6:	f000 fba3 	bl	8004c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80044ca:	200f      	movs	r0, #15
 80044cc:	f000 f808 	bl	80044e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80044d0:	f7fc fc1c 	bl	8000d0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40023c00 	.word	0x40023c00

080044e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80044e8:	4b12      	ldr	r3, [pc, #72]	; (8004534 <HAL_InitTick+0x54>)
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	4b12      	ldr	r3, [pc, #72]	; (8004538 <HAL_InitTick+0x58>)
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	4619      	mov	r1, r3
 80044f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80044f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80044fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 fbad 	bl	8004c5e <HAL_SYSTICK_Config>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e00e      	b.n	800452c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b0f      	cmp	r3, #15
 8004512:	d80a      	bhi.n	800452a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004514:	2200      	movs	r2, #0
 8004516:	6879      	ldr	r1, [r7, #4]
 8004518:	f04f 30ff 	mov.w	r0, #4294967295
 800451c:	f000 fb83 	bl	8004c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004520:	4a06      	ldr	r2, [pc, #24]	; (800453c <HAL_InitTick+0x5c>)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004526:	2300      	movs	r3, #0
 8004528:	e000      	b.n	800452c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
}
 800452c:	4618      	mov	r0, r3
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	20000000 	.word	0x20000000
 8004538:	20000014 	.word	0x20000014
 800453c:	20000010 	.word	0x20000010

08004540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004540:	b480      	push	{r7}
 8004542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004544:	4b06      	ldr	r3, [pc, #24]	; (8004560 <HAL_IncTick+0x20>)
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	461a      	mov	r2, r3
 800454a:	4b06      	ldr	r3, [pc, #24]	; (8004564 <HAL_IncTick+0x24>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4413      	add	r3, r2
 8004550:	4a04      	ldr	r2, [pc, #16]	; (8004564 <HAL_IncTick+0x24>)
 8004552:	6013      	str	r3, [r2, #0]
}
 8004554:	bf00      	nop
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	20000014 	.word	0x20000014
 8004564:	200000f8 	.word	0x200000f8

08004568 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004568:	b480      	push	{r7}
 800456a:	af00      	add	r7, sp, #0
  return uwTick;
 800456c:	4b03      	ldr	r3, [pc, #12]	; (800457c <HAL_GetTick+0x14>)
 800456e:	681b      	ldr	r3, [r3, #0]
}
 8004570:	4618      	mov	r0, r3
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	200000f8 	.word	0x200000f8

08004580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004588:	f7ff ffee 	bl	8004568 <HAL_GetTick>
 800458c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004598:	d005      	beq.n	80045a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800459a:	4b0a      	ldr	r3, [pc, #40]	; (80045c4 <HAL_Delay+0x44>)
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	461a      	mov	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4413      	add	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80045a6:	bf00      	nop
 80045a8:	f7ff ffde 	bl	8004568 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d8f7      	bhi.n	80045a8 <HAL_Delay+0x28>
  {
  }
}
 80045b8:	bf00      	nop
 80045ba:	bf00      	nop
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	20000014 	.word	0x20000014

080045c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045d0:	2300      	movs	r3, #0
 80045d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e033      	b.n	8004646 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d109      	bne.n	80045fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7fc fbb8 	bl	8000d5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	f003 0310 	and.w	r3, r3, #16
 8004602:	2b00      	cmp	r3, #0
 8004604:	d118      	bne.n	8004638 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800460e:	f023 0302 	bic.w	r3, r3, #2
 8004612:	f043 0202 	orr.w	r2, r3, #2
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f94a 	bl	80048b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462a:	f023 0303 	bic.w	r3, r3, #3
 800462e:	f043 0201 	orr.w	r2, r3, #1
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	641a      	str	r2, [r3, #64]	; 0x40
 8004636:	e001      	b.n	800463c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004644:	7bfb      	ldrb	r3, [r7, #15]
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
	...

08004650 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004664:	2b01      	cmp	r3, #1
 8004666:	d101      	bne.n	800466c <HAL_ADC_ConfigChannel+0x1c>
 8004668:	2302      	movs	r3, #2
 800466a:	e113      	b.n	8004894 <HAL_ADC_ConfigChannel+0x244>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2b09      	cmp	r3, #9
 800467a:	d925      	bls.n	80046c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68d9      	ldr	r1, [r3, #12]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	b29b      	uxth	r3, r3
 8004688:	461a      	mov	r2, r3
 800468a:	4613      	mov	r3, r2
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	4413      	add	r3, r2
 8004690:	3b1e      	subs	r3, #30
 8004692:	2207      	movs	r2, #7
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	43da      	mvns	r2, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	400a      	ands	r2, r1
 80046a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68d9      	ldr	r1, [r3, #12]
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	4618      	mov	r0, r3
 80046b4:	4603      	mov	r3, r0
 80046b6:	005b      	lsls	r3, r3, #1
 80046b8:	4403      	add	r3, r0
 80046ba:	3b1e      	subs	r3, #30
 80046bc:	409a      	lsls	r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	430a      	orrs	r2, r1
 80046c4:	60da      	str	r2, [r3, #12]
 80046c6:	e022      	b.n	800470e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6919      	ldr	r1, [r3, #16]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	461a      	mov	r2, r3
 80046d6:	4613      	mov	r3, r2
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	4413      	add	r3, r2
 80046dc:	2207      	movs	r2, #7
 80046de:	fa02 f303 	lsl.w	r3, r2, r3
 80046e2:	43da      	mvns	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	400a      	ands	r2, r1
 80046ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6919      	ldr	r1, [r3, #16]
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	4618      	mov	r0, r3
 80046fe:	4603      	mov	r3, r0
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	4403      	add	r3, r0
 8004704:	409a      	lsls	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	430a      	orrs	r2, r1
 800470c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2b06      	cmp	r3, #6
 8004714:	d824      	bhi.n	8004760 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	4613      	mov	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	4413      	add	r3, r2
 8004726:	3b05      	subs	r3, #5
 8004728:	221f      	movs	r2, #31
 800472a:	fa02 f303 	lsl.w	r3, r2, r3
 800472e:	43da      	mvns	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	400a      	ands	r2, r1
 8004736:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	b29b      	uxth	r3, r3
 8004744:	4618      	mov	r0, r3
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685a      	ldr	r2, [r3, #4]
 800474a:	4613      	mov	r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4413      	add	r3, r2
 8004750:	3b05      	subs	r3, #5
 8004752:	fa00 f203 	lsl.w	r2, r0, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	635a      	str	r2, [r3, #52]	; 0x34
 800475e:	e04c      	b.n	80047fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	2b0c      	cmp	r3, #12
 8004766:	d824      	bhi.n	80047b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	685a      	ldr	r2, [r3, #4]
 8004772:	4613      	mov	r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	4413      	add	r3, r2
 8004778:	3b23      	subs	r3, #35	; 0x23
 800477a:	221f      	movs	r2, #31
 800477c:	fa02 f303 	lsl.w	r3, r2, r3
 8004780:	43da      	mvns	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	400a      	ands	r2, r1
 8004788:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	b29b      	uxth	r3, r3
 8004796:	4618      	mov	r0, r3
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685a      	ldr	r2, [r3, #4]
 800479c:	4613      	mov	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	4413      	add	r3, r2
 80047a2:	3b23      	subs	r3, #35	; 0x23
 80047a4:	fa00 f203 	lsl.w	r2, r0, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	631a      	str	r2, [r3, #48]	; 0x30
 80047b0:	e023      	b.n	80047fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685a      	ldr	r2, [r3, #4]
 80047bc:	4613      	mov	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4413      	add	r3, r2
 80047c2:	3b41      	subs	r3, #65	; 0x41
 80047c4:	221f      	movs	r2, #31
 80047c6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ca:	43da      	mvns	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	400a      	ands	r2, r1
 80047d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	b29b      	uxth	r3, r3
 80047e0:	4618      	mov	r0, r3
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	4613      	mov	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4413      	add	r3, r2
 80047ec:	3b41      	subs	r3, #65	; 0x41
 80047ee:	fa00 f203 	lsl.w	r2, r0, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047fa:	4b29      	ldr	r3, [pc, #164]	; (80048a0 <HAL_ADC_ConfigChannel+0x250>)
 80047fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a28      	ldr	r2, [pc, #160]	; (80048a4 <HAL_ADC_ConfigChannel+0x254>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d10f      	bne.n	8004828 <HAL_ADC_ConfigChannel+0x1d8>
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b12      	cmp	r3, #18
 800480e:	d10b      	bne.n	8004828 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a1d      	ldr	r2, [pc, #116]	; (80048a4 <HAL_ADC_ConfigChannel+0x254>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d12b      	bne.n	800488a <HAL_ADC_ConfigChannel+0x23a>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a1c      	ldr	r2, [pc, #112]	; (80048a8 <HAL_ADC_ConfigChannel+0x258>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d003      	beq.n	8004844 <HAL_ADC_ConfigChannel+0x1f4>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b11      	cmp	r3, #17
 8004842:	d122      	bne.n	800488a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a11      	ldr	r2, [pc, #68]	; (80048a8 <HAL_ADC_ConfigChannel+0x258>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d111      	bne.n	800488a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004866:	4b11      	ldr	r3, [pc, #68]	; (80048ac <HAL_ADC_ConfigChannel+0x25c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a11      	ldr	r2, [pc, #68]	; (80048b0 <HAL_ADC_ConfigChannel+0x260>)
 800486c:	fba2 2303 	umull	r2, r3, r2, r3
 8004870:	0c9a      	lsrs	r2, r3, #18
 8004872:	4613      	mov	r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	4413      	add	r3, r2
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800487c:	e002      	b.n	8004884 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	3b01      	subs	r3, #1
 8004882:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1f9      	bne.n	800487e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr
 80048a0:	40012300 	.word	0x40012300
 80048a4:	40012000 	.word	0x40012000
 80048a8:	10000012 	.word	0x10000012
 80048ac:	20000000 	.word	0x20000000
 80048b0:	431bde83 	.word	0x431bde83

080048b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80048bc:	4b79      	ldr	r3, [pc, #484]	; (8004aa4 <ADC_Init+0x1f0>)
 80048be:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	431a      	orrs	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6859      	ldr	r1, [r3, #4]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	021a      	lsls	r2, r3, #8
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800490c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	6859      	ldr	r1, [r3, #4]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689a      	ldr	r2, [r3, #8]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800492e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6899      	ldr	r1, [r3, #8]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68da      	ldr	r2, [r3, #12]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004946:	4a58      	ldr	r2, [pc, #352]	; (8004aa8 <ADC_Init+0x1f4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d022      	beq.n	8004992 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800495a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	6899      	ldr	r1, [r3, #8]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689a      	ldr	r2, [r3, #8]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800497c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	6899      	ldr	r1, [r3, #8]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	609a      	str	r2, [r3, #8]
 8004990:	e00f      	b.n	80049b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80049a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689a      	ldr	r2, [r3, #8]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80049b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	689a      	ldr	r2, [r3, #8]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f022 0202 	bic.w	r2, r2, #2
 80049c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6899      	ldr	r1, [r3, #8]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	7e1b      	ldrb	r3, [r3, #24]
 80049cc:	005a      	lsls	r2, r3, #1
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d01b      	beq.n	8004a18 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80049fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	6859      	ldr	r1, [r3, #4]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	035a      	lsls	r2, r3, #13
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	605a      	str	r2, [r3, #4]
 8004a16:	e007      	b.n	8004a28 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a26:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004a36:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	3b01      	subs	r3, #1
 8004a44:	051a      	lsls	r2, r3, #20
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	689a      	ldr	r2, [r3, #8]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6899      	ldr	r1, [r3, #8]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004a6a:	025a      	lsls	r2, r3, #9
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	430a      	orrs	r2, r1
 8004a72:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6899      	ldr	r1, [r3, #8]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	029a      	lsls	r2, r3, #10
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	430a      	orrs	r2, r1
 8004a96:	609a      	str	r2, [r3, #8]
}
 8004a98:	bf00      	nop
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40012300 	.word	0x40012300
 8004aa8:	0f000001 	.word	0x0f000001

08004aac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f003 0307 	and.w	r3, r3, #7
 8004aba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004abc:	4b0c      	ldr	r3, [pc, #48]	; (8004af0 <__NVIC_SetPriorityGrouping+0x44>)
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ac8:	4013      	ands	r3, r2
 8004aca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ad4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004adc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ade:	4a04      	ldr	r2, [pc, #16]	; (8004af0 <__NVIC_SetPriorityGrouping+0x44>)
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	60d3      	str	r3, [r2, #12]
}
 8004ae4:	bf00      	nop
 8004ae6:	3714      	adds	r7, #20
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr
 8004af0:	e000ed00 	.word	0xe000ed00

08004af4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004af8:	4b04      	ldr	r3, [pc, #16]	; (8004b0c <__NVIC_GetPriorityGrouping+0x18>)
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	0a1b      	lsrs	r3, r3, #8
 8004afe:	f003 0307 	and.w	r3, r3, #7
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	e000ed00 	.word	0xe000ed00

08004b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	6039      	str	r1, [r7, #0]
 8004b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	db0a      	blt.n	8004b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	490c      	ldr	r1, [pc, #48]	; (8004b5c <__NVIC_SetPriority+0x4c>)
 8004b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2e:	0112      	lsls	r2, r2, #4
 8004b30:	b2d2      	uxtb	r2, r2
 8004b32:	440b      	add	r3, r1
 8004b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b38:	e00a      	b.n	8004b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	4908      	ldr	r1, [pc, #32]	; (8004b60 <__NVIC_SetPriority+0x50>)
 8004b40:	79fb      	ldrb	r3, [r7, #7]
 8004b42:	f003 030f 	and.w	r3, r3, #15
 8004b46:	3b04      	subs	r3, #4
 8004b48:	0112      	lsls	r2, r2, #4
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	761a      	strb	r2, [r3, #24]
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	e000e100 	.word	0xe000e100
 8004b60:	e000ed00 	.word	0xe000ed00

08004b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b089      	sub	sp, #36	; 0x24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f003 0307 	and.w	r3, r3, #7
 8004b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	f1c3 0307 	rsb	r3, r3, #7
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	bf28      	it	cs
 8004b82:	2304      	movcs	r3, #4
 8004b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	3304      	adds	r3, #4
 8004b8a:	2b06      	cmp	r3, #6
 8004b8c:	d902      	bls.n	8004b94 <NVIC_EncodePriority+0x30>
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	3b03      	subs	r3, #3
 8004b92:	e000      	b.n	8004b96 <NVIC_EncodePriority+0x32>
 8004b94:	2300      	movs	r3, #0
 8004b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b98:	f04f 32ff 	mov.w	r2, #4294967295
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	43da      	mvns	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	401a      	ands	r2, r3
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bac:	f04f 31ff 	mov.w	r1, #4294967295
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb6:	43d9      	mvns	r1, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bbc:	4313      	orrs	r3, r2
         );
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3724      	adds	r7, #36	; 0x24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
	...

08004bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bdc:	d301      	bcc.n	8004be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bde:	2301      	movs	r3, #1
 8004be0:	e00f      	b.n	8004c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004be2:	4a0a      	ldr	r2, [pc, #40]	; (8004c0c <SysTick_Config+0x40>)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bea:	210f      	movs	r1, #15
 8004bec:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf0:	f7ff ff8e 	bl	8004b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bf4:	4b05      	ldr	r3, [pc, #20]	; (8004c0c <SysTick_Config+0x40>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bfa:	4b04      	ldr	r3, [pc, #16]	; (8004c0c <SysTick_Config+0x40>)
 8004bfc:	2207      	movs	r2, #7
 8004bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	e000e010 	.word	0xe000e010

08004c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff ff47 	bl	8004aac <__NVIC_SetPriorityGrouping>
}
 8004c1e:	bf00      	nop
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b086      	sub	sp, #24
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	60b9      	str	r1, [r7, #8]
 8004c30:	607a      	str	r2, [r7, #4]
 8004c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c38:	f7ff ff5c 	bl	8004af4 <__NVIC_GetPriorityGrouping>
 8004c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	68b9      	ldr	r1, [r7, #8]
 8004c42:	6978      	ldr	r0, [r7, #20]
 8004c44:	f7ff ff8e 	bl	8004b64 <NVIC_EncodePriority>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c4e:	4611      	mov	r1, r2
 8004c50:	4618      	mov	r0, r3
 8004c52:	f7ff ff5d 	bl	8004b10 <__NVIC_SetPriority>
}
 8004c56:	bf00      	nop
 8004c58:	3718      	adds	r7, #24
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}

08004c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b082      	sub	sp, #8
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7ff ffb0 	bl	8004bcc <SysTick_Config>
 8004c6c:	4603      	mov	r3, r0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3708      	adds	r7, #8
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b082      	sub	sp, #8
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e00e      	b.n	8004ca6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	795b      	ldrb	r3, [r3, #5]
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d105      	bne.n	8004c9e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7fc f8a3 	bl	8000de4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3708      	adds	r7, #8
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
	...

08004cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b089      	sub	sp, #36	; 0x24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61fb      	str	r3, [r7, #28]
 8004cca:	e159      	b.n	8004f80 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ccc:	2201      	movs	r2, #1
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4013      	ands	r3, r2
 8004cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	f040 8148 	bne.w	8004f7a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d005      	beq.n	8004d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d130      	bne.n	8004d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	2203      	movs	r2, #3
 8004d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d12:	43db      	mvns	r3, r3
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4013      	ands	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	005b      	lsls	r3, r3, #1
 8004d22:	fa02 f303 	lsl.w	r3, r2, r3
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d38:	2201      	movs	r2, #1
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d40:	43db      	mvns	r3, r3
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	4013      	ands	r3, r2
 8004d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	091b      	lsrs	r3, r3, #4
 8004d4e:	f003 0201 	and.w	r2, r3, #1
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	2b03      	cmp	r3, #3
 8004d6e:	d017      	beq.n	8004da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4013      	ands	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	fa02 f303 	lsl.w	r3, r2, r3
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f003 0303 	and.w	r3, r3, #3
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d123      	bne.n	8004df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	08da      	lsrs	r2, r3, #3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	3208      	adds	r2, #8
 8004db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	220f      	movs	r2, #15
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	691a      	ldr	r2, [r3, #16]
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	08da      	lsrs	r2, r3, #3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	3208      	adds	r2, #8
 8004dee:	69b9      	ldr	r1, [r7, #24]
 8004df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	2203      	movs	r2, #3
 8004e00:	fa02 f303 	lsl.w	r3, r2, r3
 8004e04:	43db      	mvns	r3, r3
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	4013      	ands	r3, r2
 8004e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f003 0203 	and.w	r2, r3, #3
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	005b      	lsls	r3, r3, #1
 8004e18:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1c:	69ba      	ldr	r2, [r7, #24]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69ba      	ldr	r2, [r7, #24]
 8004e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 80a2 	beq.w	8004f7a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	4b57      	ldr	r3, [pc, #348]	; (8004f98 <HAL_GPIO_Init+0x2e8>)
 8004e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3e:	4a56      	ldr	r2, [pc, #344]	; (8004f98 <HAL_GPIO_Init+0x2e8>)
 8004e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e44:	6453      	str	r3, [r2, #68]	; 0x44
 8004e46:	4b54      	ldr	r3, [pc, #336]	; (8004f98 <HAL_GPIO_Init+0x2e8>)
 8004e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e52:	4a52      	ldr	r2, [pc, #328]	; (8004f9c <HAL_GPIO_Init+0x2ec>)
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	089b      	lsrs	r3, r3, #2
 8004e58:	3302      	adds	r3, #2
 8004e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	220f      	movs	r2, #15
 8004e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4013      	ands	r3, r2
 8004e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a49      	ldr	r2, [pc, #292]	; (8004fa0 <HAL_GPIO_Init+0x2f0>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d019      	beq.n	8004eb2 <HAL_GPIO_Init+0x202>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a48      	ldr	r2, [pc, #288]	; (8004fa4 <HAL_GPIO_Init+0x2f4>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d013      	beq.n	8004eae <HAL_GPIO_Init+0x1fe>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a47      	ldr	r2, [pc, #284]	; (8004fa8 <HAL_GPIO_Init+0x2f8>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d00d      	beq.n	8004eaa <HAL_GPIO_Init+0x1fa>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a46      	ldr	r2, [pc, #280]	; (8004fac <HAL_GPIO_Init+0x2fc>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d007      	beq.n	8004ea6 <HAL_GPIO_Init+0x1f6>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a45      	ldr	r2, [pc, #276]	; (8004fb0 <HAL_GPIO_Init+0x300>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d101      	bne.n	8004ea2 <HAL_GPIO_Init+0x1f2>
 8004e9e:	2304      	movs	r3, #4
 8004ea0:	e008      	b.n	8004eb4 <HAL_GPIO_Init+0x204>
 8004ea2:	2307      	movs	r3, #7
 8004ea4:	e006      	b.n	8004eb4 <HAL_GPIO_Init+0x204>
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e004      	b.n	8004eb4 <HAL_GPIO_Init+0x204>
 8004eaa:	2302      	movs	r3, #2
 8004eac:	e002      	b.n	8004eb4 <HAL_GPIO_Init+0x204>
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e000      	b.n	8004eb4 <HAL_GPIO_Init+0x204>
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	69fa      	ldr	r2, [r7, #28]
 8004eb6:	f002 0203 	and.w	r2, r2, #3
 8004eba:	0092      	lsls	r2, r2, #2
 8004ebc:	4093      	lsls	r3, r2
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ec4:	4935      	ldr	r1, [pc, #212]	; (8004f9c <HAL_GPIO_Init+0x2ec>)
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	089b      	lsrs	r3, r3, #2
 8004eca:	3302      	adds	r3, #2
 8004ecc:	69ba      	ldr	r2, [r7, #24]
 8004ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ed2:	4b38      	ldr	r3, [pc, #224]	; (8004fb4 <HAL_GPIO_Init+0x304>)
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	43db      	mvns	r3, r3
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	4013      	ands	r3, r2
 8004ee0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004eee:	69ba      	ldr	r2, [r7, #24]
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ef6:	4a2f      	ldr	r2, [pc, #188]	; (8004fb4 <HAL_GPIO_Init+0x304>)
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004efc:	4b2d      	ldr	r3, [pc, #180]	; (8004fb4 <HAL_GPIO_Init+0x304>)
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	43db      	mvns	r3, r3
 8004f06:	69ba      	ldr	r2, [r7, #24]
 8004f08:	4013      	ands	r3, r2
 8004f0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d003      	beq.n	8004f20 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004f18:	69ba      	ldr	r2, [r7, #24]
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f20:	4a24      	ldr	r2, [pc, #144]	; (8004fb4 <HAL_GPIO_Init+0x304>)
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f26:	4b23      	ldr	r3, [pc, #140]	; (8004fb4 <HAL_GPIO_Init+0x304>)
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	43db      	mvns	r3, r3
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	4013      	ands	r3, r2
 8004f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d003      	beq.n	8004f4a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f4a:	4a1a      	ldr	r2, [pc, #104]	; (8004fb4 <HAL_GPIO_Init+0x304>)
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f50:	4b18      	ldr	r3, [pc, #96]	; (8004fb4 <HAL_GPIO_Init+0x304>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	43db      	mvns	r3, r3
 8004f5a:	69ba      	ldr	r2, [r7, #24]
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d003      	beq.n	8004f74 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f74:	4a0f      	ldr	r2, [pc, #60]	; (8004fb4 <HAL_GPIO_Init+0x304>)
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	61fb      	str	r3, [r7, #28]
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	2b0f      	cmp	r3, #15
 8004f84:	f67f aea2 	bls.w	8004ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f88:	bf00      	nop
 8004f8a:	bf00      	nop
 8004f8c:	3724      	adds	r7, #36	; 0x24
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	40023800 	.word	0x40023800
 8004f9c:	40013800 	.word	0x40013800
 8004fa0:	40020000 	.word	0x40020000
 8004fa4:	40020400 	.word	0x40020400
 8004fa8:	40020800 	.word	0x40020800
 8004fac:	40020c00 	.word	0x40020c00
 8004fb0:	40021000 	.word	0x40021000
 8004fb4:	40013c00 	.word	0x40013c00

08004fb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b085      	sub	sp, #20
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	887b      	ldrh	r3, [r7, #2]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d002      	beq.n	8004fd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	73fb      	strb	r3, [r7, #15]
 8004fd4:	e001      	b.n	8004fda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3714      	adds	r7, #20
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	807b      	strh	r3, [r7, #2]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ff8:	787b      	ldrb	r3, [r7, #1]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d003      	beq.n	8005006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ffe:	887a      	ldrh	r2, [r7, #2]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005004:	e003      	b.n	800500e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005006:	887b      	ldrh	r3, [r7, #2]
 8005008:	041a      	lsls	r2, r3, #16
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	619a      	str	r2, [r3, #24]
}
 800500e:	bf00      	nop
 8005010:	370c      	adds	r7, #12
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
	...

0800501c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e267      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d075      	beq.n	8005126 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800503a:	4b88      	ldr	r3, [pc, #544]	; (800525c <HAL_RCC_OscConfig+0x240>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f003 030c 	and.w	r3, r3, #12
 8005042:	2b04      	cmp	r3, #4
 8005044:	d00c      	beq.n	8005060 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005046:	4b85      	ldr	r3, [pc, #532]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800504e:	2b08      	cmp	r3, #8
 8005050:	d112      	bne.n	8005078 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005052:	4b82      	ldr	r3, [pc, #520]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800505a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800505e:	d10b      	bne.n	8005078 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005060:	4b7e      	ldr	r3, [pc, #504]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d05b      	beq.n	8005124 <HAL_RCC_OscConfig+0x108>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d157      	bne.n	8005124 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e242      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005080:	d106      	bne.n	8005090 <HAL_RCC_OscConfig+0x74>
 8005082:	4b76      	ldr	r3, [pc, #472]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a75      	ldr	r2, [pc, #468]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	e01d      	b.n	80050cc <HAL_RCC_OscConfig+0xb0>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005098:	d10c      	bne.n	80050b4 <HAL_RCC_OscConfig+0x98>
 800509a:	4b70      	ldr	r3, [pc, #448]	; (800525c <HAL_RCC_OscConfig+0x240>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a6f      	ldr	r2, [pc, #444]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050a4:	6013      	str	r3, [r2, #0]
 80050a6:	4b6d      	ldr	r3, [pc, #436]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a6c      	ldr	r2, [pc, #432]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050b0:	6013      	str	r3, [r2, #0]
 80050b2:	e00b      	b.n	80050cc <HAL_RCC_OscConfig+0xb0>
 80050b4:	4b69      	ldr	r3, [pc, #420]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a68      	ldr	r2, [pc, #416]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050be:	6013      	str	r3, [r2, #0]
 80050c0:	4b66      	ldr	r3, [pc, #408]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a65      	ldr	r2, [pc, #404]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d013      	beq.n	80050fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d4:	f7ff fa48 	bl	8004568 <HAL_GetTick>
 80050d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050da:	e008      	b.n	80050ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050dc:	f7ff fa44 	bl	8004568 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	2b64      	cmp	r3, #100	; 0x64
 80050e8:	d901      	bls.n	80050ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e207      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ee:	4b5b      	ldr	r3, [pc, #364]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d0f0      	beq.n	80050dc <HAL_RCC_OscConfig+0xc0>
 80050fa:	e014      	b.n	8005126 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050fc:	f7ff fa34 	bl	8004568 <HAL_GetTick>
 8005100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005102:	e008      	b.n	8005116 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005104:	f7ff fa30 	bl	8004568 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	2b64      	cmp	r3, #100	; 0x64
 8005110:	d901      	bls.n	8005116 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e1f3      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005116:	4b51      	ldr	r3, [pc, #324]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1f0      	bne.n	8005104 <HAL_RCC_OscConfig+0xe8>
 8005122:	e000      	b.n	8005126 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005124:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d063      	beq.n	80051fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005132:	4b4a      	ldr	r3, [pc, #296]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f003 030c 	and.w	r3, r3, #12
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00b      	beq.n	8005156 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800513e:	4b47      	ldr	r3, [pc, #284]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005146:	2b08      	cmp	r3, #8
 8005148:	d11c      	bne.n	8005184 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800514a:	4b44      	ldr	r3, [pc, #272]	; (800525c <HAL_RCC_OscConfig+0x240>)
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d116      	bne.n	8005184 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005156:	4b41      	ldr	r3, [pc, #260]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <HAL_RCC_OscConfig+0x152>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d001      	beq.n	800516e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e1c7      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800516e:	4b3b      	ldr	r3, [pc, #236]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	4937      	ldr	r1, [pc, #220]	; (800525c <HAL_RCC_OscConfig+0x240>)
 800517e:	4313      	orrs	r3, r2
 8005180:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005182:	e03a      	b.n	80051fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d020      	beq.n	80051ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800518c:	4b34      	ldr	r3, [pc, #208]	; (8005260 <HAL_RCC_OscConfig+0x244>)
 800518e:	2201      	movs	r2, #1
 8005190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005192:	f7ff f9e9 	bl	8004568 <HAL_GetTick>
 8005196:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005198:	e008      	b.n	80051ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800519a:	f7ff f9e5 	bl	8004568 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e1a8      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051ac:	4b2b      	ldr	r3, [pc, #172]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d0f0      	beq.n	800519a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b8:	4b28      	ldr	r3, [pc, #160]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	00db      	lsls	r3, r3, #3
 80051c6:	4925      	ldr	r1, [pc, #148]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	600b      	str	r3, [r1, #0]
 80051cc:	e015      	b.n	80051fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051ce:	4b24      	ldr	r3, [pc, #144]	; (8005260 <HAL_RCC_OscConfig+0x244>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d4:	f7ff f9c8 	bl	8004568 <HAL_GetTick>
 80051d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051da:	e008      	b.n	80051ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051dc:	f7ff f9c4 	bl	8004568 <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d901      	bls.n	80051ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e187      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ee:	4b1b      	ldr	r3, [pc, #108]	; (800525c <HAL_RCC_OscConfig+0x240>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1f0      	bne.n	80051dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0308 	and.w	r3, r3, #8
 8005202:	2b00      	cmp	r3, #0
 8005204:	d036      	beq.n	8005274 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d016      	beq.n	800523c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800520e:	4b15      	ldr	r3, [pc, #84]	; (8005264 <HAL_RCC_OscConfig+0x248>)
 8005210:	2201      	movs	r2, #1
 8005212:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005214:	f7ff f9a8 	bl	8004568 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800521a:	e008      	b.n	800522e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800521c:	f7ff f9a4 	bl	8004568 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	2b02      	cmp	r3, #2
 8005228:	d901      	bls.n	800522e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e167      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522e:	4b0b      	ldr	r3, [pc, #44]	; (800525c <HAL_RCC_OscConfig+0x240>)
 8005230:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d0f0      	beq.n	800521c <HAL_RCC_OscConfig+0x200>
 800523a:	e01b      	b.n	8005274 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800523c:	4b09      	ldr	r3, [pc, #36]	; (8005264 <HAL_RCC_OscConfig+0x248>)
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005242:	f7ff f991 	bl	8004568 <HAL_GetTick>
 8005246:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005248:	e00e      	b.n	8005268 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800524a:	f7ff f98d 	bl	8004568 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	2b02      	cmp	r3, #2
 8005256:	d907      	bls.n	8005268 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e150      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
 800525c:	40023800 	.word	0x40023800
 8005260:	42470000 	.word	0x42470000
 8005264:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005268:	4b88      	ldr	r3, [pc, #544]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800526a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1ea      	bne.n	800524a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0304 	and.w	r3, r3, #4
 800527c:	2b00      	cmp	r3, #0
 800527e:	f000 8097 	beq.w	80053b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005282:	2300      	movs	r3, #0
 8005284:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005286:	4b81      	ldr	r3, [pc, #516]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10f      	bne.n	80052b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005292:	2300      	movs	r3, #0
 8005294:	60bb      	str	r3, [r7, #8]
 8005296:	4b7d      	ldr	r3, [pc, #500]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529a:	4a7c      	ldr	r2, [pc, #496]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800529c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052a0:	6413      	str	r3, [r2, #64]	; 0x40
 80052a2:	4b7a      	ldr	r3, [pc, #488]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80052a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052aa:	60bb      	str	r3, [r7, #8]
 80052ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052ae:	2301      	movs	r3, #1
 80052b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052b2:	4b77      	ldr	r3, [pc, #476]	; (8005490 <HAL_RCC_OscConfig+0x474>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d118      	bne.n	80052f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052be:	4b74      	ldr	r3, [pc, #464]	; (8005490 <HAL_RCC_OscConfig+0x474>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a73      	ldr	r2, [pc, #460]	; (8005490 <HAL_RCC_OscConfig+0x474>)
 80052c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052ca:	f7ff f94d 	bl	8004568 <HAL_GetTick>
 80052ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d0:	e008      	b.n	80052e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d2:	f7ff f949 	bl	8004568 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e10c      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e4:	4b6a      	ldr	r3, [pc, #424]	; (8005490 <HAL_RCC_OscConfig+0x474>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d0f0      	beq.n	80052d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d106      	bne.n	8005306 <HAL_RCC_OscConfig+0x2ea>
 80052f8:	4b64      	ldr	r3, [pc, #400]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80052fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fc:	4a63      	ldr	r2, [pc, #396]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	6713      	str	r3, [r2, #112]	; 0x70
 8005304:	e01c      	b.n	8005340 <HAL_RCC_OscConfig+0x324>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	2b05      	cmp	r3, #5
 800530c:	d10c      	bne.n	8005328 <HAL_RCC_OscConfig+0x30c>
 800530e:	4b5f      	ldr	r3, [pc, #380]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005312:	4a5e      	ldr	r2, [pc, #376]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005314:	f043 0304 	orr.w	r3, r3, #4
 8005318:	6713      	str	r3, [r2, #112]	; 0x70
 800531a:	4b5c      	ldr	r3, [pc, #368]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800531c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531e:	4a5b      	ldr	r2, [pc, #364]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	6713      	str	r3, [r2, #112]	; 0x70
 8005326:	e00b      	b.n	8005340 <HAL_RCC_OscConfig+0x324>
 8005328:	4b58      	ldr	r3, [pc, #352]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800532a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800532c:	4a57      	ldr	r2, [pc, #348]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800532e:	f023 0301 	bic.w	r3, r3, #1
 8005332:	6713      	str	r3, [r2, #112]	; 0x70
 8005334:	4b55      	ldr	r3, [pc, #340]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005338:	4a54      	ldr	r2, [pc, #336]	; (800548c <HAL_RCC_OscConfig+0x470>)
 800533a:	f023 0304 	bic.w	r3, r3, #4
 800533e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d015      	beq.n	8005374 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005348:	f7ff f90e 	bl	8004568 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800534e:	e00a      	b.n	8005366 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005350:	f7ff f90a 	bl	8004568 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	f241 3288 	movw	r2, #5000	; 0x1388
 800535e:	4293      	cmp	r3, r2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e0cb      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005366:	4b49      	ldr	r3, [pc, #292]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800536a:	f003 0302 	and.w	r3, r3, #2
 800536e:	2b00      	cmp	r3, #0
 8005370:	d0ee      	beq.n	8005350 <HAL_RCC_OscConfig+0x334>
 8005372:	e014      	b.n	800539e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005374:	f7ff f8f8 	bl	8004568 <HAL_GetTick>
 8005378:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800537a:	e00a      	b.n	8005392 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800537c:	f7ff f8f4 	bl	8004568 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	f241 3288 	movw	r2, #5000	; 0x1388
 800538a:	4293      	cmp	r3, r2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e0b5      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005392:	4b3e      	ldr	r3, [pc, #248]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1ee      	bne.n	800537c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800539e:	7dfb      	ldrb	r3, [r7, #23]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d105      	bne.n	80053b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053a4:	4b39      	ldr	r3, [pc, #228]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80053a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a8:	4a38      	ldr	r2, [pc, #224]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80053aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f000 80a1 	beq.w	80054fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053ba:	4b34      	ldr	r3, [pc, #208]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 030c 	and.w	r3, r3, #12
 80053c2:	2b08      	cmp	r3, #8
 80053c4:	d05c      	beq.n	8005480 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d141      	bne.n	8005452 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ce:	4b31      	ldr	r3, [pc, #196]	; (8005494 <HAL_RCC_OscConfig+0x478>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d4:	f7ff f8c8 	bl	8004568 <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053dc:	f7ff f8c4 	bl	8004568 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e087      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ee:	4b27      	ldr	r3, [pc, #156]	; (800548c <HAL_RCC_OscConfig+0x470>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1f0      	bne.n	80053dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69da      	ldr	r2, [r3, #28]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005408:	019b      	lsls	r3, r3, #6
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	085b      	lsrs	r3, r3, #1
 8005412:	3b01      	subs	r3, #1
 8005414:	041b      	lsls	r3, r3, #16
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541c:	061b      	lsls	r3, r3, #24
 800541e:	491b      	ldr	r1, [pc, #108]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005420:	4313      	orrs	r3, r2
 8005422:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005424:	4b1b      	ldr	r3, [pc, #108]	; (8005494 <HAL_RCC_OscConfig+0x478>)
 8005426:	2201      	movs	r2, #1
 8005428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800542a:	f7ff f89d 	bl	8004568 <HAL_GetTick>
 800542e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005430:	e008      	b.n	8005444 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005432:	f7ff f899 	bl	8004568 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d901      	bls.n	8005444 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e05c      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005444:	4b11      	ldr	r3, [pc, #68]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0f0      	beq.n	8005432 <HAL_RCC_OscConfig+0x416>
 8005450:	e054      	b.n	80054fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005452:	4b10      	ldr	r3, [pc, #64]	; (8005494 <HAL_RCC_OscConfig+0x478>)
 8005454:	2200      	movs	r2, #0
 8005456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005458:	f7ff f886 	bl	8004568 <HAL_GetTick>
 800545c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800545e:	e008      	b.n	8005472 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005460:	f7ff f882 	bl	8004568 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b02      	cmp	r3, #2
 800546c:	d901      	bls.n	8005472 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e045      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005472:	4b06      	ldr	r3, [pc, #24]	; (800548c <HAL_RCC_OscConfig+0x470>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1f0      	bne.n	8005460 <HAL_RCC_OscConfig+0x444>
 800547e:	e03d      	b.n	80054fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d107      	bne.n	8005498 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e038      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
 800548c:	40023800 	.word	0x40023800
 8005490:	40007000 	.word	0x40007000
 8005494:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005498:	4b1b      	ldr	r3, [pc, #108]	; (8005508 <HAL_RCC_OscConfig+0x4ec>)
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d028      	beq.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d121      	bne.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054be:	429a      	cmp	r2, r3
 80054c0:	d11a      	bne.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80054c8:	4013      	ands	r3, r2
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d111      	bne.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054de:	085b      	lsrs	r3, r3, #1
 80054e0:	3b01      	subs	r3, #1
 80054e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d107      	bne.n	80054f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d001      	beq.n	80054fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e000      	b.n	80054fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3718      	adds	r7, #24
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	40023800 	.word	0x40023800

0800550c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d101      	bne.n	8005520 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e0cc      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005520:	4b68      	ldr	r3, [pc, #416]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0307 	and.w	r3, r3, #7
 8005528:	683a      	ldr	r2, [r7, #0]
 800552a:	429a      	cmp	r2, r3
 800552c:	d90c      	bls.n	8005548 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800552e:	4b65      	ldr	r3, [pc, #404]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005530:	683a      	ldr	r2, [r7, #0]
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005536:	4b63      	ldr	r3, [pc, #396]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0307 	and.w	r3, r3, #7
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	429a      	cmp	r2, r3
 8005542:	d001      	beq.n	8005548 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e0b8      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d020      	beq.n	8005596 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0304 	and.w	r3, r3, #4
 800555c:	2b00      	cmp	r3, #0
 800555e:	d005      	beq.n	800556c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005560:	4b59      	ldr	r3, [pc, #356]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	4a58      	ldr	r2, [pc, #352]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005566:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800556a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0308 	and.w	r3, r3, #8
 8005574:	2b00      	cmp	r3, #0
 8005576:	d005      	beq.n	8005584 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005578:	4b53      	ldr	r3, [pc, #332]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	4a52      	ldr	r2, [pc, #328]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800557e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005582:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005584:	4b50      	ldr	r3, [pc, #320]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	494d      	ldr	r1, [pc, #308]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005592:	4313      	orrs	r3, r2
 8005594:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d044      	beq.n	800562c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d107      	bne.n	80055ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055aa:	4b47      	ldr	r3, [pc, #284]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d119      	bne.n	80055ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e07f      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d003      	beq.n	80055ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055c6:	2b03      	cmp	r3, #3
 80055c8:	d107      	bne.n	80055da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ca:	4b3f      	ldr	r3, [pc, #252]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d109      	bne.n	80055ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e06f      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055da:	4b3b      	ldr	r3, [pc, #236]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d101      	bne.n	80055ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e067      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055ea:	4b37      	ldr	r3, [pc, #220]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f023 0203 	bic.w	r2, r3, #3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	4934      	ldr	r1, [pc, #208]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055fc:	f7fe ffb4 	bl	8004568 <HAL_GetTick>
 8005600:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005602:	e00a      	b.n	800561a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005604:	f7fe ffb0 	bl	8004568 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005612:	4293      	cmp	r3, r2
 8005614:	d901      	bls.n	800561a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e04f      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800561a:	4b2b      	ldr	r3, [pc, #172]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 020c 	and.w	r2, r3, #12
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	429a      	cmp	r2, r3
 800562a:	d1eb      	bne.n	8005604 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800562c:	4b25      	ldr	r3, [pc, #148]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0307 	and.w	r3, r3, #7
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	429a      	cmp	r2, r3
 8005638:	d20c      	bcs.n	8005654 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800563a:	4b22      	ldr	r3, [pc, #136]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005642:	4b20      	ldr	r3, [pc, #128]	; (80056c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d001      	beq.n	8005654 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e032      	b.n	80056ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0304 	and.w	r3, r3, #4
 800565c:	2b00      	cmp	r3, #0
 800565e:	d008      	beq.n	8005672 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005660:	4b19      	ldr	r3, [pc, #100]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	4916      	ldr	r1, [pc, #88]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800566e:	4313      	orrs	r3, r2
 8005670:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0308 	and.w	r3, r3, #8
 800567a:	2b00      	cmp	r3, #0
 800567c:	d009      	beq.n	8005692 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800567e:	4b12      	ldr	r3, [pc, #72]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	00db      	lsls	r3, r3, #3
 800568c:	490e      	ldr	r1, [pc, #56]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800568e:	4313      	orrs	r3, r2
 8005690:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005692:	f000 f821 	bl	80056d8 <HAL_RCC_GetSysClockFreq>
 8005696:	4602      	mov	r2, r0
 8005698:	4b0b      	ldr	r3, [pc, #44]	; (80056c8 <HAL_RCC_ClockConfig+0x1bc>)
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	091b      	lsrs	r3, r3, #4
 800569e:	f003 030f 	and.w	r3, r3, #15
 80056a2:	490a      	ldr	r1, [pc, #40]	; (80056cc <HAL_RCC_ClockConfig+0x1c0>)
 80056a4:	5ccb      	ldrb	r3, [r1, r3]
 80056a6:	fa22 f303 	lsr.w	r3, r2, r3
 80056aa:	4a09      	ldr	r2, [pc, #36]	; (80056d0 <HAL_RCC_ClockConfig+0x1c4>)
 80056ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80056ae:	4b09      	ldr	r3, [pc, #36]	; (80056d4 <HAL_RCC_ClockConfig+0x1c8>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7fe ff14 	bl	80044e0 <HAL_InitTick>

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	40023c00 	.word	0x40023c00
 80056c8:	40023800 	.word	0x40023800
 80056cc:	0802e434 	.word	0x0802e434
 80056d0:	20000000 	.word	0x20000000
 80056d4:	20000010 	.word	0x20000010

080056d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056dc:	b090      	sub	sp, #64	; 0x40
 80056de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	637b      	str	r3, [r7, #52]	; 0x34
 80056e4:	2300      	movs	r3, #0
 80056e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056e8:	2300      	movs	r3, #0
 80056ea:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80056ec:	2300      	movs	r3, #0
 80056ee:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056f0:	4b59      	ldr	r3, [pc, #356]	; (8005858 <HAL_RCC_GetSysClockFreq+0x180>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f003 030c 	and.w	r3, r3, #12
 80056f8:	2b08      	cmp	r3, #8
 80056fa:	d00d      	beq.n	8005718 <HAL_RCC_GetSysClockFreq+0x40>
 80056fc:	2b08      	cmp	r3, #8
 80056fe:	f200 80a1 	bhi.w	8005844 <HAL_RCC_GetSysClockFreq+0x16c>
 8005702:	2b00      	cmp	r3, #0
 8005704:	d002      	beq.n	800570c <HAL_RCC_GetSysClockFreq+0x34>
 8005706:	2b04      	cmp	r3, #4
 8005708:	d003      	beq.n	8005712 <HAL_RCC_GetSysClockFreq+0x3a>
 800570a:	e09b      	b.n	8005844 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800570c:	4b53      	ldr	r3, [pc, #332]	; (800585c <HAL_RCC_GetSysClockFreq+0x184>)
 800570e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005710:	e09b      	b.n	800584a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005712:	4b53      	ldr	r3, [pc, #332]	; (8005860 <HAL_RCC_GetSysClockFreq+0x188>)
 8005714:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005716:	e098      	b.n	800584a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005718:	4b4f      	ldr	r3, [pc, #316]	; (8005858 <HAL_RCC_GetSysClockFreq+0x180>)
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005720:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005722:	4b4d      	ldr	r3, [pc, #308]	; (8005858 <HAL_RCC_GetSysClockFreq+0x180>)
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d028      	beq.n	8005780 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800572e:	4b4a      	ldr	r3, [pc, #296]	; (8005858 <HAL_RCC_GetSysClockFreq+0x180>)
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	099b      	lsrs	r3, r3, #6
 8005734:	2200      	movs	r2, #0
 8005736:	623b      	str	r3, [r7, #32]
 8005738:	627a      	str	r2, [r7, #36]	; 0x24
 800573a:	6a3b      	ldr	r3, [r7, #32]
 800573c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005740:	2100      	movs	r1, #0
 8005742:	4b47      	ldr	r3, [pc, #284]	; (8005860 <HAL_RCC_GetSysClockFreq+0x188>)
 8005744:	fb03 f201 	mul.w	r2, r3, r1
 8005748:	2300      	movs	r3, #0
 800574a:	fb00 f303 	mul.w	r3, r0, r3
 800574e:	4413      	add	r3, r2
 8005750:	4a43      	ldr	r2, [pc, #268]	; (8005860 <HAL_RCC_GetSysClockFreq+0x188>)
 8005752:	fba0 1202 	umull	r1, r2, r0, r2
 8005756:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005758:	460a      	mov	r2, r1
 800575a:	62ba      	str	r2, [r7, #40]	; 0x28
 800575c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800575e:	4413      	add	r3, r2
 8005760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005764:	2200      	movs	r2, #0
 8005766:	61bb      	str	r3, [r7, #24]
 8005768:	61fa      	str	r2, [r7, #28]
 800576a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800576e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005772:	f7fa fd31 	bl	80001d8 <__aeabi_uldivmod>
 8005776:	4602      	mov	r2, r0
 8005778:	460b      	mov	r3, r1
 800577a:	4613      	mov	r3, r2
 800577c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800577e:	e053      	b.n	8005828 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005780:	4b35      	ldr	r3, [pc, #212]	; (8005858 <HAL_RCC_GetSysClockFreq+0x180>)
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	099b      	lsrs	r3, r3, #6
 8005786:	2200      	movs	r2, #0
 8005788:	613b      	str	r3, [r7, #16]
 800578a:	617a      	str	r2, [r7, #20]
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005792:	f04f 0b00 	mov.w	fp, #0
 8005796:	4652      	mov	r2, sl
 8005798:	465b      	mov	r3, fp
 800579a:	f04f 0000 	mov.w	r0, #0
 800579e:	f04f 0100 	mov.w	r1, #0
 80057a2:	0159      	lsls	r1, r3, #5
 80057a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057a8:	0150      	lsls	r0, r2, #5
 80057aa:	4602      	mov	r2, r0
 80057ac:	460b      	mov	r3, r1
 80057ae:	ebb2 080a 	subs.w	r8, r2, sl
 80057b2:	eb63 090b 	sbc.w	r9, r3, fp
 80057b6:	f04f 0200 	mov.w	r2, #0
 80057ba:	f04f 0300 	mov.w	r3, #0
 80057be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80057c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80057c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80057ca:	ebb2 0408 	subs.w	r4, r2, r8
 80057ce:	eb63 0509 	sbc.w	r5, r3, r9
 80057d2:	f04f 0200 	mov.w	r2, #0
 80057d6:	f04f 0300 	mov.w	r3, #0
 80057da:	00eb      	lsls	r3, r5, #3
 80057dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057e0:	00e2      	lsls	r2, r4, #3
 80057e2:	4614      	mov	r4, r2
 80057e4:	461d      	mov	r5, r3
 80057e6:	eb14 030a 	adds.w	r3, r4, sl
 80057ea:	603b      	str	r3, [r7, #0]
 80057ec:	eb45 030b 	adc.w	r3, r5, fp
 80057f0:	607b      	str	r3, [r7, #4]
 80057f2:	f04f 0200 	mov.w	r2, #0
 80057f6:	f04f 0300 	mov.w	r3, #0
 80057fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057fe:	4629      	mov	r1, r5
 8005800:	028b      	lsls	r3, r1, #10
 8005802:	4621      	mov	r1, r4
 8005804:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005808:	4621      	mov	r1, r4
 800580a:	028a      	lsls	r2, r1, #10
 800580c:	4610      	mov	r0, r2
 800580e:	4619      	mov	r1, r3
 8005810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005812:	2200      	movs	r2, #0
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	60fa      	str	r2, [r7, #12]
 8005818:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800581c:	f7fa fcdc 	bl	80001d8 <__aeabi_uldivmod>
 8005820:	4602      	mov	r2, r0
 8005822:	460b      	mov	r3, r1
 8005824:	4613      	mov	r3, r2
 8005826:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005828:	4b0b      	ldr	r3, [pc, #44]	; (8005858 <HAL_RCC_GetSysClockFreq+0x180>)
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	0c1b      	lsrs	r3, r3, #16
 800582e:	f003 0303 	and.w	r3, r3, #3
 8005832:	3301      	adds	r3, #1
 8005834:	005b      	lsls	r3, r3, #1
 8005836:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005838:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800583a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800583c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005840:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005842:	e002      	b.n	800584a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005844:	4b05      	ldr	r3, [pc, #20]	; (800585c <HAL_RCC_GetSysClockFreq+0x184>)
 8005846:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005848:	bf00      	nop
    }
  }
  return sysclockfreq;
 800584a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800584c:	4618      	mov	r0, r3
 800584e:	3740      	adds	r7, #64	; 0x40
 8005850:	46bd      	mov	sp, r7
 8005852:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005856:	bf00      	nop
 8005858:	40023800 	.word	0x40023800
 800585c:	00f42400 	.word	0x00f42400
 8005860:	017d7840 	.word	0x017d7840

08005864 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e041      	b.n	80058fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d106      	bne.n	8005890 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7fb facc 	bl	8000e28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	3304      	adds	r3, #4
 80058a0:	4619      	mov	r1, r3
 80058a2:	4610      	mov	r0, r2
 80058a4:	f000 f950 	bl	8005b48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3708      	adds	r7, #8
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005904:	b480      	push	{r7}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005912:	b2db      	uxtb	r3, r3
 8005914:	2b01      	cmp	r3, #1
 8005916:	d001      	beq.n	800591c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e03c      	b.n	8005996 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2202      	movs	r2, #2
 8005920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a1e      	ldr	r2, [pc, #120]	; (80059a4 <HAL_TIM_Base_Start+0xa0>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d018      	beq.n	8005960 <HAL_TIM_Base_Start+0x5c>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005936:	d013      	beq.n	8005960 <HAL_TIM_Base_Start+0x5c>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a1a      	ldr	r2, [pc, #104]	; (80059a8 <HAL_TIM_Base_Start+0xa4>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d00e      	beq.n	8005960 <HAL_TIM_Base_Start+0x5c>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a19      	ldr	r2, [pc, #100]	; (80059ac <HAL_TIM_Base_Start+0xa8>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d009      	beq.n	8005960 <HAL_TIM_Base_Start+0x5c>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a17      	ldr	r2, [pc, #92]	; (80059b0 <HAL_TIM_Base_Start+0xac>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d004      	beq.n	8005960 <HAL_TIM_Base_Start+0x5c>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a16      	ldr	r2, [pc, #88]	; (80059b4 <HAL_TIM_Base_Start+0xb0>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d111      	bne.n	8005984 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f003 0307 	and.w	r3, r3, #7
 800596a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2b06      	cmp	r3, #6
 8005970:	d010      	beq.n	8005994 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f042 0201 	orr.w	r2, r2, #1
 8005980:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005982:	e007      	b.n	8005994 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f042 0201 	orr.w	r2, r2, #1
 8005992:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3714      	adds	r7, #20
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	40010000 	.word	0x40010000
 80059a8:	40000400 	.word	0x40000400
 80059ac:	40000800 	.word	0x40000800
 80059b0:	40000c00 	.word	0x40000c00
 80059b4:	40014000 	.word	0x40014000

080059b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d101      	bne.n	80059d4 <HAL_TIM_ConfigClockSource+0x1c>
 80059d0:	2302      	movs	r3, #2
 80059d2:	e0b4      	b.n	8005b3e <HAL_TIM_ConfigClockSource+0x186>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68ba      	ldr	r2, [r7, #8]
 8005a02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a0c:	d03e      	beq.n	8005a8c <HAL_TIM_ConfigClockSource+0xd4>
 8005a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a12:	f200 8087 	bhi.w	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a1a:	f000 8086 	beq.w	8005b2a <HAL_TIM_ConfigClockSource+0x172>
 8005a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a22:	d87f      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a24:	2b70      	cmp	r3, #112	; 0x70
 8005a26:	d01a      	beq.n	8005a5e <HAL_TIM_ConfigClockSource+0xa6>
 8005a28:	2b70      	cmp	r3, #112	; 0x70
 8005a2a:	d87b      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a2c:	2b60      	cmp	r3, #96	; 0x60
 8005a2e:	d050      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0x11a>
 8005a30:	2b60      	cmp	r3, #96	; 0x60
 8005a32:	d877      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a34:	2b50      	cmp	r3, #80	; 0x50
 8005a36:	d03c      	beq.n	8005ab2 <HAL_TIM_ConfigClockSource+0xfa>
 8005a38:	2b50      	cmp	r3, #80	; 0x50
 8005a3a:	d873      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a3c:	2b40      	cmp	r3, #64	; 0x40
 8005a3e:	d058      	beq.n	8005af2 <HAL_TIM_ConfigClockSource+0x13a>
 8005a40:	2b40      	cmp	r3, #64	; 0x40
 8005a42:	d86f      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a44:	2b30      	cmp	r3, #48	; 0x30
 8005a46:	d064      	beq.n	8005b12 <HAL_TIM_ConfigClockSource+0x15a>
 8005a48:	2b30      	cmp	r3, #48	; 0x30
 8005a4a:	d86b      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	d060      	beq.n	8005b12 <HAL_TIM_ConfigClockSource+0x15a>
 8005a50:	2b20      	cmp	r3, #32
 8005a52:	d867      	bhi.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d05c      	beq.n	8005b12 <HAL_TIM_ConfigClockSource+0x15a>
 8005a58:	2b10      	cmp	r3, #16
 8005a5a:	d05a      	beq.n	8005b12 <HAL_TIM_ConfigClockSource+0x15a>
 8005a5c:	e062      	b.n	8005b24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6818      	ldr	r0, [r3, #0]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	6899      	ldr	r1, [r3, #8]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	685a      	ldr	r2, [r3, #4]
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f000 f965 	bl	8005d3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	609a      	str	r2, [r3, #8]
      break;
 8005a8a:	e04f      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6818      	ldr	r0, [r3, #0]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	6899      	ldr	r1, [r3, #8]
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f000 f94e 	bl	8005d3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689a      	ldr	r2, [r3, #8]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005aae:	609a      	str	r2, [r3, #8]
      break;
 8005ab0:	e03c      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6818      	ldr	r0, [r3, #0]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	6859      	ldr	r1, [r3, #4]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	461a      	mov	r2, r3
 8005ac0:	f000 f8c2 	bl	8005c48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2150      	movs	r1, #80	; 0x50
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 f91b 	bl	8005d06 <TIM_ITRx_SetConfig>
      break;
 8005ad0:	e02c      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	6859      	ldr	r1, [r3, #4]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	f000 f8e1 	bl	8005ca6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2160      	movs	r1, #96	; 0x60
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 f90b 	bl	8005d06 <TIM_ITRx_SetConfig>
      break;
 8005af0:	e01c      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6818      	ldr	r0, [r3, #0]
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	6859      	ldr	r1, [r3, #4]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	461a      	mov	r2, r3
 8005b00:	f000 f8a2 	bl	8005c48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2140      	movs	r1, #64	; 0x40
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f000 f8fb 	bl	8005d06 <TIM_ITRx_SetConfig>
      break;
 8005b10:	e00c      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	4610      	mov	r0, r2
 8005b1e:	f000 f8f2 	bl	8005d06 <TIM_ITRx_SetConfig>
      break;
 8005b22:	e003      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
      break;
 8005b28:	e000      	b.n	8005b2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
	...

08005b48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a34      	ldr	r2, [pc, #208]	; (8005c2c <TIM_Base_SetConfig+0xe4>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d00f      	beq.n	8005b80 <TIM_Base_SetConfig+0x38>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b66:	d00b      	beq.n	8005b80 <TIM_Base_SetConfig+0x38>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a31      	ldr	r2, [pc, #196]	; (8005c30 <TIM_Base_SetConfig+0xe8>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d007      	beq.n	8005b80 <TIM_Base_SetConfig+0x38>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a30      	ldr	r2, [pc, #192]	; (8005c34 <TIM_Base_SetConfig+0xec>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d003      	beq.n	8005b80 <TIM_Base_SetConfig+0x38>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a2f      	ldr	r2, [pc, #188]	; (8005c38 <TIM_Base_SetConfig+0xf0>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d108      	bne.n	8005b92 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a25      	ldr	r2, [pc, #148]	; (8005c2c <TIM_Base_SetConfig+0xe4>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d01b      	beq.n	8005bd2 <TIM_Base_SetConfig+0x8a>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba0:	d017      	beq.n	8005bd2 <TIM_Base_SetConfig+0x8a>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a22      	ldr	r2, [pc, #136]	; (8005c30 <TIM_Base_SetConfig+0xe8>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d013      	beq.n	8005bd2 <TIM_Base_SetConfig+0x8a>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a21      	ldr	r2, [pc, #132]	; (8005c34 <TIM_Base_SetConfig+0xec>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d00f      	beq.n	8005bd2 <TIM_Base_SetConfig+0x8a>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a20      	ldr	r2, [pc, #128]	; (8005c38 <TIM_Base_SetConfig+0xf0>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00b      	beq.n	8005bd2 <TIM_Base_SetConfig+0x8a>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a1f      	ldr	r2, [pc, #124]	; (8005c3c <TIM_Base_SetConfig+0xf4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d007      	beq.n	8005bd2 <TIM_Base_SetConfig+0x8a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a1e      	ldr	r2, [pc, #120]	; (8005c40 <TIM_Base_SetConfig+0xf8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d003      	beq.n	8005bd2 <TIM_Base_SetConfig+0x8a>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a1d      	ldr	r2, [pc, #116]	; (8005c44 <TIM_Base_SetConfig+0xfc>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d108      	bne.n	8005be4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	689a      	ldr	r2, [r3, #8]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	4a08      	ldr	r2, [pc, #32]	; (8005c2c <TIM_Base_SetConfig+0xe4>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d103      	bne.n	8005c18 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	691a      	ldr	r2, [r3, #16]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	615a      	str	r2, [r3, #20]
}
 8005c1e:	bf00      	nop
 8005c20:	3714      	adds	r7, #20
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	40010000 	.word	0x40010000
 8005c30:	40000400 	.word	0x40000400
 8005c34:	40000800 	.word	0x40000800
 8005c38:	40000c00 	.word	0x40000c00
 8005c3c:	40014000 	.word	0x40014000
 8005c40:	40014400 	.word	0x40014400
 8005c44:	40014800 	.word	0x40014800

08005c48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b087      	sub	sp, #28
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6a1b      	ldr	r3, [r3, #32]
 8005c58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	f023 0201 	bic.w	r2, r3, #1
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	011b      	lsls	r3, r3, #4
 8005c78:	693a      	ldr	r2, [r7, #16]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f023 030a 	bic.w	r3, r3, #10
 8005c84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	621a      	str	r2, [r3, #32]
}
 8005c9a:	bf00      	nop
 8005c9c:	371c      	adds	r7, #28
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b087      	sub	sp, #28
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	60f8      	str	r0, [r7, #12]
 8005cae:	60b9      	str	r1, [r7, #8]
 8005cb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	f023 0210 	bic.w	r2, r3, #16
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	699b      	ldr	r3, [r3, #24]
 8005cc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6a1b      	ldr	r3, [r3, #32]
 8005cc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	031b      	lsls	r3, r3, #12
 8005cd6:	697a      	ldr	r2, [r7, #20]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ce2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	011b      	lsls	r3, r3, #4
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	693a      	ldr	r2, [r7, #16]
 8005cf8:	621a      	str	r2, [r3, #32]
}
 8005cfa:	bf00      	nop
 8005cfc:	371c      	adds	r7, #28
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b085      	sub	sp, #20
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
 8005d0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	f043 0307 	orr.w	r3, r3, #7
 8005d28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	609a      	str	r2, [r3, #8]
}
 8005d30:	bf00      	nop
 8005d32:	3714      	adds	r7, #20
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
 8005d48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	021a      	lsls	r2, r3, #8
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	697a      	ldr	r2, [r7, #20]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	609a      	str	r2, [r3, #8]
}
 8005d70:	bf00      	nop
 8005d72:	371c      	adds	r7, #28
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d101      	bne.n	8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d90:	2302      	movs	r3, #2
 8005d92:	e050      	b.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68fa      	ldr	r2, [r7, #12]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a1c      	ldr	r2, [pc, #112]	; (8005e44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d018      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005de0:	d013      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a18      	ldr	r2, [pc, #96]	; (8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d00e      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a16      	ldr	r2, [pc, #88]	; (8005e4c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d009      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a15      	ldr	r2, [pc, #84]	; (8005e50 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d004      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a13      	ldr	r2, [pc, #76]	; (8005e54 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d10c      	bne.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3714      	adds	r7, #20
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	40010000 	.word	0x40010000
 8005e48:	40000400 	.word	0x40000400
 8005e4c:	40000800 	.word	0x40000800
 8005e50:	40000c00 	.word	0x40000c00
 8005e54:	40014000 	.word	0x40014000

08005e58 <memset>:
 8005e58:	4402      	add	r2, r0
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d100      	bne.n	8005e62 <memset+0xa>
 8005e60:	4770      	bx	lr
 8005e62:	f803 1b01 	strb.w	r1, [r3], #1
 8005e66:	e7f9      	b.n	8005e5c <memset+0x4>

08005e68 <__libc_init_array>:
 8005e68:	b570      	push	{r4, r5, r6, lr}
 8005e6a:	4d0d      	ldr	r5, [pc, #52]	; (8005ea0 <__libc_init_array+0x38>)
 8005e6c:	4c0d      	ldr	r4, [pc, #52]	; (8005ea4 <__libc_init_array+0x3c>)
 8005e6e:	1b64      	subs	r4, r4, r5
 8005e70:	10a4      	asrs	r4, r4, #2
 8005e72:	2600      	movs	r6, #0
 8005e74:	42a6      	cmp	r6, r4
 8005e76:	d109      	bne.n	8005e8c <__libc_init_array+0x24>
 8005e78:	4d0b      	ldr	r5, [pc, #44]	; (8005ea8 <__libc_init_array+0x40>)
 8005e7a:	4c0c      	ldr	r4, [pc, #48]	; (8005eac <__libc_init_array+0x44>)
 8005e7c:	f000 f818 	bl	8005eb0 <_init>
 8005e80:	1b64      	subs	r4, r4, r5
 8005e82:	10a4      	asrs	r4, r4, #2
 8005e84:	2600      	movs	r6, #0
 8005e86:	42a6      	cmp	r6, r4
 8005e88:	d105      	bne.n	8005e96 <__libc_init_array+0x2e>
 8005e8a:	bd70      	pop	{r4, r5, r6, pc}
 8005e8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e90:	4798      	blx	r3
 8005e92:	3601      	adds	r6, #1
 8005e94:	e7ee      	b.n	8005e74 <__libc_init_array+0xc>
 8005e96:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e9a:	4798      	blx	r3
 8005e9c:	3601      	adds	r6, #1
 8005e9e:	e7f2      	b.n	8005e86 <__libc_init_array+0x1e>
 8005ea0:	0802e98c 	.word	0x0802e98c
 8005ea4:	0802e98c 	.word	0x0802e98c
 8005ea8:	0802e98c 	.word	0x0802e98c
 8005eac:	0802e990 	.word	0x0802e990

08005eb0 <_init>:
 8005eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eb2:	bf00      	nop
 8005eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eb6:	bc08      	pop	{r3}
 8005eb8:	469e      	mov	lr, r3
 8005eba:	4770      	bx	lr

08005ebc <_fini>:
 8005ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ebe:	bf00      	nop
 8005ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ec2:	bc08      	pop	{r3}
 8005ec4:	469e      	mov	lr, r3
 8005ec6:	4770      	bx	lr
