* Z:\mnt\design.r\spice\examples\1963-1.5.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 1K
? Missing component
C1 OUT 0 10µ Rser=50m
.tran 1
.lib LT1963.lib
.backanno
.end
