

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1'
================================================================
* Date:           Tue Feb 24 22:01:55 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.571 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row1 = alloca i32 1" [gp.cpp:145->gp.cpp:202]   --->   Operation 5 'alloca' 'row1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln144_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %add_ln144"   --->   Operation 10 'read' 'add_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln144_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln144"   --->   Operation 11 'read' 'zext_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rowt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowt"   --->   Operation 12 'read' 'rowt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln145 = store i31 0, i31 %row1" [gp.cpp:145->gp.cpp:202]   --->   Operation 13 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row1_2 = load i31 %row1" [gp.cpp:146->gp.cpp:202]   --->   Operation 15 'load' 'row1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i31 %row1_2" [gp.cpp:146->gp.cpp:202]   --->   Operation 16 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.70ns)   --->   "%icmp_ln146 = icmp_slt  i32 %zext_ln146, i32 %rowt_read" [gp.cpp:146->gp.cpp:202]   --->   Operation 17 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.66ns)   --->   "%add_ln146 = add i31 %row1_2, i31 1" [gp.cpp:146->gp.cpp:202]   --->   Operation 18 'add' 'add_ln146' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %cleanup11.i.split, void %for.body.i.split" [gp.cpp:146->gp.cpp:202]   --->   Operation 19 'br' 'br_ln146' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln148_1)   --->   "%shl_ln148 = shl i31 %row1_2, i31 6" [gp.cpp:148->gp.cpp:202]   --->   Operation 20 'shl' 'shl_ln148' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln148_1)   --->   "%shl_ln148_1 = shl i31 %row1_2, i31 4" [gp.cpp:148->gp.cpp:202]   --->   Operation 21 'shl' 'shl_ln148_1' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln148_1 = add i31 %shl_ln148, i31 %shl_ln148_1" [gp.cpp:148->gp.cpp:202]   --->   Operation 22 'add' 'add_ln148_1' <Predicate = (icmp_ln146)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i31 %add_ln148_1" [gp.cpp:148->gp.cpp:202]   --->   Operation 23 'trunc' 'trunc_ln148' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.14ns)   --->   "%add_ln148 = add i15 %trunc_ln148, i15 %zext_ln144_read" [gp.cpp:148->gp.cpp:202]   --->   Operation 24 'add' 'add_ln148' <Predicate = (icmp_ln146)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i15 %add_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 25 'zext' 'zext_ln148' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 26 'getelementptr' 'M_e_0_addr' <Predicate = (icmp_ln146 & add_ln144_read == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 27 'getelementptr' 'M_e_1_addr' <Predicate = (icmp_ln146 & add_ln144_read == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 28 'getelementptr' 'M_e_2_addr' <Predicate = (icmp_ln146 & add_ln144_read == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln148" [gp.cpp:148->gp.cpp:202]   --->   Operation 29 'getelementptr' 'M_e_3_addr' <Predicate = (icmp_ln146 & add_ln144_read == 0)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 30 'load' 'M_e_0_load' <Predicate = (icmp_ln146 & add_ln144_read == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 31 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 31 'load' 'M_e_1_load' <Predicate = (icmp_ln146 & add_ln144_read == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 32 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 32 'load' 'M_e_2_load' <Predicate = (icmp_ln146 & add_ln144_read == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 33 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 33 'load' 'M_e_3_load' <Predicate = (icmp_ln146 & add_ln144_read == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 2 <SV = 1> <Delay = 8.13>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:146->gp.cpp:202]   --->   Operation 34 'specpipeline' 'specpipeline_ln146' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [gp.cpp:146->gp.cpp:202]   --->   Operation 35 'specloopname' 'specloopname_ln146' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 36 'load' 'M_e_0_load' <Predicate = (icmp_ln146 & add_ln144_read == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 37 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 37 'load' 'M_e_1_load' <Predicate = (icmp_ln146 & add_ln144_read == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 38 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 38 'load' 'M_e_2_load' <Predicate = (icmp_ln146 & add_ln144_read == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 39 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:148->gp.cpp:202]   --->   Operation 39 'load' 'M_e_3_load' <Predicate = (icmp_ln146 & add_ln144_read == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 40 [1/1] (1.67ns)   --->   "%v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 1, i32 %M_e_0_load, i2 2, i32 %M_e_1_load, i2 3, i32 %M_e_2_load, i2 0, i32 %M_e_3_load, i32 0, i2 %add_ln144_read" [gp.cpp:148->gp.cpp:202]   --->   Operation 40 'sparsemux' 'v' <Predicate = (icmp_ln146)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.70ns)   --->   "%icmp_ln149 = icmp_eq  i32 %v, i32 1" [gp.cpp:149->gp.cpp:202]   --->   Operation 41 'icmp' 'icmp_ln149' <Predicate = (icmp_ln146)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.61ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.inc.i, void %cleanup11.i.split" [gp.cpp:149->gp.cpp:202]   --->   Operation 42 'br' 'br_ln149' <Predicate = (icmp_ln146)> <Delay = 1.61>
ST_2 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln145 = store i31 %add_ln146, i31 %row1" [gp.cpp:145->gp.cpp:202]   --->   Operation 43 'store' 'store_ln145' <Predicate = (icmp_ln146 & !icmp_ln149)> <Delay = 1.61>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.body.i" [gp.cpp:146->gp.cpp:202]   --->   Operation 44 'br' 'br_ln146' <Predicate = (icmp_ln146 & !icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%row1_ce = phi i32 4294967295, void %for.body.i, i32 %zext_ln146, void %for.body.i.split" [gp.cpp:146->gp.cpp:202]   --->   Operation 45 'phi' 'row1_ce' <Predicate = (icmp_ln149) | (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row1_ce_out, i32 %row1_ce" [gp.cpp:146->gp.cpp:202]   --->   Operation 46 'write' 'write_ln146' <Predicate = (icmp_ln149) | (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln149) | (!icmp_ln146)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 8.571ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln145', gp.cpp:145->gp.cpp:202) of constant 0 on local variable 'row1', gp.cpp:145->gp.cpp:202 [17]  (1.610 ns)
	'load' operation 31 bit ('row1', gp.cpp:146->gp.cpp:202) on local variable 'row1', gp.cpp:145->gp.cpp:202 [20]  (0.000 ns)
	'shl' operation 31 bit ('shl_ln148', gp.cpp:148->gp.cpp:202) [26]  (0.000 ns)
	'add' operation 31 bit ('add_ln148_1', gp.cpp:148->gp.cpp:202) [28]  (2.667 ns)
	'add' operation 15 bit ('add_ln148', gp.cpp:148->gp.cpp:202) [30]  (2.142 ns)
	'getelementptr' operation 15 bit ('M_e_0_addr', gp.cpp:148->gp.cpp:202) [32]  (0.000 ns)
	'load' operation 32 bit ('M_e_0_load', gp.cpp:148->gp.cpp:202) on array 'M_e_0' [38]  (2.152 ns)

 <State 2>: 8.139ns
The critical path consists of the following:
	'load' operation 32 bit ('M_e_0_load', gp.cpp:148->gp.cpp:202) on array 'M_e_0' [38]  (2.152 ns)
	'sparsemux' operation 32 bit ('v', gp.cpp:148->gp.cpp:202) [42]  (1.675 ns)
	'icmp' operation 1 bit ('icmp_ln149', gp.cpp:149->gp.cpp:202) [43]  (2.702 ns)
	multiplexor before 'phi' operation 32 bit ('row1_ce', gp.cpp:146->gp.cpp:202) with incoming values : ('zext_ln146', gp.cpp:146->gp.cpp:202) [49]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
