# 1 "/home/qgb/github/hi3796mv100/HiSTBLinuxV100R005C00SPC041B020/source/kernel/linux-3.18.y/arch/arm/boot/dts/hi3798mv100.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/qgb/github/hi3796mv100/HiSTBLinuxV100R005C00SPC041B020/source/kernel/linux-3.18.y/arch/arm/boot/dts/hi3798mv100.dts"
/dts-v1/;

# 1 "/home/qgb/github/hi3796mv100/HiSTBLinuxV100R005C00SPC041B020/source/kernel/linux-3.18.y/arch/arm/boot/dts/include/dt-bindings/clock/hi3798mv100-clock.h" 1
# 4 "/home/qgb/github/hi3796mv100/HiSTBLinuxV100R005C00SPC041B020/source/kernel/linux-3.18.y/arch/arm/boot/dts/hi3798mv100.dts" 2

/ {
 model = "Hisilicon";
 compatible = "hi3798mv100-series";
 #address-cells = <1>;
 #size-cells = <1>;
 interrupt-parent = <&gic>;

 aliases {
  net_phy0 = &hieth_phy0;
  i2c0=&hii2c0;
  i2c1=&hii2c1;
  i2c2=&hii2c2;
  spi0=&spi;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <1>;
  };

  cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <2>;
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <3>;
  };
 };

 clocks {
  xtal_clk: xtal_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
   clock-output-names = "clk24M";
  };

  clk_83p3m: clk_83p3m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <83300000>;
   clock-output-names = "clk83.3M";
  };

  clk_3m: clk_3m{
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <3000000>;
   clock-output-names = "clk3M";
  };
 };

 gic: interrupt-controller {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0xf8a01000 0x1000>,
        <0xf8a02000 0x100>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  device_type = "soc";
  ranges = <0x0 0x0 0xffffffff>;

  amba {
   compatible = "arm,amba-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-parent = <&gic>;
   ranges;

   gpio0: gpio0 {
    compatible = "arm,pl061", "arm,primecell";
    arm,primecell-periphid = <0x00041061>;
    reg = <0xF8B20000 0x1000>;
    interrupts = <0 108 0x4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };

   gpio1: gpio1 {
    compatible = "arm,pl061", "arm,primecell";
    arm,primecell-periphid = <0x00041061>;
    reg = <0xF8B21000 0x1000>;
    interrupts = <0 109 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };

   gpio2: gpio2 {
    compatible = "arm,pl061", "arm,primecell";
    arm,primecell-periphid = <0x00041061>;
    reg = <0xF8B22000 0x1000>;
    interrupts = <0 110 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };

   gpio3: gpio3 {
    compatible = "arm,pl061", "arm,primecell";
    arm,primecell-periphid = <0x00041061>;
    reg = <0xF8B23000 0x1000>;
    interrupts = <0 111 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };

   gpio4: gpio4 {
    compatible = "arm,pl061", "arm,primecell";
    arm,primecell-periphid = <0x00041061>;
    reg = <0xF8B24000 0x1000>;
    interrupts = <0 112 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };

   gpio5: gpio5 {
    compatible = "arm,pl061", "arm,primecell";
    arm,primecell-periphid = <0x00041061>;
    reg = <0xF8004000 0x1000>;
    interrupts = <0 113 0>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };

   gpio6: gpio6 {
    compatible = "arm,pl061", "arm,primecell";
    arm,primecell-periphid = <0x00041061>;
    reg = <0xF8B26000 0x1000>;
    interrupts = <0 114 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };




   watchdog0: watchdog@0xf8a2c000 {
    compatible = "arm,sp805-wdt", "arm,primecell";
    arm,primecell-periphid = <0x00141805>;
    reg = <0xf8a2c000 0x1000>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };

   hii2c0:i2c@0xf8b10000 {
    compatible = "hisilicon,hi-i2c";
    reg = <0xf8b10000 0x1000>;
    interrupts = <0 38 4>;
    clock-frequency = <400000>;
    clocks = <&hisilicon_clock 0x01AC>;
    clock-names = "apb_pclk";
    #address-cells = <1>;
    #size-cells = <0>;
   };

   hii2c1:i2c@0xf8b11000 {
    compatible = "hisilicon,hi-i2c";
    reg = <0xf8b11000 0x1000>;
    interrupts = <0 39 4>;
    clock-frequency = <400000>;
    clocks = <&hisilicon_clock 0x01B0>;
    clock-names = "apb_pclk";
    #address-cells = <1>;
    #size-cells = <0>;
   };

   hii2c2:i2c@0xf8b12000 {
    compatible = "hisilicon,hi-i2c";
    reg = <0xf8b12000 0x1000>;
    interrupts = <0 40 4>;
    clock-frequency = <400000>;
    clocks = <&hisilicon_clock 0x01B4>;
    clock-names = "apb_pclk";
    #address-cells = <1>;
    #size-cells = <0>;
   };

   spi:spi@0xF8B1A000 {
    compatible = "arm,pl022", "arm,primecell";
    arm,primecell-periphid = <0x00041022>;
    interrupts = <0 45 4>;
    reg = <0xF8B1A000 0x1000>;
    num-cs = <2>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&hisilicon_clock 0x0070>;
    clock-names = "apb_pclk";
    pl022,rt;
# 251 "/home/qgb/github/hi3796mv100/HiSTBLinuxV100R005C00SPC041B020/source/kernel/linux-3.18.y/arch/arm/boot/dts/hi3798mv100.dts"
   };
# 266 "/home/qgb/github/hi3796mv100/HiSTBLinuxV100R005C00SPC041B020/source/kernel/linux-3.18.y/arch/arm/boot/dts/hi3798mv100.dts"
   ir: ir@f8001000 {
    compatible = "hisilicon,hix5hd2-ir";
    reg = <0xf8001000 0x1000>;
    interrupts = <0 47 4>;
    clocks = <&hisilicon_clock 0x01B8>;
    linux,rc-map-name = "rc-hisi";
   };

   timer@0xf8a29000 {
    compatible = "hisilicon,timer";
    reg = <0xf8a29000 0x20>,
          <0xf8a2a000 0x20>,
          <0xf8a2a020 0x20>,
          <0xf8a2b000 0x20>,
          <0xf8a2b020 0x20>;
    interrupts = <0 26 4>,
          <0 59 4>,
          <0 27 4>,
          <0 60 4>;
    clocks = <&xtal_clk>;
    clock-names = "apb_pclk";
   };

   uart0: uart@0xf8b00000 {
    compatible = "arm,pl011", "arm,primecell";
    reg = <0xf8b00000 0x1000>;
    interrupts = <0 49 4>;
    clocks = <&clk_83p3m>;
    clock-names = "apb_pclk";
   };

   uart1: uart@0xf8006000 {
    compatible = "arm,pl011", "arm,primecell";
    reg = <0xf8006000 0x1000>;
    interrupts = <0 50 4>;
    clocks = <&clk_3m>;
    clock-names = "apb_pclk";
   };

   uart2: uart@0xf8b02000 {
    compatible = "arm,pl011", "arm,primecell";
    reg = <0xf8b02000 0x1000>;
    interrupts = <0 51 4>;
    clocks = <&clk_83p3m>;
    clock-names = "apb_pclk";
   };
  };

  himciv200.MMC@0xf9830000 {
   compatible = "hi3798mv100,himciv200";
   reg = <0xf9830000 0x1000>;
   interrupts = <0 35 4>;

   clocks = <&hisilicon_clock 0x00A0>;
   clock-names = "clk";

   caps = <0xc0000847>;
   max-frequency = <100000000>;
  };

  himciv200.SD@0xf9820000 {
   compatible = "hi3798mv100,himciv200";
   reg = <0xf9820000 0x1000>;
   interrupts = <0 34 4>;

   clocks = <&hisilicon_clock 0x009C>;
   clock-names = "clk";

   ldo-addr = <0xf8a2011c>;
   ldo-shift = <0>;

   caps = <0x80000047>;
   max-frequency = <100000000>;
  };

  hinfc610.NAND@0xf9810000 {
   compatible = "hi3798mv100.hinfc610";
   reg = <0xf9810000 0x100>, <0xfe000000 0x2176>;

   clocks = <&hisilicon_clock 0x0060>;
   clock-names = "clk";
  };

  hisilicon_clock: hisilicon_clock {
   compatible = "hi3798mv100.clock";
   reg = <0xF8A22000 0x200>, <0xF8A20000 0x0848>;
   #clock-cells = <1>;
  };

  hieth: hieth@f9840000 {
   compatible = "hisilicon,hieth";
   clocks = <&hisilicon_clock 0x00CC>;
   clock-names = "clk";
   reg = <0xf9840000 0x4000>;
   interrupts = <0 71 4>;
   phy-handle = <&hieth_phy0>;
   #address-cells = <1>;
   #size-cells = <0>;

   hieth_phy0: hieth_phy@0 {
    reg = <2>;
    mac-address = [00 00 00 00 00 00];
    phy-mode = "mii";
    internal-phy;
    phy-gpio-base = <0>;
    phy-gpio-bit = <0>;
   };
  };

  ehci@0xf9890000 {
   compatible = "generic-ehci";
   reg = <0xf9890000 0x10000>;
   interrupts = <0 66 4>;

   clocks = <&hisilicon_clock 0x00B8>;
   clock-names = "clk";
  };

  ehci@0xf9930000 {
   compatible = "generic-ehci";
   reg = <0xf9930000 0x10000>;
   interrupts = <0 62 4>;

   clocks = <&hisilicon_clock 0x0198>;
   clock-names = "clk";
  };

  ohci@0xf9880000 {
   compatible = "generic-ohci";
   reg = <0xf9880000 0x10000>;
   interrupts = <0 67 4>;

   clocks = <&hisilicon_clock 0x00B8>;
   clock-names = "clk";
  };

  ohci@0xf9920000 {
   compatible = "generic-ohci";
   reg = <0xf9920000 0x10000>;
   interrupts = <0 63 4>;

   clocks = <&hisilicon_clock 0x0198>;
   clock-names = "clk";
  };

  xhci@0xf98a0000 {
   compatible = "generic-xhci";
   reg = <0xf98a0000 0x10000>;
   interrupts = <0 69 4>;

   clocks = <&hisilicon_clock 0x00b0>;
   clock-names = "clk";
  };

  hiudc@0xf98c0000 {
   compatible = "hiudc";
   reg = <0xf98c0000 0x40000>;
   interrupts = <0 68 4>;

   clocks = <&hisilicon_clock 0x00B8>;
   clock-names = "clk";
  };

  hi3798mv100.hiusbotg {
   compatible = "hiusbotg";
   reg = <0xf9880000 0x10000>,<0xf9890000 0x10000>,<0xf8a20120 0x4>;
   host_time = <1500 4>;
   device_time = <1000 4>;
  };
 };
};
