# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim.wlf opened as dataset "vsim"
# add wave vsim:/test_bench/*
#  radix -decimal
# decimal
# 
# stdin: <EOF>
force -freeze vsim:/test_bench/CLK 1 0, 0 {50 ns} -r 100
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze vsim:/test_bench/RST_N 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze vsim:/test_bench/WRITE_EN 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze vsim:/test_bench/READ_EN 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
vsim -voptargs=+acc work.register
# vsim -voptargs="+acc" work.register 
# Start time: 00:49:48 on May 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.register(fast)
add wave -position insertpoint sim:/register/*
force -freeze sim:/register/CLK 1 0, 0 {50 ns} -r 100
force -freeze sim:/register/RST_N 0 0
force -freeze sim:/register/WRITE_EN 1 0
force -freeze sim:/register/READ_EN 0 0
force -freeze sim:/register/PADDR 40001008 0
force -freeze sim:/register/PWDATA 23479 0
force -freeze sim:/register/PSTRB 3 0
force -freeze sim:/register/COUNTER_VALUE 23984 0
force -freeze sim:/register/dbg_mode 0 0
force -freeze sim:/register/halt_req 0 0
run
force -freeze sim:/register/RST_N 1 0
run
run
# End time: 23:53:10 on May 15,2025, Elapsed time: 143:03:22
# Errors: 0, Warnings: 1
