#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May  6 19:21:59 2023
# Process ID: 19292
# Current directory: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17056 C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.xpr
# Log file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/vivado.log
# Journal file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.xpr}
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'BlockDesign.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
BlockDesign_axi4stream_spi_master_0_0
BlockDesign_axis_dual_i2s_0_0

open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.070 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
Reading block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:module_ref:digilent_jstk2:1.0 - digilent_jstk2_0
Adding component instance block -- DigiLAB:ip:axi4stream_spi_master:1.0 - axi4stream_spi_master_0
Adding component instance block -- DigiLAB:ip:axis_dual_i2s:1.0 - axis_dual_i2s_0
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer_0
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer_1
Successfully read diagram <BlockDesign> from block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.070 ; gain = 0.000
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
set_property location {3 1139 -453} [get_bd_cells digilent_jstk2_0]
update_module_reference {BlockDesign_Debouncer_0_0 BlockDesign_Debouncer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_Debouncer_0_0 from Debouncer_v1_0 1.0 to Debouncer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_Debouncer_1_0 from Debouncer_v1_0 1.0 to Debouncer_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
create_bd_cell -type module -reference EdgeDetector EdgeDetector_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_bd_cell -type module -reference EdgeDetector EdgeDetector_1
set_property location {3 1008 -249} [get_bd_cells EdgeDetector_1]
set_property location {3 1108 -784} [get_bd_cells digilent_jstk2_0]
set_property location {3 1070 -409} [get_bd_cells EdgeDetector_0]
set_property location {2.5 758 -404} [get_bd_cells Debouncer_0]
set_property location {3 783 -571} [get_bd_cells Debouncer_0]
set_property location {4 1081 -557} [get_bd_cells EdgeDetector_0]
set_property location {3 770 -397} [get_bd_cells Debouncer_1]
set_property location {4 1062 -389} [get_bd_cells EdgeDetector_1]
set_property location {3 750 -556} [get_bd_cells Debouncer_0]
set_property location {4.5 1362 -703} [get_bd_cells digilent_jstk2_0]
set_property location {4 1068 -395} [get_bd_cells EdgeDetector_1]
set_property location {4 1078 -400} [get_bd_cells EdgeDetector_1]
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
unexpected "," outside function argument list
in expression "100 / (22,579*1.0)"
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.00} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {22.579} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {31} CONFIG.CLKOUT1_JITTER {149.337} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {201.826} CONFIG.CLKOUT2_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins EdgeDetector_0/output_signal]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins EdgeDetector_0/output_signal]'
set_property location {-297 -59} [get_bd_ports reset]
set_property location {-141 -67} [get_bd_ports reset]
set_property location {-218 -28} [get_bd_ports sys_clock]
set_property location {-123 -42} [get_bd_ports sys_clock]
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_compile_order -fileset sources_1
