<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4942" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4942{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4942{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4942{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4942{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_4942{left:417px;bottom:998px;letter-spacing:-0.1px;}
#t6_4942{left:417px;bottom:976px;letter-spacing:-0.11px;}
#t7_4942{left:417px;bottom:955px;letter-spacing:-0.11px;}
#t8_4942{left:417px;bottom:935px;letter-spacing:-0.11px;}
#t9_4942{left:189px;bottom:910px;letter-spacing:-0.12px;}
#ta_4942{left:417px;bottom:910px;letter-spacing:-0.1px;}
#tb_4942{left:417px;bottom:889px;letter-spacing:-0.11px;}
#tc_4942{left:417px;bottom:868px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#td_4942{left:417px;bottom:848px;letter-spacing:-0.12px;}
#te_4942{left:189px;bottom:823px;letter-spacing:-0.14px;}
#tf_4942{left:417px;bottom:823px;letter-spacing:-0.12px;}
#tg_4942{left:81px;bottom:799px;letter-spacing:-0.16px;}
#th_4942{left:142px;bottom:799px;letter-spacing:-0.17px;}
#ti_4942{left:189px;bottom:799px;letter-spacing:-0.15px;}
#tj_4942{left:417px;bottom:799px;letter-spacing:-0.11px;}
#tk_4942{left:417px;bottom:782px;letter-spacing:-0.11px;}
#tl_4942{left:417px;bottom:765px;letter-spacing:-0.11px;}
#tm_4942{left:417px;bottom:749px;letter-spacing:-0.11px;}
#tn_4942{left:189px;bottom:724px;}
#to_4942{left:417px;bottom:724px;letter-spacing:-0.12px;}
#tp_4942{left:189px;bottom:700px;}
#tq_4942{left:417px;bottom:700px;letter-spacing:-0.11px;}
#tr_4942{left:189px;bottom:675px;}
#ts_4942{left:417px;bottom:675px;letter-spacing:-0.12px;}
#tt_4942{left:189px;bottom:651px;}
#tu_4942{left:417px;bottom:651px;letter-spacing:-0.12px;}
#tv_4942{left:189px;bottom:626px;}
#tw_4942{left:417px;bottom:626px;letter-spacing:-0.12px;}
#tx_4942{left:189px;bottom:602px;}
#ty_4942{left:417px;bottom:602px;letter-spacing:-0.12px;}
#tz_4942{left:189px;bottom:577px;}
#t10_4942{left:417px;bottom:577px;letter-spacing:-0.12px;}
#t11_4942{left:189px;bottom:553px;letter-spacing:-0.14px;}
#t12_4942{left:417px;bottom:553px;letter-spacing:-0.12px;}
#t13_4942{left:81px;bottom:529px;letter-spacing:-0.16px;}
#t14_4942{left:142px;bottom:529px;letter-spacing:-0.17px;}
#t15_4942{left:189px;bottom:529px;letter-spacing:-0.15px;}
#t16_4942{left:417px;bottom:529px;letter-spacing:-0.11px;}
#t17_4942{left:417px;bottom:512px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t18_4942{left:417px;bottom:495px;letter-spacing:-0.12px;}
#t19_4942{left:81px;bottom:470px;letter-spacing:-0.17px;}
#t1a_4942{left:142px;bottom:470px;letter-spacing:-0.17px;}
#t1b_4942{left:189px;bottom:470px;letter-spacing:-0.14px;}
#t1c_4942{left:417px;bottom:470px;letter-spacing:-0.11px;}
#t1d_4942{left:417px;bottom:454px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1e_4942{left:417px;bottom:437px;letter-spacing:-0.12px;}
#t1f_4942{left:80px;bottom:412px;letter-spacing:-0.15px;}
#t1g_4942{left:142px;bottom:412px;letter-spacing:-0.18px;}
#t1h_4942{left:189px;bottom:412px;letter-spacing:-0.14px;}
#t1i_4942{left:417px;bottom:412px;letter-spacing:-0.11px;}
#t1j_4942{left:81px;bottom:388px;letter-spacing:-0.18px;}
#t1k_4942{left:142px;bottom:388px;letter-spacing:-0.17px;}
#t1l_4942{left:189px;bottom:388px;letter-spacing:-0.14px;}
#t1m_4942{left:417px;bottom:388px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4942{left:81px;bottom:364px;letter-spacing:-0.17px;}
#t1o_4942{left:142px;bottom:364px;letter-spacing:-0.15px;}
#t1p_4942{left:189px;bottom:364px;letter-spacing:-0.15px;}
#t1q_4942{left:417px;bottom:364px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_4942{left:81px;bottom:339px;letter-spacing:-0.17px;}
#t1s_4942{left:142px;bottom:339px;letter-spacing:-0.15px;}
#t1t_4942{left:189px;bottom:339px;letter-spacing:-0.15px;}
#t1u_4942{left:417px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_4942{left:81px;bottom:315px;letter-spacing:-0.17px;}
#t1w_4942{left:142px;bottom:315px;letter-spacing:-0.15px;}
#t1x_4942{left:189px;bottom:315px;letter-spacing:-0.15px;}
#t1y_4942{left:417px;bottom:315px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_4942{left:81px;bottom:290px;letter-spacing:-0.17px;}
#t20_4942{left:142px;bottom:290px;letter-spacing:-0.15px;}
#t21_4942{left:189px;bottom:290px;letter-spacing:-0.15px;}
#t22_4942{left:417px;bottom:290px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_4942{left:81px;bottom:266px;letter-spacing:-0.17px;}
#t24_4942{left:142px;bottom:266px;letter-spacing:-0.15px;}
#t25_4942{left:189px;bottom:266px;letter-spacing:-0.15px;}
#t26_4942{left:417px;bottom:266px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_4942{left:81px;bottom:241px;letter-spacing:-0.17px;}
#t28_4942{left:142px;bottom:241px;letter-spacing:-0.15px;}
#t29_4942{left:189px;bottom:241px;letter-spacing:-0.15px;}
#t2a_4942{left:417px;bottom:241px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_4942{left:81px;bottom:217px;letter-spacing:-0.17px;}
#t2c_4942{left:142px;bottom:217px;letter-spacing:-0.15px;}
#t2d_4942{left:189px;bottom:217px;letter-spacing:-0.15px;}
#t2e_4942{left:417px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_4942{left:81px;bottom:192px;letter-spacing:-0.17px;}
#t2g_4942{left:142px;bottom:192px;letter-spacing:-0.15px;}
#t2h_4942{left:189px;bottom:192px;letter-spacing:-0.15px;}
#t2i_4942{left:417px;bottom:192px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_4942{left:81px;bottom:168px;letter-spacing:-0.17px;}
#t2k_4942{left:142px;bottom:168px;letter-spacing:-0.15px;}
#t2l_4942{left:189px;bottom:168px;letter-spacing:-0.15px;}
#t2m_4942{left:417px;bottom:168px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_4942{left:81px;bottom:144px;letter-spacing:-0.17px;}
#t2o_4942{left:142px;bottom:144px;letter-spacing:-0.15px;}
#t2p_4942{left:189px;bottom:144px;letter-spacing:-0.15px;}
#t2q_4942{left:417px;bottom:144px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_4942{left:81px;bottom:119px;letter-spacing:-0.18px;}
#t2s_4942{left:142px;bottom:119px;letter-spacing:-0.15px;}
#t2t_4942{left:189px;bottom:119px;letter-spacing:-0.15px;}
#t2u_4942{left:417px;bottom:119px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_4942{left:270px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2w_4942{left:356px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2x_4942{left:595px;bottom:1086px;letter-spacing:0.12px;}
#t2y_4942{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2z_4942{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t30_4942{left:216px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t31_4942{left:585px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t32_4942{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t33_4942{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4942{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4942{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4942{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4942{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4942{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4942" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4942Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4942" style="-webkit-user-select: none;"><object width="935" height="1210" data="4942/4942.svg" type="image/svg+xml" id="pdf4942" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4942" class="t s1_4942">2-420 </span><span id="t2_4942" class="t s1_4942">Vol. 4 </span>
<span id="t3_4942" class="t s2_4942">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4942" class="t s3_4942">20 </span><span id="t5_4942" class="t s3_4942">INT </span>
<span id="t6_4942" class="t s3_4942">Enables the signaling of counter overflow via input to APIC. </span>
<span id="t7_4942" class="t s3_4942">1 = Enable </span>
<span id="t8_4942" class="t s3_4942">0 = Disable </span>
<span id="t9_4942" class="t s3_4942">23 </span><span id="ta_4942" class="t s3_4942">INV </span>
<span id="tb_4942" class="t s3_4942">Inverts the result of the CMASK condition. </span>
<span id="tc_4942" class="t s3_4942">1 = Inverted </span>
<span id="td_4942" class="t s3_4942">0 = Non-Inverted </span>
<span id="te_4942" class="t s3_4942">31:24 </span><span id="tf_4942" class="t s3_4942">CMASK (Counter Mask) </span>
<span id="tg_4942" class="t s3_4942">1D9H </span><span id="th_4942" class="t s3_4942">473 </span><span id="ti_4942" class="t s3_4942">DEBUGCTLMSR </span><span id="tj_4942" class="t s3_4942">Enables last branch, interrupt, and exception recording; taken branch </span>
<span id="tk_4942" class="t s3_4942">breakpoints; the breakpoint reporting pins; and trace messages. This </span>
<span id="tl_4942" class="t s3_4942">register can be written to using the WRMSR instruction, when operating </span>
<span id="tm_4942" class="t s3_4942">at privilege level 0 or when in real-address mode. </span>
<span id="tn_4942" class="t s3_4942">0 </span><span id="to_4942" class="t s3_4942">Enable/Disable Last Branch Records </span>
<span id="tp_4942" class="t s3_4942">1 </span><span id="tq_4942" class="t s3_4942">Branch Trap Flag </span>
<span id="tr_4942" class="t s3_4942">2 </span><span id="ts_4942" class="t s3_4942">Performance Monitoring/Break Point Pins </span>
<span id="tt_4942" class="t s3_4942">3 </span><span id="tu_4942" class="t s3_4942">Performance Monitoring/Break Point Pins </span>
<span id="tv_4942" class="t s3_4942">4 </span><span id="tw_4942" class="t s3_4942">Performance Monitoring/Break Point Pins </span>
<span id="tx_4942" class="t s3_4942">5 </span><span id="ty_4942" class="t s3_4942">Performance Monitoring/Break Point Pins </span>
<span id="tz_4942" class="t s3_4942">6 </span><span id="t10_4942" class="t s3_4942">Enable/Disable Execution Trace Messages </span>
<span id="t11_4942" class="t s3_4942">31:7 </span><span id="t12_4942" class="t s3_4942">Reserved </span>
<span id="t13_4942" class="t s3_4942">1DBH </span><span id="t14_4942" class="t s3_4942">475 </span><span id="t15_4942" class="t s3_4942">LASTBRANCHFROMIP </span><span id="t16_4942" class="t s3_4942">32-bit register for recording the instruction pointers for the last branch, </span>
<span id="t17_4942" class="t s3_4942">interrupt, or exception that the processor took prior to a debug exception </span>
<span id="t18_4942" class="t s3_4942">being generated. </span>
<span id="t19_4942" class="t s3_4942">1DCH </span><span id="t1a_4942" class="t s3_4942">476 </span><span id="t1b_4942" class="t s3_4942">LASTBRANCHTOIP </span><span id="t1c_4942" class="t s3_4942">32-bit register for recording the instruction pointers for the last branch, </span>
<span id="t1d_4942" class="t s3_4942">interrupt, or exception that the processor took prior to a debug exception </span>
<span id="t1e_4942" class="t s3_4942">being generated. </span>
<span id="t1f_4942" class="t s3_4942">1DDH </span><span id="t1g_4942" class="t s3_4942">477 </span><span id="t1h_4942" class="t s3_4942">LASTINTFROMIP </span><span id="t1i_4942" class="t s3_4942">Last INT from IP </span>
<span id="t1j_4942" class="t s3_4942">1DEH </span><span id="t1k_4942" class="t s3_4942">478 </span><span id="t1l_4942" class="t s3_4942">LASTINTTOIP </span><span id="t1m_4942" class="t s3_4942">Last INT to IP </span>
<span id="t1n_4942" class="t s3_4942">200H </span><span id="t1o_4942" class="t s3_4942">512 </span><span id="t1p_4942" class="t s3_4942">MTRRphysBase0 </span><span id="t1q_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t1r_4942" class="t s3_4942">201H </span><span id="t1s_4942" class="t s3_4942">513 </span><span id="t1t_4942" class="t s3_4942">MTRRphysMask0 </span><span id="t1u_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t1v_4942" class="t s3_4942">202H </span><span id="t1w_4942" class="t s3_4942">514 </span><span id="t1x_4942" class="t s3_4942">MTRRphysBase1 </span><span id="t1y_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t1z_4942" class="t s3_4942">203H </span><span id="t20_4942" class="t s3_4942">515 </span><span id="t21_4942" class="t s3_4942">MTRRphysMask1 </span><span id="t22_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t23_4942" class="t s3_4942">204H </span><span id="t24_4942" class="t s3_4942">516 </span><span id="t25_4942" class="t s3_4942">MTRRphysBase2 </span><span id="t26_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t27_4942" class="t s3_4942">205H </span><span id="t28_4942" class="t s3_4942">517 </span><span id="t29_4942" class="t s3_4942">MTRRphysMask2 </span><span id="t2a_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t2b_4942" class="t s3_4942">206H </span><span id="t2c_4942" class="t s3_4942">518 </span><span id="t2d_4942" class="t s3_4942">MTRRphysBase3 </span><span id="t2e_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t2f_4942" class="t s3_4942">207H </span><span id="t2g_4942" class="t s3_4942">519 </span><span id="t2h_4942" class="t s3_4942">MTRRphysMask3 </span><span id="t2i_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t2j_4942" class="t s3_4942">208H </span><span id="t2k_4942" class="t s3_4942">520 </span><span id="t2l_4942" class="t s3_4942">MTRRphysBase4 </span><span id="t2m_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t2n_4942" class="t s3_4942">209H </span><span id="t2o_4942" class="t s3_4942">521 </span><span id="t2p_4942" class="t s3_4942">MTRRphysMask4 </span><span id="t2q_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t2r_4942" class="t s3_4942">20AH </span><span id="t2s_4942" class="t s3_4942">522 </span><span id="t2t_4942" class="t s3_4942">MTRRphysBase5 </span><span id="t2u_4942" class="t s3_4942">Memory Type Range Registers </span>
<span id="t2v_4942" class="t s4_4942">Table 2-60. </span><span id="t2w_4942" class="t s4_4942">MSRs in the P6 Family Processors </span><span id="t2x_4942" class="t s4_4942">(Contd.) </span>
<span id="t2y_4942" class="t s5_4942">Register </span>
<span id="t2z_4942" class="t s5_4942">Address </span><span id="t30_4942" class="t s5_4942">Register Name / Bit Fields </span><span id="t31_4942" class="t s5_4942">Bit Description </span>
<span id="t32_4942" class="t s5_4942">Hex </span><span id="t33_4942" class="t s5_4942">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
