0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_1_5/Serial_in_parallel_out_enable_behavior.v,1552072196,verilog,,C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_1_5/Serial_in_parallel_out_enable_behavior_tb.v,,Serial_in_parallel_out_enable_behavior,,,,,,,,
C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_1_5/Serial_in_parallel_out_enable_behavior_tb.v,1552072196,verilog,,,,Serial_in_parallel_out_enable_behavior_tb,,,,,,,,
C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_1_5/lab6_1_5.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
