// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.205600,HLS_SYN_LAT=4169,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=2892,HLS_SYN_LUT=2539}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A
);

parameter    ap_ST_fsm_state1 = 18'b1;
parameter    ap_ST_fsm_pp0_stage0 = 18'b10;
parameter    ap_ST_fsm_pp0_stage1 = 18'b100;
parameter    ap_ST_fsm_pp0_stage2 = 18'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 18'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 18'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 18'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 18'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 18'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 18'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 18'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 18'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 18'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 18'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 18'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 18'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 18'b10000000000000000;
parameter    ap_ST_fsm_state90 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv55_0 = 55'b0000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv59_2 = 59'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv59_3 = 59'b11;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv8_70 = 8'b1110000;
parameter    ap_const_lv9_8 = 9'b1000;
parameter    ap_const_lv59_4 = 59'b100;
parameter    ap_const_lv9_9 = 9'b1001;
parameter    ap_const_lv8_90 = 8'b10010000;
parameter    ap_const_lv9_A = 9'b1010;
parameter    ap_const_lv59_5 = 59'b101;
parameter    ap_const_lv9_B = 9'b1011;
parameter    ap_const_lv8_B0 = 8'b10110000;
parameter    ap_const_lv9_C = 9'b1100;
parameter    ap_const_lv59_6 = 59'b110;
parameter    ap_const_lv9_D = 9'b1101;
parameter    ap_const_lv9_E = 9'b1110;
parameter    ap_const_lv59_7 = 59'b111;
parameter    ap_const_lv9_F = 9'b1111;
parameter    ap_const_lv9_F0 = 9'b11110000;
parameter    ap_const_lv32_11 = 32'b10001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg[3:0] a_2_WEN_A;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_838;
reg   [4:0] i_reg_849;
reg   [4:0] j_reg_860;
reg   [31:0] reg_896;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1748;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [0:0] tmp_5_reg_1850;
wire   [0:0] ap_CS_fsm_pp0_stage7;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage15;
reg   [31:0] reg_900;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage14;
wire   [31:0] grp_fu_871_p2;
reg   [31:0] reg_904;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748;
reg   [31:0] reg_909;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1748;
reg   [31:0] reg_914;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1748;
reg   [31:0] reg_919;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1748;
reg   [31:0] reg_924;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1748;
wire   [0:0] exitcond_flatten_fu_930_p2;
wire   [8:0] indvar_flatten_next_fu_936_p2;
reg   [8:0] indvar_flatten_next_reg_1752;
wire   [4:0] j_mid2_fu_954_p3;
reg   [4:0] j_mid2_reg_1757;
wire   [0:0] tmp_mid2_fu_974_p3;
reg   [0:0] tmp_mid2_reg_1776;
wire   [4:0] i2_mid2_v_fu_982_p3;
reg   [4:0] i2_mid2_v_reg_1780;
wire   [8:0] tmp_3_fu_990_p3;
reg   [8:0] tmp_3_reg_1785;
wire   [63:0] tmp_8_fu_1003_p1;
reg   [63:0] tmp_8_reg_1810;
wire   [0:0] tmp_5_fu_1050_p2;
wire   [63:0] tmp_7_fu_1063_p1;
reg   [63:0] tmp_7_reg_1875;
wire   [31:0] a_row_load_fu_1084_p3;
wire   [6:0] tmp_8_cast6_cast_fu_1097_p1;
reg   [6:0] tmp_8_cast6_cast_reg_1909;
wire   [31:0] b_copy_0_q0;
wire   [31:0] a_row_load_1_fu_1128_p3;
wire   [31:0] b_copy_1_q0;
wire   [31:0] a_row_load_2_fu_1166_p3;
wire   [6:0] tmp_42_fu_1179_p2;
reg   [6:0] tmp_42_reg_1964;
wire   [31:0] b_copy_2_q0;
wire   [31:0] a_row_load_3_fu_1206_p3;
wire   [31:0] grp_fu_876_p2;
reg   [31:0] tmp_s_reg_1999;
wire   [31:0] b_copy_3_q0;
wire   [31:0] a_row_load_4_fu_1244_p3;
wire   [7:0] tmp_8_cast6_fu_1257_p1;
reg   [7:0] tmp_8_cast6_reg_2024;
reg   [31:0] tmp_11_1_reg_2035;
wire   [31:0] b_copy_4_q0;
wire   [31:0] a_row_load_5_fu_1288_p3;
reg   [31:0] tmp_11_2_reg_2065;
wire   [31:0] b_copy_5_q0;
wire   [31:0] a_row_load_6_fu_1326_p3;
reg   [31:0] tmp_11_3_reg_2095;
wire   [31:0] b_copy_6_q0;
wire   [31:0] a_row_load_7_fu_1366_p3;
reg   [31:0] tmp_11_4_reg_2125;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_11_4_reg_2125;
wire   [31:0] b_copy_7_q0;
wire   [31:0] a_row_load_8_fu_1404_p3;
reg   [31:0] tmp_11_5_reg_2155;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_11_5_reg_2155;
wire   [31:0] b_copy_8_q0;
wire   [31:0] a_row_load_9_fu_1444_p3;
reg   [31:0] tmp_11_6_reg_2185;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_11_6_reg_2185;
wire   [31:0] b_copy_9_q0;
wire   [31:0] a_row_load_10_fu_1482_p3;
reg   [31:0] tmp_11_7_reg_2215;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_11_7_reg_2215;
wire   [31:0] b_copy_10_q0;
wire   [31:0] a_row_load_11_fu_1520_p3;
reg   [31:0] tmp_11_8_reg_2245;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_11_8_reg_2245;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_8_reg_2245;
wire   [31:0] b_copy_11_q0;
wire   [31:0] a_row_load_12_fu_1561_p3;
wire   [9:0] tmp_52_fu_1591_p2;
reg   [9:0] tmp_52_reg_2275;
reg   [9:0] ap_pipeline_reg_pp0_iter1_tmp_52_reg_2275;
reg   [9:0] ap_pipeline_reg_pp0_iter2_tmp_52_reg_2275;
reg   [9:0] ap_pipeline_reg_pp0_iter3_tmp_52_reg_2275;
reg   [9:0] ap_pipeline_reg_pp0_iter4_tmp_52_reg_2275;
reg   [31:0] tmp_11_9_reg_2280;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_11_9_reg_2280;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_9_reg_2280;
wire   [31:0] b_copy_12_q0;
wire   [4:0] j_1_fu_1597_p2;
reg   [4:0] j_1_reg_2295;
wire   [31:0] a_row_load_15_fu_1611_p3;
reg   [31:0] a_row_load_15_reg_2300;
wire   [31:0] a_row_load_14_fu_1618_p3;
reg   [31:0] a_row_load_14_reg_2305;
wire   [31:0] a_row_load_13_fu_1625_p3;
reg   [31:0] tmp_11_s_reg_2315;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_s_reg_2315;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_11_s_reg_2315;
wire   [31:0] b_copy_13_q0;
reg   [31:0] tmp_11_10_reg_2330;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_10_reg_2330;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_11_10_reg_2330;
wire   [31:0] b_copy_14_q0;
reg   [31:0] tmp_11_11_reg_2345;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_11_reg_2345;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_11_11_reg_2345;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_11_11_reg_2345;
wire   [31:0] b_copy_15_q0;
reg   [31:0] tmp_11_12_reg_2355;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_12_reg_2355;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_11_12_reg_2355;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_11_12_reg_2355;
reg   [31:0] tmp_11_13_reg_2360;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_13_reg_2360;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_11_13_reg_2360;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_11_13_reg_2360;
reg   [31:0] tmp_11_14_reg_2365;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_14_reg_2365;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_11_14_reg_2365;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_11_14_reg_2365;
reg   [3:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [3:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [3:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [3:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [3:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [3:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [3:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [3:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [3:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [3:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [3:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [3:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [3:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [3:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [3:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [3:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [8:0] indvar_flatten_phi_fu_842_p4;
reg   [4:0] i_phi_fu_853_p4;
reg   [4:0] j_phi_fu_864_p4;
wire   [63:0] tmp_4_fu_998_p1;
wire   [63:0] tmp_9_fu_1013_p3;
wire   [63:0] tmp_38_cast_fu_1031_p1;
wire   [63:0] tmp_11_fu_1041_p3;
wire   [63:0] tmp_39_fu_1055_p3;
wire   [63:0] tmp_13_fu_1075_p3;
wire   [63:0] tmp_40_cast_fu_1106_p1;
wire   [63:0] tmp_15_fu_1119_p3;
wire   [63:0] tmp_41_fu_1141_p3;
wire   [63:0] tmp_17_fu_1157_p3;
wire   [63:0] tmp_42_cast_fu_1184_p1;
wire   [63:0] tmp_19_fu_1197_p3;
wire   [63:0] tmp_43_fu_1219_p3;
wire   [63:0] tmp_21_fu_1235_p3;
wire   [63:0] tmp_44_cast_fu_1266_p1;
wire   [63:0] tmp_23_fu_1279_p3;
wire   [63:0] tmp_45_fu_1301_p3;
wire   [63:0] tmp_25_fu_1317_p3;
wire   [63:0] tmp_46_cast_fu_1344_p1;
wire   [63:0] tmp_27_fu_1357_p3;
wire   [63:0] tmp_47_fu_1379_p3;
wire   [63:0] tmp_29_fu_1395_p3;
wire   [63:0] tmp_48_cast_fu_1422_p1;
wire   [63:0] tmp_31_fu_1435_p3;
wire   [63:0] tmp_49_fu_1457_p3;
wire   [63:0] tmp_33_fu_1473_p3;
wire   [63:0] tmp_50_cast_fu_1498_p1;
wire   [63:0] tmp_35_fu_1511_p3;
wire   [63:0] tmp_50_fu_1533_p3;
wire   [63:0] tmp_37_fu_1552_p3;
wire   [63:0] tmp_52_cast_fu_1583_p1;
wire   [63:0] tmp_53_cast_fu_1648_p1;
reg   [31:0] a_row_load_015_fu_130;
reg   [31:0] a_row_load_29_fu_134;
reg   [31:0] a_row_load_28_fu_138;
reg   [31:0] a_row_load_27_fu_142;
reg   [31:0] a_row_load_26_fu_146;
reg   [31:0] a_row_load_25_fu_150;
reg   [31:0] a_row_load_24_fu_154;
reg   [31:0] a_row_load_23_fu_158;
reg   [31:0] a_row_load_22_fu_162;
reg   [31:0] a_row_load_21_fu_166;
reg   [31:0] a_row_load_20_fu_170;
reg   [31:0] a_row_load_19_fu_174;
reg   [31:0] a_row_load_18_fu_178;
reg   [31:0] a_row_load_17_fu_182;
reg   [31:0] a_row_load_16_fu_186;
reg   [31:0] a_row_load_s_fu_190;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
wire   [31:0] a_2_Addr_A_orig;
reg   [31:0] grp_fu_871_p0;
reg   [31:0] grp_fu_871_p1;
reg   [31:0] grp_fu_876_p0;
reg   [31:0] grp_fu_876_p1;
wire   [0:0] exitcond_fu_948_p2;
wire   [4:0] i_1_fu_942_p2;
wire   [0:0] tmp_mid1_fu_962_p2;
wire   [0:0] tmp1_fu_968_p2;
wire   [8:0] tmp_6_fu_1008_p2;
wire   [5:0] tmp_8_cast_fu_1022_p1;
wire   [5:0] tmp_38_fu_1025_p2;
wire   [8:0] tmp_10_fu_1036_p2;
wire   [8:0] tmp_12_fu_1070_p2;
wire   [6:0] tmp_40_fu_1100_p2;
wire   [8:0] tmp_14_fu_1114_p2;
wire   [8:0] tmp_16_fu_1152_p2;
wire   [8:0] tmp_18_fu_1192_p2;
wire   [8:0] tmp_20_fu_1230_p2;
wire   [7:0] tmp_44_fu_1260_p2;
wire   [8:0] tmp_22_fu_1274_p2;
wire   [8:0] tmp_24_fu_1312_p2;
wire   [7:0] tmp_46_fu_1339_p2;
wire   [8:0] tmp_26_fu_1352_p2;
wire   [8:0] tmp_28_fu_1390_p2;
wire   [7:0] tmp_48_fu_1417_p2;
wire   [8:0] tmp_30_fu_1430_p2;
wire   [8:0] tmp_32_fu_1468_p2;
wire  signed [7:0] tmp_50_cast8_fu_1495_p1;
wire   [8:0] tmp_34_fu_1506_p2;
wire   [8:0] tmp_36_fu_1547_p2;
wire   [8:0] tmp_8_cast7_fu_1574_p1;
wire   [8:0] tmp_51_fu_1577_p2;
wire   [9:0] tmp_4_cast_fu_1544_p1;
wire   [9:0] tmp_7_cast_fu_1588_p1;
wire   [0:0] ap_CS_fsm_state90;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_fadd_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32g8j_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_871_p0),
    .din1(grp_fu_871_p1),
    .ce(1'b1),
    .dout(grp_fu_871_p2)
);

matmul_hw_fmul_32hbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32hbi_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_876_p0),
    .din1(grp_fu_876_p1),
    .ce(1'b1),
    .dout(grp_fu_876_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_930_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & ~(exitcond_flatten_reg_1748 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_849 <= i2_mid2_v_reg_1780;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_849 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_838 <= indvar_flatten_next_reg_1752;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_838 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_860 <= j_1_reg_2295;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_860 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_row_load_015_fu_130 <= a_row_load_fu_1084_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_load_14_reg_2305 <= a_row_load_14_fu_1618_p3;
        a_row_load_15_reg_2300 <= a_row_load_15_fu_1611_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_load_16_fu_186 <= a_row_load_14_fu_1618_p3;
        a_row_load_17_fu_182 <= a_row_load_13_fu_1625_p3;
        a_row_load_s_fu_190 <= a_row_load_15_fu_1611_p3;
        tmp_11_s_reg_2315 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        a_row_load_18_fu_178 <= a_row_load_12_fu_1561_p3;
        j_1_reg_2295 <= j_1_fu_1597_p2;
        tmp_11_9_reg_2280 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        a_row_load_19_fu_174 <= a_row_load_11_fu_1520_p3;
        tmp_11_8_reg_2245 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        a_row_load_20_fu_170 <= a_row_load_10_fu_1482_p3;
        tmp_11_7_reg_2215 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        a_row_load_21_fu_166 <= a_row_load_9_fu_1444_p3;
        tmp_11_6_reg_2185 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        a_row_load_22_fu_162 <= a_row_load_8_fu_1404_p3;
        tmp_11_5_reg_2155 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_row_load_23_fu_158 <= a_row_load_7_fu_1366_p3;
        tmp_11_4_reg_2125 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_row_load_24_fu_154 <= a_row_load_6_fu_1326_p3;
        tmp_11_3_reg_2095 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_row_load_25_fu_150 <= a_row_load_5_fu_1288_p3;
        tmp_11_2_reg_2065 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_row_load_26_fu_146 <= a_row_load_4_fu_1244_p3;
        tmp_11_1_reg_2035 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_row_load_27_fu_142 <= a_row_load_3_fu_1206_p3;
        tmp_s_reg_1999 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_load_28_fu_138 <= a_row_load_2_fu_1166_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_load_29_fu_134 <= a_row_load_1_fu_1128_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748 <= exitcond_flatten_reg_1748;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1748 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748;
        ap_pipeline_reg_pp0_iter2_tmp_11_s_reg_2315 <= tmp_11_s_reg_2315;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1748 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1748;
        ap_pipeline_reg_pp0_iter3_tmp_11_s_reg_2315 <= ap_pipeline_reg_pp0_iter2_tmp_11_s_reg_2315;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1748 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1748;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1748 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1748;
        exitcond_flatten_reg_1748 <= exitcond_flatten_fu_930_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
        ap_pipeline_reg_pp0_iter1_tmp_11_4_reg_2125 <= tmp_11_4_reg_2125;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
        ap_pipeline_reg_pp0_iter1_tmp_11_5_reg_2155 <= tmp_11_5_reg_2155;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_11_6_reg_2185 <= tmp_11_6_reg_2185;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_11_7_reg_2215 <= tmp_11_7_reg_2215;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_11_8_reg_2245 <= tmp_11_8_reg_2245;
        ap_pipeline_reg_pp0_iter2_tmp_11_8_reg_2245 <= ap_pipeline_reg_pp0_iter1_tmp_11_8_reg_2245;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_11_9_reg_2280 <= tmp_11_9_reg_2280;
        ap_pipeline_reg_pp0_iter1_tmp_52_reg_2275 <= tmp_52_reg_2275;
        ap_pipeline_reg_pp0_iter2_tmp_11_9_reg_2280 <= ap_pipeline_reg_pp0_iter1_tmp_11_9_reg_2280;
        ap_pipeline_reg_pp0_iter2_tmp_52_reg_2275 <= ap_pipeline_reg_pp0_iter1_tmp_52_reg_2275;
        ap_pipeline_reg_pp0_iter3_tmp_52_reg_2275 <= ap_pipeline_reg_pp0_iter2_tmp_52_reg_2275;
        ap_pipeline_reg_pp0_iter4_tmp_52_reg_2275 <= ap_pipeline_reg_pp0_iter3_tmp_52_reg_2275;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_11_10_reg_2330 <= tmp_11_10_reg_2330;
        ap_pipeline_reg_pp0_iter3_tmp_11_10_reg_2330 <= ap_pipeline_reg_pp0_iter2_tmp_11_10_reg_2330;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_11_11_reg_2345 <= tmp_11_11_reg_2345;
        ap_pipeline_reg_pp0_iter3_tmp_11_11_reg_2345 <= ap_pipeline_reg_pp0_iter2_tmp_11_11_reg_2345;
        ap_pipeline_reg_pp0_iter4_tmp_11_11_reg_2345 <= ap_pipeline_reg_pp0_iter3_tmp_11_11_reg_2345;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_11_12_reg_2355 <= tmp_11_12_reg_2355;
        ap_pipeline_reg_pp0_iter3_tmp_11_12_reg_2355 <= ap_pipeline_reg_pp0_iter2_tmp_11_12_reg_2355;
        ap_pipeline_reg_pp0_iter4_tmp_11_12_reg_2355 <= ap_pipeline_reg_pp0_iter3_tmp_11_12_reg_2355;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter2_tmp_11_13_reg_2360 <= tmp_11_13_reg_2360;
        ap_pipeline_reg_pp0_iter3_tmp_11_13_reg_2360 <= ap_pipeline_reg_pp0_iter2_tmp_11_13_reg_2360;
        ap_pipeline_reg_pp0_iter4_tmp_11_13_reg_2360 <= ap_pipeline_reg_pp0_iter3_tmp_11_13_reg_2360;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter2_tmp_11_14_reg_2365 <= tmp_11_14_reg_2365;
        ap_pipeline_reg_pp0_iter3_tmp_11_14_reg_2365 <= ap_pipeline_reg_pp0_iter2_tmp_11_14_reg_2365;
        ap_pipeline_reg_pp0_iter4_tmp_11_14_reg_2365 <= ap_pipeline_reg_pp0_iter3_tmp_11_14_reg_2365;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_930_p2))) begin
        i2_mid2_v_reg_1780 <= i2_mid2_v_fu_982_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_1752 <= indvar_flatten_next_fu_936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_930_p2))) begin
        j_mid2_reg_1757 <= j_mid2_fu_954_p3;
        tmp_3_reg_1785[8 : 4] <= tmp_3_fu_990_p3[8 : 4];
        tmp_mid2_reg_1776 <= tmp_mid2_fu_974_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_5_reg_1850)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_896 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_5_reg_1850) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_900 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748)))) begin
        reg_904 <= grp_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1748)))) begin
        reg_909 <= grp_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1748)))) begin
        reg_914 <= grp_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1748)))) begin
        reg_919 <= grp_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1748)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1748)))) begin
        reg_924 <= grp_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748))) begin
        tmp_11_10_reg_2330 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748))) begin
        tmp_11_11_reg_2345 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748))) begin
        tmp_11_12_reg_2355 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748))) begin
        tmp_11_13_reg_2360 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1748))) begin
        tmp_11_14_reg_2365 <= grp_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        tmp_42_reg_1964 <= tmp_42_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_52_reg_2275 <= tmp_52_fu_1591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_5_reg_1850 <= tmp_5_fu_1050_p2;
        tmp_7_reg_1875[4 : 0] <= tmp_7_fu_1063_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        tmp_8_cast6_cast_reg_1909[4 : 0] <= tmp_8_cast6_cast_fu_1097_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        tmp_8_cast6_reg_2024[4 : 0] <= tmp_8_cast6_fu_1257_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_930_p2) & ~(1'b0 == tmp_mid2_fu_974_p3))) begin
        tmp_8_reg_1810[4 : 0] <= tmp_8_fu_1003_p1[4 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_0_Addr_A_orig = tmp_37_fu_1552_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_0_Addr_A_orig = tmp_35_fu_1511_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_0_Addr_A_orig = tmp_33_fu_1473_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_0_Addr_A_orig = tmp_31_fu_1435_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_0_Addr_A_orig = tmp_29_fu_1395_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_0_Addr_A_orig = tmp_27_fu_1357_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_0_Addr_A_orig = tmp_25_fu_1317_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_0_Addr_A_orig = tmp_23_fu_1279_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_21_fu_1235_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_19_fu_1197_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_17_fu_1157_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_15_fu_1119_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_13_fu_1075_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_11_fu_1041_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_9_fu_1013_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_4_fu_998_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_1_Addr_A_orig = tmp_52_cast_fu_1583_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_1_Addr_A_orig = tmp_50_fu_1533_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_1_Addr_A_orig = tmp_50_cast_fu_1498_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_1_Addr_A_orig = tmp_49_fu_1457_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_1_Addr_A_orig = tmp_48_cast_fu_1422_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_1_Addr_A_orig = tmp_47_fu_1379_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_1_Addr_A_orig = tmp_46_cast_fu_1344_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_1_Addr_A_orig = tmp_45_fu_1301_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_44_cast_fu_1266_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_43_fu_1219_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_42_cast_fu_1184_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_41_fu_1141_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_40_cast_fu_1106_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_39_fu_1055_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_38_cast_fu_1031_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_8_fu_1003_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1748))) begin
        a_2_WEN_A = ap_const_lv4_F;
    end else begin
        a_2_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_7_fu_1063_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_10_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_10_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_11_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_11_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_12_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_12_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_13_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_13_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_14_address0 = tmp_7_reg_1875;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        b_copy_14_address0 = tmp_8_reg_1810;
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_15_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_15_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_4_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_5_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_6_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_6_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_6_address0 = 'bx;
        end
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_7_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_7_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_8_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_8_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_9_address0 = tmp_7_reg_1875;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_9_address0 = tmp_8_reg_1810;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_1776))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        grp_fu_871_p0 = reg_924;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        grp_fu_871_p0 = reg_919;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        grp_fu_871_p0 = reg_914;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        grp_fu_871_p0 = reg_909;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_871_p0 = reg_904;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_871_p0 = tmp_s_reg_1999;
    end else begin
        grp_fu_871_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter4_tmp_11_14_reg_2365;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter4_tmp_11_13_reg_2360;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter4_tmp_11_12_reg_2355;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter4_tmp_11_11_reg_2345;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter3_tmp_11_10_reg_2330;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter3_tmp_11_s_reg_2315;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter2_tmp_11_9_reg_2280;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter2_tmp_11_8_reg_2245;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter1_tmp_11_7_reg_2215;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter1_tmp_11_6_reg_2185;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter1_tmp_11_5_reg_2155;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_871_p1 = ap_pipeline_reg_pp0_iter1_tmp_11_4_reg_2125;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_871_p1 = tmp_11_3_reg_2095;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_871_p1 = tmp_11_2_reg_2065;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_871_p1 = tmp_11_1_reg_2035;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_871_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_871_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_876_p0 = a_row_load_15_reg_2300;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_876_p0 = a_row_load_14_reg_2305;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_876_p0 = a_row_load_13_fu_1625_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_876_p0 = a_row_load_12_fu_1561_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_876_p0 = a_row_load_11_fu_1520_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_876_p0 = a_row_load_10_fu_1482_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_876_p0 = a_row_load_9_fu_1444_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_876_p0 = a_row_load_8_fu_1404_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_876_p0 = a_row_load_7_fu_1366_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_876_p0 = a_row_load_6_fu_1326_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_876_p0 = a_row_load_5_fu_1288_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_876_p0 = a_row_load_4_fu_1244_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_876_p0 = a_row_load_3_fu_1206_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_876_p0 = a_row_load_2_fu_1166_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_876_p0 = a_row_load_1_fu_1128_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_876_p0 = a_row_load_fu_1084_p3;
    end else begin
        grp_fu_876_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_876_p1 = b_copy_15_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_876_p1 = b_copy_14_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_876_p1 = b_copy_13_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_876_p1 = b_copy_12_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_876_p1 = b_copy_11_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_876_p1 = b_copy_10_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_876_p1 = b_copy_9_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_876_p1 = b_copy_8_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_876_p1 = b_copy_7_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_876_p1 = b_copy_6_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_876_p1 = b_copy_5_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_876_p1 = b_copy_4_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_876_p1 = b_copy_3_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_876_p1 = b_copy_2_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_876_p1 = b_copy_1_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_876_p1 = b_copy_0_q0;
    end else begin
        grp_fu_876_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_853_p4 = i2_mid2_v_reg_1780;
    end else begin
        i_phi_fu_853_p4 = i_reg_849;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_842_p4 = indvar_flatten_next_reg_1752;
    end else begin
        indvar_flatten_phi_fu_842_p4 = indvar_flatten_reg_838;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1748 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_864_p4 = j_1_reg_2295;
    end else begin
        j_phi_fu_864_p4 = j_reg_860;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_930_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b1 == ap_enable_reg_pp0_iter4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Addr_A_orig = tmp_53_cast_fu_1648_p1;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = reg_924;

assign a_2_Rst_A = ap_rst;

assign a_row_load_10_fu_1482_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_896 : a_row_load_20_fu_170);

assign a_row_load_11_fu_1520_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_900 : a_row_load_19_fu_174);

assign a_row_load_12_fu_1561_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_896 : a_row_load_18_fu_178);

assign a_row_load_13_fu_1625_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_900 : a_row_load_17_fu_182);

assign a_row_load_14_fu_1618_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_896 : a_row_load_16_fu_186);

assign a_row_load_15_fu_1611_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? a_0_Dout_A : a_row_load_s_fu_190);

assign a_row_load_1_fu_1128_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_900 : a_row_load_29_fu_134);

assign a_row_load_2_fu_1166_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_896 : a_row_load_28_fu_138);

assign a_row_load_3_fu_1206_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_900 : a_row_load_27_fu_142);

assign a_row_load_4_fu_1244_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_896 : a_row_load_26_fu_146);

assign a_row_load_5_fu_1288_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_900 : a_row_load_25_fu_150);

assign a_row_load_6_fu_1326_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_896 : a_row_load_24_fu_154);

assign a_row_load_7_fu_1366_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_900 : a_row_load_23_fu_158);

assign a_row_load_8_fu_1404_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_896 : a_row_load_22_fu_162);

assign a_row_load_9_fu_1444_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_900 : a_row_load_21_fu_166);

assign a_row_load_fu_1084_p3 = ((tmp_5_reg_1850[0:0] === 1'b1) ? reg_896 : a_row_load_015_fu_130);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state90 = ap_CS_fsm[ap_const_lv32_11];

assign exitcond_flatten_fu_930_p2 = ((indvar_flatten_phi_fu_842_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_948_p2 = ((j_phi_fu_864_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign i2_mid2_v_fu_982_p3 = ((exitcond_fu_948_p2[0:0] === 1'b1) ? i_1_fu_942_p2 : i_phi_fu_853_p4);

assign i_1_fu_942_p2 = (i_phi_fu_853_p4 + ap_const_lv5_1);

assign indvar_flatten_next_fu_936_p2 = (indvar_flatten_phi_fu_842_p4 + ap_const_lv9_1);

assign j_1_fu_1597_p2 = (j_mid2_reg_1757 + ap_const_lv5_1);

assign j_mid2_fu_954_p3 = ((exitcond_fu_948_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_864_p4);

assign tmp1_fu_968_p2 = ((i_phi_fu_853_p4 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_10_fu_1036_p2 = (tmp_3_reg_1785 | ap_const_lv9_2);

assign tmp_11_fu_1041_p3 = {{ap_const_lv55_0}, {tmp_10_fu_1036_p2}};

assign tmp_12_fu_1070_p2 = (tmp_3_reg_1785 | ap_const_lv9_3);

assign tmp_13_fu_1075_p3 = {{ap_const_lv55_0}, {tmp_12_fu_1070_p2}};

assign tmp_14_fu_1114_p2 = (tmp_3_reg_1785 | ap_const_lv9_4);

assign tmp_15_fu_1119_p3 = {{ap_const_lv55_0}, {tmp_14_fu_1114_p2}};

assign tmp_16_fu_1152_p2 = (tmp_3_reg_1785 | ap_const_lv9_5);

assign tmp_17_fu_1157_p3 = {{ap_const_lv55_0}, {tmp_16_fu_1152_p2}};

assign tmp_18_fu_1192_p2 = (tmp_3_reg_1785 | ap_const_lv9_6);

assign tmp_19_fu_1197_p3 = {{ap_const_lv55_0}, {tmp_18_fu_1192_p2}};

assign tmp_20_fu_1230_p2 = (tmp_3_reg_1785 | ap_const_lv9_7);

assign tmp_21_fu_1235_p3 = {{ap_const_lv55_0}, {tmp_20_fu_1230_p2}};

assign tmp_22_fu_1274_p2 = (tmp_3_reg_1785 | ap_const_lv9_8);

assign tmp_23_fu_1279_p3 = {{ap_const_lv55_0}, {tmp_22_fu_1274_p2}};

assign tmp_24_fu_1312_p2 = (tmp_3_reg_1785 | ap_const_lv9_9);

assign tmp_25_fu_1317_p3 = {{ap_const_lv55_0}, {tmp_24_fu_1312_p2}};

assign tmp_26_fu_1352_p2 = (tmp_3_reg_1785 | ap_const_lv9_A);

assign tmp_27_fu_1357_p3 = {{ap_const_lv55_0}, {tmp_26_fu_1352_p2}};

assign tmp_28_fu_1390_p2 = (tmp_3_reg_1785 | ap_const_lv9_B);

assign tmp_29_fu_1395_p3 = {{ap_const_lv55_0}, {tmp_28_fu_1390_p2}};

assign tmp_30_fu_1430_p2 = (tmp_3_reg_1785 | ap_const_lv9_C);

assign tmp_31_fu_1435_p3 = {{ap_const_lv55_0}, {tmp_30_fu_1430_p2}};

assign tmp_32_fu_1468_p2 = (tmp_3_reg_1785 | ap_const_lv9_D);

assign tmp_33_fu_1473_p3 = {{ap_const_lv55_0}, {tmp_32_fu_1468_p2}};

assign tmp_34_fu_1506_p2 = (tmp_3_reg_1785 | ap_const_lv9_E);

assign tmp_35_fu_1511_p3 = {{ap_const_lv55_0}, {tmp_34_fu_1506_p2}};

assign tmp_36_fu_1547_p2 = (tmp_3_reg_1785 | ap_const_lv9_F);

assign tmp_37_fu_1552_p3 = {{ap_const_lv55_0}, {tmp_36_fu_1547_p2}};

assign tmp_38_cast_fu_1031_p1 = tmp_38_fu_1025_p2;

assign tmp_38_fu_1025_p2 = (tmp_8_cast_fu_1022_p1 + ap_const_lv6_10);

assign tmp_39_fu_1055_p3 = {{ap_const_lv59_1}, {j_mid2_reg_1757}};

assign tmp_3_fu_990_p3 = {{i2_mid2_v_fu_982_p3}, {ap_const_lv4_0}};

assign tmp_40_cast_fu_1106_p1 = tmp_40_fu_1100_p2;

assign tmp_40_fu_1100_p2 = (tmp_8_cast6_cast_fu_1097_p1 + ap_const_lv7_30);

assign tmp_41_fu_1141_p3 = {{ap_const_lv59_2}, {j_mid2_reg_1757}};

assign tmp_42_cast_fu_1184_p1 = tmp_42_fu_1179_p2;

assign tmp_42_fu_1179_p2 = ($signed(tmp_8_cast6_cast_reg_1909) + $signed(ap_const_lv7_50));

assign tmp_43_fu_1219_p3 = {{ap_const_lv59_3}, {j_mid2_reg_1757}};

assign tmp_44_cast_fu_1266_p1 = tmp_44_fu_1260_p2;

assign tmp_44_fu_1260_p2 = (tmp_8_cast6_fu_1257_p1 + ap_const_lv8_70);

assign tmp_45_fu_1301_p3 = {{ap_const_lv59_4}, {j_mid2_reg_1757}};

assign tmp_46_cast_fu_1344_p1 = tmp_46_fu_1339_p2;

assign tmp_46_fu_1339_p2 = ($signed(tmp_8_cast6_reg_2024) + $signed(ap_const_lv8_90));

assign tmp_47_fu_1379_p3 = {{ap_const_lv59_5}, {j_mid2_reg_1757}};

assign tmp_48_cast_fu_1422_p1 = tmp_48_fu_1417_p2;

assign tmp_48_fu_1417_p2 = ($signed(tmp_8_cast6_reg_2024) + $signed(ap_const_lv8_B0));

assign tmp_49_fu_1457_p3 = {{ap_const_lv59_6}, {j_mid2_reg_1757}};

assign tmp_4_cast_fu_1544_p1 = tmp_3_reg_1785;

assign tmp_4_fu_998_p1 = tmp_3_fu_990_p3;

assign tmp_50_cast8_fu_1495_p1 = $signed(tmp_42_reg_1964);

assign tmp_50_cast_fu_1498_p1 = $unsigned(tmp_50_cast8_fu_1495_p1);

assign tmp_50_fu_1533_p3 = {{ap_const_lv59_7}, {j_mid2_reg_1757}};

assign tmp_51_fu_1577_p2 = (tmp_8_cast7_fu_1574_p1 + ap_const_lv9_F0);

assign tmp_52_cast_fu_1583_p1 = tmp_51_fu_1577_p2;

assign tmp_52_fu_1591_p2 = (tmp_4_cast_fu_1544_p1 + tmp_7_cast_fu_1588_p1);

assign tmp_53_cast_fu_1648_p1 = ap_pipeline_reg_pp0_iter4_tmp_52_reg_2275;

assign tmp_5_fu_1050_p2 = ((j_mid2_reg_1757 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_6_fu_1008_p2 = (tmp_3_reg_1785 | ap_const_lv9_1);

assign tmp_7_cast_fu_1588_p1 = j_mid2_reg_1757;

assign tmp_7_fu_1063_p1 = j_mid2_reg_1757;

assign tmp_8_cast6_cast_fu_1097_p1 = j_mid2_reg_1757;

assign tmp_8_cast6_fu_1257_p1 = j_mid2_reg_1757;

assign tmp_8_cast7_fu_1574_p1 = j_mid2_reg_1757;

assign tmp_8_cast_fu_1022_p1 = j_mid2_reg_1757;

assign tmp_8_fu_1003_p1 = j_mid2_fu_954_p3;

assign tmp_9_fu_1013_p3 = {{ap_const_lv55_0}, {tmp_6_fu_1008_p2}};

assign tmp_mid1_fu_962_p2 = ((i_1_fu_942_p2 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_974_p3 = ((exitcond_fu_948_p2[0:0] === 1'b1) ? tmp_mid1_fu_962_p2 : tmp1_fu_968_p2);

always @ (posedge ap_clk) begin
    tmp_3_reg_1785[3:0] <= 4'b0000;
    tmp_8_reg_1810[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_7_reg_1875[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_8_cast6_cast_reg_1909[6:5] <= 2'b00;
    tmp_8_cast6_reg_2024[7:5] <= 3'b000;
end

endmodule //matmul_hw
