==39500== Cachegrind, a cache and branch-prediction profiler
==39500== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39500== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39500== Command: ./sift .
==39500== 
--39500-- warning: L3 cache found, using its data for the LL simulation.
--39500-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39500-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39500== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39500== (see section Limitations in user manual)
==39500== NOTE: further instances of this message will not be shown
==39500== 
==39500== I   refs:      3,167,698,658
==39500== I1  misses:            1,834
==39500== LLi misses:            1,822
==39500== I1  miss rate:          0.00%
==39500== LLi miss rate:          0.00%
==39500== 
==39500== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39500== D1  misses:       10,579,360  (  8,269,796 rd   +   2,309,564 wr)
==39500== LLd misses:        4,766,947  (  2,684,192 rd   +   2,082,755 wr)
==39500== D1  miss rate:           1.1% (        1.2%     +         0.8%  )
==39500== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39500== 
==39500== LL refs:          10,581,194  (  8,271,630 rd   +   2,309,564 wr)
==39500== LL misses:         4,768,769  (  2,686,014 rd   +   2,082,755 wr)
==39500== LL miss rate:            0.1% (        0.1%     +         0.7%  )
