EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# LPC810M021FN8
#
DEF LPC810M021FN8 U 0 40 Y Y 1 F N
F0 "U" -450 450 50 H V L CNN
F1 "LPC810M021FN8" -800 -450 50 H V L CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
T 0 -350 200 60 0 0 0 ~RST Normal 0 C C
T 0 -350 -50 60 0 0 0 ~TRST Normal 0 C C
T 0 300 200 60 0 0 0 ACMP_I1 Normal 0 C C
T 0 300 -50 60 0 0 0 ACMP_I2 Normal 0 C C
T 0 -300 -300 60 0 0 0 SWCLK Normal 0 C C
T 0 300 -300 60 0 0 0 SWDIO Normal 0 C C
S -500 -400 500 400 0 1 10 f
X VDD 6 0 500 100 D 50 50 0 0 W
X GND 7 0 -500 100 U 50 50 0 0 W
X PIO0_5 1 -650 300 150 R 50 50 1 1 I I
X PIO0_4 2 -650 50 150 R 50 50 1 1 B I
X PIO0_3 3 -650 -200 150 R 50 50 1 1 B C
X PIO0_2 4 650 -200 150 L 50 50 1 1 B
X PIO0_1 5 650 50 150 L 50 50 1 1 B
X PIO0_0 8 650 300 150 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# STM32F303CBT6
#
DEF STM32F303CBT6 U 0 40 Y Y 3 L N
F0 "U" -350 550 50 H V C CNN
F1 "STM32F303CBT6" 100 550 50 H V C CNN
F2 "TQFP48" 600 550 50 H I C CIN
F3 "" 50 -800 50 H V C CNN
$FPLIST
 TQFP48
$ENDFPLIST
DRAW
S -1650 500 1850 -1200 1 1 10 f
S -1450 500 1800 -1200 2 1 10 f
S -450 500 400 -600 3 1 10 f
X PA0/USART2_CTS/TSC_G1_IO1/COMP1_OUT/ADC1_IN1/COMP1_INM/RTC_TAMP2/WKUP1/COMP7_INP 10 -1800 400 150 R 40 40 1 1 B
X PA1/USART2_RTS_DE/TSC_G1_IO2/RTC_REFIN/ADC1_IN2/COMP1_INP/OPAMP1_VINP/OPAMP3_VINP 11 -1800 300 150 R 40 40 1 1 B
X PA2/USART2_TX/TSC_G1_IO3/COMP2_OUT/ADC1_IN3/COMP2_INM/OPAMP1_VOUT 12 -1800 200 150 R 40 40 1 1 B
X PA3/USART2_RX/TSC_G1_IO4/ADC1_IN4/OPAMP1_VINP/COMP2_INP/OPAMP1_VINM 13 -1800 100 150 R 40 40 1 1 B
X PA4/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/TSC_G2_IO1/ADC2_IN1/DAC1_OUT1/OPAMP4_VINP/COMP1-7_INM 14 -1800 0 150 R 40 40 1 1 B
X PA5/SPI1_SCK/TSC_G2_IO2/ADC2_IN2/DAC1_OUT2/OPAMP1,3_VINP/OPAMP2_VINM/COMP1-7_INM 15 -1800 -100 150 R 40 40 1 1 B
X PA6/SPI1_MISO/COMP1_OUT/TSC_G2_IO3/ADC2_IN3/OPAMP2_VOUT 16 -1800 -200 150 R 40 40 1 1 B
X PA7/SPI1_MOSI/TSC_G2_IO4/COMP2_OUT/ADC2_IN4/COMP2_INP/OPAMP2_VINP/OPAMP1_VINP 17 -1800 -300 150 R 40 40 1 1 B
X PA8/I2C2_SMBA/I2S2_MCK/USART1_CK/MCO/COMP3_OUT 29 -1800 -400 150 R 40 40 1 1 B
X PA9/I2C2_SCL/I2S3_MCK/USART1_TX/TSC_G4_IO1/COMP5_OUT 30 -1800 -500 150 R 40 40 1 1 B
X PA10/I2C2_SDA/USART1_RX/TSC_G4_IO2/COMP6_OUT 31 -1800 -600 150 R 40 40 1 1 B
X PA11/USART1_CTS/USB_DM/CAN_RX/COMP1_OUT 32 -1800 -700 150 R 40 40 1 1 B
X PA12/USART1_RTS_DE/USB_DP/CAN_TX/COMP2_OUT 33 -1800 -800 150 R 40 40 1 1 B
X PA13/USART3_CTS/TSC_G4_IO3/IR_OUT/SWDIO-JTMS 34 -1800 -900 150 R 40 40 1 1 B
X PA14/I2C1_SDA/USART2_TX/TSC_G4_IO4/SWCLK-JTCK 37 -1800 -1000 150 R 40 40 1 1 B
X PA15/I2C1_SCL/SPI1_NSS/SPI3_NSS/I2S3_WS/JTDI/USART2_RX 38 -1800 -1100 150 R 40 40 1 1 B
X PB0/TSC_G3_IO2/ADC3_IN12/COMP4_INP/OPAMP3_VINP/OPAMP2_VINP 18 -1600 400 150 R 40 40 2 1 B
X PB1/COMP4_OUT/TSC_G3_IO3/ADC3_IN1/OPAMP3_VOUT 19 -1600 300 150 R 40 40 2 1 B
X PB2/TSC_G3_IO4/ADC2_IN12/COMP4_INM/OPAMP3_VINM 20 -1600 200 150 R 40 40 2 1 B
X PB10/USART3_TX/TIM2_CH3/TSC_SYNC 21 -1600 -600 150 R 40 40 2 1 B
X PB11/USART3_RX/TSC_G6_IO1/COMP6_INP/OPAMP4_VINP 22 -1600 -700 150 R 40 40 2 1 B
X PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TSC_G6_IO2/ADC4_IN3/COMP3_INM/OPAMP4_VOUT 25 -1600 -800 150 R 40 40 2 1 B
X PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TSC_G6_IO3/ADC3_IN5/COMP5_INP/OPAMP4_VINP/OPAMP3_VINP 26 -1600 -900 150 R 40 40 2 1 B
X PB14/SPI2_MISO/I2S2ext_SD/USART3_RTS_DE/TSC_G6_IO4/COMP3_INP/ADC4_IN4/OPAMP2_VINP 27 -1600 -1000 150 R 40 40 2 1 B
X PB15/SPI2_MOSI/I2S2_SD/RTC_REFIN/ADC4_IN5/COMP6_INM 28 -1600 -1100 150 R 40 40 2 1 B
X PB3/SPI3_SCK/I2S3_CK/SPI1_SCK/USART2_TX/TSC_G5_IO1/JTDOTRACESWO 39 -1600 100 150 R 40 40 2 1 B
X PB4/SPI3_MISO/I2S3ext_SD/SPI1_MISO/USART2_RX/TSC_G5_IO2/NJTRST 40 -1600 0 150 R 40 40 2 1 B
X PB5/SPI3_MOSI/SPI1_MOSI/I2S3_SD/I2C1_SMBA/USART2_CK 41 -1600 -100 150 R 40 40 2 1 B
X PB6/I2C1_SCL/USART1_TX/TSC_G5_IO3 42 -1600 -200 150 R 40 40 2 1 B
X PB7/I2C1_SDA/USART1_RX/TSC_G5_IO4 43 -1600 -300 150 R 40 40 2 1 B
X PB8/I2C1_SCL/CAN_RX/TSC_SYNC/COMP1_OUT 45 -1600 -400 150 R 40 40 2 1 B
X PB9/I2C1_SDA/CAN_TX/IR_OUT/COMP2_OUT 46 -1600 -500 150 R 40 40 2 1 B
X VBAT 1 -600 -400 150 R 40 40 3 1 W
X PC13 2 -600 -50 150 R 40 40 3 1 B
X GND 23 550 -300 150 L 40 40 3 1 W
X VDD1 24 550 300 150 L 40 40 3 1 W
X OSC32_IN/PC14 3 -600 -150 150 R 40 40 3 1 B
X GND 35 550 -200 150 L 40 40 3 1 W
X VDD2 36 550 200 150 L 40 40 3 1 W
X OSC32_OUT/PC15 4 -600 -250 150 R 40 40 3 1 B
X BOOT0 44 -600 300 150 R 40 40 3 1 B
X GND 47 550 -100 150 L 40 40 3 1 W
X VDD3 48 550 100 150 L 40 40 3 1 W
X OSC_IN/PF0 5 -600 150 150 R 40 40 3 1 B
X OSC_OUT/PF1 6 -600 50 150 R 40 40 3 1 B
X ~RESET~ 7 -600 400 150 R 40 40 3 1 I
X GNDA 8 550 -400 150 L 40 40 3 1 W
X VDDA 9 550 400 150 L 40 40 3 1 W
ENDDRAW
ENDDEF
#
#End Library
