/home/anti/scratch/cpe318/project/alu.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/alu.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Compiling entity alu
** Error: /home/anti/scratch/cpe318/project/alu.vhdl(4): (vcom-1136) Unknown identifier "std_logic_vector".
** Error: /home/anti/scratch/cpe318/project/alu.vhdl(5): (vcom-1136) Unknown identifier "XXX".
** Error: /home/anti/scratch/cpe318/project/alu.vhdl(5): (vcom-1136) Unknown identifier "std_logic_vector".
** Error: /home/anti/scratch/cpe318/project/alu.vhdl(6): (vcom-1136) Unknown identifier "std_logic_vector".
** Error: /home/anti/scratch/cpe318/project/alu.vhdl(7): (vcom-1136) Unknown identifier "std_logic".
** Error: /home/anti/scratch/cpe318/project/alu.vhdl(10): near "architecture": expecting ';'

} {5.0 11.0} {}} /home/anti/scratch/cpe318/project/tb_mux4.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_mux4.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_mux4.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/mux2.vhdl {1 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/mux2.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2
-- Compiling architecture behav of mux2

} {} {}} /home/anti/scratch/cpe318/project/regfile.vhdl {1 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/regfile.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity regfile
-- Compiling architecture behav of regfile

} {} {}} /home/anti/scratch/cpe318/project/tb_mips.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_mips.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_mips.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/mux4.vhdl {1 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/mux4.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux4
-- Compiling architecture behav of mux4

} {} {}} /home/anti/scratch/cpe318/project/rom.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/rom.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity code_mem
** Error: /home/anti/scratch/cpe318/project/rom.vhdl(7): near ")": syntax error

} {8.0 9.0} {}} /home/anti/scratch/cpe318/project/tb_alu.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_alu.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_alu.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/ram.vhdl {1 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/ram.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity data_mem
-- Compiling architecture behav of data_mem

} {} {}} /home/anti/scratch/cpe318/project/control_unit.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/control_unit.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity control
-- Compiling architecture behav of control
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(73): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(77): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(79): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(81): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(84): (vcom-1136) Unknown identifier "add".
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(84): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(85): Enumeration literal "SUB" is type std.STANDARD.CHARACTER; expecting type std.STANDARD.BOOLEAN.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(85): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(86): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(87): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(88): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(89): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(93): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(93): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(94): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(94): near "others": syntax error
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(97): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(99): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(101): Illegal target for signal assignment.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(101): (vcom-1136) Unknown identifier "s_mem_read".
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(101): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(101): Enumeration literal '0' is not of type (error).
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(102): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(106): Illegal target for signal assignment.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(106): (vcom-1136) Unknown identifier "s_mem_to_reg".
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(106): Illegal sequential statement.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(106): Enumeration literal '0' is not of type (error).
** Warning: [14] /home/anti/scratch/cpe318/project/control_unit.vhdl(84): (vcom-1272) Length of expected is 2; length of actual is 3.
** Warning: [14] /home/anti/scratch/cpe318/project/control_unit.vhdl(85): (vcom-1272) Length of expected is 2; length of actual is 3.
** Warning: [14] /home/anti/scratch/cpe318/project/control_unit.vhdl(86): (vcom-1272) Length of expected is 2; length of actual is 3.
** Warning: [14] /home/anti/scratch/cpe318/project/control_unit.vhdl(87): (vcom-1272) Length of expected is 2; length of actual is 3.
** Warning: [14] /home/anti/scratch/cpe318/project/control_unit.vhdl(88): (vcom-1272) Length of expected is 2; length of actual is 3.
** Warning: [14] /home/anti/scratch/cpe318/project/control_unit.vhdl(89): (vcom-1272) Length of expected is 2; length of actual is 3.
** Error: /home/anti/scratch/cpe318/project/control_unit.vhdl(111): VHDL Compiler exiting

} {9.0 36.0 42.0 43.0} {}} /home/anti/scratch/cpe318/project/mips.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/mips.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mips
-- Compiling architecture structural of mips
** Error: /home/anti/scratch/cpe318/project/mips.vhdl(11): near ")": expecting ':'

} {9.0 10.0} {}} /home/anti/scratch/cpe318/project/alu_control.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/alu_control.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity alu_control
-- Compiling architecture behav of alu_control
** Error: /home/anti/scratch/cpe318/project/alu_control.vhdl(16): Illegal target for signal assignment.
** Error: /home/anti/scratch/cpe318/project/alu_control.vhdl(16): Bad target (entity "alu_control") for signal assignment.
** Error: /home/anti/scratch/cpe318/project/alu_control.vhdl(16): near "else": expecting ';' or ','
** Error: /home/anti/scratch/cpe318/project/alu_control.vhdl(28): near "else": expecting ';' or ','
** Error: /home/anti/scratch/cpe318/project/alu_control.vhdl(59): VHDL Compiler exiting

} {8.0 13.0} {}} /home/anti/scratch/cpe318/project/tb_rom.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_rom.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_rom.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/tb_regfile.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_regfile.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity regfile
** Error: /home/anti/scratch/cpe318/project/tb_regfile.vhdl(6): near "out2": expecting ':'

} {7.0 8.0} {}} /home/anti/scratch/cpe318/project/tb_program_counter.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_program_counter.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_program_counter.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/lshift2.vhdl {1 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/lshift2.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lshift2
-- Compiling architecture behav of lshift2

} {} {}} /home/anti/scratch/cpe318/project/tb_signext.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_signext.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_signext.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/tb_alu_control.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_alu_control.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_alu_control.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/tb_inst_reg.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_inst_reg.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_inst_reg.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/tb_template.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_template.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
** Error: /home/anti/scratch/cpe318/project/tb_template.vhdl(4): near "is": expecting IDENTIFIER

} {6.0 7.0} {}} /home/anti/scratch/cpe318/project/tb_mux2.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_mux2.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_mux2.vhdl(1): (vcom-1491) Empty source files.

} {4.0 5.0} {}} /home/anti/scratch/cpe318/project/tb_lshift2.vhdl {0 {vcom -work work -2002 -explicit /home/anti/scratch/cpe318/project/tb_lshift2.vhdl
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: /home/anti/scratch/cpe318/project/tb_lshift2.vhdl(2): near "EOF": syntax error

} {4.0 5.0} {}}
