{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510080803697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510080803698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 16:53:23 2017 " "Processing started: Tue Nov  7 16:53:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510080803698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1510080803698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1510080803698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1510080803859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1510080803859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavior " "Found design unit 1: ULA-Behavior" {  } { { "ULA.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813364 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_port-Behavior " "Found design unit 1: or_port-Behavior" {  } { { "or_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/or_port.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813365 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_port " "Found entity 1: or_port" {  } { { "or_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/or_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_port-Behavior " "Found design unit 1: not_port-Behavior" {  } { { "not_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/not_port.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813365 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_port " "Found entity 1: not_port" {  } { { "not_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/not_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-Behavior " "Found design unit 1: mux_4to1-Behavior" {  } { { "mux_4to1.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813365 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavior " "Found design unit 1: mux_2to1-Behavior" {  } { { "mux_2to1.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813366 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1bit-Behavior " "Found design unit 1: full_adder_1bit-Behavior" {  } { { "full_adder_1bit.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/full_adder_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813366 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/full_adder_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_port-Behavior " "Found design unit 1: and_port-Behavior" {  } { { "and_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/and_port.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813366 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_port " "Found entity 1: and_port" {  } { { "and_port.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/and_port.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavior " "Found design unit 1: full_adder-Behavior" {  } { { "full_adder.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813367 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-Behavior " "Found design unit 1: slt-Behavior" {  } { { "slt.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/slt.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813367 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "slt.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/slt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-behavioral " "Found design unit 1: banco_registradores-behavioral" {  } { { "banco_registradores.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/banco_registradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813368 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_5bits-Behavior " "Found design unit 1: mux_2to1_5bits-Behavior" {  } { { "mux_2to1_5bits.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_2to1_5bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813368 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bits " "Found entity 1: mux_2to1_5bits" {  } { { "mux_2to1_5bits.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/mux_2to1_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "memoria_de_dados.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_dados.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813368 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "memoria_de_dados.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/memoria_de_dados.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-Behavior " "Found design unit 1: register32-Behavior" {  } { { "register32.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/register32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813369 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-Behavior " "Found design unit 1: MIPS-Behavior" {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813369 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510080813369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510080813369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1510080813421 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZERO ULA.vhd(21) " "VHDL Signal Declaration warning at ULA.vhd(21): used implicit default value for signal \"ZERO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510080813422 "|ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_port not_port:not_a " "Elaborating entity \"not_port\" for hierarchy \"not_port:not_a\"" {  } { { "ULA.vhd" "not_a" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510080813423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_a " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_a\"" {  } { { "ULA.vhd" "mux_a" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510080813424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_port or_port:or_port " "Elaborating entity \"or_port\" for hierarchy \"or_port:or_port\"" {  } { { "ULA.vhd" "or_port" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510080813425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_port and_port:and_port " "Elaborating entity \"and_port\" for hierarchy \"and_port:and_port\"" {  } { { "ULA.vhd" "and_port" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510080813426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:mux_sel " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:mux_sel\"" {  } { { "ULA.vhd" "mux_sel" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510080813426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:full_adder " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:full_adder\"" {  } { { "ULA.vhd" "full_adder" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510080813427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit full_adder:full_adder\|full_adder_1bit:\\FA:0:FA_i " "Elaborating entity \"full_adder_1bit\" for hierarchy \"full_adder:full_adder\|full_adder_1bit:\\FA:0:FA_i\"" {  } { { "full_adder.vhd" "\\FA:0:FA_i" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/full_adder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510080813428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt slt:slt " "Elaborating entity \"slt\" for hierarchy \"slt:slt\"" {  } { { "ULA.vhd" "slt" { Text "/home/marcelo/Documents/Insper/6_Semestre/DesignComputadores/MIPS_FPGA/ULA.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510080813433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1556 " "Peak virtual memory: 1556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510080813516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  7 16:53:33 2017 " "Processing ended: Tue Nov  7 16:53:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510080813516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510080813516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510080813516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1510080813516 ""}
