; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@__cudart_i2opi_f = internal unnamed_addr addrspace(1) constant [6 x i32] [i32 1011060801, i32 -614296167, i32 -181084736, i32 -64530479, i32 1313084713, i32 -1560706194], align 4

define void @triton_poi_fused_add_convolution_mul_pow_reciprocal_sin_view_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %result.i.i.i.i = alloca [7 x i32], align 4
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !10
  %8 = shl i32 %7, 7, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 127, !dbg !12
  %11 = or disjoint i32 %8, %10, !dbg !13
  %12 = icmp slt i32 %11, 96, !dbg !14
  %13 = sdiv i32 %11, 3, !dbg !15
  %14 = srem i32 %13, 8, !dbg !16
  %15 = sext i32 %11 to i64, !dbg !17
  %16 = getelementptr float, ptr addrspace(1) %0, i64 %15, !dbg !17
  %17 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %16, i1 %12) #4, !dbg !18
  %18 = bitcast i32 %17 to float, !dbg !18
  %19 = sext i32 %14 to i64, !dbg !19
  %20 = getelementptr float, ptr addrspace(1) %1, i64 %19, !dbg !19
  %21 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %20, i1 %12) #4, !dbg !20
  %22 = bitcast i32 %21 to float, !dbg !20
  %23 = getelementptr float, ptr addrspace(1) %2, i64 %15, !dbg !21
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 %12) #4, !dbg !22
  %25 = bitcast i32 %24 to float, !dbg !22
  %26 = getelementptr float, ptr addrspace(1) %3, i64 %19, !dbg !23
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 %12) #4, !dbg !24
  %28 = bitcast i32 %27 to float, !dbg !24
  %29 = fadd float %18, %22, !dbg !25
  %30 = fadd float %29, %25, !dbg !26
  %31 = fadd float %28, 0x3E112E0BE0000000, !dbg !27
  %32 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %31) #4, !dbg !28
  %33 = fmul float %30, %28, !dbg !29
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %result.i.i.i.i), !dbg !30
  %34 = fmul float %33, 0x3FE45F3060000000, !dbg !30
  %35 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not.i = icmp eq i32 %35, 0, !dbg !30
  %36 = tail call i32 @llvm.nvvm.f2i.rn.ftz(float %34) #4, !dbg !30
  %37 = tail call i32 @llvm.nvvm.f2i.rn(float %34) #4, !dbg !30
  %.01.i = select i1 %.not.i, i32 %37, i32 %36, !dbg !30
  %38 = sitofp i32 %.01.i to float, !dbg !30
  %39 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not15.i = icmp eq i32 %39, 0, !dbg !30
  %40 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %38, float 0xBFF921FB40000000, float %33) #4, !dbg !30
  %41 = tail call float @llvm.nvvm.fma.rn.f(float %38, float 0xBFF921FB40000000, float %33) #4, !dbg !30
  %.02.i = select i1 %.not15.i, float %41, float %40, !dbg !30
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not16.i = icmp eq i32 %42, 0, !dbg !30
  %43 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %38, float 0xBE74442D00000000, float %.02.i) #4, !dbg !30
  %44 = tail call float @llvm.nvvm.fma.rn.f(float %38, float 0xBE74442D00000000, float %.02.i) #4, !dbg !30
  %.03.i = select i1 %.not16.i, float %44, float %43, !dbg !30
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not17.i = icmp eq i32 %45, 0, !dbg !30
  %46 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %38, float 0xBCF84698A0000000, float %.03.i) #4, !dbg !30
  %47 = tail call float @llvm.nvvm.fma.rn.f(float %38, float 0xBCF84698A0000000, float %.03.i) #4, !dbg !30
  %.04.i = select i1 %.not17.i, float %47, float %46, !dbg !30
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not18.i = icmp eq i32 %48, 0, !dbg !30
  %49 = tail call float @llvm.nvvm.fabs.ftz.f(float %33) #4, !dbg !30
  %50 = tail call float @llvm.nvvm.fabs.f(float %33) #4, !dbg !30
  %.06.i = select i1 %.not18.i, float %50, float %49, !dbg !30
  %51 = fcmp ult float %.06.i, 1.056150e+05, !dbg !30
  br i1 %51, label %__internal_trig_reduction_kernel.exit.i.i, label %__nv_isinff.exit.i.i.i, !dbg !30

__nv_isinff.exit.i.i.i:                           ; preds = %6
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not19.i = icmp eq i32 %52, 0, !dbg !30
  %.07.i = select i1 %.not19.i, float %50, float %49, !dbg !30
  %53 = fcmp oeq float %.07.i, 0x7FF0000000000000, !dbg !30
  br i1 %53, label %__nv_fmul_rn.exit.i.i.i, label %57, !dbg !30

__nv_fmul_rn.exit.i.i.i:                          ; preds = %__nv_isinff.exit.i.i.i
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not27.i = icmp eq i32 %54, 0, !dbg !30
  %55 = tail call float @llvm.nvvm.mul.rn.ftz.f(float %33, float 0.000000e+00) #4, !dbg !30
  %56 = tail call float @llvm.nvvm.mul.rn.f(float %33, float 0.000000e+00) #4, !dbg !30
  %.08.i = select i1 %.not27.i, float %56, float %55, !dbg !30
  br label %__internal_trig_reduction_kernel.exit.i.i, !dbg !30

57:                                               ; preds = %__nv_isinff.exit.i.i.i
  %58 = bitcast float %33 to i32, !dbg !30
  %59 = lshr i32 %58, 23, !dbg !30
  %60 = and i32 %59, 224, !dbg !30
  %61 = add nsw i32 %60, -128, !dbg !30
  %62 = shl i32 %58, 8, !dbg !30
  %63 = or i32 %62, -2147483648, !dbg !30
  %64 = lshr exact i32 %61, 5, !dbg !30
  br label %65, !dbg !30

65:                                               ; preds = %57, %65
  %indvars.iv = phi i64 [ 0, %57 ], [ %indvars.iv.next, %65 ]
  %hi.i.i.i.0.i1 = phi i32 [ 0, %57 ], [ %70, %65 ]
  %66 = getelementptr inbounds [6 x i32], ptr addrspace(1) @__cudart_i2opi_f, i64 0, i64 %indvars.iv, !dbg !30
  %67 = load i32, ptr addrspace(1) %66, align 4, !dbg !30
  %68 = tail call { i32, i32 } asm "{\0A\09mad.lo.cc.u32   $0, $2, $3, $4;\0A\09madc.hi.u32     $1, $2, $3,  0;\0A\09}", "=r,=r,r,r,r"(i32 %67, i32 %63, i32 %hi.i.i.i.0.i1) #5, !dbg !30, !srcloc !31
  %69 = extractvalue { i32, i32 } %68, 0, !dbg !30
  %70 = extractvalue { i32, i32 } %68, 1, !dbg !30
  %71 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %indvars.iv, !dbg !30
  store i32 %69, ptr %71, align 4, !dbg !30
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !30
  %exitcond.not = icmp eq i64 %indvars.iv.next, 6, !dbg !30
  br i1 %exitcond.not, label %72, label %65, !dbg !30, !llvm.loop !32

72:                                               ; preds = %65
  %73 = getelementptr inbounds i8, ptr %result.i.i.i.i, i64 24, !dbg !30
  store i32 %70, ptr %73, align 4, !dbg !30
  %74 = and i32 %59, 31, !dbg !30
  %75 = sub nsw i32 6, %64, !dbg !30
  %76 = sext i32 %75 to i64, !dbg !30
  %77 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %76, !dbg !30
  %78 = load i32, ptr %77, align 4, !dbg !30
  %79 = sub nsw i32 5, %64, !dbg !30
  %80 = sext i32 %79 to i64, !dbg !30
  %81 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %80, !dbg !30
  %82 = load i32, ptr %81, align 4, !dbg !30
  %.not20.i = icmp eq i32 %74, 0, !dbg !30
  br i1 %.not20.i, label %__internal_trig_reduction_slowpath.exit.i.i.i, label %83, !dbg !30

83:                                               ; preds = %72
  %84 = sub nsw i32 4, %64, !dbg !30
  %85 = sub nuw nsw i32 32, %74, !dbg !30
  %86 = shl i32 %78, %74, !dbg !30
  %87 = lshr i32 %82, %85, !dbg !30
  %88 = add i32 %87, %86, !dbg !30
  %89 = shl i32 %82, %74, !dbg !30
  %90 = sext i32 %84 to i64, !dbg !30
  %91 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %90, !dbg !30
  %92 = load i32, ptr %91, align 4, !dbg !30
  %93 = lshr i32 %92, %85, !dbg !30
  %94 = add i32 %93, %89, !dbg !30
  br label %__internal_trig_reduction_slowpath.exit.i.i.i, !dbg !30

__internal_trig_reduction_slowpath.exit.i.i.i:    ; preds = %83, %72
  %hi.i.i.i.1.i = phi i32 [ %88, %83 ], [ %78, %72 ], !dbg !30
  %lo.i.i.i.0.i = phi i32 [ %94, %83 ], [ %82, %72 ], !dbg !30
  %95 = lshr i32 %hi.i.i.i.1.i, 30, !dbg !30
  %96 = tail call i32 @llvm.fshl.i32(i32 %hi.i.i.i.1.i, i32 %lo.i.i.i.0.i, i32 2), !dbg !30
  %97 = shl i32 %lo.i.i.i.0.i, 2, !dbg !30
  %98 = lshr i32 %96, 31, !dbg !30
  %99 = add nuw nsw i32 %98, %95, !dbg !30
  %100 = sub nsw i32 0, %99, !dbg !30
  %.not2123.i = icmp slt i32 %58, 0, !dbg !30
  %spec.select.i = select i1 %.not2123.i, i32 %100, i32 %99, !dbg !30
  %101 = xor i32 %96, %58, !dbg !30
  %.lobit.i = ashr i32 %96, 31, !dbg !30
  %hi.i.i.i.2.i = xor i32 %.lobit.i, %96, !dbg !30
  %lo.i.i.i.1.i = xor i32 %.lobit.i, %97, !dbg !30
  %102 = zext i32 %hi.i.i.i.2.i to i64, !dbg !30
  %103 = shl nuw i64 %102, 32, !dbg !30
  %104 = zext i32 %lo.i.i.i.1.i to i64, !dbg !30
  %105 = or disjoint i64 %103, %104, !dbg !30
  %106 = sitofp i64 %105 to double, !dbg !30
  %107 = fmul double %106, 0x3BF921FB54442D19, !dbg !30
  %108 = fptrunc double %107 to float, !dbg !30
  %109 = fneg float %108, !dbg !30
  %.not2526.i = icmp slt i32 %101, 0, !dbg !30
  %r.i.i.i.0.i = select i1 %.not2526.i, float %109, float %108, !dbg !30
  br label %__internal_trig_reduction_kernel.exit.i.i, !dbg !30

__internal_trig_reduction_kernel.exit.i.i:        ; preds = %__internal_trig_reduction_slowpath.exit.i.i.i, %__nv_fmul_rn.exit.i.i.i, %6
  %i.i.1.i = phi i32 [ %.01.i, %6 ], [ 0, %__nv_fmul_rn.exit.i.i.i ], [ %spec.select.i, %__internal_trig_reduction_slowpath.exit.i.i.i ], !dbg !30
  %t.i.i.1.i = phi float [ %.04.i, %6 ], [ %.08.i, %__nv_fmul_rn.exit.i.i.i ], [ %r.i.i.i.0.i, %__internal_trig_reduction_slowpath.exit.i.i.i ], !dbg !30
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not28.i = icmp eq i32 %110, 0, !dbg !30
  %111 = tail call float @llvm.nvvm.mul.rn.ftz.f(float %t.i.i.1.i, float %t.i.i.1.i) #4, !dbg !30
  %112 = tail call float @llvm.nvvm.mul.rn.f(float %t.i.i.1.i, float %t.i.i.1.i) #4, !dbg !30
  %.011.i = select i1 %.not28.i, float %112, float %111, !dbg !30
  %113 = and i32 %i.i.1.i, 1, !dbg !30
  %.not29.i = icmp eq i32 %113, 0, !dbg !30
  %114 = select i1 %.not29.i, float %t.i.i.1.i, float 1.000000e+00, !dbg !30
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not30.i = icmp eq i32 %115, 0, !dbg !30
  %116 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %114, float 0.000000e+00) #4, !dbg !30
  %117 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %114, float 0.000000e+00) #4, !dbg !30
  %.012.i = select i1 %.not30.i, float %117, float %116, !dbg !30
  br i1 %.not29.i, label %__internal_fmad.exit2.i.i.i, label %__internal_fmad.exit1.i.i.i, !dbg !30

__internal_fmad.exit1.i.i.i:                      ; preds = %__internal_trig_reduction_kernel.exit.i.i
  %118 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not31.i = icmp eq i32 %118, 0, !dbg !30
  %119 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3EF9758000000000, float %.011.i, float 0xBF56C0FDA0000000) #4, !dbg !30
  %120 = tail call float @llvm.nvvm.fma.rn.f(float 0x3EF9758000000000, float %.011.i, float 0xBF56C0FDA0000000) #4, !dbg !30
  %.013.i = select i1 %.not31.i, float %120, float %119, !dbg !30
  br label %__internal_fmad.exit2.i.i.i, !dbg !30

__internal_fmad.exit2.i.i.i:                      ; preds = %__internal_fmad.exit1.i.i.i, %__internal_trig_reduction_kernel.exit.i.i
  %121 = phi float [ 0xBFDFFFFFE0000000, %__internal_fmad.exit1.i.i.i ], [ 0xBFC5555500000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !30
  %122 = phi float [ 0x3FA5555760000000, %__internal_fmad.exit1.i.i.i ], [ 0x3F8110BC80000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !30
  %123 = phi float [ %.013.i, %__internal_fmad.exit1.i.i.i ], [ 0xBF29A82A60000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !30
  %124 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not32.i = icmp eq i32 %124, 0, !dbg !30
  %125 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %123, float %.011.i, float %122) #4, !dbg !30
  %126 = tail call float @llvm.nvvm.fma.rn.f(float %123, float %.011.i, float %122) #4, !dbg !30
  %.010.i = select i1 %.not32.i, float %126, float %125, !dbg !30
  %127 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not33.i = icmp eq i32 %127, 0, !dbg !30
  %128 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %.011.i, float %121) #4, !dbg !30
  %129 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %.011.i, float %121) #4, !dbg !30
  %.09.i = select i1 %.not33.i, float %129, float %128, !dbg !30
  %130 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not34.i = icmp eq i32 %130, 0, !dbg !30
  %131 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.012.i, float %114) #4, !dbg !30
  %132 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.012.i, float %114) #4, !dbg !30
  %.05.i = select i1 %.not34.i, float %132, float %131, !dbg !30
  %133 = and i32 %i.i.1.i, 2, !dbg !30
  %.not35.i = icmp eq i32 %133, 0, !dbg !30
  br i1 %.not35.i, label %__nv_sinf.exit, label %__internal_fmad.exit5.i.i.i, !dbg !30

__internal_fmad.exit5.i.i.i:                      ; preds = %__internal_fmad.exit2.i.i.i
  %134 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !30
  %.not36.i = icmp eq i32 %134, 0, !dbg !30
  %135 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float -1.000000e+00, float 0.000000e+00) #4, !dbg !30
  %136 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float -1.000000e+00, float 0.000000e+00) #4, !dbg !30
  %.0.i = select i1 %.not36.i, float %136, float %135, !dbg !30
  br label %__nv_sinf.exit, !dbg !30

__nv_sinf.exit:                                   ; preds = %__internal_fmad.exit2.i.i.i, %__internal_fmad.exit5.i.i.i
  %z.i.i.0.i = phi float [ %.0.i, %__internal_fmad.exit5.i.i.i ], [ %.05.i, %__internal_fmad.exit2.i.i.i ], !dbg !30
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %result.i.i.i.i), !dbg !30
  %137 = fmul float %z.i.i.0.i, %z.i.i.0.i, !dbg !34
  %138 = fmul float %32, %137, !dbg !35
  %139 = fadd float %30, %138, !dbg !36
  %140 = bitcast float %29 to i32, !dbg !37
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %140, ptr addrspace(1) %16, i1 %12) #4, !dbg !37
  %141 = getelementptr float, ptr addrspace(1) %4, i64 %15, !dbg !38
  %142 = bitcast float %139 to i32, !dbg !39
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %142, ptr addrspace(1) %141, i1 %12) #4, !dbg !39
  ret void, !dbg !40
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.nvvm.f2i.rn.ftz(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.nvvm.f2i.rn(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.mul.rn.ftz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.mul.rn.f(float, float) #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.fshl.i32(i32, i32, i32) #2

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #4 = { nounwind }
attributes #5 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cmpaarla4uhklekq2daevupoexqciec7du62wiqr77o733v5iykf.py", directory: "inductor_cache/mp")
!4 = !{ptr @triton_poi_fused_add_convolution_mul_pow_reciprocal_sin_view_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_convolution_mul_pow_reciprocal_sin_view_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_convolution_mul_pow_reciprocal_sin_view_5", linkageName: "triton_poi_fused_add_convolution_mul_pow_reciprocal_sin_view_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 26, scope: !7)
!17 = !DILocation(line: 26, column: 34, scope: !7)
!18 = !DILocation(line: 26, column: 39, scope: !7)
!19 = !DILocation(line: 27, column: 30, scope: !7)
!20 = !DILocation(line: 27, column: 35, scope: !7)
!21 = !DILocation(line: 28, column: 30, scope: !7)
!22 = !DILocation(line: 28, column: 35, scope: !7)
!23 = !DILocation(line: 29, column: 30, scope: !7)
!24 = !DILocation(line: 29, column: 35, scope: !7)
!25 = !DILocation(line: 30, column: 18, scope: !7)
!26 = !DILocation(line: 31, column: 18, scope: !7)
!27 = !DILocation(line: 33, column: 18, scope: !7)
!28 = !DILocation(line: 35, column: 18, scope: !7)
!29 = !DILocation(line: 36, column: 19, scope: !7)
!30 = !DILocation(line: 37, column: 24, scope: !7)
!31 = !{i32 30999, i32 31003, i32 31048, i32 31093}
!32 = distinct !{!32, !33}
!33 = !{!"llvm.loop.unroll.count", i32 1}
!34 = !DILocation(line: 38, column: 20, scope: !7)
!35 = !DILocation(line: 39, column: 19, scope: !7)
!36 = !DILocation(line: 40, column: 19, scope: !7)
!37 = !DILocation(line: 41, column: 39, scope: !7)
!38 = !DILocation(line: 42, column: 25, scope: !7)
!39 = !DILocation(line: 42, column: 37, scope: !7)
!40 = !DILocation(line: 42, column: 4, scope: !7)
