{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 17:23:15 2015 " "Info: Processing started: Tue Dec 08 17:23:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[0\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[5\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[2\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[1\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[3\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[4\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[6\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|Q\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|Q\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[26\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[26\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[30\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[30\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[31\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[31\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[29\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[29\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[2\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[2\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[18\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[18\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[10\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[10\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[6\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[6\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[22\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[22\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[14\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[14\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[24\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[24\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[8\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[8\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[20\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[20\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[17\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[17\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[19\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[19\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[23\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[23\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[7\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[7\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[15\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[15\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[5\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[5\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[21\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[21\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[13\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[13\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[16\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[16\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[28\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[28\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[4\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[4\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[12\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[12\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[25\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[25\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[9\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[9\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[1\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[1\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[27\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[27\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[3\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[3\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[11\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[11\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DataPath:DP1\|ROM:romA\|rom\[0\]\[7\] " "Warning: Node \"DataPath:DP1\|ROM:romA\|rom\[0\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init " "Info: Assuming node \"init\" is a latch enable. Will not compute fmax for this pin." {  } { { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "57 " "Warning: Found 57 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]~402 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]~402\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]~402" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~289 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~289\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~289" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~395 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~395\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~395" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~334 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~334\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~334" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~397 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~397\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~397" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~364 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~364\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~364" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~389 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~389\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~389" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~386 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~386\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~386" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~543 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~543\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~543" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~304 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~304\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~304" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~378 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~378\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~378" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]~420 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]~420\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]~420" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~349 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~349\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~349" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~546 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~546\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~546" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~394 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~394\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~394" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[4\]\[0\]~398 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[4\]\[0\]~398\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[4\]\[0\]~398" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[28\]\[0\]~399 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[28\]\[0\]~399\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[28\]\[0\]~399" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]~421 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]~421\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]~421" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~548 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~548\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~548" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~376 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~376\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~376" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~396 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~396\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~396" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~542 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~542\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~542" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~377 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~377\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~377" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~379 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~379\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~379" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[9\]\[0\]~388 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[9\]\[0\]~388\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[9\]\[0\]~388" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]~387 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]~387\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]~387" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[25\]\[0\]~390 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[25\]\[0\]~390\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[25\]\[0\]~390" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~544 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~544\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[3\]\[0\]~544" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~407 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~407\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~407" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[27\]\[0\]~410 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[27\]\[0\]~410\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[27\]\[0\]~410" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]~391 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]~391\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]~391" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~319 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~319\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~319" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~383 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~383\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~383" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~547 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~547\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[2\]\[0\]~547" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~385 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~385\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~385" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[24\]\[0\]~401 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[24\]\[0\]~401\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[24\]\[0\]~401" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[8\]\[0\]~400 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[8\]\[0\]~400\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[8\]\[0\]~400" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~393 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~393\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~393" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~392 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~392\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~392" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[6\]\[0\]~404 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[6\]\[0\]~404\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[6\]\[0\]~404" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~429 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~429\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~429" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[5\]\[0\]~382 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[5\]\[0\]~382\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[5\]\[0\]~382" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~380 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~380\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~380" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~545 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~545\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~545" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~416 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~416\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~416" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[26\]\[0\]~418 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[26\]\[0\]~418\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[26\]\[0\]~418" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~427 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~427\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[30\]\[0\]~427" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[29\]\[0\]~381 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[29\]\[0\]~381\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[29\]\[0\]~381" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~414 " "Info: Detected gated clock \"DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~414\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~414" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\] " "Info: Detected ripple clock \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\]\" as buffer" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:CU1\|CurrState.store " "Info: Detected ripple clock \"CU:CU1\|CurrState.store\" as buffer" {  } { { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:CU1\|CurrState.store" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DataPath:DP1\|ROM:romA\|rom\[16\]\[4\] register DataPath:DP1\|ROM:romA\|Q\[4\] 59.38 MHz 16.84 ns Internal " "Info: Clock \"clk\" has Internal fmax of 59.38 MHz between source register \"DataPath:DP1\|ROM:romA\|rom\[16\]\[4\]\" and destination register \"DataPath:DP1\|ROM:romA\|Q\[4\]\" (period= 16.84 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.363 ns + Longest register register " "Info: + Longest register to register delay is 4.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataPath:DP1\|ROM:romA\|rom\[16\]\[4\] 1 REG LCCOMB_X27_Y14_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y14_N8; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[16\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[16][4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.545 ns) 1.453 ns DataPath:DP1\|ROM:romA\|Mux3~21 2 COMB LCCOMB_X28_Y17_N26 1 " "Info: 2: + IC(0.908 ns) + CELL(0.545 ns) = 1.453 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { DataPath:DP1|ROM:romA|rom[16][4] DataPath:DP1|ROM:romA|Mux3~21 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 1.927 ns DataPath:DP1\|ROM:romA\|Mux3~22 3 COMB LCCOMB_X28_Y17_N2 1 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.927 ns; Loc. = LCCOMB_X28_Y17_N2; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { DataPath:DP1|ROM:romA|Mux3~21 DataPath:DP1|ROM:romA|Mux3~22 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 2.398 ns DataPath:DP1\|ROM:romA\|Mux3~23 4 COMB LCCOMB_X28_Y17_N20 1 " "Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 2.398 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { DataPath:DP1|ROM:romA|Mux3~22 DataPath:DP1|ROM:romA|Mux3~23 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 3.016 ns DataPath:DP1\|ROM:romA\|Mux3~27 5 COMB LCCOMB_X28_Y17_N18 1 " "Info: 5: + IC(0.296 ns) + CELL(0.322 ns) = 3.016 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { DataPath:DP1|ROM:romA|Mux3~23 DataPath:DP1|ROM:romA|Mux3~27 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.319 ns) 3.892 ns DataPath:DP1\|ROM:romA\|Mux3~28 6 COMB LCCOMB_X28_Y17_N0 1 " "Info: 6: + IC(0.557 ns) + CELL(0.319 ns) = 3.892 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { DataPath:DP1|ROM:romA|Mux3~27 DataPath:DP1|ROM:romA|Mux3~28 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 4.363 ns DataPath:DP1\|ROM:romA\|Q\[4\] 7 REG LCCOMB_X28_Y17_N16 4 " "Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 4.363 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { DataPath:DP1|ROM:romA|Mux3~28 DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 39.42 % ) " "Info: Total cell delay = 1.720 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.643 ns ( 60.58 % ) " "Info: Total interconnect delay = 2.643 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.363 ns" { DataPath:DP1|ROM:romA|rom[16][4] DataPath:DP1|ROM:romA|Mux3~21 DataPath:DP1|ROM:romA|Mux3~22 DataPath:DP1|ROM:romA|Mux3~23 DataPath:DP1|ROM:romA|Mux3~27 DataPath:DP1|ROM:romA|Mux3~28 DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.363 ns" { DataPath:DP1|ROM:romA|rom[16][4] {} DataPath:DP1|ROM:romA|Mux3~21 {} DataPath:DP1|ROM:romA|Mux3~22 {} DataPath:DP1|ROM:romA|Mux3~23 {} DataPath:DP1|ROM:romA|Mux3~27 {} DataPath:DP1|ROM:romA|Mux3~28 {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.908ns 0.296ns 0.293ns 0.296ns 0.557ns 0.293ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.322ns 0.319ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.386 ns - Smallest " "Info: - Smallest clock skew is -2.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.350 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.879 ns) 3.385 ns CU:CU1\|CurrState.store 2 REG LCFF_X29_Y18_N11 150 " "Info: 2: + IC(1.490 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LCFF_X29_Y18_N11; Fanout = 150; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.000 ns) 5.496 ns CU:CU1\|CurrState.store~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(2.111 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CU:CU1\|CurrState.store~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.322 ns) 7.350 ns DataPath:DP1\|ROM:romA\|Q\[4\] 4 REG LCCOMB_X28_Y17_N16 4 " "Info: 4: + IC(1.532 ns) + CELL(0.322 ns) = 7.350 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 30.16 % ) " "Info: Total cell delay = 2.217 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.133 ns ( 69.84 % ) " "Info: Total interconnect delay = 5.133 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.532ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.736 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.879 ns) 3.573 ns DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\] 2 REG LCFF_X29_Y17_N5 17 " "Info: 2: + IC(1.678 ns) + CELL(0.879 ns) = 3.573 ns; Loc. = LCFF_X29_Y17_N5; Fanout = 17; REG Node = 'DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.557 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.322 ns) 5.167 ns DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~395 3 COMB LCCOMB_X28_Y20_N6 3 " "Info: 3: + IC(1.272 ns) + CELL(0.322 ns) = 5.167 ns; Loc. = LCCOMB_X28_Y20_N6; Fanout = 3; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[22\]\[0\]~395'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] DataPath:DP1|ROM:romA|rom[22][0]~395 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.541 ns) 6.038 ns DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403 4 COMB LCCOMB_X28_Y20_N26 1 " "Info: 4: + IC(0.330 ns) + CELL(0.541 ns) = 6.038 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { DataPath:DP1|ROM:romA|rom[22][0]~395 DataPath:DP1|ROM:romA|rom[16][0]~403 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.000 ns) 8.074 ns DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(2.036 ns) + CELL(0.000 ns) = 8.074 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { DataPath:DP1|ROM:romA|rom[16][0]~403 DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.178 ns) 9.736 ns DataPath:DP1\|ROM:romA\|rom\[16\]\[4\] 6 REG LCCOMB_X27_Y14_N8 1 " "Info: 6: + IC(1.484 ns) + CELL(0.178 ns) = 9.736 ns; Loc. = LCCOMB_X27_Y14_N8; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[16\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl DataPath:DP1|ROM:romA|rom[16][4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.936 ns ( 30.16 % ) " "Info: Total cell delay = 2.936 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 69.84 % ) " "Info: Total interconnect delay = 6.800 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.736 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] DataPath:DP1|ROM:romA|rom[22][0]~395 DataPath:DP1|ROM:romA|rom[16][0]~403 DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl DataPath:DP1|ROM:romA|rom[16][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.736 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] {} DataPath:DP1|ROM:romA|rom[22][0]~395 {} DataPath:DP1|ROM:romA|rom[16][0]~403 {} DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl {} DataPath:DP1|ROM:romA|rom[16][4] {} } { 0.000ns 0.000ns 1.678ns 1.272ns 0.330ns 2.036ns 1.484ns } { 0.000ns 1.016ns 0.879ns 0.322ns 0.541ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.532ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.736 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] DataPath:DP1|ROM:romA|rom[22][0]~395 DataPath:DP1|ROM:romA|rom[16][0]~403 DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl DataPath:DP1|ROM:romA|rom[16][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.736 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] {} DataPath:DP1|ROM:romA|rom[22][0]~395 {} DataPath:DP1|ROM:romA|rom[16][0]~403 {} DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl {} DataPath:DP1|ROM:romA|rom[16][4] {} } { 0.000ns 0.000ns 1.678ns 1.272ns 0.330ns 2.036ns 1.484ns } { 0.000ns 1.016ns 0.879ns 0.322ns 0.541ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.671 ns + " "Info: + Micro setup delay of destination is 1.671 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.363 ns" { DataPath:DP1|ROM:romA|rom[16][4] DataPath:DP1|ROM:romA|Mux3~21 DataPath:DP1|ROM:romA|Mux3~22 DataPath:DP1|ROM:romA|Mux3~23 DataPath:DP1|ROM:romA|Mux3~27 DataPath:DP1|ROM:romA|Mux3~28 DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.363 ns" { DataPath:DP1|ROM:romA|rom[16][4] {} DataPath:DP1|ROM:romA|Mux3~21 {} DataPath:DP1|ROM:romA|Mux3~22 {} DataPath:DP1|ROM:romA|Mux3~23 {} DataPath:DP1|ROM:romA|Mux3~27 {} DataPath:DP1|ROM:romA|Mux3~28 {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.908ns 0.296ns 0.293ns 0.296ns 0.557ns 0.293ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.322ns 0.319ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.532ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.736 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] DataPath:DP1|ROM:romA|rom[22][0]~395 DataPath:DP1|ROM:romA|rom[16][0]~403 DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl DataPath:DP1|ROM:romA|rom[16][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.736 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] {} DataPath:DP1|ROM:romA|rom[22][0]~395 {} DataPath:DP1|ROM:romA|rom[16][0]~403 {} DataPath:DP1|ROM:romA|rom[16][0]~403clkctrl {} DataPath:DP1|ROM:romA|rom[16][4] {} } { 0.000ns 0.000ns 1.678ns 1.272ns 0.330ns 2.036ns 1.484ns } { 0.000ns 1.016ns 0.879ns 0.322ns 0.541ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[6\] DataPath:DP1\|ROM:romA\|rom\[21\]\[6\] clk 5.801 ns " "Info: Found hold time violation between source  pin or register \"DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[6\]\" and destination pin or register \"DataPath:DP1\|ROM:romA\|rom\[21\]\[6\]\" for clock \"clk\" (Hold time is 5.801 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.565 ns + Largest " "Info: + Largest clock skew is 7.565 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.485 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.879 ns) 3.576 ns DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\] 2 REG LCFF_X30_Y16_N19 17 " "Info: 2: + IC(1.681 ns) + CELL(0.879 ns) = 3.576 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 17; REG Node = 'DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.322 ns) 5.212 ns DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~383 3 COMB LCCOMB_X29_Y19_N28 4 " "Info: 3: + IC(1.314 ns) + CELL(0.322 ns) = 5.212 ns; Loc. = LCCOMB_X29_Y19_N28; Fanout = 4; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~383'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] DataPath:DP1|ROM:romA|rom[23][0]~383 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.322 ns) 6.645 ns DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384 4 COMB LCCOMB_X34_Y19_N10 1 " "Info: 4: + IC(1.111 ns) + CELL(0.322 ns) = 6.645 ns; Loc. = LCCOMB_X34_Y19_N10; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { DataPath:DP1|ROM:romA|rom[23][0]~383 DataPath:DP1|ROM:romA|rom[21][0]~384 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.000 ns) 8.631 ns DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(1.986 ns) + CELL(0.000 ns) = 8.631 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { DataPath:DP1|ROM:romA|rom[21][0]~384 DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.322 ns) 10.485 ns DataPath:DP1\|ROM:romA\|rom\[21\]\[6\] 6 REG LCCOMB_X30_Y17_N2 1 " "Info: 6: + IC(1.532 ns) + CELL(0.322 ns) = 10.485 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[21\]\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl DataPath:DP1|ROM:romA|rom[21][6] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.861 ns ( 27.29 % ) " "Info: Total cell delay = 2.861 ns ( 27.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.624 ns ( 72.71 % ) " "Info: Total interconnect delay = 7.624 ns ( 72.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.485 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] DataPath:DP1|ROM:romA|rom[23][0]~383 DataPath:DP1|ROM:romA|rom[21][0]~384 DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl DataPath:DP1|ROM:romA|rom[21][6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.485 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] {} DataPath:DP1|ROM:romA|rom[23][0]~383 {} DataPath:DP1|ROM:romA|rom[21][0]~384 {} DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl {} DataPath:DP1|ROM:romA|rom[21][6] {} } { 0.000ns 0.000ns 1.681ns 1.314ns 1.111ns 1.986ns 1.532ns } { 0.000ns 1.016ns 0.879ns 0.322ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.920 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.195 ns clk~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.602 ns) 2.920 ns DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[6\] 3 REG LCFF_X32_Y18_N17 36 " "Info: 3: + IC(1.123 ns) + CELL(0.602 ns) = 2.920 ns; Loc. = LCFF_X32_Y18_N17; Fanout = 36; REG Node = 'DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { clk~clkctrl DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 55.41 % ) " "Info: Total cell delay = 1.618 ns ( 55.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns ( 44.59 % ) " "Info: Total interconnect delay = 1.302 ns ( 44.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk clk~clkctrl DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~combout {} clk~clkctrl {} DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] {} } { 0.000ns 0.000ns 0.179ns 1.123ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.485 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] DataPath:DP1|ROM:romA|rom[23][0]~383 DataPath:DP1|ROM:romA|rom[21][0]~384 DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl DataPath:DP1|ROM:romA|rom[21][6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.485 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] {} DataPath:DP1|ROM:romA|rom[23][0]~383 {} DataPath:DP1|ROM:romA|rom[21][0]~384 {} DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl {} DataPath:DP1|ROM:romA|rom[21][6] {} } { 0.000ns 0.000ns 1.681ns 1.314ns 1.111ns 1.986ns 1.532ns } { 0.000ns 1.016ns 0.879ns 0.322ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk clk~clkctrl DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~combout {} clk~clkctrl {} DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] {} } { 0.000ns 0.000ns 0.179ns 1.123ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.487 ns - Shortest register register " "Info: - Shortest register to register delay is 1.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[6\] 1 REG LCFF_X32_Y18_N17 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N17; Fanout = 36; REG Node = 'DataPath:DP1\|InstructionSetOperations:ISO\|Register:regA\|A_Reg\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.521 ns) 1.487 ns DataPath:DP1\|ROM:romA\|rom\[21\]\[6\] 2 REG LCCOMB_X30_Y17_N2 1 " "Info: 2: + IC(0.966 ns) + CELL(0.521 ns) = 1.487 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[21\]\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] DataPath:DP1|ROM:romA|rom[21][6] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 35.04 % ) " "Info: Total cell delay = 0.521 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 64.96 % ) " "Info: Total interconnect delay = 0.966 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] DataPath:DP1|ROM:romA|rom[21][6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.487 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] {} DataPath:DP1|ROM:romA|rom[21][6] {} } { 0.000ns 0.966ns } { 0.000ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.485 ns" { clk DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] DataPath:DP1|ROM:romA|rom[23][0]~383 DataPath:DP1|ROM:romA|rom[21][0]~384 DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl DataPath:DP1|ROM:romA|rom[21][6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.485 ns" { clk {} clk~combout {} DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] {} DataPath:DP1|ROM:romA|rom[23][0]~383 {} DataPath:DP1|ROM:romA|rom[21][0]~384 {} DataPath:DP1|ROM:romA|rom[21][0]~384clkctrl {} DataPath:DP1|ROM:romA|rom[21][6] {} } { 0.000ns 0.000ns 1.681ns 1.314ns 1.111ns 1.986ns 1.532ns } { 0.000ns 1.016ns 0.879ns 0.322ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk clk~clkctrl DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~combout {} clk~clkctrl {} DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] {} } { 0.000ns 0.000ns 0.179ns 1.123ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] DataPath:DP1|ROM:romA|rom[21][6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.487 ns" { DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] {} DataPath:DP1|ROM:romA|rom[21][6] {} } { 0.000ns 0.966ns } { 0.000ns 0.521ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DataPath:DP1\|ROM:romA\|Q\[4\] init clk 7.740 ns register " "Info: tsu for register \"DataPath:DP1\|ROM:romA\|Q\[4\]\" (data pin = \"init\", clock pin = \"clk\") is 7.740 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.419 ns + Longest pin register " "Info: + Longest pin to register delay is 13.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns init 1 CLK PIN_A11 82 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_A11; Fanout = 82; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.701 ns) + CELL(0.483 ns) 8.037 ns DataPath:DP1\|ROM:romA\|Mux0~0 2 COMB LCCOMB_X28_Y15_N16 32 " "Info: 2: + IC(6.701 ns) + CELL(0.483 ns) = 8.037 ns; Loc. = LCCOMB_X28_Y15_N16; Fanout = 32; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.184 ns" { init DataPath:DP1|ROM:romA|Mux0~0 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.178 ns) 9.807 ns DataPath:DP1\|ROM:romA\|Mux3~25 3 COMB LCCOMB_X29_Y21_N26 1 " "Info: 3: + IC(1.592 ns) + CELL(0.178 ns) = 9.807 ns; Loc. = LCCOMB_X29_Y21_N26; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { DataPath:DP1|ROM:romA|Mux0~0 DataPath:DP1|ROM:romA|Mux3~25 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.521 ns) 10.632 ns DataPath:DP1\|ROM:romA\|Mux3~26 4 COMB LCCOMB_X29_Y21_N12 1 " "Info: 4: + IC(0.304 ns) + CELL(0.521 ns) = 10.632 ns; Loc. = LCCOMB_X29_Y21_N12; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { DataPath:DP1|ROM:romA|Mux3~25 DataPath:DP1|ROM:romA|Mux3~26 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.521 ns) 12.072 ns DataPath:DP1\|ROM:romA\|Mux3~27 5 COMB LCCOMB_X28_Y17_N18 1 " "Info: 5: + IC(0.919 ns) + CELL(0.521 ns) = 12.072 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { DataPath:DP1|ROM:romA|Mux3~26 DataPath:DP1|ROM:romA|Mux3~27 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.319 ns) 12.948 ns DataPath:DP1\|ROM:romA\|Mux3~28 6 COMB LCCOMB_X28_Y17_N0 1 " "Info: 6: + IC(0.557 ns) + CELL(0.319 ns) = 12.948 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux3~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { DataPath:DP1|ROM:romA|Mux3~27 DataPath:DP1|ROM:romA|Mux3~28 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 13.419 ns DataPath:DP1\|ROM:romA\|Q\[4\] 7 REG LCCOMB_X28_Y17_N16 4 " "Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 13.419 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { DataPath:DP1|ROM:romA|Mux3~28 DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.053 ns ( 22.75 % ) " "Info: Total cell delay = 3.053 ns ( 22.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.366 ns ( 77.25 % ) " "Info: Total interconnect delay = 10.366 ns ( 77.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.419 ns" { init DataPath:DP1|ROM:romA|Mux0~0 DataPath:DP1|ROM:romA|Mux3~25 DataPath:DP1|ROM:romA|Mux3~26 DataPath:DP1|ROM:romA|Mux3~27 DataPath:DP1|ROM:romA|Mux3~28 DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.419 ns" { init {} init~combout {} DataPath:DP1|ROM:romA|Mux0~0 {} DataPath:DP1|ROM:romA|Mux3~25 {} DataPath:DP1|ROM:romA|Mux3~26 {} DataPath:DP1|ROM:romA|Mux3~27 {} DataPath:DP1|ROM:romA|Mux3~28 {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.000ns 6.701ns 1.592ns 0.304ns 0.919ns 0.557ns 0.293ns } { 0.000ns 0.853ns 0.483ns 0.178ns 0.521ns 0.521ns 0.319ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.671 ns + " "Info: + Micro setup delay of destination is 1.671 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.350 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.879 ns) 3.385 ns CU:CU1\|CurrState.store 2 REG LCFF_X29_Y18_N11 150 " "Info: 2: + IC(1.490 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LCFF_X29_Y18_N11; Fanout = 150; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.000 ns) 5.496 ns CU:CU1\|CurrState.store~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(2.111 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CU:CU1\|CurrState.store~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.322 ns) 7.350 ns DataPath:DP1\|ROM:romA\|Q\[4\] 4 REG LCCOMB_X28_Y17_N16 4 " "Info: 4: + IC(1.532 ns) + CELL(0.322 ns) = 7.350 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 30.16 % ) " "Info: Total cell delay = 2.217 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.133 ns ( 69.84 % ) " "Info: Total interconnect delay = 5.133 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.532ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.419 ns" { init DataPath:DP1|ROM:romA|Mux0~0 DataPath:DP1|ROM:romA|Mux3~25 DataPath:DP1|ROM:romA|Mux3~26 DataPath:DP1|ROM:romA|Mux3~27 DataPath:DP1|ROM:romA|Mux3~28 DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.419 ns" { init {} init~combout {} DataPath:DP1|ROM:romA|Mux0~0 {} DataPath:DP1|ROM:romA|Mux3~25 {} DataPath:DP1|ROM:romA|Mux3~26 {} DataPath:DP1|ROM:romA|Mux3~27 {} DataPath:DP1|ROM:romA|Mux3~28 {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.000ns 6.701ns 1.592ns 0.304ns 0.919ns 0.557ns 0.293ns } { 0.000ns 0.853ns 0.483ns 0.178ns 0.521ns 0.521ns 0.319ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[4] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.532ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk RAMout\[0\] DataPath:DP1\|ROM:romA\|Q\[0\] 13.225 ns register " "Info: tco from clock \"clk\" to destination pin \"RAMout\[0\]\" through register \"DataPath:DP1\|ROM:romA\|Q\[0\]\" is 13.225 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.378 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.879 ns) 3.385 ns CU:CU1\|CurrState.store 2 REG LCFF_X29_Y18_N11 150 " "Info: 2: + IC(1.490 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LCFF_X29_Y18_N11; Fanout = 150; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.000 ns) 5.496 ns CU:CU1\|CurrState.store~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(2.111 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CU:CU1\|CurrState.store~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.322 ns) 7.378 ns DataPath:DP1\|ROM:romA\|Q\[0\] 4 REG LCCOMB_X30_Y16_N28 4 " "Info: 4: + IC(1.560 ns) + CELL(0.322 ns) = 7.378 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[0] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 30.05 % ) " "Info: Total cell delay = 2.217 ns ( 30.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.161 ns ( 69.95 % ) " "Info: Total interconnect delay = 5.161 ns ( 69.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[0] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.560ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.847 ns + Longest register pin " "Info: + Longest register to pin delay is 5.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataPath:DP1\|ROM:romA\|Q\[0\] 1 REG LCCOMB_X30_Y16_N28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|Q[0] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.851 ns) + CELL(2.996 ns) 5.847 ns RAMout\[0\] 2 PIN PIN_B13 0 " "Info: 2: + IC(2.851 ns) + CELL(2.996 ns) = 5.847 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'RAMout\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { DataPath:DP1|ROM:romA|Q[0] RAMout[0] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 51.24 % ) " "Info: Total cell delay = 2.996 ns ( 51.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.851 ns ( 48.76 % ) " "Info: Total interconnect delay = 2.851 ns ( 48.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { DataPath:DP1|ROM:romA|Q[0] RAMout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { DataPath:DP1|ROM:romA|Q[0] {} RAMout[0] {} } { 0.000ns 2.851ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[0] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.560ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { DataPath:DP1|ROM:romA|Q[0] RAMout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { DataPath:DP1|ROM:romA|Q[0] {} RAMout[0] {} } { 0.000ns 2.851ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DataPath:DP1\|ROM:romA\|Q\[1\] init clk -2.556 ns register " "Info: th for register \"DataPath:DP1\|ROM:romA\|Q\[1\]\" (data pin = \"init\", clock pin = \"clk\") is -2.556 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.322 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns clk 1 CLK PIN_M1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.879 ns) 3.385 ns CU:CU1\|CurrState.store 2 REG LCFF_X29_Y18_N11 150 " "Info: 2: + IC(1.490 ns) + CELL(0.879 ns) = 3.385 ns; Loc. = LCFF_X29_Y18_N11; Fanout = 150; REG Node = 'CU:CU1\|CurrState.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk CU:CU1|CurrState.store } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.000 ns) 5.496 ns CU:CU1\|CurrState.store~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(2.111 ns) + CELL(0.000 ns) = 5.496 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CU:CU1\|CurrState.store~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.322 ns) 7.322 ns DataPath:DP1\|ROM:romA\|Q\[1\] 4 REG LCCOMB_X30_Y19_N24 4 " "Info: 4: + IC(1.504 ns) + CELL(0.322 ns) = 7.322 ns; Loc. = LCCOMB_X30_Y19_N24; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 30.28 % ) " "Info: Total cell delay = 2.217 ns ( 30.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.105 ns ( 69.72 % ) " "Info: Total interconnect delay = 5.105 ns ( 69.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.322 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.322 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[1] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.504ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.878 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns init 1 CLK PIN_A11 82 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_A11; Fanout = 82; CLK Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.096 ns) + CELL(0.278 ns) 7.227 ns DataPath:DP1\|ROM:romA\|Mux6~24 2 COMB LCCOMB_X30_Y22_N0 1 " "Info: 2: + IC(6.096 ns) + CELL(0.278 ns) = 7.227 ns; Loc. = LCCOMB_X30_Y22_N0; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux6~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { init DataPath:DP1|ROM:romA|Mux6~24 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 7.692 ns DataPath:DP1\|ROM:romA\|Mux6~26 3 COMB LCCOMB_X30_Y22_N26 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 7.692 ns; Loc. = LCCOMB_X30_Y22_N26; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux6~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { DataPath:DP1|ROM:romA|Mux6~24 DataPath:DP1|ROM:romA|Mux6~26 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.178 ns) 8.778 ns DataPath:DP1\|ROM:romA\|Mux6~27 4 COMB LCCOMB_X30_Y19_N16 1 " "Info: 4: + IC(0.908 ns) + CELL(0.178 ns) = 8.778 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux6~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { DataPath:DP1|ROM:romA|Mux6~26 DataPath:DP1|ROM:romA|Mux6~27 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.319 ns) 9.405 ns DataPath:DP1\|ROM:romA\|Mux6~28 5 COMB LCCOMB_X30_Y19_N12 1 " "Info: 5: + IC(0.308 ns) + CELL(0.319 ns) = 9.405 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux6~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { DataPath:DP1|ROM:romA|Mux6~27 DataPath:DP1|ROM:romA|Mux6~28 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 9.878 ns DataPath:DP1\|ROM:romA\|Q\[1\] 6 REG LCCOMB_X30_Y19_N24 4 " "Info: 6: + IC(0.295 ns) + CELL(0.178 ns) = 9.878 ns; Loc. = LCCOMB_X30_Y19_N24; Fanout = 4; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { DataPath:DP1|ROM:romA|Mux6~28 DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.984 ns ( 20.09 % ) " "Info: Total cell delay = 1.984 ns ( 20.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.894 ns ( 79.91 % ) " "Info: Total interconnect delay = 7.894 ns ( 79.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.878 ns" { init DataPath:DP1|ROM:romA|Mux6~24 DataPath:DP1|ROM:romA|Mux6~26 DataPath:DP1|ROM:romA|Mux6~27 DataPath:DP1|ROM:romA|Mux6~28 DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.878 ns" { init {} init~combout {} DataPath:DP1|ROM:romA|Mux6~24 {} DataPath:DP1|ROM:romA|Mux6~26 {} DataPath:DP1|ROM:romA|Mux6~27 {} DataPath:DP1|ROM:romA|Mux6~28 {} DataPath:DP1|ROM:romA|Q[1] {} } { 0.000ns 0.000ns 6.096ns 0.287ns 0.908ns 0.308ns 0.295ns } { 0.000ns 0.853ns 0.278ns 0.178ns 0.178ns 0.319ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.322 ns" { clk CU:CU1|CurrState.store CU:CU1|CurrState.store~clkctrl DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.322 ns" { clk {} clk~combout {} CU:CU1|CurrState.store {} CU:CU1|CurrState.store~clkctrl {} DataPath:DP1|ROM:romA|Q[1] {} } { 0.000ns 0.000ns 1.490ns 2.111ns 1.504ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.878 ns" { init DataPath:DP1|ROM:romA|Mux6~24 DataPath:DP1|ROM:romA|Mux6~26 DataPath:DP1|ROM:romA|Mux6~27 DataPath:DP1|ROM:romA|Mux6~28 DataPath:DP1|ROM:romA|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.878 ns" { init {} init~combout {} DataPath:DP1|ROM:romA|Mux6~24 {} DataPath:DP1|ROM:romA|Mux6~26 {} DataPath:DP1|ROM:romA|Mux6~27 {} DataPath:DP1|ROM:romA|Mux6~28 {} DataPath:DP1|ROM:romA|Q[1] {} } { 0.000ns 0.000ns 6.096ns 0.287ns 0.908ns 0.308ns 0.295ns } { 0.000ns 0.853ns 0.278ns 0.178ns 0.178ns 0.319ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 269 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 17:23:16 2015 " "Info: Processing ended: Tue Dec 08 17:23:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
