============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Mon Nov 13 21:10:19 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(98)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight' is used before its declaration in ../../ahb_pwm.v(874)
HDL-5007 WARNING: identifier 'c' is used before its declaration in ../../ahb_pwm.v(875)
HDL-1007 : analyze verilog file ../../gpio_controler.v
HDL-1007 : analyze verilog file ../../vga_show.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (587 clock/control pins, 1 other pins).
SYN-4027 : Net vga_show_inst/vga_clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4025 : Tag rtl::Net vga_show_inst/vga_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1146 instances
RUN-0007 : 473 luts, 609 seqs, 13 mslices, 7 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1279 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1095 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     29      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     545     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  20   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 22
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1144 instances, 473 luts, 609 seqs, 20 slices, 4 macros(20 instances: 13 mslices 7 lslices)
PHY-0007 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 5730, tnet num: 1277, tinst num: 1144, tnode num: 8087, tedge num: 9393.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.226854s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173042
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 130494, overlap = 6.25
PHY-3002 : Step(2): len = 115349, overlap = 6.25
PHY-3002 : Step(3): len = 78107.9, overlap = 6.25
PHY-3002 : Step(4): len = 76846.9, overlap = 4
PHY-3002 : Step(5): len = 60639.6, overlap = 4.25
PHY-3002 : Step(6): len = 56495.4, overlap = 6.25
PHY-3002 : Step(7): len = 53219.9, overlap = 6.25
PHY-3002 : Step(8): len = 49935.9, overlap = 4.25
PHY-3002 : Step(9): len = 46685.4, overlap = 5.375
PHY-3002 : Step(10): len = 43063.7, overlap = 5.5
PHY-3002 : Step(11): len = 39870.7, overlap = 8.53125
PHY-3002 : Step(12): len = 37539.2, overlap = 14.8438
PHY-3002 : Step(13): len = 36110, overlap = 13.8438
PHY-3002 : Step(14): len = 34981, overlap = 15.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.90688e-05
PHY-3002 : Step(15): len = 34381.6, overlap = 17.1562
PHY-3002 : Step(16): len = 34472.1, overlap = 17.2812
PHY-3002 : Step(17): len = 35036, overlap = 19.0312
PHY-3002 : Step(18): len = 35317.6, overlap = 18.9688
PHY-3002 : Step(19): len = 34154.3, overlap = 14.8125
PHY-3002 : Step(20): len = 34122.1, overlap = 16.8125
PHY-3002 : Step(21): len = 34114.2, overlap = 16.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000131393
PHY-3002 : Step(22): len = 34284.5, overlap = 14.5
PHY-3002 : Step(23): len = 34495.9, overlap = 14.1562
PHY-3002 : Step(24): len = 34911.7, overlap = 13.2812
PHY-3002 : Step(25): len = 34991.5, overlap = 11.4062
PHY-3002 : Step(26): len = 34570.5, overlap = 10.1562
PHY-3002 : Step(27): len = 34473.2, overlap = 9.8125
PHY-3002 : Step(28): len = 34240.9, overlap = 8.78125
PHY-3002 : Step(29): len = 34268.8, overlap = 4.625
PHY-3002 : Step(30): len = 33725.1, overlap = 4.84375
PHY-3002 : Step(31): len = 33968.8, overlap = 3.96875
PHY-3002 : Step(32): len = 33712.6, overlap = 4.1875
PHY-3002 : Step(33): len = 33601.4, overlap = 6.5
PHY-3002 : Step(34): len = 33353.6, overlap = 4.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000262786
PHY-3002 : Step(35): len = 33336.9, overlap = 2.375
PHY-3002 : Step(36): len = 33149, overlap = 2.375
PHY-3002 : Step(37): len = 33121, overlap = 2.46875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000525571
PHY-3002 : Step(38): len = 33081.7, overlap = 2.6875
PHY-3002 : Step(39): len = 33047.1, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004548s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (343.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026686s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12217e-06
PHY-3002 : Step(40): len = 32813.1, overlap = 21.0312
PHY-3002 : Step(41): len = 32698.8, overlap = 22.0625
PHY-3002 : Step(42): len = 31244.2, overlap = 28.5312
PHY-3002 : Step(43): len = 31413.9, overlap = 33.9062
PHY-3002 : Step(44): len = 29643.2, overlap = 36.9688
PHY-3002 : Step(45): len = 29793.1, overlap = 39.2812
PHY-3002 : Step(46): len = 30066.1, overlap = 44.25
PHY-3002 : Step(47): len = 28459.6, overlap = 43
PHY-3002 : Step(48): len = 28198.9, overlap = 41.5625
PHY-3002 : Step(49): len = 28614.9, overlap = 41.5312
PHY-3002 : Step(50): len = 28038.5, overlap = 38.9688
PHY-3002 : Step(51): len = 28301.2, overlap = 38.4375
PHY-3002 : Step(52): len = 28425.2, overlap = 38.4375
PHY-3002 : Step(53): len = 28007.5, overlap = 37.7188
PHY-3002 : Step(54): len = 27986.5, overlap = 36.7812
PHY-3002 : Step(55): len = 27593.6, overlap = 35.3125
PHY-3002 : Step(56): len = 26634.7, overlap = 37.5
PHY-3002 : Step(57): len = 26702.9, overlap = 36.5625
PHY-3002 : Step(58): len = 26748.6, overlap = 37.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.24435e-06
PHY-3002 : Step(59): len = 25971.5, overlap = 36.6875
PHY-3002 : Step(60): len = 25951.9, overlap = 36.6875
PHY-3002 : Step(61): len = 25951.9, overlap = 36.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64887e-05
PHY-3002 : Step(62): len = 26006.5, overlap = 34.8125
PHY-3002 : Step(63): len = 26083.8, overlap = 34.125
PHY-3002 : Step(64): len = 25935.2, overlap = 30.6562
PHY-3002 : Step(65): len = 25980.5, overlap = 29.5312
PHY-3002 : Step(66): len = 26319.5, overlap = 25.2188
PHY-3002 : Step(67): len = 26369.2, overlap = 24.75
PHY-3002 : Step(68): len = 26320.6, overlap = 21.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022662s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.58449e-05
PHY-3002 : Step(69): len = 27019.5, overlap = 41.7812
PHY-3002 : Step(70): len = 27193.4, overlap = 39.5
PHY-3002 : Step(71): len = 26751.9, overlap = 39.5625
PHY-3002 : Step(72): len = 26733.9, overlap = 39.7812
PHY-3002 : Step(73): len = 26694.6, overlap = 41.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.16899e-05
PHY-3002 : Step(74): len = 26452.4, overlap = 40.5312
PHY-3002 : Step(75): len = 26525.1, overlap = 39.25
PHY-3002 : Step(76): len = 26738.1, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.33797e-05
PHY-3002 : Step(77): len = 26728.3, overlap = 33.7188
PHY-3002 : Step(78): len = 26829.4, overlap = 32.5312
PHY-3002 : Step(79): len = 26973.3, overlap = 28.0938
PHY-3002 : Step(80): len = 27023.8, overlap = 29.7188
PHY-3002 : Step(81): len = 26993.2, overlap = 25.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000126759
PHY-3002 : Step(82): len = 27309.7, overlap = 24.625
PHY-3002 : Step(83): len = 27405.2, overlap = 24.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000241746
PHY-3002 : Step(84): len = 27622.1, overlap = 24.0625
PHY-3002 : Step(85): len = 27735.7, overlap = 24.1562
PHY-3002 : Step(86): len = 28078.7, overlap = 24.875
PHY-3002 : Step(87): len = 27919.9, overlap = 22.4375
PHY-3002 : Step(88): len = 27860.9, overlap = 21.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 5730, tnet num: 1277, tinst num: 1144, tnode num: 8087, tedge num: 9393.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 21.19 peak overflow 0.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1279.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36936, over cnt = 173(1%), over = 561, worst = 12
PHY-1001 : End global iterations;  0.062751s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (99.6%)

PHY-1001 : Congestion index: top1 = 46.67, top5 = 36.13, top10 = 30.29, top15 = 24.90.
PHY-1001 : End incremental global routing;  0.083333s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (75.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031398s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.132016s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (82.8%)

OPT-1001 : Current memory(MB): used = 148, reserve = 121, peak = 148.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 795/1279.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36936, over cnt = 173(1%), over = 561, worst = 12
PHY-1002 : len = 39320, over cnt = 83(0%), over = 221, worst = 10
PHY-1002 : len = 41720, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 41720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.068288s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.4%)

PHY-1001 : Congestion index: top1 = 40.69, top5 = 33.68, top10 = 29.74, top15 = 25.28.
OPT-1001 : End congestion update;  0.083455s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022007s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.105540s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.6%)

OPT-1001 : Current memory(MB): used = 149, reserve = 122, peak = 149.
OPT-1001 : End physical optimization;  0.465640s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (100.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 473 LUT to BLE ...
SYN-4008 : Packed 473 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 554 remaining SEQ's ...
SYN-4005 : Packed 404 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 150 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 623/757 primitive instances ...
PHY-3001 : End packing;  0.056925s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.8%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 410 instances
RUN-1001 : 183 mslices, 183 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1224 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1035 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 54 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 408 instances, 366 slices, 4 macros(20 instances: 13 mslices 7 lslices)
PHY-3001 : Cell area utilization is 16%
PHY-3001 : After packing: Len = 29743.8, Over = 35.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 4861, tnet num: 1222, tinst num: 408, tnode num: 6447, tedge num: 8034.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.361552s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.27477e-05
PHY-3002 : Step(89): len = 28693.4, overlap = 33.75
PHY-3002 : Step(90): len = 28447.5, overlap = 35.75
PHY-3002 : Step(91): len = 27995.1, overlap = 36
PHY-3002 : Step(92): len = 27871, overlap = 36.25
PHY-3002 : Step(93): len = 27812.7, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.245e-05
PHY-3002 : Step(94): len = 28241.9, overlap = 33.75
PHY-3002 : Step(95): len = 28479.7, overlap = 31.75
PHY-3002 : Step(96): len = 28434.5, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0001249
PHY-3002 : Step(97): len = 28849.1, overlap = 32.75
PHY-3002 : Step(98): len = 29123.1, overlap = 32
PHY-3002 : Step(99): len = 29249.5, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.071783s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (239.4%)

PHY-3001 : Trial Legalized: Len = 33543.8
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021082s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158418
PHY-3002 : Step(100): len = 30935, overlap = 15.25
PHY-3002 : Step(101): len = 30239, overlap = 22.5
PHY-3002 : Step(102): len = 29971, overlap = 24.5
PHY-3002 : Step(103): len = 29844, overlap = 27.25
PHY-3002 : Step(104): len = 29809.6, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000316836
PHY-3002 : Step(105): len = 29985.5, overlap = 25.75
PHY-3002 : Step(106): len = 30175.1, overlap = 23.5
PHY-3002 : Step(107): len = 30237.1, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000611679
PHY-3002 : Step(108): len = 30386.1, overlap = 23
PHY-3002 : Step(109): len = 30590, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32256.8, Over = 0
PHY-3001 : End spreading;  0.002398s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 32256.8, Over = 0
RUN-1003 : finish command "place" in  2.890511s wall, 4.359375s user + 2.093750s system = 6.453125s CPU (223.3%)

RUN-1004 : used memory is 142 MB, reserved memory is 115 MB, peak memory is 150 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 410 instances
RUN-1001 : 183 mslices, 183 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1224 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1035 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 54 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 4861, tnet num: 1222, tinst num: 408, tnode num: 6447, tedge num: 8034.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 183 mslices, 183 lslices, 35 pads, 1 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 41688, over cnt = 152(1%), over = 232, worst = 8
PHY-1002 : len = 42832, over cnt = 77(0%), over = 106, worst = 8
PHY-1002 : len = 44152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.110112s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (156.1%)

PHY-1001 : Congestion index: top1 = 41.46, top5 = 36.07, top10 = 31.12, top15 = 26.41.
PHY-1001 : End global routing;  0.132782s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (141.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 164, reserve = 137, peak = 167.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net vga_show_inst/vga_clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 255, reserve = 230, peak = 255.
PHY-1001 : End build detailed router design. 1.332293s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 12200, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.180282s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (104.0%)

PHY-1001 : Current memory(MB): used = 266, reserve = 241, peak = 266.
PHY-1001 : End phase 1; 0.182684s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (102.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Patch 780 net; 0.768174s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.7%)

PHY-1022 : len = 80680, over cnt = 281(0%), over = 289, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 267, reserve = 242, peak = 267.
PHY-1001 : End initial routed; 0.818444s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (101.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1174(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.279128s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 270, reserve = 245, peak = 270.
PHY-1001 : End phase 2; 1.097634s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (101.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 80680, over cnt = 281(0%), over = 289, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.003432s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 80968, over cnt = 61(0%), over = 61, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.367355s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 81392, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.100224s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 81480, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.035318s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 81488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.018413s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (169.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1174(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.280293s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 107 feed throughs used by 59 nets
PHY-1001 : End commit to database; 0.113776s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.1%)

PHY-1001 : Current memory(MB): used = 282, reserve = 257, peak = 282.
PHY-1001 : End phase 3; 0.953042s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (100.0%)

PHY-1003 : Routed, final wirelength = 81488
PHY-1001 : Current memory(MB): used = 282, reserve = 257, peak = 282.
PHY-1001 : End export database. 0.004613s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  3.643775s wall, 3.593750s user + 0.062500s system = 3.656250s CPU (100.3%)

RUN-1003 : finish command "route" in  4.047282s wall, 4.015625s user + 0.109375s system = 4.125000s CPU (101.9%)

RUN-1004 : used memory is 253 MB, reserved memory is 229 MB, peak memory is 282 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        29
  #input                    6
  #output                  23
  #inout                    0

Utilization Statistics
#lut                      516   out of   5824    8.86%
#reg                      609   out of   5824   10.46%
#le                       666
  #lut only                57   out of    666    8.56%
  #reg only               150   out of    666   22.52%
  #lut&reg                459   out of    666   68.92%
#dsp                        2   out of     10   20.00%
#bram                       1   out of     26    3.85%
  #bram9k                   1
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       29   out of     55   52.73%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf           GCLK               pll                u_pll/pll_inst.clkc0    329
#2        vga_show_inst/vga_clk    GCLK               pll                u_pll/pll_inst.clkc1    17
#3        I_clk_25m_dup_1          GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   I_clk_25m        INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tck       INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tdi       INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tms       INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
    I_rst_n         INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
   I_uart_rx        INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
   O_jtag_tdo      OUTPUT         C6        LVCMOS18           8            NONE       NONE    
     O_led0        OUTPUT         J5        LVCMOS18           8            NONE       NONE    
     O_led1        OUTPUT         H5        LVCMOS18           8            NONE       NONE    
     O_led2        OUTPUT         G4        LVCMOS18           8            NONE       NONE    
   O_uart_tx       OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  vga_blue[4]      OUTPUT         A9        LVCMOS18           8            NONE       NONE    
  vga_blue[3]      OUTPUT        A11        LVCMOS18           8            NONE       NONE    
  vga_blue[2]      OUTPUT         B8        LVCMOS18           8            NONE       NONE    
  vga_blue[1]      OUTPUT        A10        LVCMOS18           8            NONE       NONE    
  vga_blue[0]      OUTPUT         B9        LVCMOS18           8            NONE       NONE    
  vga_green[5]     OUTPUT         L1        LVCMOS18           8            NONE       NONE    
  vga_green[4]     OUTPUT        E10        LVCMOS18           8            NONE       NONE    
  vga_green[3]     OUTPUT         K1        LVCMOS18           8            NONE       NONE    
  vga_green[2]     OUTPUT        B11        LVCMOS18           8            NONE       NONE    
  vga_green[1]     OUTPUT         A8        LVCMOS18           8            NONE       NONE    
  vga_green[0]     OUTPUT        B10        LVCMOS18           8            NONE       NONE    
   vga_hsync       OUTPUT         G3        LVCMOS18           8            NONE       NONE    
   vga_red[4]      OUTPUT         F9        LVCMOS18           8            NONE       NONE    
   vga_red[3]      OUTPUT         L2        LVCMOS18           8            NONE       NONE    
   vga_red[2]      OUTPUT         E9        LVCMOS18           8            NONE       NONE    
   vga_red[1]      OUTPUT         K2        LVCMOS18           8            NONE       NONE    
   vga_red[0]      OUTPUT        F10        LVCMOS18           8            NONE       NONE    
   vga_vsync       OUTPUT        C10        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------+
|Instance        |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------+
|top             |SF1_SOC    |666    |496     |20      |609     |1       |2       |
|  u_SF1_MCU     |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm     |ahb_pwm    |591    |437     |4       |582     |1       |2       |
|    uut         |rom_weight |0      |0       |0       |0       |1       |0       |
|  u_pll         |pll        |0      |0       |0       |0       |0       |0       |
|  vga_show_inst |vga_show   |72     |56      |16      |26      |0       |0       |
+---------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1006  
    #2          2        28   
    #3          3        45   
    #4          4        19   
    #5        5-10       27   
    #6        11-50      58   
    #7       51-100      1    
    #8       101-500     3    
  Average     2.74            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 408
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1224, pip num: 10155
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 107
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 478 valid insts, and 25764 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111010010000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.329448s wall, 6.437500s user + 0.031250s system = 6.468750s CPU (486.6%)

RUN-1004 : used memory is 252 MB, reserved memory is 227 MB, peak memory is 417 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231113_211019.log"
