{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 11:15:21 2013 " "Info: Processing started: Thu May 02 11:15:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Project EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "107 107 " "Critical Warning: No exact pin location assignment(s) for 107 pins of 107 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[5\] " "Info: Pin ADDR_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2800 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[4\] " "Info: Pin ADDR_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2800 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[3\] " "Info: Pin ADDR_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2800 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[2\] " "Info: Pin ADDR_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2800 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[1\] " "Info: Pin ADDR_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2800 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[0\] " "Info: Pin ADDR_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2800 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[7\] " "Info: Pin DATA_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[6\] " "Info: Pin DATA_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[5\] " "Info: Pin DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[4\] " "Info: Pin DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[3\] " "Info: Pin DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[2\] " "Info: Pin DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[1\] " "Info: Pin DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[0\] " "Info: Pin DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W00 " "Info: Pin W00 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W00 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1136 616 792 1152 "W00" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W00 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[7\] " "Info: Pin CNTR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[6\] " "Info: Pin CNTR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IsStringInit0 " "Info: Pin IsStringInit0 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { IsStringInit0 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -280 144 320 -264 "IsStringInit0" "" } { -267 334 346 -136 "isStringInit0" "" } { -288 80 147 -272 "IsStringInit0" "" } { 896 2480 2492 984 "IsStringInit0" "" } { 220 -456 -397 232 "IsStringInit0" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IsStringInit0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isTag " "Info: Pin isTag not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { isTag } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 448 -840 -664 464 "isTag" "" } { 440 -880 -840 456 "isTag" "" } { -440 -360 -344 -400 "isTag" "" } { -56 -456 -408 -40 "isTag" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { isTag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W01 " "Info: Pin W01 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W01 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1152 616 792 1168 "W01" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W10 " "Info: Pin W10 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W10 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1168 616 792 1184 "W10" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W11 " "Info: Pin W11 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W11 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 616 792 1200 "W11" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W20 " "Info: Pin W20 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W20 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1200 616 792 1216 "W20" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W21 " "Info: Pin W21 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W21 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1216 616 792 1232 "W21" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W30 " "Info: Pin W30 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W30 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 616 792 1248 "W30" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W31 " "Info: Pin W31 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W31 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1248 616 792 1264 "W31" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[7\] " "Info: Pin cell00\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[6\] " "Info: Pin cell00\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[5\] " "Info: Pin cell00\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[4\] " "Info: Pin cell00\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[3\] " "Info: Pin cell00\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[2\] " "Info: Pin cell00\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[1\] " "Info: Pin cell00\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[0\] " "Info: Pin cell00\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[7\] " "Info: Pin cell01\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[6\] " "Info: Pin cell01\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[5\] " "Info: Pin cell01\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[4\] " "Info: Pin cell01\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[3\] " "Info: Pin cell01\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[2\] " "Info: Pin cell01\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[1\] " "Info: Pin cell01\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[0\] " "Info: Pin cell01\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[7\] " "Info: Pin cell02\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[6\] " "Info: Pin cell02\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[5\] " "Info: Pin cell02\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[4\] " "Info: Pin cell02\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[3\] " "Info: Pin cell02\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[2\] " "Info: Pin cell02\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[1\] " "Info: Pin cell02\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[0\] " "Info: Pin cell02\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[7\] " "Info: Pin cell03\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[6\] " "Info: Pin cell03\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[5\] " "Info: Pin cell03\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[4\] " "Info: Pin cell03\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[3\] " "Info: Pin cell03\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[2\] " "Info: Pin cell03\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[1\] " "Info: Pin cell03\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[0\] " "Info: Pin cell03\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[7\] " "Info: Pin cell10\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[6\] " "Info: Pin cell10\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[5\] " "Info: Pin cell10\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[4\] " "Info: Pin cell10\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[3\] " "Info: Pin cell10\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[2\] " "Info: Pin cell10\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[1\] " "Info: Pin cell10\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[0\] " "Info: Pin cell10\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_0\[3\] " "Info: Pin TAG_0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_0[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -128 528 704 -112 "TAG_0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_0\[2\] " "Info: Pin TAG_0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_0[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -128 528 704 -112 "TAG_0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_0\[1\] " "Info: Pin TAG_0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_0[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -128 528 704 -112 "TAG_0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_0\[0\] " "Info: Pin TAG_0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_0[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -128 528 704 -112 "TAG_0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_1\[3\] " "Info: Pin TAG_1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_1[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 528 704 -56 "TAG_1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_1\[2\] " "Info: Pin TAG_1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_1[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 528 704 -56 "TAG_1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_1\[1\] " "Info: Pin TAG_1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_1[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 528 704 -56 "TAG_1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_1\[0\] " "Info: Pin TAG_1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_1[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 528 704 -56 "TAG_1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_2\[3\] " "Info: Pin TAG_2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_2[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -16 528 704 0 "TAG_2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_2\[2\] " "Info: Pin TAG_2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_2[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -16 528 704 0 "TAG_2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_2\[1\] " "Info: Pin TAG_2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_2[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -16 528 704 0 "TAG_2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_2\[0\] " "Info: Pin TAG_2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_2[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -16 528 704 0 "TAG_2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_3\[3\] " "Info: Pin TAG_3\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_3[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 528 704 56 "TAG_3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_3\[2\] " "Info: Pin TAG_3\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_3[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 528 704 56 "TAG_3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_3\[1\] " "Info: Pin TAG_3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_3[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 528 704 56 "TAG_3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG_3\[0\] " "Info: Pin TAG_3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG_3[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 528 704 56 "TAG_3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Info: Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Info: Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Info: Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Info: Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Info: Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Info: Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GetSring " "Info: Pin GetSring not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { GetSring } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 88 -752 -584 104 "GetSring" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GetSring } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SetString " "Info: Pin SetString not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SetString } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { -24 -376 -324 -12 "setString" "" } { 504 -800 -784 550 "setString" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetString } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[1\] " "Info: Pin CNTR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[0\] " "Info: Pin CNTR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[2\] " "Info: Pin CNTR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[3\] " "Info: Pin CNTR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[5\] " "Info: Pin CNTR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[4\] " "Info: Pin CNTR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[7\] " "Info: Pin DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[6\] " "Info: Pin DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[5\] " "Info: Pin DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[4\] " "Info: Pin DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[3\] " "Info: Pin DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[2\] " "Info: Pin DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[1\] " "Info: Pin DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[0\] " "Info: Pin DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ_CMD " "Info: Pin READ_CMD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { READ_CMD } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 16 -752 -584 32 "READ_CMD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE_CMD " "Info: Pin WRITE_CMD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { WRITE_CMD } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 -752 -584 8 "WRITE_CMD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst47  " "Info: Automatically promoted node inst47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 176 584 648 224 "inst47" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst48  " "Info: Automatically promoted node inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 280 584 648 328 "inst48" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst49  " "Info: Automatically promoted node inst49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 384 584 648 432 "inst49" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst50  " "Info: Automatically promoted node inst50 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst62  " "Info: Automatically promoted node inst62 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst63  " "Info: Automatically promoted node inst63 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 288 1088 1152 336 "inst63" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst64  " "Info: Automatically promoted node inst64 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 392 1088 1152 440 "inst64" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst65  " "Info: Automatically promoted node inst65 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 496 1088 1152 544 "inst65" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst78  " "Info: Automatically promoted node inst78 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 192 1584 1648 240 "inst78" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst78 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst79  " "Info: Automatically promoted node inst79 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 296 1584 1648 344 "inst79" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst79 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst80  " "Info: Automatically promoted node inst80 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 400 1584 1648 448 "inst80" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst80 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst81  " "Info: Automatically promoted node inst81 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 504 1584 1648 552 "inst81" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst81 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst94  " "Info: Automatically promoted node inst94 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 200 2088 2152 248 "inst94" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst94 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst95  " "Info: Automatically promoted node inst95 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 304 2088 2152 352 "inst95" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst95 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst96  " "Info: Automatically promoted node inst96 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 408 2088 2152 456 "inst96" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst96 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst97  " "Info: Automatically promoted node inst97 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 512 2088 2152 560 "inst97" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst97 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "107 unused 3.3V 27 80 0 " "Info: Number of I/O pins in group: 107 (unused VREF, 3.3V VCCIO, 27 input, 80 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.353 ns register register " "Info: Estimated most critical path is register to register delay of 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LAB_X19_Y8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y8; Fanout = 3; REG Node = 'lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 0.403 ns lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0 2 COMB LAB_X19_Y8 3 " "Info: 2: + IC(0.046 ns) + CELL(0.357 ns) = 0.403 ns; Loc. = LAB_X19_Y8; Fanout = 3; COMB Node = 'lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] lpm_compare_4bit:inst35|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.154 ns) 0.910 ns inst200~0 3 COMB LAB_X18_Y8 15 " "Info: 3: + IC(0.353 ns) + CELL(0.154 ns) = 0.910 ns; Loc. = LAB_X18_Y8; Fanout = 15; COMB Node = 'inst200~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { lpm_compare_4bit:inst35|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0 inst200~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 416 -944 -880 496 "inst200" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.311 ns inst202 4 COMB LAB_X18_Y8 4 " "Info: 4: + IC(0.129 ns) + CELL(0.272 ns) = 1.311 ns; Loc. = LAB_X18_Y8; Fanout = 4; COMB Node = 'inst202'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { inst200~0 inst202 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 264 -32 32 312 "inst202" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.746 ns) 2.353 ns lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LAB_X17_Y8 3 " "Info: 5: + IC(0.296 ns) + CELL(0.746 ns) = 2.353 ns; Loc. = LAB_X17_Y8; Fanout = 3; REG Node = 'lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { inst202 lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 64.98 % ) " "Info: Total cell delay = 1.529 ns ( 64.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.824 ns ( 35.02 % ) " "Info: Total interconnect delay = 0.824 ns ( 35.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[1] lpm_compare_4bit:inst35|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0 inst200~0 inst202 lpm_ff_4bit:inst233|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "80 " "Warning: Found 80 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[5\] 0 " "Info: Pin \"ADDR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[4\] 0 " "Info: Pin \"ADDR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[3\] 0 " "Info: Pin \"ADDR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[2\] 0 " "Info: Pin \"ADDR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[1\] 0 " "Info: Pin \"ADDR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[0\] 0 " "Info: Pin \"ADDR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[7\] 0 " "Info: Pin \"DATA_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[6\] 0 " "Info: Pin \"DATA_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[5\] 0 " "Info: Pin \"DATA_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[4\] 0 " "Info: Pin \"DATA_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[3\] 0 " "Info: Pin \"DATA_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[2\] 0 " "Info: Pin \"DATA_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[1\] 0 " "Info: Pin \"DATA_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[0\] 0 " "Info: Pin \"DATA_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W00 0 " "Info: Pin \"W00\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IsStringInit0 0 " "Info: Pin \"IsStringInit0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "isTag 0 " "Info: Pin \"isTag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W01 0 " "Info: Pin \"W01\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W10 0 " "Info: Pin \"W10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W11 0 " "Info: Pin \"W11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W20 0 " "Info: Pin \"W20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W21 0 " "Info: Pin \"W21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W30 0 " "Info: Pin \"W30\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W31 0 " "Info: Pin \"W31\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[7\] 0 " "Info: Pin \"cell00\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[6\] 0 " "Info: Pin \"cell00\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[5\] 0 " "Info: Pin \"cell00\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[4\] 0 " "Info: Pin \"cell00\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[3\] 0 " "Info: Pin \"cell00\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[2\] 0 " "Info: Pin \"cell00\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[1\] 0 " "Info: Pin \"cell00\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[0\] 0 " "Info: Pin \"cell00\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[7\] 0 " "Info: Pin \"cell01\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[6\] 0 " "Info: Pin \"cell01\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[5\] 0 " "Info: Pin \"cell01\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[4\] 0 " "Info: Pin \"cell01\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[3\] 0 " "Info: Pin \"cell01\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[2\] 0 " "Info: Pin \"cell01\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[1\] 0 " "Info: Pin \"cell01\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[0\] 0 " "Info: Pin \"cell01\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[7\] 0 " "Info: Pin \"cell02\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[6\] 0 " "Info: Pin \"cell02\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[5\] 0 " "Info: Pin \"cell02\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[4\] 0 " "Info: Pin \"cell02\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[3\] 0 " "Info: Pin \"cell02\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[2\] 0 " "Info: Pin \"cell02\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[1\] 0 " "Info: Pin \"cell02\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[0\] 0 " "Info: Pin \"cell02\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[7\] 0 " "Info: Pin \"cell03\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[6\] 0 " "Info: Pin \"cell03\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[5\] 0 " "Info: Pin \"cell03\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[4\] 0 " "Info: Pin \"cell03\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[3\] 0 " "Info: Pin \"cell03\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[2\] 0 " "Info: Pin \"cell03\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[1\] 0 " "Info: Pin \"cell03\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[0\] 0 " "Info: Pin \"cell03\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[7\] 0 " "Info: Pin \"cell10\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[6\] 0 " "Info: Pin \"cell10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[5\] 0 " "Info: Pin \"cell10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[4\] 0 " "Info: Pin \"cell10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[3\] 0 " "Info: Pin \"cell10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[2\] 0 " "Info: Pin \"cell10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[1\] 0 " "Info: Pin \"cell10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[0\] 0 " "Info: Pin \"cell10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_0\[3\] 0 " "Info: Pin \"TAG_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_0\[2\] 0 " "Info: Pin \"TAG_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_0\[1\] 0 " "Info: Pin \"TAG_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_0\[0\] 0 " "Info: Pin \"TAG_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_1\[3\] 0 " "Info: Pin \"TAG_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_1\[2\] 0 " "Info: Pin \"TAG_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_1\[1\] 0 " "Info: Pin \"TAG_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_1\[0\] 0 " "Info: Pin \"TAG_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_2\[3\] 0 " "Info: Pin \"TAG_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_2\[2\] 0 " "Info: Pin \"TAG_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_2\[1\] 0 " "Info: Pin \"TAG_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_2\[0\] 0 " "Info: Pin \"TAG_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_3\[3\] 0 " "Info: Pin \"TAG_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_3\[2\] 0 " "Info: Pin \"TAG_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_3\[1\] 0 " "Info: Pin \"TAG_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG_3\[0\] 0 " "Info: Pin \"TAG_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 11:15:30 2013 " "Info: Processing ended: Thu May 02 11:15:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
