./rtl/core/ULA/ULA.v
./rtl/core/ULA/full_barrel_shifter.v
./rtl/core/ULA/left_barrel_shifter.v
./rtl/core/ULA/barrel_shifter_r.v
./rtl/core/core/core.v
./rtl/core/Adder/sklansky_adder.v
./rtl/core/Adder/prefix_operator.v
./rtl/core/ImmediateExtender/ImmediateExtender.v
./rtl/core/RegisterFile/register_file.v
./rtl/core/RegisterFile/mux2to1.v
./rtl/core/RegisterFile/gen_mux.v
./rtl/core/RegisterFile/register_d.v
./rtl/core/RegisterFile/decoderN.v
./rtl/core/Dataflow/Dataflow.v
./rtl/core/ControlUnit/control_unit.v
./rtl/peripheral/UART/uart_rx.v
./rtl/peripheral/UART/uart.v
./rtl/peripheral/UART/FIFO.v
./rtl/peripheral/UART/uart_tx.v
./rtl/peripheral/UART/edge_detector.v
./rtl/memory/Cache/instruction_cache_control.v
./rtl/memory/Cache/instruction_cache_path.v
./rtl/memory/Cache/instruction_cache.v
./rtl/memory/SD/sd_cmd_sender.v
./rtl/memory/SD/sd_controller.v
./rtl/memory/SD/sd_receiver.v
./rtl/memory/ROM/ROM.v
./rtl/memory/RAM/single_port_ram.v
./rtl/memory/SDRAM/sdram_init.v
./rtl/memory/SDRAM/sdram_controller.v
./rtl/memory/SDRAM/sdram_ref.v
./rtl/memory/SDRAM/sdram_read_write.v
./rtl/memory/SDRAM/sdram_controller2.v
./rtl/memory/SDRAM/sync_parallel_counter.v
./rtl/memory/Controller/memory_controller.v
./toplevel/peripheral/UART/uart_echo_top.v
./toplevel/peripheral/UART/uart_top.v
./toplevel/memory/SD/sd_controller_test_driver.v
./toplevel/memory/SD/sd_controller_top.v
./testbench/core/ULA/barrel_shifter_r_tb.v
./testbench/core/ULA/left_barrel_shifter_tb.v
./testbench/core/ULA/ULA_tb.v
./testbench/core/ULA/full_barrel_shifter_tb.v
./testbench/core/core/RV64I_tb.v
./testbench/core/core/RV32I_uart_tb.v
./testbench/core/core/RV32I_tb.v
./testbench/core/Adder/sklansky_adder_tb.v
./testbench/core/ImmediateExtender/ImmediateExtender_tb.v
./testbench/core/RegisterFile/register_file_tb.v
./testbench/core/RegisterFile/decoderN_tb.v
./testbench/core/RegisterFile/gen_mux_tb.v
./testbench/core/RegisterFile/register_d_tb.v
./testbench/core/Dataflow/Dataflow_RV32I_tb.v
./testbench/core/Dataflow/Dataflow_RV64I_tb.v
./testbench/core/ControlUnit/control_unit_RV64I_tb.v
./testbench/core/ControlUnit/control_unit_RV32I_tb.v
./testbench/peripheral/UART/uart_rx_tb.v
./testbench/peripheral/UART/FIFO_tb.v
./testbench/peripheral/UART/uart_tx_tb.v
./testbench/peripheral/UART/uart_tb.v
./testbench/memory/Cache/instruction_cache_tb.v
./testbench/memory/SD/sd_controller_tb.v
./testbench/memory/SD/sd_model.v
./testbench/memory/ROM/ROM_tb.v
./testbench/memory/RAM/single_port_ram_tb.v
./testbench/memory/SDRAM/sync_parallel_counter_tb.v
./testbench/memory/SDRAM/sdram_controller_tb.v
./testbench/memory/Controller/memory_controller_tb.v
./synthesis/Altera/SDRAM_test/db/pll_altpll.v
./synthesis/Altera/SDRAM_test/sdram_test_toplevel.v
./synthesis/Altera/SDRAM_test/pll_inst.v
./synthesis/Altera/SDRAM_test/pll.v
./synthesis/Altera/SDRAM_test/sdram_test2.v
./synthesis/Altera/SDRAM_test/sdram_test.v
./utils/7_segments/hexa7seg.v
./utils/7_segments/display.v
