# Assignment 3: Vivado Lab 1

Open Vivado and create VHDL projects to synthesize, implement, generate bitstream, and program FPGA for
1. Lab 1 Project 1: LED decoder
2. Lab 1 Project 2: Single-digit hex counter


#### Program Outcome 6: (*Experimentation*)

The student will be able to represent and document designs, perform simulations and synthesize implementations using software tools provided by an FPGA vendor.
