{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1447732215379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "InstructionCycleOperations EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"InstructionCycleOperations\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1447732215402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1447732215444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1447732215444 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1447732215972 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1447732215990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1447732216898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1447732216898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1447732216898 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1447732216898 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447732216914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447732216914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447732216914 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1447732216914 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin\[5\] " "Pin IRin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin[5] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin\[6\] " "Pin IRin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin[6] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin\[7\] " "Pin IRin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin[7] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[0\] " "Pin MeminstOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MeminstOut[0] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MeminstOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[1\] " "Pin MeminstOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MeminstOut[1] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MeminstOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[2\] " "Pin MeminstOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MeminstOut[2] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MeminstOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[3\] " "Pin MeminstOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MeminstOut[3] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MeminstOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[4\] " "Pin MeminstOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MeminstOut[4] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MeminstOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR75\[0\] " "Pin IR75\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR75[0] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR75[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR75\[1\] " "Pin IR75\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR75[1] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR75[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR75\[2\] " "Pin IR75\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR75[2] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR75[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[0\] " "Pin IR40\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR40[0] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR40[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[1\] " "Pin IR40\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR40[1] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR40[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[2\] " "Pin IR40\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR40[2] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR40[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[3\] " "Pin IR40\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR40[3] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR40[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[4\] " "Pin IR40\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR40[4] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR40[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IROut\[0\] " "Pin IROut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IROut[0] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IROut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IROut\[1\] " "Pin IROut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IROut[1] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IROut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IROut\[2\] " "Pin IROut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IROut[2] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IROut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IROut\[3\] " "Pin IROut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IROut[3] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IROut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IROut\[4\] " "Pin IROut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IROut[4] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IROut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IROut\[5\] " "Pin IROut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IROut[5] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IROut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IROut\[6\] " "Pin IROut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IROut[6] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IROut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IROut\[7\] " "Pin IROut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IROut[7] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IROut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[0\] " "Pin PCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCOut[0] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[1\] " "Pin PCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCOut[1] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[2\] " "Pin PCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCOut[2] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[3\] " "Pin PCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCOut[3] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[4\] " "Pin PCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCOut[4] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMPmuxOut\[0\] " "Pin IMPmuxOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMPmuxOut[0] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMPmuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMPmuxOut\[1\] " "Pin IMPmuxOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMPmuxOut[1] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMPmuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMPmuxOut\[2\] " "Pin IMPmuxOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMPmuxOut[2] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMPmuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMPmuxOut\[3\] " "Pin IMPmuxOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMPmuxOut[3] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMPmuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMPmuxOut\[4\] " "Pin IMPmuxOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMPmuxOut[4] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMPmuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IncOut\[0\] " "Pin IncOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IncOut[0] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IncOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IncOut\[1\] " "Pin IncOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IncOut[1] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IncOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IncOut\[2\] " "Pin IncOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IncOut[2] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IncOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IncOut\[3\] " "Pin IncOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IncOut[3] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IncOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IncOut\[4\] " "Pin IncOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IncOut[4] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IncOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstSel " "Pin MeminstSel not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MeminstSel } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MeminstSel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMPsel " "Pin IMPsel not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMPsel } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMPsel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin\[0\] " "Pin IRin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin[0] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Pin clear not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clear } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRload " "Pin IRload not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRload } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCload " "Pin PCload not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCload } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin\[1\] " "Pin IRin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin[1] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin\[2\] " "Pin IRin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin[2] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin\[3\] " "Pin IRin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin[3] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin\[4\] " "Pin IRin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin[4] } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447732217046 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1447732217046 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "InstructionCycleOperations.sdc " "Synopsys Design Constraints File file not found: 'InstructionCycleOperations.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1447732217262 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1447732217263 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1447732217266 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447732217284 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447732217284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clear (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node clear (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447732217284 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clear } } } { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447732217284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1447732217429 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1447732217429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1447732217429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1447732217430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1447732217431 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1447732217432 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1447732217432 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1447732217433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1447732217445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1447732217445 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1447732217445 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 3.3V 12 36 0 " "Number of I/O pins in group: 48 (unused VREF, 3.3V VCCIO, 12 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1447732217448 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1447732217448 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1447732217448 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447732217449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447732217449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447732217449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447732217449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447732217449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447732217449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447732217449 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447732217449 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1447732217449 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1447732217449 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447732217485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1447732218492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447732218636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1447732218660 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1447732219207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447732219207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1447732219282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X11_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } { { "loc" "" { Generic "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} 0 0 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1447732219982 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1447732219982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447732220322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1447732220325 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1447732220325 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1447732220341 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1447732220346 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[0\] 0 " "Pin \"MeminstOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[1\] 0 " "Pin \"MeminstOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[2\] 0 " "Pin \"MeminstOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[3\] 0 " "Pin \"MeminstOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[4\] 0 " "Pin \"MeminstOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR75\[0\] 0 " "Pin \"IR75\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR75\[1\] 0 " "Pin \"IR75\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR75\[2\] 0 " "Pin \"IR75\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[0\] 0 " "Pin \"IR40\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[1\] 0 " "Pin \"IR40\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[2\] 0 " "Pin \"IR40\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[3\] 0 " "Pin \"IR40\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[4\] 0 " "Pin \"IR40\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IROut\[0\] 0 " "Pin \"IROut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IROut\[1\] 0 " "Pin \"IROut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IROut\[2\] 0 " "Pin \"IROut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IROut\[3\] 0 " "Pin \"IROut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IROut\[4\] 0 " "Pin \"IROut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IROut\[5\] 0 " "Pin \"IROut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IROut\[6\] 0 " "Pin \"IROut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IROut\[7\] 0 " "Pin \"IROut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[0\] 0 " "Pin \"PCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[1\] 0 " "Pin \"PCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[2\] 0 " "Pin \"PCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[3\] 0 " "Pin \"PCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[4\] 0 " "Pin \"PCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMPmuxOut\[0\] 0 " "Pin \"IMPmuxOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMPmuxOut\[1\] 0 " "Pin \"IMPmuxOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMPmuxOut\[2\] 0 " "Pin \"IMPmuxOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMPmuxOut\[3\] 0 " "Pin \"IMPmuxOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMPmuxOut\[4\] 0 " "Pin \"IMPmuxOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IncOut\[0\] 0 " "Pin \"IncOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IncOut\[1\] 0 " "Pin \"IncOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IncOut\[2\] 0 " "Pin \"IncOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IncOut\[3\] 0 " "Pin \"IncOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IncOut\[4\] 0 " "Pin \"IncOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447732220351 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1447732220351 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1447732220481 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1447732220493 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1447732220584 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447732220878 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1447732220967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/output_files/InstructionCycleOperations.fit.smsg " "Generated suppressed messages file C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/output_files/InstructionCycleOperations.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1447732221124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447732221463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 19:50:21 2015 " "Processing ended: Mon Nov 16 19:50:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447732221463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447732221463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447732221463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1447732221463 ""}
