INFO: [VRFC 10-2263] Analyzing Verilog file "I:/GitHub/FPGA-Study/DavinciDEV/Projet-Simulation/MyFirstProjet/MyFirstProjet.srcs/sources_1/new/ledtwinkle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledtwinkle
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/GitHub/FPGA-Study/DavinciDEV/Projet-Simulation/MyFirstProjet/MyFirstProjet.srcs/sim_1/new/tb_twinkle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_twinkle
