Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 17:23:52 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     81          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (97)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (210)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (97)
-------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (210)
--------------------------------------------------
 There are 210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  214          inf        0.000                      0                  214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            button_touch_length_checker_1/total_duration_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 1.587ns (19.304%)  route 6.634ns (80.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.857     8.221    button_touch_length_checker_1/P15
    SLICE_X63Y51         FDCE                                         f  button_touch_length_checker_1/total_duration_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            button_touch_length_checker_1/total_duration_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 1.587ns (19.304%)  route 6.634ns (80.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.857     8.221    button_touch_length_checker_1/P15
    SLICE_X63Y51         FDCE                                         f  button_touch_length_checker_1/total_duration_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 1.587ns (20.028%)  route 6.337ns (79.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.560     7.924    main_state_switcher_1/state_reg[3]_0
    SLICE_X64Y51         FDPE                                         f  main_state_switcher_1/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 1.587ns (20.028%)  route 6.337ns (79.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.560     7.924    main_state_switcher_1/state_reg[3]_0
    SLICE_X64Y51         FDCE                                         f  main_state_switcher_1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 1.587ns (20.028%)  route 6.337ns (79.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.560     7.924    main_state_switcher_1/state_reg[3]_0
    SLICE_X64Y51         FDCE                                         f  main_state_switcher_1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 1.587ns (20.028%)  route 6.337ns (79.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.560     7.924    main_state_switcher_1/state_reg[3]_0
    SLICE_X64Y51         FDCE                                         f  main_state_switcher_1/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            button_touch_length_checker_1/total_duration_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 1.587ns (20.419%)  route 6.185ns (79.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.409     7.772    button_touch_length_checker_1/P15
    SLICE_X63Y50         FDCE                                         f  button_touch_length_checker_1/total_duration_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            button_touch_length_checker_1/total_duration_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 1.587ns (20.419%)  route 6.185ns (79.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.409     7.772    button_touch_length_checker_1/P15
    SLICE_X63Y50         FDCE                                         f  button_touch_length_checker_1/total_duration_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            button_touch_length_checker_1/total_duration_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 1.587ns (20.419%)  route 6.185ns (79.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.409     7.772    button_touch_length_checker_1/P15
    SLICE_X63Y50         FDCE                                         f  button_touch_length_checker_1/total_duration_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            button_touch_length_checker_1/total_duration_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 1.587ns (20.419%)  route 6.185ns (79.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.240    button_touch_length_checker_1/P15_IBUF
    SLICE_X48Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.364 f  button_touch_length_checker_1/button_in_d1_i_1/O
                         net (fo=54, routed)          3.409     7.772    button_touch_length_checker_1/P15
    SLICE_X63Y50         FDCE                                         f  button_touch_length_checker_1/total_duration_reg[23]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.158ns (51.260%)  route 0.150ns (48.740%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[0]/G
    SLICE_X65Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_state_switcher_1/next_state_reg[0]/Q
                         net (fo=5, routed)           0.150     0.308    main_state_switcher_1/next_state[0]
    SLICE_X64Y51         FDPE                                         r  main_state_switcher_1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.263ns (78.179%)  route 0.073ns (21.821%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDCE                         0.000     0.000 r  main_state_switcher_1/state_reg[2]/C
    SLICE_X64Y51         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  main_state_switcher_1/state_reg[2]/Q
                         net (fo=6, routed)           0.073     0.291    main_state_switcher_1/Q[2]
    SLICE_X65Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.336 r  main_state_switcher_1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    main_state_switcher_1/next_state_reg[1]_i_1_n_0
    SLICE_X65Y51         LDCE                                         r  main_state_switcher_1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_touch_length_checker_1/whether_long_touch_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_touch_length_checker_1/whether_long_touch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE                         0.000     0.000 r  button_touch_length_checker_1/whether_long_touch_reg/C
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_touch_length_checker_1/whether_long_touch_reg/Q
                         net (fo=5, routed)           0.180     0.321    button_touch_length_checker_1/power_menu_button_long
    SLICE_X63Y52         LUT4 (Prop_lut4_I3_O)        0.045     0.366 r  button_touch_length_checker_1/whether_long_touch_i_1/O
                         net (fo=1, routed)           0.000     0.366    button_touch_length_checker_1/whether_long_touch_i_1_n_0
    SLICE_X63Y52         FDCE                                         r  button_touch_length_checker_1/whether_long_touch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_1/button_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_1/button_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDCE                         0.000     0.000 r  debounce_1/button_out_reg/C
    SLICE_X59Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_1/button_out_reg/Q
                         net (fo=32, routed)          0.180     0.321    debounce_1/power_menu_button
    SLICE_X59Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.366 r  debounce_1/button_out_i_1/O
                         net (fo=1, routed)           0.000     0.366    debounce_1/button_out_i_1_n_0
    SLICE_X59Y45         FDCE                                         r  debounce_1/button_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.158ns (42.920%)  route 0.210ns (57.080%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[1]/G
    SLICE_X65Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_state_switcher_1/next_state_reg[1]/Q
                         net (fo=5, routed)           0.210     0.368    main_state_switcher_1/next_state[1]
    SLICE_X64Y51         FDCE                                         r  main_state_switcher_1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.158ns (42.920%)  route 0.210ns (57.080%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[3]/G
    SLICE_X65Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_state_switcher_1/next_state_reg[3]/Q
                         net (fo=5, routed)           0.210     0.368    main_state_switcher_1/next_state[3]
    SLICE_X64Y51         FDCE                                         r  main_state_switcher_1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_touch_length_checker_1/whether_short_touch_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_touch_length_checker_1/whether_short_touch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDCE                         0.000     0.000 r  button_touch_length_checker_1/whether_short_touch_reg/C
    SLICE_X62Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_touch_length_checker_1/whether_short_touch_reg/Q
                         net (fo=3, routed)           0.185     0.326    button_touch_length_checker_1/power_menu_button_short
    SLICE_X62Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  button_touch_length_checker_1/whether_short_touch_i_1/O
                         net (fo=1, routed)           0.000     0.371    button_touch_length_checker_1/whether_short_touch_i_1_n_0
    SLICE_X62Y49         FDCE                                         r  button_touch_length_checker_1/whether_short_touch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standard_clock_generator_60_1/nolabel_line31/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            standard_clock_generator_60_1/nolabel_line31/accumulator_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE                         0.000     0.000 r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[15]/C
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[15]/Q
                         net (fo=2, routed)           0.133     0.274    standard_clock_generator_60_1/nolabel_line31/accumulator[15]
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  standard_clock_generator_60_1/nolabel_line31/accumulator0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.385    standard_clock_generator_60_1/nolabel_line31/data0[15]
    SLICE_X62Y53         FDRE                                         r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standard_clock_generator_60_1/nolabel_line31/accumulator_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            standard_clock_generator_60_1/nolabel_line31/accumulator_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE                         0.000     0.000 r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[23]/C
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[23]/Q
                         net (fo=2, routed)           0.133     0.274    standard_clock_generator_60_1/nolabel_line31/accumulator[23]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  standard_clock_generator_60_1/nolabel_line31/accumulator0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.385    standard_clock_generator_60_1/nolabel_line31/data0[23]
    SLICE_X62Y55         FDRE                                         r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 standard_clock_generator_60_1/nolabel_line31/accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            standard_clock_generator_60_1/nolabel_line31/accumulator_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE                         0.000     0.000 r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[7]/C
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[7]/Q
                         net (fo=2, routed)           0.134     0.275    standard_clock_generator_60_1/nolabel_line31/accumulator[7]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  standard_clock_generator_60_1/nolabel_line31/accumulator0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.386    standard_clock_generator_60_1/nolabel_line31/data0[7]
    SLICE_X62Y51         FDRE                                         r  standard_clock_generator_60_1/nolabel_line31/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------





