Information: Updating graph... (UID-83)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : riscv
Version: J-2014.09-SP4
Date   : Sat Mar 16 00:10:29 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.59
  Critical Path Slack:           4.40
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        258
  Leaf Cell Count:               6228
  Buf/Inv Cell Count:             484
  Buf Cell Count:                 188
  Inv Cell Count:                 296
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4737
  Sequential Cell Count:         1491
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11368.115305
  Noncombinational Area:  9881.881417
  Buf/Inv Area:            830.288447
  Total Buffer Area:           380.71
  Total Inverter Area:         449.58
  Macro/Black Box Area:  61909.027344
  Net Area:               4958.730066
  -----------------------------------
  Cell Area:             83159.024066
  Design Area:           88117.754133


  Design Rules
  -----------------------------------
  Total Number of Nets:          6481
  Nets With Violations:             3
  Max Trans Violations:             1
  Max Cap Violations:               2
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.14
  Logic Optimization:                  4.23
  Mapping Optimization:               18.93
  -----------------------------------------
  Overall Compile Time:               63.55
  Overall Compile Wall Clock Time:    97.32

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
