{
  "module_name": "mmsch_v2_0.h",
  "hash_id": "e27a26d0b9af776a0290983242f8e22243353e9fbb5fa32ec423371e8c1128c9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/mmsch_v2_0.h",
  "human_readable_source": " \n\n#ifndef __MMSCH_V2_0_H__\n#define __MMSCH_V2_0_H__\n\n\n\n#define mmMMSCH_UCODE_ADDR                                                                             0x0000\n#define mmMMSCH_UCODE_ADDR_BASE_IDX                                                                    0\n#define mmMMSCH_UCODE_DATA                                                                             0x0001\n#define mmMMSCH_UCODE_DATA_BASE_IDX                                                                    0\n#define mmMMSCH_SRAM_ADDR                                                                              0x0002\n#define mmMMSCH_SRAM_ADDR_BASE_IDX                                                                     0\n#define mmMMSCH_SRAM_DATA                                                                              0x0003\n#define mmMMSCH_SRAM_DATA_BASE_IDX                                                                     0\n#define mmMMSCH_VF_SRAM_OFFSET                                                                         0x0004\n#define mmMMSCH_VF_SRAM_OFFSET_BASE_IDX                                                                0\n#define mmMMSCH_DB_SRAM_OFFSET                                                                         0x0005\n#define mmMMSCH_DB_SRAM_OFFSET_BASE_IDX                                                                0\n#define mmMMSCH_CTX_SRAM_OFFSET                                                                        0x0006\n#define mmMMSCH_CTX_SRAM_OFFSET_BASE_IDX                                                               0\n#define mmMMSCH_CTL                                                                                    0x0007\n#define mmMMSCH_CTL_BASE_IDX                                                                           0\n#define mmMMSCH_INTR                                                                                   0x0008\n#define mmMMSCH_INTR_BASE_IDX                                                                          0\n#define mmMMSCH_INTR_ACK                                                                               0x0009\n#define mmMMSCH_INTR_ACK_BASE_IDX                                                                      0\n#define mmMMSCH_INTR_STATUS                                                                            0x000a\n#define mmMMSCH_INTR_STATUS_BASE_IDX                                                                   0\n#define mmMMSCH_VF_VMID                                                                                0x000b\n#define mmMMSCH_VF_VMID_BASE_IDX                                                                       0\n#define mmMMSCH_VF_CTX_ADDR_LO                                                                         0x000c\n#define mmMMSCH_VF_CTX_ADDR_LO_BASE_IDX                                                                0\n#define mmMMSCH_VF_CTX_ADDR_HI                                                                         0x000d\n#define mmMMSCH_VF_CTX_ADDR_HI_BASE_IDX                                                                0\n#define mmMMSCH_VF_CTX_SIZE                                                                            0x000e\n#define mmMMSCH_VF_CTX_SIZE_BASE_IDX                                                                   0\n#define mmMMSCH_VF_GPCOM_ADDR_LO                                                                       0x000f\n#define mmMMSCH_VF_GPCOM_ADDR_LO_BASE_IDX                                                              0\n#define mmMMSCH_VF_GPCOM_ADDR_HI                                                                       0x0010\n#define mmMMSCH_VF_GPCOM_ADDR_HI_BASE_IDX                                                              0\n#define mmMMSCH_VF_GPCOM_SIZE                                                                          0x0011\n#define mmMMSCH_VF_GPCOM_SIZE_BASE_IDX                                                                 0\n#define mmMMSCH_VF_MAILBOX_HOST                                                                        0x0012\n#define mmMMSCH_VF_MAILBOX_HOST_BASE_IDX                                                               0\n#define mmMMSCH_VF_MAILBOX_RESP                                                                        0x0013\n#define mmMMSCH_VF_MAILBOX_RESP_BASE_IDX                                                               0\n#define mmMMSCH_VF_MAILBOX_0                                                                           0x0014\n#define mmMMSCH_VF_MAILBOX_0_BASE_IDX                                                                  0\n#define mmMMSCH_VF_MAILBOX_0_RESP                                                                      0x0015\n#define mmMMSCH_VF_MAILBOX_0_RESP_BASE_IDX                                                             0\n#define mmMMSCH_VF_MAILBOX_1                                                                           0x0016\n#define mmMMSCH_VF_MAILBOX_1_BASE_IDX                                                                  0\n#define mmMMSCH_VF_MAILBOX_1_RESP                                                                      0x0017\n#define mmMMSCH_VF_MAILBOX_1_RESP_BASE_IDX                                                             0\n#define mmMMSCH_CNTL                                                                                   0x001c\n#define mmMMSCH_CNTL_BASE_IDX                                                                          0\n#define mmMMSCH_NONCACHE_OFFSET0                                                                       0x001d\n#define mmMMSCH_NONCACHE_OFFSET0_BASE_IDX                                                              0\n#define mmMMSCH_NONCACHE_SIZE0                                                                         0x001e\n#define mmMMSCH_NONCACHE_SIZE0_BASE_IDX                                                                0\n#define mmMMSCH_NONCACHE_OFFSET1                                                                       0x001f\n#define mmMMSCH_NONCACHE_OFFSET1_BASE_IDX                                                              0\n#define mmMMSCH_NONCACHE_SIZE1                                                                         0x0020\n#define mmMMSCH_NONCACHE_SIZE1_BASE_IDX                                                                0\n#define mmMMSCH_PDEBUG_STATUS                                                                          0x0021\n#define mmMMSCH_PDEBUG_STATUS_BASE_IDX                                                                 0\n#define mmMMSCH_PDEBUG_DATA_32UPPERBITS                                                                0x0022\n#define mmMMSCH_PDEBUG_DATA_32UPPERBITS_BASE_IDX                                                       0\n#define mmMMSCH_PDEBUG_DATA_32LOWERBITS                                                                0x0023\n#define mmMMSCH_PDEBUG_DATA_32LOWERBITS_BASE_IDX                                                       0\n#define mmMMSCH_PDEBUG_EPC                                                                             0x0024\n#define mmMMSCH_PDEBUG_EPC_BASE_IDX                                                                    0\n#define mmMMSCH_PDEBUG_EXCCAUSE                                                                        0x0025\n#define mmMMSCH_PDEBUG_EXCCAUSE_BASE_IDX                                                               0\n#define mmMMSCH_PROC_STATE1                                                                            0x0026\n#define mmMMSCH_PROC_STATE1_BASE_IDX                                                                   0\n#define mmMMSCH_LAST_MC_ADDR                                                                           0x0027\n#define mmMMSCH_LAST_MC_ADDR_BASE_IDX                                                                  0\n#define mmMMSCH_LAST_MEM_ACCESS_HI                                                                     0x0028\n#define mmMMSCH_LAST_MEM_ACCESS_HI_BASE_IDX                                                            0\n#define mmMMSCH_LAST_MEM_ACCESS_LO                                                                     0x0029\n#define mmMMSCH_LAST_MEM_ACCESS_LO_BASE_IDX                                                            0\n#define mmMMSCH_IOV_ACTIVE_FCN_ID                                                                      0x002a\n#define mmMMSCH_IOV_ACTIVE_FCN_ID_BASE_IDX                                                             0\n#define mmMMSCH_SCRATCH_0                                                                              0x002b\n#define mmMMSCH_SCRATCH_0_BASE_IDX                                                                     0\n#define mmMMSCH_SCRATCH_1                                                                              0x002c\n#define mmMMSCH_SCRATCH_1_BASE_IDX                                                                     0\n#define mmMMSCH_GPUIOV_SCH_BLOCK_0                                                                     0x002d\n#define mmMMSCH_GPUIOV_SCH_BLOCK_0_BASE_IDX                                                            0\n#define mmMMSCH_GPUIOV_CMD_CONTROL_0                                                                   0x002e\n#define mmMMSCH_GPUIOV_CMD_CONTROL_0_BASE_IDX                                                          0\n#define mmMMSCH_GPUIOV_CMD_STATUS_0                                                                    0x002f\n#define mmMMSCH_GPUIOV_CMD_STATUS_0_BASE_IDX                                                           0\n#define mmMMSCH_GPUIOV_VM_BUSY_STATUS_0                                                                0x0030\n#define mmMMSCH_GPUIOV_VM_BUSY_STATUS_0_BASE_IDX                                                       0\n#define mmMMSCH_GPUIOV_ACTIVE_FCNS_0                                                                   0x0031\n#define mmMMSCH_GPUIOV_ACTIVE_FCNS_0_BASE_IDX                                                          0\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_0                                                                 0x0032\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_0_BASE_IDX                                                        0\n#define mmMMSCH_GPUIOV_DW6_0                                                                           0x0033\n#define mmMMSCH_GPUIOV_DW6_0_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_DW7_0                                                                           0x0034\n#define mmMMSCH_GPUIOV_DW7_0_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_DW8_0                                                                           0x0035\n#define mmMMSCH_GPUIOV_DW8_0_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_SCH_BLOCK_1                                                                     0x0036\n#define mmMMSCH_GPUIOV_SCH_BLOCK_1_BASE_IDX                                                            0\n#define mmMMSCH_GPUIOV_CMD_CONTROL_1                                                                   0x0037\n#define mmMMSCH_GPUIOV_CMD_CONTROL_1_BASE_IDX                                                          0\n#define mmMMSCH_GPUIOV_CMD_STATUS_1                                                                    0x0038\n#define mmMMSCH_GPUIOV_CMD_STATUS_1_BASE_IDX                                                           0\n#define mmMMSCH_GPUIOV_VM_BUSY_STATUS_1                                                                0x0039\n#define mmMMSCH_GPUIOV_VM_BUSY_STATUS_1_BASE_IDX                                                       0\n#define mmMMSCH_GPUIOV_ACTIVE_FCNS_1                                                                   0x003a\n#define mmMMSCH_GPUIOV_ACTIVE_FCNS_1_BASE_IDX                                                          0\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_1                                                                 0x003b\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_1_BASE_IDX                                                        0\n#define mmMMSCH_GPUIOV_DW6_1                                                                           0x003c\n#define mmMMSCH_GPUIOV_DW6_1_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_DW7_1                                                                           0x003d\n#define mmMMSCH_GPUIOV_DW7_1_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_DW8_1                                                                           0x003e\n#define mmMMSCH_GPUIOV_DW8_1_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_CNTXT                                                                           0x003f\n#define mmMMSCH_GPUIOV_CNTXT_BASE_IDX                                                                  0\n#define mmMMSCH_SCRATCH_2                                                                              0x0040\n#define mmMMSCH_SCRATCH_2_BASE_IDX                                                                     0\n#define mmMMSCH_SCRATCH_3                                                                              0x0041\n#define mmMMSCH_SCRATCH_3_BASE_IDX                                                                     0\n#define mmMMSCH_SCRATCH_4                                                                              0x0042\n#define mmMMSCH_SCRATCH_4_BASE_IDX                                                                     0\n#define mmMMSCH_SCRATCH_5                                                                              0x0043\n#define mmMMSCH_SCRATCH_5_BASE_IDX                                                                     0\n#define mmMMSCH_SCRATCH_6                                                                              0x0044\n#define mmMMSCH_SCRATCH_6_BASE_IDX                                                                     0\n#define mmMMSCH_SCRATCH_7                                                                              0x0045\n#define mmMMSCH_SCRATCH_7_BASE_IDX                                                                     0\n#define mmMMSCH_VFID_FIFO_HEAD_0                                                                       0x0046\n#define mmMMSCH_VFID_FIFO_HEAD_0_BASE_IDX                                                              0\n#define mmMMSCH_VFID_FIFO_TAIL_0                                                                       0x0047\n#define mmMMSCH_VFID_FIFO_TAIL_0_BASE_IDX                                                              0\n#define mmMMSCH_VFID_FIFO_HEAD_1                                                                       0x0048\n#define mmMMSCH_VFID_FIFO_HEAD_1_BASE_IDX                                                              0\n#define mmMMSCH_VFID_FIFO_TAIL_1                                                                       0x0049\n#define mmMMSCH_VFID_FIFO_TAIL_1_BASE_IDX                                                              0\n#define mmMMSCH_NACK_STATUS                                                                            0x004a\n#define mmMMSCH_NACK_STATUS_BASE_IDX                                                                   0\n#define mmMMSCH_VF_MAILBOX0_DATA                                                                       0x004b\n#define mmMMSCH_VF_MAILBOX0_DATA_BASE_IDX                                                              0\n#define mmMMSCH_VF_MAILBOX1_DATA                                                                       0x004c\n#define mmMMSCH_VF_MAILBOX1_DATA_BASE_IDX                                                              0\n#define mmMMSCH_GPUIOV_SCH_BLOCK_IP_0                                                                  0x004d\n#define mmMMSCH_GPUIOV_SCH_BLOCK_IP_0_BASE_IDX                                                         0\n#define mmMMSCH_GPUIOV_CMD_STATUS_IP_0                                                                 0x004e\n#define mmMMSCH_GPUIOV_CMD_STATUS_IP_0_BASE_IDX                                                        0\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_0                                                              0x004f\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_0_BASE_IDX                                                     0\n#define mmMMSCH_GPUIOV_SCH_BLOCK_IP_1                                                                  0x0050\n#define mmMMSCH_GPUIOV_SCH_BLOCK_IP_1_BASE_IDX                                                         0\n#define mmMMSCH_GPUIOV_CMD_STATUS_IP_1                                                                 0x0051\n#define mmMMSCH_GPUIOV_CMD_STATUS_IP_1_BASE_IDX                                                        0\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_1                                                              0x0052\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_1_BASE_IDX                                                     0\n#define mmMMSCH_GPUIOV_CNTXT_IP                                                                        0x0053\n#define mmMMSCH_GPUIOV_CNTXT_IP_BASE_IDX                                                               0\n#define mmMMSCH_GPUIOV_SCH_BLOCK_2                                                                     0x0054\n#define mmMMSCH_GPUIOV_SCH_BLOCK_2_BASE_IDX                                                            0\n#define mmMMSCH_GPUIOV_CMD_CONTROL_2                                                                   0x0055\n#define mmMMSCH_GPUIOV_CMD_CONTROL_2_BASE_IDX                                                          0\n#define mmMMSCH_GPUIOV_CMD_STATUS_2                                                                    0x0056\n#define mmMMSCH_GPUIOV_CMD_STATUS_2_BASE_IDX                                                           0\n#define mmMMSCH_GPUIOV_VM_BUSY_STATUS_2                                                                0x0057\n#define mmMMSCH_GPUIOV_VM_BUSY_STATUS_2_BASE_IDX                                                       0\n#define mmMMSCH_GPUIOV_ACTIVE_FCNS_2                                                                   0x0058\n#define mmMMSCH_GPUIOV_ACTIVE_FCNS_2_BASE_IDX                                                          0\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_2                                                                 0x0059\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_2_BASE_IDX                                                        0\n#define mmMMSCH_GPUIOV_DW6_2                                                                           0x005a\n#define mmMMSCH_GPUIOV_DW6_2_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_DW7_2                                                                           0x005b\n#define mmMMSCH_GPUIOV_DW7_2_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_DW8_2                                                                           0x005c\n#define mmMMSCH_GPUIOV_DW8_2_BASE_IDX                                                                  0\n#define mmMMSCH_GPUIOV_SCH_BLOCK_IP_2                                                                  0x005d\n#define mmMMSCH_GPUIOV_SCH_BLOCK_IP_2_BASE_IDX                                                         0\n#define mmMMSCH_GPUIOV_CMD_STATUS_IP_2                                                                 0x005e\n#define mmMMSCH_GPUIOV_CMD_STATUS_IP_2_BASE_IDX                                                        0\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_2                                                              0x005f\n#define mmMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_2_BASE_IDX                                                     0\n#define mmMMSCH_VFID_FIFO_HEAD_2                                                                       0x0060\n#define mmMMSCH_VFID_FIFO_HEAD_2_BASE_IDX                                                              0\n#define mmMMSCH_VFID_FIFO_TAIL_2                                                                       0x0061\n#define mmMMSCH_VFID_FIFO_TAIL_2_BASE_IDX                                                              0\n#define mmMMSCH_VM_BUSY_STATUS_0                                                                       0x0062\n#define mmMMSCH_VM_BUSY_STATUS_0_BASE_IDX                                                              0\n#define mmMMSCH_VM_BUSY_STATUS_1                                                                       0x0063\n#define mmMMSCH_VM_BUSY_STATUS_1_BASE_IDX                                                              0\n#define mmMMSCH_VM_BUSY_STATUS_2                                                                       0x0064\n#define mmMMSCH_VM_BUSY_STATUS_2_BASE_IDX                                                              0\n\n#define MMSCH_VERSION_MAJOR\t2\n#define MMSCH_VERSION_MINOR\t0\n#define MMSCH_VERSION\t(MMSCH_VERSION_MAJOR << 16 | MMSCH_VERSION_MINOR)\n\nenum mmsch_v2_0_command_type {\n\tMMSCH_COMMAND__DIRECT_REG_WRITE = 0,\n\tMMSCH_COMMAND__DIRECT_REG_POLLING = 2,\n\tMMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE = 3,\n\tMMSCH_COMMAND__INDIRECT_REG_WRITE = 8,\n\tMMSCH_COMMAND__END = 0xf\n};\n\nstruct mmsch_v2_0_init_header {\n\tuint32_t version;\n\tuint32_t header_size;\n\tuint32_t vcn_init_status;\n\tuint32_t vcn_table_offset;\n\tuint32_t vcn_table_size;\n};\n\nstruct mmsch_v2_0_cmd_direct_reg_header {\n\tuint32_t reg_offset   : 28;\n\tuint32_t command_type : 4;\n};\n\nstruct mmsch_v2_0_cmd_indirect_reg_header {\n\tuint32_t reg_offset    : 20;\n\tuint32_t reg_idx_space : 8;\n\tuint32_t command_type  : 4;\n};\n\nstruct mmsch_v2_0_cmd_direct_write {\n\tstruct mmsch_v2_0_cmd_direct_reg_header cmd_header;\n\tuint32_t reg_value;\n};\n\nstruct mmsch_v2_0_cmd_direct_read_modify_write {\n\tstruct mmsch_v2_0_cmd_direct_reg_header cmd_header;\n\tuint32_t write_data;\n\tuint32_t mask_value;\n};\n\nstruct mmsch_v2_0_cmd_direct_polling {\n\tstruct mmsch_v2_0_cmd_direct_reg_header cmd_header;\n\tuint32_t mask_value;\n\tuint32_t wait_value;\n};\n\nstruct mmsch_v2_0_cmd_end {\n\tstruct mmsch_v2_0_cmd_direct_reg_header cmd_header;\n};\n\nstruct mmsch_v2_0_cmd_indirect_write {\n\tstruct mmsch_v2_0_cmd_indirect_reg_header cmd_header;\n\tuint32_t reg_value;\n};\n\nstatic inline void mmsch_v2_0_insert_direct_wt(struct mmsch_v2_0_cmd_direct_write *direct_wt,\n\t\t\t\t\t       uint32_t *init_table,\n\t\t\t\t\t       uint32_t reg_offset,\n\t\t\t\t\t       uint32_t value)\n{\n\tdirect_wt->cmd_header.reg_offset = reg_offset;\n\tdirect_wt->reg_value = value;\n\tmemcpy((void *)init_table, direct_wt, sizeof(struct mmsch_v2_0_cmd_direct_write));\n}\n\nstatic inline void mmsch_v2_0_insert_direct_rd_mod_wt(struct mmsch_v2_0_cmd_direct_read_modify_write *direct_rd_mod_wt,\n\t\t\t\t\t\t      uint32_t *init_table,\n\t\t\t\t\t\t      uint32_t reg_offset,\n\t\t\t\t\t\t      uint32_t mask, uint32_t data)\n{\n\tdirect_rd_mod_wt->cmd_header.reg_offset = reg_offset;\n\tdirect_rd_mod_wt->mask_value = mask;\n\tdirect_rd_mod_wt->write_data = data;\n\tmemcpy((void *)init_table, direct_rd_mod_wt,\n\t       sizeof(struct mmsch_v2_0_cmd_direct_read_modify_write));\n}\n\nstatic inline void mmsch_v2_0_insert_direct_poll(struct mmsch_v2_0_cmd_direct_polling *direct_poll,\n\t\t\t\t\t\t uint32_t *init_table,\n\t\t\t\t\t\t uint32_t reg_offset,\n\t\t\t\t\t\t uint32_t mask, uint32_t wait)\n{\n\tdirect_poll->cmd_header.reg_offset = reg_offset;\n\tdirect_poll->mask_value = mask;\n\tdirect_poll->wait_value = wait;\n\tmemcpy((void *)init_table, direct_poll, sizeof(struct mmsch_v2_0_cmd_direct_polling));\n}\n\n#define MMSCH_V2_0_INSERT_DIRECT_RD_MOD_WT(reg, mask, data) { \\\n\tmmsch_v2_0_insert_direct_rd_mod_wt(&direct_rd_mod_wt, \\\n\t\t\t\t\t   init_table, (reg), \\\n\t\t\t\t\t   (mask), (data)); \\\n\tinit_table += sizeof(struct mmsch_v2_0_cmd_direct_read_modify_write)/4; \\\n\ttable_size += sizeof(struct mmsch_v2_0_cmd_direct_read_modify_write)/4; \\\n}\n\n#define MMSCH_V2_0_INSERT_DIRECT_WT(reg, value) { \\\n\tmmsch_v2_0_insert_direct_wt(&direct_wt, \\\n\t\t\t\t    init_table, (reg), \\\n\t\t\t\t    (value)); \\\n\tinit_table += sizeof(struct mmsch_v2_0_cmd_direct_write)/4; \\\n\ttable_size += sizeof(struct mmsch_v2_0_cmd_direct_write)/4; \\\n}\n\n#define MMSCH_V2_0_INSERT_DIRECT_POLL(reg, mask, wait) { \\\n\tmmsch_v2_0_insert_direct_poll(&direct_poll, \\\n\t\t\t\t      init_table, (reg), \\\n\t\t\t\t      (mask), (wait)); \\\n\tinit_table += sizeof(struct mmsch_v2_0_cmd_direct_polling)/4; \\\n\ttable_size += sizeof(struct mmsch_v2_0_cmd_direct_polling)/4; \\\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}