# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../noelv-digilent-arty-a7.srcs/sources_1/ip/mig_cdc/mig_cdc_sim_netlist.v" \
"../../../../noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig_sim_netlist.v" \

verilog gaisler  \
"../../../../../../../../lib/gaisler/ddr/mig_interface_model.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
