// Generated by CIRCT firtool-1.128.0
module AXI4LiteWriteSlaveBridge(	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:69:7
  input         clock,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:69:7
                reset,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:69:7
  output        io_axi_aw_ready,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input         io_axi_aw_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input  [31:0] io_axi_aw_bits_addr,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input  [2:0]  io_axi_aw_bits_size,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input  [1:0]  io_axi_aw_bits_burst,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input  [2:0]  io_axi_aw_bits_prot,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  output        io_axi_w_ready,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input         io_axi_w_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input  [31:0] io_axi_w_bits_data,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input  [3:0]  io_axi_w_bits_strb,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input         io_axi_w_bits_last,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
                io_axi_b_ready,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  output        io_axi_b_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
                io_req_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  output [31:0] io_req_bits_addr,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
                io_req_bits_wdata,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  output [3:0]  io_req_bits_wstrb,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
  input         io_resp_valid	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:70:14
);

  wire _processingIdQueue_io_enq_ready;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:83:33
  wire _wQueue_io_deq_valid;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:80:23
  wire _awQueue_io_deq_valid;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:79:23
  wire validReq =
    _awQueue_io_deq_valid & _wQueue_io_deq_valid & _processingIdQueue_io_enq_ready;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:79:23, :80:23, :83:33, :89:{39,62}
  Queue2_AXI4BundleA awQueue (	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:79:23
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (io_axi_aw_ready),
    .io_enq_valid      (io_axi_aw_valid),
    .io_enq_bits_addr  (io_axi_aw_bits_addr),
    .io_enq_bits_size  (io_axi_aw_bits_size),
    .io_enq_bits_burst (io_axi_aw_bits_burst),
    .io_enq_bits_prot  (io_axi_aw_bits_prot),
    .io_deq_ready      (validReq),	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:89:{39,62}
    .io_deq_valid      (_awQueue_io_deq_valid),
    .io_deq_bits_addr  (io_req_bits_addr)
  );	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:79:23
  Queue2_AXI4BundleW wQueue (	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:80:23
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (io_axi_w_ready),
    .io_enq_valid     (io_axi_w_valid),
    .io_enq_bits_data (io_axi_w_bits_data),
    .io_enq_bits_strb (io_axi_w_bits_strb),
    .io_enq_bits_last (io_axi_w_bits_last),
    .io_deq_ready     (validReq),	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:89:{39,62}
    .io_deq_valid     (_wQueue_io_deq_valid),
    .io_deq_bits_data (io_req_bits_wdata),
    .io_deq_bits_strb (io_req_bits_wstrb)
  );	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:80:23
  Queue2_UInt1 processingIdQueue (	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:83:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_processingIdQueue_io_enq_ready),
    .io_enq_valid (validReq),	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:89:{39,62}
    .io_deq_ready (io_axi_b_ready & io_resp_valid)	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:110:30
  );	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:83:33
  assign io_axi_b_valid = io_resp_valid;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:69:7
  assign io_req_valid = validReq;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:69:7, :89:{39,62}
endmodule

