D:\ispLEVER_Classic2_1\synpbase\bin64\m_cpld.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\grade-3_2\isp_project\lab12  -part LC4064B  -package T44C  -grade -2.5   -ispmach4s -RWCheckOnRam 1 -areadelay 0 -minc -auto_constrain_io -summaryfile E:\grade-3_2\isp_project\lab12\synlog\report\lab12_fpga_mapper.xml -top_level_module  lab12  -multisrs  -ta_num_paths 3  -ta_num_points 0  -oedif  E:\grade-3_2\isp_project\lab12\lab12.edi  -freq 200.000  E:\grade-3_2\isp_project\lab12\synwork\lab12_mult.srs  -ologparam  E:\grade-3_2\isp_project\lab12\syntmp\lab12.plg  -osyn  E:\grade-3_2\isp_project\lab12\lab12.srm  -prjdir  e:\grade-3_2\isp_project\lab12\  -prjname  lab12  -log  E:\grade-3_2\isp_project\lab12\synlog\lab12_fpga_mapper.srr 
rc:0 success:1
E:\grade-3_2\isp_project\lab12\lab12.edi|o|1652401656|199689
E:\grade-3_2\isp_project\lab12\synwork\lab12_mult.srs|i|1652401655|3392
E:\grade-3_2\isp_project\lab12\syntmp\lab12.plg|o|1652401656|0
E:\grade-3_2\isp_project\lab12\lab12.srm|o|1652401656|68099
E:\grade-3_2\isp_project\lab12\synlog\lab12_fpga_mapper.srr|o|1652401656|2410
D:\ispLEVER_Classic2_1\synpbase\bin\m_cpld.exe|i|1399340484|7067648
D:\ispLEVER_Classic2_1\synpbase\bin64\m_cpld.exe|i|1399343322|8049664
