
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b248  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019f4  0800b358  0800b358  0001b358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cd4c  0800cd4c  0001cd4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800cd54  0800cd54  0001cd54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800cd5c  0800cd5c  0001cd5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009e0  20000000  0800cd60  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000060c  200009e0  0800d740  000209e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000fec  0800d740  00020fec  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013829  00000000  00000000  00020a09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000036e1  00000000  00000000  00034232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f08  00000000  00000000  00037918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000de0  00000000  00000000  00038820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00017e15  00000000  00000000  00039600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00011bc4  00000000  00000000  00051415  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0008286f  00000000  00000000  00062fd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e5848  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000052bc  00000000  00000000  000e589c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009e0 	.word	0x200009e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b340 	.word	0x0800b340

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009e4 	.word	0x200009e4
 800014c:	0800b340 	.word	0x0800b340

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b96e 	b.w	8000d7c <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	9e08      	ldr	r6, [sp, #32]
 8000abe:	460d      	mov	r5, r1
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	468e      	mov	lr, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	f040 8083 	bne.w	8000bd0 <__udivmoddi4+0x118>
 8000aca:	428a      	cmp	r2, r1
 8000acc:	4617      	mov	r7, r2
 8000ace:	d947      	bls.n	8000b60 <__udivmoddi4+0xa8>
 8000ad0:	fab2 f382 	clz	r3, r2
 8000ad4:	b14b      	cbz	r3, 8000aea <__udivmoddi4+0x32>
 8000ad6:	f1c3 0120 	rsb	r1, r3, #32
 8000ada:	fa05 fe03 	lsl.w	lr, r5, r3
 8000ade:	fa20 f101 	lsr.w	r1, r0, r1
 8000ae2:	409f      	lsls	r7, r3
 8000ae4:	ea41 0e0e 	orr.w	lr, r1, lr
 8000ae8:	409c      	lsls	r4, r3
 8000aea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000aee:	fbbe fcf8 	udiv	ip, lr, r8
 8000af2:	fa1f f987 	uxth.w	r9, r7
 8000af6:	fb08 e21c 	mls	r2, r8, ip, lr
 8000afa:	fb0c f009 	mul.w	r0, ip, r9
 8000afe:	0c21      	lsrs	r1, r4, #16
 8000b00:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b04:	4290      	cmp	r0, r2
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x66>
 8000b08:	18ba      	adds	r2, r7, r2
 8000b0a:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b0e:	f080 8118 	bcs.w	8000d42 <__udivmoddi4+0x28a>
 8000b12:	4290      	cmp	r0, r2
 8000b14:	f240 8115 	bls.w	8000d42 <__udivmoddi4+0x28a>
 8000b18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b1c:	443a      	add	r2, r7
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b24:	fb08 2210 	mls	r2, r8, r0, r2
 8000b28:	fb00 f109 	mul.w	r1, r0, r9
 8000b2c:	b2a4      	uxth	r4, r4
 8000b2e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b32:	42a1      	cmp	r1, r4
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0x92>
 8000b36:	193c      	adds	r4, r7, r4
 8000b38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3c:	f080 8103 	bcs.w	8000d46 <__udivmoddi4+0x28e>
 8000b40:	42a1      	cmp	r1, r4
 8000b42:	f240 8100 	bls.w	8000d46 <__udivmoddi4+0x28e>
 8000b46:	3802      	subs	r0, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	1a64      	subs	r4, r4, r1
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b52:	b11e      	cbz	r6, 8000b5c <__udivmoddi4+0xa4>
 8000b54:	2200      	movs	r2, #0
 8000b56:	40dc      	lsrs	r4, r3
 8000b58:	e9c6 4200 	strd	r4, r2, [r6]
 8000b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b60:	b902      	cbnz	r2, 8000b64 <__udivmoddi4+0xac>
 8000b62:	deff      	udf	#255	; 0xff
 8000b64:	fab2 f382 	clz	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d14f      	bne.n	8000c0c <__udivmoddi4+0x154>
 8000b6c:	1a8d      	subs	r5, r1, r2
 8000b6e:	2101      	movs	r1, #1
 8000b70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000b74:	fa1f f882 	uxth.w	r8, r2
 8000b78:	fbb5 fcfe 	udiv	ip, r5, lr
 8000b7c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000b80:	fb08 f00c 	mul.w	r0, r8, ip
 8000b84:	0c22      	lsrs	r2, r4, #16
 8000b86:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000b8a:	42a8      	cmp	r0, r5
 8000b8c:	d907      	bls.n	8000b9e <__udivmoddi4+0xe6>
 8000b8e:	197d      	adds	r5, r7, r5
 8000b90:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000b94:	d202      	bcs.n	8000b9c <__udivmoddi4+0xe4>
 8000b96:	42a8      	cmp	r0, r5
 8000b98:	f200 80e9 	bhi.w	8000d6e <__udivmoddi4+0x2b6>
 8000b9c:	4694      	mov	ip, r2
 8000b9e:	1a2d      	subs	r5, r5, r0
 8000ba0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000ba4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ba8:	fb08 f800 	mul.w	r8, r8, r0
 8000bac:	b2a4      	uxth	r4, r4
 8000bae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bb2:	45a0      	cmp	r8, r4
 8000bb4:	d907      	bls.n	8000bc6 <__udivmoddi4+0x10e>
 8000bb6:	193c      	adds	r4, r7, r4
 8000bb8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bbc:	d202      	bcs.n	8000bc4 <__udivmoddi4+0x10c>
 8000bbe:	45a0      	cmp	r8, r4
 8000bc0:	f200 80d9 	bhi.w	8000d76 <__udivmoddi4+0x2be>
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	eba4 0408 	sub.w	r4, r4, r8
 8000bca:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bce:	e7c0      	b.n	8000b52 <__udivmoddi4+0x9a>
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x12e>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	f000 80b1 	beq.w	8000d3c <__udivmoddi4+0x284>
 8000bda:	2100      	movs	r1, #0
 8000bdc:	e9c6 0500 	strd	r0, r5, [r6]
 8000be0:	4608      	mov	r0, r1
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	fab3 f183 	clz	r1, r3
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d14b      	bne.n	8000c86 <__udivmoddi4+0x1ce>
 8000bee:	42ab      	cmp	r3, r5
 8000bf0:	d302      	bcc.n	8000bf8 <__udivmoddi4+0x140>
 8000bf2:	4282      	cmp	r2, r0
 8000bf4:	f200 80b9 	bhi.w	8000d6a <__udivmoddi4+0x2b2>
 8000bf8:	1a84      	subs	r4, r0, r2
 8000bfa:	eb65 0303 	sbc.w	r3, r5, r3
 8000bfe:	2001      	movs	r0, #1
 8000c00:	469e      	mov	lr, r3
 8000c02:	2e00      	cmp	r6, #0
 8000c04:	d0aa      	beq.n	8000b5c <__udivmoddi4+0xa4>
 8000c06:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c0a:	e7a7      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	f1c3 0220 	rsb	r2, r3, #32
 8000c12:	40d1      	lsrs	r1, r2
 8000c14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c18:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c1c:	fa1f f887 	uxth.w	r8, r7
 8000c20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c24:	fa24 f202 	lsr.w	r2, r4, r2
 8000c28:	409d      	lsls	r5, r3
 8000c2a:	fb00 fc08 	mul.w	ip, r0, r8
 8000c2e:	432a      	orrs	r2, r5
 8000c30:	0c15      	lsrs	r5, r2, #16
 8000c32:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000c36:	45ac      	cmp	ip, r5
 8000c38:	fa04 f403 	lsl.w	r4, r4, r3
 8000c3c:	d909      	bls.n	8000c52 <__udivmoddi4+0x19a>
 8000c3e:	197d      	adds	r5, r7, r5
 8000c40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c44:	f080 808f 	bcs.w	8000d66 <__udivmoddi4+0x2ae>
 8000c48:	45ac      	cmp	ip, r5
 8000c4a:	f240 808c 	bls.w	8000d66 <__udivmoddi4+0x2ae>
 8000c4e:	3802      	subs	r0, #2
 8000c50:	443d      	add	r5, r7
 8000c52:	eba5 050c 	sub.w	r5, r5, ip
 8000c56:	fbb5 f1fe 	udiv	r1, r5, lr
 8000c5a:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000c5e:	fb01 f908 	mul.w	r9, r1, r8
 8000c62:	b295      	uxth	r5, r2
 8000c64:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c68:	45a9      	cmp	r9, r5
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x1c4>
 8000c6c:	197d      	adds	r5, r7, r5
 8000c6e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c72:	d274      	bcs.n	8000d5e <__udivmoddi4+0x2a6>
 8000c74:	45a9      	cmp	r9, r5
 8000c76:	d972      	bls.n	8000d5e <__udivmoddi4+0x2a6>
 8000c78:	3902      	subs	r1, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	eba5 0509 	sub.w	r5, r5, r9
 8000c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c84:	e778      	b.n	8000b78 <__udivmoddi4+0xc0>
 8000c86:	f1c1 0720 	rsb	r7, r1, #32
 8000c8a:	408b      	lsls	r3, r1
 8000c8c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c90:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c94:	fa25 f407 	lsr.w	r4, r5, r7
 8000c98:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca0:	fa1f f88c 	uxth.w	r8, ip
 8000ca4:	fb0e 4419 	mls	r4, lr, r9, r4
 8000ca8:	fa20 f307 	lsr.w	r3, r0, r7
 8000cac:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb0:	408d      	lsls	r5, r1
 8000cb2:	431d      	orrs	r5, r3
 8000cb4:	0c2b      	lsrs	r3, r5, #16
 8000cb6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cba:	45a2      	cmp	sl, r4
 8000cbc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc0:	fa00 f301 	lsl.w	r3, r0, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x222>
 8000cc6:	eb1c 0404 	adds.w	r4, ip, r4
 8000cca:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cce:	d248      	bcs.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd0:	45a2      	cmp	sl, r4
 8000cd2:	d946      	bls.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd4:	f1a9 0902 	sub.w	r9, r9, #2
 8000cd8:	4464      	add	r4, ip
 8000cda:	eba4 040a 	sub.w	r4, r4, sl
 8000cde:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce2:	fb0e 4410 	mls	r4, lr, r0, r4
 8000ce6:	fb00 fa08 	mul.w	sl, r0, r8
 8000cea:	b2ad      	uxth	r5, r5
 8000cec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x24e>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cfc:	d22d      	bcs.n	8000d5a <__udivmoddi4+0x2a2>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d92b      	bls.n	8000d5a <__udivmoddi4+0x2a2>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4464      	add	r4, ip
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c6      	mov	lr, r8
 8000d16:	464d      	mov	r5, r9
 8000d18:	d319      	bcc.n	8000d4e <__udivmoddi4+0x296>
 8000d1a:	d016      	beq.n	8000d4a <__udivmoddi4+0x292>
 8000d1c:	b15e      	cbz	r6, 8000d36 <__udivmoddi4+0x27e>
 8000d1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d22:	eb64 0405 	sbc.w	r4, r4, r5
 8000d26:	fa04 f707 	lsl.w	r7, r4, r7
 8000d2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	40cc      	lsrs	r4, r1
 8000d32:	e9c6 7400 	strd	r7, r4, [r6]
 8000d36:	2100      	movs	r1, #0
 8000d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	4630      	mov	r0, r6
 8000d40:	e70c      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000d42:	468c      	mov	ip, r1
 8000d44:	e6eb      	b.n	8000b1e <__udivmoddi4+0x66>
 8000d46:	4610      	mov	r0, r2
 8000d48:	e6ff      	b.n	8000b4a <__udivmoddi4+0x92>
 8000d4a:	4543      	cmp	r3, r8
 8000d4c:	d2e6      	bcs.n	8000d1c <__udivmoddi4+0x264>
 8000d4e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d52:	eb69 050c 	sbc.w	r5, r9, ip
 8000d56:	3801      	subs	r0, #1
 8000d58:	e7e0      	b.n	8000d1c <__udivmoddi4+0x264>
 8000d5a:	4628      	mov	r0, r5
 8000d5c:	e7d3      	b.n	8000d06 <__udivmoddi4+0x24e>
 8000d5e:	4611      	mov	r1, r2
 8000d60:	e78c      	b.n	8000c7c <__udivmoddi4+0x1c4>
 8000d62:	4681      	mov	r9, r0
 8000d64:	e7b9      	b.n	8000cda <__udivmoddi4+0x222>
 8000d66:	4608      	mov	r0, r1
 8000d68:	e773      	b.n	8000c52 <__udivmoddi4+0x19a>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e749      	b.n	8000c02 <__udivmoddi4+0x14a>
 8000d6e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d72:	443d      	add	r5, r7
 8000d74:	e713      	b.n	8000b9e <__udivmoddi4+0xe6>
 8000d76:	3802      	subs	r0, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	e724      	b.n	8000bc6 <__udivmoddi4+0x10e>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <main>:
#include "modeles/sensors/LightSensor.h"
#include "modeles/sensors/SoilMoistureSensor.h"
#include "modeles/sensors/DHT11.h"
#include "tft_ili9341/stm32f1_ili9341.h"

int main(void) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	 HAL_Init();
 8000d84:	f002 fa54 	bl	8003230 <HAL_Init>
	 UART_init(UART3_ID, 115200);
 8000d88:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000d8c:	2002      	movs	r0, #2
 8000d8e:	f000 fe6b 	bl	8001a68 <UART_init>
	 SYS_set_std_usart(UART3_ID, UART3_ID, UART3_ID);
 8000d92:	2202      	movs	r2, #2
 8000d94:	2102      	movs	r1, #2
 8000d96:	2002      	movs	r0, #2
 8000d98:	f000 fbd0 	bl	800153c <SYS_set_std_usart>
//	 lightSensor_init();
//	 printf("hello");
//	 SoilMoistureSensor_init();
//	 DHT11Temp_init();
	 ILI9341_demo();
 8000d9c:	f001 fbde 	bl	800255c <ILI9341_demo>
	 while(1)
 8000da0:	e7fe      	b.n	8000da0 <main+0x20>
	...

08000da4 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8000da8:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <DMA1_Channel1_IRQHandler+0x24>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8000dae:	4807      	ldr	r0, [pc, #28]	; (8000dcc <DMA1_Channel1_IRQHandler+0x28>)
 8000db0:	f002 fc54 	bl	800365c <HAL_DMA_IRQHandler>
	if(callback_function)
 8000db4:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <DMA1_Channel1_IRQHandler+0x2c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d002      	beq.n	8000dc2 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8000dbc:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <DMA1_Channel1_IRQHandler+0x2c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4798      	blx	r3
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000a44 	.word	0x20000a44
 8000dcc:	200009fc 	.word	0x200009fc
 8000dd0:	20000a40 	.word	0x20000a40

08000dd4 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	2201      	movs	r2, #1
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8000de8:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <EXTI_call+0x58>)
 8000dea:	695a      	ldr	r2, [r3, #20]
 8000dec:	89fb      	ldrh	r3, [r7, #14]
 8000dee:	4013      	ands	r3, r2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d016      	beq.n	8000e22 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8000df4:	4a0d      	ldr	r2, [pc, #52]	; (8000e2c <EXTI_call+0x58>)
 8000df6:	89fb      	ldrh	r3, [r7, #14]
 8000df8:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8000dfa:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <EXTI_call+0x5c>)
 8000dfc:	881a      	ldrh	r2, [r3, #0]
 8000dfe:	89fb      	ldrh	r3, [r7, #14]
 8000e00:	4013      	ands	r3, r2
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d00c      	beq.n	8000e22 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	4a0a      	ldr	r2, [pc, #40]	; (8000e34 <EXTI_call+0x60>)
 8000e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d006      	beq.n	8000e22 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	4a07      	ldr	r2, [pc, #28]	; (8000e34 <EXTI_call+0x60>)
 8000e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1c:	89fa      	ldrh	r2, [r7, #14]
 8000e1e:	4610      	mov	r0, r2
 8000e20:	4798      	blx	r3
		}
	}
}
 8000e22:	bf00      	nop
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40010400 	.word	0x40010400
 8000e30:	20000a88 	.word	0x20000a88
 8000e34:	20000a48 	.word	0x20000a48

08000e38 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f7ff ffc9 	bl	8000dd4 <EXTI_call>
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f7ff ffc2 	bl	8000dd4 <EXTI_call>
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8000e58:	2002      	movs	r0, #2
 8000e5a:	f7ff ffbb 	bl	8000dd4 <EXTI_call>
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8000e66:	2003      	movs	r0, #3
 8000e68:	f7ff ffb4 	bl	8000dd4 <EXTI_call>
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8000e74:	2004      	movs	r0, #4
 8000e76:	f7ff ffad 	bl	8000dd4 <EXTI_call>
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8000e82:	2005      	movs	r0, #5
 8000e84:	f7ff ffa6 	bl	8000dd4 <EXTI_call>
	EXTI_call(6);
 8000e88:	2006      	movs	r0, #6
 8000e8a:	f7ff ffa3 	bl	8000dd4 <EXTI_call>
	EXTI_call(7);
 8000e8e:	2007      	movs	r0, #7
 8000e90:	f7ff ffa0 	bl	8000dd4 <EXTI_call>
	EXTI_call(8);
 8000e94:	2008      	movs	r0, #8
 8000e96:	f7ff ff9d 	bl	8000dd4 <EXTI_call>
	EXTI_call(9);
 8000e9a:	2009      	movs	r0, #9
 8000e9c:	f7ff ff9a 	bl	8000dd4 <EXTI_call>
}
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8000ea8:	200a      	movs	r0, #10
 8000eaa:	f7ff ff93 	bl	8000dd4 <EXTI_call>
	EXTI_call(11);
 8000eae:	200b      	movs	r0, #11
 8000eb0:	f7ff ff90 	bl	8000dd4 <EXTI_call>
	EXTI_call(12);
 8000eb4:	200c      	movs	r0, #12
 8000eb6:	f7ff ff8d 	bl	8000dd4 <EXTI_call>
	EXTI_call(13);
 8000eba:	200d      	movs	r0, #13
 8000ebc:	f7ff ff8a 	bl	8000dd4 <EXTI_call>
	EXTI_call(14);
 8000ec0:	200e      	movs	r0, #14
 8000ec2:	f7ff ff87 	bl	8000dd4 <EXTI_call>
	EXTI_call(15);
 8000ec6:	200f      	movs	r0, #15
 8000ec8:	f7ff ff84 	bl	8000dd4 <EXTI_call>
}
 8000ecc:	bf00      	nop
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b087      	sub	sp, #28
 8000ed4:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8000ed6:	4b26      	ldr	r3, [pc, #152]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000ed8:	699b      	ldr	r3, [r3, #24]
 8000eda:	4a25      	ldr	r2, [pc, #148]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000edc:	f043 0304 	orr.w	r3, r3, #4
 8000ee0:	6193      	str	r3, [r2, #24]
 8000ee2:	4b23      	ldr	r3, [pc, #140]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	f003 0304 	and.w	r3, r3, #4
 8000eea:	617b      	str	r3, [r7, #20]
 8000eec:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000eee:	4b20      	ldr	r3, [pc, #128]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	4a1f      	ldr	r2, [pc, #124]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000ef4:	f043 0308 	orr.w	r3, r3, #8
 8000ef8:	6193      	str	r3, [r2, #24]
 8000efa:	4b1d      	ldr	r3, [pc, #116]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000efc:	699b      	ldr	r3, [r3, #24]
 8000efe:	f003 0308 	and.w	r3, r3, #8
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f06:	4b1a      	ldr	r3, [pc, #104]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	4a19      	ldr	r2, [pc, #100]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f0c:	f043 0310 	orr.w	r3, r3, #16
 8000f10:	6193      	str	r3, [r2, #24]
 8000f12:	4b17      	ldr	r3, [pc, #92]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	f003 0310 	and.w	r3, r3, #16
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f1e:	4b14      	ldr	r3, [pc, #80]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f20:	699b      	ldr	r3, [r3, #24]
 8000f22:	4a13      	ldr	r2, [pc, #76]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f24:	f043 0320 	orr.w	r3, r3, #32
 8000f28:	6193      	str	r3, [r2, #24]
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	f003 0320 	and.w	r3, r3, #32
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f36:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f38:	699b      	ldr	r3, [r3, #24]
 8000f3a:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f40:	6193      	str	r3, [r2, #24]
 8000f42:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8000f4e:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f50:	699b      	ldr	r3, [r3, #24]
 8000f52:	4a07      	ldr	r2, [pc, #28]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f54:	f043 0301 	orr.w	r3, r3, #1
 8000f58:	6193      	str	r3, [r2, #24]
 8000f5a:	4b05      	ldr	r3, [pc, #20]	; (8000f70 <BSP_GPIO_Enable+0xa0>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	f003 0301 	and.w	r3, r3, #1
 8000f62:	603b      	str	r3, [r7, #0]
 8000f64:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8000f66:	bf00      	nop
 8000f68:	371c      	adds	r7, #28
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr
 8000f70:	40021000 	.word	0x40021000

08000f74 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
 8000f80:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8000f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f90:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8000f92:	f107 0310 	add.w	r3, r7, #16
 8000f96:	4619      	mov	r1, r3
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f002 fc65 	bl	8003868 <HAL_GPIO_Init>
}
 8000f9e:	bf00      	nop
 8000fa0:	3720      	adds	r7, #32
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000fac:	f3bf 8f4f 	dsb	sy
}
 8000fb0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <__NVIC_SystemReset+0x24>)
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000fba:	4904      	ldr	r1, [pc, #16]	; (8000fcc <__NVIC_SystemReset+0x24>)
 8000fbc:	4b04      	ldr	r3, [pc, #16]	; (8000fd0 <__NVIC_SystemReset+0x28>)
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000fc2:	f3bf 8f4f 	dsb	sy
}
 8000fc6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000fc8:	bf00      	nop
 8000fca:	e7fd      	b.n	8000fc8 <__NVIC_SystemReset+0x20>
 8000fcc:	e000ed00 	.word	0xe000ed00
 8000fd0:	05fa0004 	.word	0x05fa0004

08000fd4 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	; 0x28
 8000fd8:	af02      	add	r7, sp, #8
 8000fda:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4a80      	ldr	r2, [pc, #512]	; (80011e0 <SPI_Init+0x20c>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d00a      	beq.n	8000ffa <SPI_Init+0x26>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4a7f      	ldr	r2, [pc, #508]	; (80011e4 <SPI_Init+0x210>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d006      	beq.n	8000ffa <SPI_Init+0x26>
 8000fec:	4a7e      	ldr	r2, [pc, #504]	; (80011e8 <SPI_Init+0x214>)
 8000fee:	211e      	movs	r1, #30
 8000ff0:	487e      	ldr	r0, [pc, #504]	; (80011ec <SPI_Init+0x218>)
 8000ff2:	f004 fb23 	bl	800563c <printf>
 8000ff6:	f7ff ffd7 	bl	8000fa8 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a79      	ldr	r2, [pc, #484]	; (80011e4 <SPI_Init+0x210>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	bf0c      	ite	eq
 8001002:	2301      	moveq	r3, #1
 8001004:	2300      	movne	r3, #0
 8001006:	b2db      	uxtb	r3, r3
 8001008:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 800100a:	7ffb      	ldrb	r3, [r7, #31]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d130      	bne.n	8001072 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001010:	4b77      	ldr	r3, [pc, #476]	; (80011f0 <SPI_Init+0x21c>)
 8001012:	699b      	ldr	r3, [r3, #24]
 8001014:	4a76      	ldr	r2, [pc, #472]	; (80011f0 <SPI_Init+0x21c>)
 8001016:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800101a:	6193      	str	r3, [r2, #24]
 800101c:	4b74      	ldr	r3, [pc, #464]	; (80011f0 <SPI_Init+0x21c>)
 800101e:	699b      	ldr	r3, [r3, #24]
 8001020:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001024:	61bb      	str	r3, [r7, #24]
 8001026:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001028:	4b71      	ldr	r3, [pc, #452]	; (80011f0 <SPI_Init+0x21c>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	4a70      	ldr	r2, [pc, #448]	; (80011f0 <SPI_Init+0x21c>)
 800102e:	f043 0304 	orr.w	r3, r3, #4
 8001032:	6193      	str	r3, [r2, #24]
 8001034:	4b6e      	ldr	r3, [pc, #440]	; (80011f0 <SPI_Init+0x21c>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	f003 0304 	and.w	r3, r3, #4
 800103c:	617b      	str	r3, [r7, #20]
 800103e:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001040:	2303      	movs	r3, #3
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2301      	movs	r3, #1
 8001046:	2202      	movs	r2, #2
 8001048:	2120      	movs	r1, #32
 800104a:	486a      	ldr	r0, [pc, #424]	; (80011f4 <SPI_Init+0x220>)
 800104c:	f7ff ff92 	bl	8000f74 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001050:	2303      	movs	r3, #3
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2301      	movs	r3, #1
 8001056:	2200      	movs	r2, #0
 8001058:	2140      	movs	r1, #64	; 0x40
 800105a:	4866      	ldr	r0, [pc, #408]	; (80011f4 <SPI_Init+0x220>)
 800105c:	f7ff ff8a 	bl	8000f74 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001060:	2303      	movs	r3, #3
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2301      	movs	r3, #1
 8001066:	2202      	movs	r2, #2
 8001068:	2180      	movs	r1, #128	; 0x80
 800106a:	4862      	ldr	r0, [pc, #392]	; (80011f4 <SPI_Init+0x220>)
 800106c:	f7ff ff82 	bl	8000f74 <BSP_GPIO_PinCfg>
 8001070:	e032      	b.n	80010d8 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001072:	4b5f      	ldr	r3, [pc, #380]	; (80011f0 <SPI_Init+0x21c>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	4a5e      	ldr	r2, [pc, #376]	; (80011f0 <SPI_Init+0x21c>)
 8001078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800107c:	61d3      	str	r3, [r2, #28]
 800107e:	4b5c      	ldr	r3, [pc, #368]	; (80011f0 <SPI_Init+0x21c>)
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800108a:	4b59      	ldr	r3, [pc, #356]	; (80011f0 <SPI_Init+0x21c>)
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	4a58      	ldr	r2, [pc, #352]	; (80011f0 <SPI_Init+0x21c>)
 8001090:	f043 0308 	orr.w	r3, r3, #8
 8001094:	6193      	str	r3, [r2, #24]
 8001096:	4b56      	ldr	r3, [pc, #344]	; (80011f0 <SPI_Init+0x21c>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	f003 0308 	and.w	r3, r3, #8
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80010a2:	2303      	movs	r3, #3
 80010a4:	9300      	str	r3, [sp, #0]
 80010a6:	2301      	movs	r3, #1
 80010a8:	2202      	movs	r2, #2
 80010aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010ae:	4852      	ldr	r0, [pc, #328]	; (80011f8 <SPI_Init+0x224>)
 80010b0:	f7ff ff60 	bl	8000f74 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80010b4:	2303      	movs	r3, #3
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	2301      	movs	r3, #1
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010c0:	484d      	ldr	r0, [pc, #308]	; (80011f8 <SPI_Init+0x224>)
 80010c2:	f7ff ff57 	bl	8000f74 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80010c6:	2303      	movs	r3, #3
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	2301      	movs	r3, #1
 80010cc:	2202      	movs	r2, #2
 80010ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010d2:	4849      	ldr	r0, [pc, #292]	; (80011f8 <SPI_Init+0x224>)
 80010d4:	f7ff ff4e 	bl	8000f74 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 80010d8:	7ffb      	ldrb	r3, [r7, #31]
 80010da:	4a48      	ldr	r2, [pc, #288]	; (80011fc <SPI_Init+0x228>)
 80010dc:	2158      	movs	r1, #88	; 0x58
 80010de:	fb01 f303 	mul.w	r3, r1, r3
 80010e2:	4413      	add	r3, r2
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80010e8:	7ffb      	ldrb	r3, [r7, #31]
 80010ea:	4a44      	ldr	r2, [pc, #272]	; (80011fc <SPI_Init+0x228>)
 80010ec:	2158      	movs	r1, #88	; 0x58
 80010ee:	fb01 f303 	mul.w	r3, r1, r3
 80010f2:	4413      	add	r3, r2
 80010f4:	331c      	adds	r3, #28
 80010f6:	2210      	movs	r2, #16
 80010f8:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 80010fa:	7ffb      	ldrb	r3, [r7, #31]
 80010fc:	4a3f      	ldr	r2, [pc, #252]	; (80011fc <SPI_Init+0x228>)
 80010fe:	2158      	movs	r1, #88	; 0x58
 8001100:	fb01 f303 	mul.w	r3, r1, r3
 8001104:	4413      	add	r3, r2
 8001106:	3314      	adds	r3, #20
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 800110c:	7ffb      	ldrb	r3, [r7, #31]
 800110e:	4a3b      	ldr	r2, [pc, #236]	; (80011fc <SPI_Init+0x228>)
 8001110:	2158      	movs	r1, #88	; 0x58
 8001112:	fb01 f303 	mul.w	r3, r1, r3
 8001116:	4413      	add	r3, r2
 8001118:	3310      	adds	r3, #16
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800111e:	7ffb      	ldrb	r3, [r7, #31]
 8001120:	4a36      	ldr	r2, [pc, #216]	; (80011fc <SPI_Init+0x228>)
 8001122:	2158      	movs	r1, #88	; 0x58
 8001124:	fb01 f303 	mul.w	r3, r1, r3
 8001128:	4413      	add	r3, r2
 800112a:	3328      	adds	r3, #40	; 0x28
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001130:	7ffb      	ldrb	r3, [r7, #31]
 8001132:	4a32      	ldr	r2, [pc, #200]	; (80011fc <SPI_Init+0x228>)
 8001134:	2158      	movs	r1, #88	; 0x58
 8001136:	fb01 f303 	mul.w	r3, r1, r3
 800113a:	4413      	add	r3, r2
 800113c:	332c      	adds	r3, #44	; 0x2c
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001142:	7ffb      	ldrb	r3, [r7, #31]
 8001144:	4a2d      	ldr	r2, [pc, #180]	; (80011fc <SPI_Init+0x228>)
 8001146:	2158      	movs	r1, #88	; 0x58
 8001148:	fb01 f303 	mul.w	r3, r1, r3
 800114c:	4413      	add	r3, r2
 800114e:	330c      	adds	r3, #12
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001154:	7ffb      	ldrb	r3, [r7, #31]
 8001156:	4a29      	ldr	r2, [pc, #164]	; (80011fc <SPI_Init+0x228>)
 8001158:	2158      	movs	r1, #88	; 0x58
 800115a:	fb01 f303 	mul.w	r3, r1, r3
 800115e:	4413      	add	r3, r2
 8001160:	3308      	adds	r3, #8
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001166:	7ffb      	ldrb	r3, [r7, #31]
 8001168:	4a24      	ldr	r2, [pc, #144]	; (80011fc <SPI_Init+0x228>)
 800116a:	2158      	movs	r1, #88	; 0x58
 800116c:	fb01 f303 	mul.w	r3, r1, r3
 8001170:	4413      	add	r3, r2
 8001172:	3320      	adds	r3, #32
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8001178:	7ffb      	ldrb	r3, [r7, #31]
 800117a:	4a20      	ldr	r2, [pc, #128]	; (80011fc <SPI_Init+0x228>)
 800117c:	2158      	movs	r1, #88	; 0x58
 800117e:	fb01 f303 	mul.w	r3, r1, r3
 8001182:	4413      	add	r3, r2
 8001184:	3304      	adds	r3, #4
 8001186:	f44f 7282 	mov.w	r2, #260	; 0x104
 800118a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 800118c:	7ffb      	ldrb	r3, [r7, #31]
 800118e:	4a1b      	ldr	r2, [pc, #108]	; (80011fc <SPI_Init+0x228>)
 8001190:	2158      	movs	r1, #88	; 0x58
 8001192:	fb01 f303 	mul.w	r3, r1, r3
 8001196:	4413      	add	r3, r2
 8001198:	3318      	adds	r3, #24
 800119a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800119e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 80011a0:	7ffb      	ldrb	r3, [r7, #31]
 80011a2:	4a16      	ldr	r2, [pc, #88]	; (80011fc <SPI_Init+0x228>)
 80011a4:	2158      	movs	r1, #88	; 0x58
 80011a6:	fb01 f303 	mul.w	r3, r1, r3
 80011aa:	4413      	add	r3, r2
 80011ac:	3324      	adds	r3, #36	; 0x24
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 80011b2:	7ffb      	ldrb	r3, [r7, #31]
 80011b4:	4a11      	ldr	r2, [pc, #68]	; (80011fc <SPI_Init+0x228>)
 80011b6:	2158      	movs	r1, #88	; 0x58
 80011b8:	fb01 f303 	mul.w	r3, r1, r3
 80011bc:	4413      	add	r3, r2
 80011be:	3351      	adds	r3, #81	; 0x51
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 80011c4:	7ffb      	ldrb	r3, [r7, #31]
 80011c6:	2258      	movs	r2, #88	; 0x58
 80011c8:	fb02 f303 	mul.w	r3, r2, r3
 80011cc:	4a0b      	ldr	r2, [pc, #44]	; (80011fc <SPI_Init+0x228>)
 80011ce:	4413      	add	r3, r2
 80011d0:	4618      	mov	r0, r3
 80011d2:	f003 faef 	bl	80047b4 <HAL_SPI_Init>
}
 80011d6:	bf00      	nop
 80011d8:	3720      	adds	r7, #32
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40013000 	.word	0x40013000
 80011e4:	40003800 	.word	0x40003800
 80011e8:	0800b358 	.word	0x0800b358
 80011ec:	0800b378 	.word	0x0800b378
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40010800 	.word	0x40010800
 80011f8:	40010c00 	.word	0x40010c00
 80011fc:	20000a8c 	.word	0x20000a8c

08001200 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	4a12      	ldr	r2, [pc, #72]	; (8001258 <SPI_WriteNoRegister+0x58>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d00a      	beq.n	800122a <SPI_WriteNoRegister+0x2a>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a11      	ldr	r2, [pc, #68]	; (800125c <SPI_WriteNoRegister+0x5c>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d006      	beq.n	800122a <SPI_WriteNoRegister+0x2a>
 800121c:	4a10      	ldr	r2, [pc, #64]	; (8001260 <SPI_WriteNoRegister+0x60>)
 800121e:	217f      	movs	r1, #127	; 0x7f
 8001220:	4810      	ldr	r0, [pc, #64]	; (8001264 <SPI_WriteNoRegister+0x64>)
 8001222:	f004 fa0b 	bl	800563c <printf>
 8001226:	f7ff febf 	bl	8000fa8 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a0b      	ldr	r2, [pc, #44]	; (800125c <SPI_WriteNoRegister+0x5c>)
 800122e:	4293      	cmp	r3, r2
 8001230:	bf0c      	ite	eq
 8001232:	2301      	moveq	r3, #1
 8001234:	2300      	movne	r3, #0
 8001236:	b2db      	uxtb	r3, r3
 8001238:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	2258      	movs	r2, #88	; 0x58
 800123e:	fb02 f303 	mul.w	r3, r2, r3
 8001242:	4a09      	ldr	r2, [pc, #36]	; (8001268 <SPI_WriteNoRegister+0x68>)
 8001244:	1898      	adds	r0, r3, r2
 8001246:	1cf9      	adds	r1, r7, #3
 8001248:	2364      	movs	r3, #100	; 0x64
 800124a:	2201      	movs	r2, #1
 800124c:	f003 f8cb 	bl	80043e6 <HAL_SPI_Transmit>
}
 8001250:	bf00      	nop
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40013000 	.word	0x40013000
 800125c:	40003800 	.word	0x40003800
 8001260:	0800b358 	.word	0x0800b358
 8001264:	0800b378 	.word	0x0800b378
 8001268:	20000a8c 	.word	0x20000a8c

0800126c <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	4613      	mov	r3, r2
 8001278:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	4a12      	ldr	r2, [pc, #72]	; (80012c8 <SPI_WriteMultiNoRegister+0x5c>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d00a      	beq.n	8001298 <SPI_WriteMultiNoRegister+0x2c>
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	4a11      	ldr	r2, [pc, #68]	; (80012cc <SPI_WriteMultiNoRegister+0x60>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d006      	beq.n	8001298 <SPI_WriteMultiNoRegister+0x2c>
 800128a:	4a11      	ldr	r2, [pc, #68]	; (80012d0 <SPI_WriteMultiNoRegister+0x64>)
 800128c:	218c      	movs	r1, #140	; 0x8c
 800128e:	4811      	ldr	r0, [pc, #68]	; (80012d4 <SPI_WriteMultiNoRegister+0x68>)
 8001290:	f004 f9d4 	bl	800563c <printf>
 8001294:	f7ff fe88 	bl	8000fa8 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4a0c      	ldr	r2, [pc, #48]	; (80012cc <SPI_WriteMultiNoRegister+0x60>)
 800129c:	4293      	cmp	r3, r2
 800129e:	bf0c      	ite	eq
 80012a0:	2301      	moveq	r3, #1
 80012a2:	2300      	movne	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80012a8:	7dfb      	ldrb	r3, [r7, #23]
 80012aa:	2258      	movs	r2, #88	; 0x58
 80012ac:	fb02 f303 	mul.w	r3, r2, r3
 80012b0:	4a09      	ldr	r2, [pc, #36]	; (80012d8 <SPI_WriteMultiNoRegister+0x6c>)
 80012b2:	1898      	adds	r0, r3, r2
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	2364      	movs	r3, #100	; 0x64
 80012b8:	68b9      	ldr	r1, [r7, #8]
 80012ba:	f003 f894 	bl	80043e6 <HAL_SPI_Transmit>
}
 80012be:	bf00      	nop
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40013000 	.word	0x40013000
 80012cc:	40003800 	.word	0x40003800
 80012d0:	0800b358 	.word	0x0800b358
 80012d4:	0800b378 	.word	0x0800b378
 80012d8:	20000a8c 	.word	0x20000a8c

080012dc <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	bf14      	ite	ne
 80012f4:	2301      	movne	r3, #1
 80012f6:	2300      	moveq	r3, #0
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a1e      	ldr	r2, [pc, #120]	; (8001378 <TM_SPI_SetDataSize+0x9c>)
 8001300:	4293      	cmp	r3, r2
 8001302:	bf0c      	ite	eq
 8001304:	2301      	moveq	r3, #1
 8001306:	2300      	movne	r3, #0
 8001308:	b2db      	uxtb	r3, r3
 800130a:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d110      	bne.n	8001340 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 800131e:	7bbb      	ldrb	r3, [r7, #14]
 8001320:	4a16      	ldr	r2, [pc, #88]	; (800137c <TM_SPI_SetDataSize+0xa0>)
 8001322:	2158      	movs	r1, #88	; 0x58
 8001324:	fb01 f303 	mul.w	r3, r1, r3
 8001328:	4413      	add	r3, r2
 800132a:	330c      	adds	r3, #12
 800132c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001330:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	e00e      	b.n	800135e <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001340:	7bbb      	ldrb	r3, [r7, #14]
 8001342:	4a0e      	ldr	r2, [pc, #56]	; (800137c <TM_SPI_SetDataSize+0xa0>)
 8001344:	2158      	movs	r1, #88	; 0x58
 8001346:	fb01 f303 	mul.w	r3, r1, r3
 800134a:	4413      	add	r3, r2
 800134c:	330c      	adds	r3, #12
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 800136a:	7bfb      	ldrb	r3, [r7, #15]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40003800 	.word	0x40003800
 800137c:	20000a8c 	.word	0x20000a8c

08001380 <__NVIC_SystemReset>:
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001384:	f3bf 8f4f 	dsb	sy
}
 8001388:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <__NVIC_SystemReset+0x24>)
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001392:	4904      	ldr	r1, [pc, #16]	; (80013a4 <__NVIC_SystemReset+0x24>)
 8001394:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <__NVIC_SystemReset+0x28>)
 8001396:	4313      	orrs	r3, r2
 8001398:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800139a:	f3bf 8f4f 	dsb	sy
}
 800139e:	bf00      	nop
    __NOP();
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <__NVIC_SystemReset+0x20>
 80013a4:	e000ed00 	.word	0xe000ed00
 80013a8:	05fa0004 	.word	0x05fa0004

080013ac <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80013b0:	f7ff fd8e 	bl	8000ed0 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 80013b4:	f000 f809 	bl	80013ca <SYS_ClockConfig>
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}

080013bc <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013c0:	2003      	movs	r0, #3
 80013c2:	f002 f887 	bl	80034d4 <HAL_NVIC_SetPriorityGrouping>
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}

080013ca <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b090      	sub	sp, #64	; 0x40
 80013ce:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 80013d0:	f107 0318 	add.w	r3, r7, #24
 80013d4:	2228      	movs	r2, #40	; 0x28
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f004 f91b 	bl	8005614 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80013de:	2302      	movs	r3, #2
 80013e0:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80013e2:	2300      	movs	r3, #0
 80013e4:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80013e6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80013ea:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013ec:	2302      	movs	r3, #2
 80013ee:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013f0:	2310      	movs	r3, #16
 80013f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80013f4:	2301      	movs	r3, #1
 80013f6:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80013f8:	2300      	movs	r3, #0
 80013fa:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80013fc:	2300      	movs	r3, #0
 80013fe:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001400:	f107 0318 	add.w	r3, r7, #24
 8001404:	4618      	mov	r0, r3
 8001406:	f002 fbcb 	bl	8003ba0 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 800140e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001412:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001418:	2302      	movs	r3, #2
 800141a:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 800141c:	230f      	movs	r3, #15
 800141e:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	2102      	movs	r1, #2
 8001424:	4618      	mov	r0, r3
 8001426:	f002 fe3b 	bl	80040a0 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 800142a:	f000 ffd9 	bl	80023e0 <SystemCoreClockUpdate>
}
 800142e:	bf00      	nop
 8001430:	3740      	adds	r7, #64	; 0x40
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001440:	2204      	movs	r2, #4
 8001442:	4902      	ldr	r1, [pc, #8]	; (800144c <_exit+0x14>)
 8001444:	2001      	movs	r0, #1
 8001446:	f000 f8db 	bl	8001600 <_write>
	while (1) {
 800144a:	e7fe      	b.n	800144a <_exit+0x12>
 800144c:	0800b3b4 	.word	0x0800b3b4

08001450 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001460:	605a      	str	r2, [r3, #4]
	return 0;
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr

0800146e <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0
	return 1;
 8001472:	2301      	movs	r3, #1
}
 8001474:	4618      	mov	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr

0800147c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001486:	f003 fe51 	bl	800512c <__errno>
 800148a:	4603      	mov	r3, r0
 800148c:	2216      	movs	r2, #22
 800148e:	601a      	str	r2, [r3, #0]
	return (-1);
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80014a4:	4b11      	ldr	r3, [pc, #68]	; (80014ec <_sbrk+0x50>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <_sbrk+0x16>
		heap_end = &end;
 80014ac:	4b0f      	ldr	r3, [pc, #60]	; (80014ec <_sbrk+0x50>)
 80014ae:	4a10      	ldr	r2, [pc, #64]	; (80014f0 <_sbrk+0x54>)
 80014b0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80014b2:	4b0e      	ldr	r3, [pc, #56]	; (80014ec <_sbrk+0x50>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80014b8:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <_sbrk+0x50>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4413      	add	r3, r2
 80014c0:	466a      	mov	r2, sp
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d907      	bls.n	80014d6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80014c6:	f003 fe31 	bl	800512c <__errno>
 80014ca:	4603      	mov	r3, r0
 80014cc:	220c      	movs	r2, #12
 80014ce:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	e006      	b.n	80014e4 <_sbrk+0x48>
	}

	heap_end += incr;
 80014d6:	4b05      	ldr	r3, [pc, #20]	; (80014ec <_sbrk+0x50>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	4a03      	ldr	r2, [pc, #12]	; (80014ec <_sbrk+0x50>)
 80014e0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80014e2:	68fb      	ldr	r3, [r7, #12]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3710      	adds	r7, #16
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000b44 	.word	0x20000b44
 80014f0:	20000ff0 	.word	0x20000ff0

080014f4 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80014fe:	f003 fe15 	bl	800512c <__errno>
 8001502:	4603      	mov	r3, r0
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001508:	6838      	ldr	r0, [r7, #0]
 800150a:	f7ff ffc7 	bl	800149c <_sbrk>
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001516:	d10b      	bne.n	8001530 <_sbrk_r+0x3c>
 8001518:	f003 fe08 	bl	800512c <__errno>
 800151c:	4603      	mov	r3, r0
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001524:	f003 fe02 	bl	800512c <__errno>
 8001528:	4603      	mov	r3, r0
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	601a      	str	r2, [r3, #0]
  return ret;
 8001530:	68fb      	ldr	r3, [r7, #12]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
 8001546:	460b      	mov	r3, r1
 8001548:	71bb      	strb	r3, [r7, #6]
 800154a:	4613      	mov	r3, r2
 800154c:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 800154e:	4b08      	ldr	r3, [pc, #32]	; (8001570 <SYS_set_std_usart+0x34>)
 8001550:	4a08      	ldr	r2, [pc, #32]	; (8001574 <SYS_set_std_usart+0x38>)
 8001552:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001554:	4a08      	ldr	r2, [pc, #32]	; (8001578 <SYS_set_std_usart+0x3c>)
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800155a:	4a08      	ldr	r2, [pc, #32]	; (800157c <SYS_set_std_usart+0x40>)
 800155c:	79bb      	ldrb	r3, [r7, #6]
 800155e:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001560:	4a07      	ldr	r2, [pc, #28]	; (8001580 <SYS_set_std_usart+0x44>)
 8001562:	797b      	ldrb	r3, [r7, #5]
 8001564:	7013      	strb	r3, [r2, #0]
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	20000b40 	.word	0x20000b40
 8001574:	e5e0e5e0 	.word	0xe5e0e5e0
 8001578:	20000b3e 	.word	0x20000b3e
 800157c:	20000b3c 	.word	0x20000b3c
 8001580:	20000b3d 	.word	0x20000b3d

08001584 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001590:	2300      	movs	r3, #0
 8001592:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d122      	bne.n	80015e0 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
 800159e:	e01a      	b.n	80015d6 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80015a0:	bf00      	nop
 80015a2:	4b16      	ldr	r3, [pc, #88]	; (80015fc <_read+0x78>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 fb2e 	bl	8001c08 <UART_data_ready>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d0f7      	beq.n	80015a2 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80015b2:	4b12      	ldr	r3, [pc, #72]	; (80015fc <_read+0x78>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f000 fb44 	bl	8001c44 <UART_get_next_byte>
 80015bc:	4603      	mov	r3, r0
 80015be:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	1c5a      	adds	r2, r3, #1
 80015c4:	60ba      	str	r2, [r7, #8]
 80015c6:	7dfa      	ldrb	r2, [r7, #23]
 80015c8:	701a      	strb	r2, [r3, #0]
				num++;
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	3301      	adds	r3, #1
 80015ce:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	3301      	adds	r3, #1
 80015d4:	61fb      	str	r3, [r7, #28]
 80015d6:	69fa      	ldr	r2, [r7, #28]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	429a      	cmp	r2, r3
 80015dc:	dbe0      	blt.n	80015a0 <_read+0x1c>
			}
			break;
 80015de:	e007      	b.n	80015f0 <_read+0x6c>
		default:
			errno = EBADF;
 80015e0:	f003 fda4 	bl	800512c <__errno>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2209      	movs	r2, #9
 80015e8:	601a      	str	r2, [r3, #0]
			return -1;
 80015ea:	f04f 33ff 	mov.w	r3, #4294967295
 80015ee:	e000      	b.n	80015f2 <_read+0x6e>
	}
	return num;
 80015f0:	69bb      	ldr	r3, [r7, #24]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3720      	adds	r7, #32
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000b3e 	.word	0x20000b3e

08001600 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d003      	beq.n	800161a <_write+0x1a>
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2b02      	cmp	r3, #2
 8001616:	d014      	beq.n	8001642 <_write+0x42>
 8001618:	e027      	b.n	800166a <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 800161a:	2300      	movs	r3, #0
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	e00b      	b.n	8001638 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001620:	4b18      	ldr	r3, [pc, #96]	; (8001684 <_write+0x84>)
 8001622:	7818      	ldrb	r0, [r3, #0]
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	1c5a      	adds	r2, r3, #1
 8001628:	60ba      	str	r2, [r7, #8]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4619      	mov	r1, r3
 800162e:	f000 fb65 	bl	8001cfc <UART_putc>
			for (n = 0; n < len; n++)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	3301      	adds	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	697a      	ldr	r2, [r7, #20]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	429a      	cmp	r2, r3
 800163e:	dbef      	blt.n	8001620 <_write+0x20>
#endif
			}
			break;
 8001640:	e01b      	b.n	800167a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	e00b      	b.n	8001660 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001648:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <_write+0x88>)
 800164a:	7818      	ldrb	r0, [r3, #0]
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	1c5a      	adds	r2, r3, #1
 8001650:	60ba      	str	r2, [r7, #8]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	4619      	mov	r1, r3
 8001656:	f000 fb51 	bl	8001cfc <UART_putc>
			for (n = 0; n < len; n++)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	3301      	adds	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	429a      	cmp	r2, r3
 8001666:	dbef      	blt.n	8001648 <_write+0x48>
#endif
			}
			break;
 8001668:	e007      	b.n	800167a <_write+0x7a>
		default:
			errno = EBADF;
 800166a:	f003 fd5f 	bl	800512c <__errno>
 800166e:	4603      	mov	r3, r0
 8001670:	2209      	movs	r2, #9
 8001672:	601a      	str	r2, [r3, #0]
			return -1;
 8001674:	f04f 33ff 	mov.w	r3, #4294967295
 8001678:	e000      	b.n	800167c <_write+0x7c>
	}
	return len;
 800167a:	687b      	ldr	r3, [r7, #4]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000b3c 	.word	0x20000b3c
 8001688:	20000b3d 	.word	0x20000b3d

0800168c <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 800168c:	b40f      	push	{r0, r1, r2, r3}
 800168e:	b580      	push	{r7, lr}
 8001690:	b0c2      	sub	sp, #264	; 0x108
 8001692:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001694:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001698:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 800169c:	4638      	mov	r0, r7
 800169e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80016a2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80016a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016aa:	f006 fd01 	bl	80080b0 <vsnprintf>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 80016b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80016b8:	2bff      	cmp	r3, #255	; 0xff
 80016ba:	d902      	bls.n	80016c2 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 80016bc:	23ff      	movs	r3, #255	; 0xff
 80016be:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 80016c2:	463b      	mov	r3, r7
 80016c4:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80016c8:	4619      	mov	r1, r3
 80016ca:	2001      	movs	r0, #1
 80016cc:	f000 fb58 	bl	8001d80 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80016d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80016da:	46bd      	mov	sp, r7
 80016dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016e0:	b004      	add	sp, #16
 80016e2:	4770      	bx	lr

080016e4 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80016ee:	4b52      	ldr	r3, [pc, #328]	; (8001838 <dump_trap_info+0x154>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a52      	ldr	r2, [pc, #328]	; (800183c <dump_trap_info+0x158>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d001      	beq.n	80016fc <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80016f8:	f7ff fe42 	bl	8001380 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016fc:	f3ef 8305 	mrs	r3, IPSR
 8001700:	60fb      	str	r3, [r7, #12]
  return(result);
 8001702:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001704:	b2db      	uxtb	r3, r3
 8001706:	4619      	mov	r1, r3
 8001708:	484d      	ldr	r0, [pc, #308]	; (8001840 <dump_trap_info+0x15c>)
 800170a:	f7ff ffbf 	bl	800168c <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f003 0308 	and.w	r3, r3, #8
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001718:	484a      	ldr	r0, [pc, #296]	; (8001844 <dump_trap_info+0x160>)
 800171a:	f7ff ffb7 	bl	800168c <dump_printf>
 800171e:	e002      	b.n	8001726 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001720:	4849      	ldr	r0, [pc, #292]	; (8001848 <dump_trap_info+0x164>)
 8001722:	f7ff ffb3 	bl	800168c <dump_printf>

	int offset, i;
	offset = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 800172a:	4848      	ldr	r0, [pc, #288]	; (800184c <dump_trap_info+0x168>)
 800172c:	f7ff ffae 	bl	800168c <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	4413      	add	r3, r2
 8001738:	6819      	ldr	r1, [r3, #0]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	3301      	adds	r3, #1
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	4413      	add	r3, r2
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	461a      	mov	r2, r3
 8001748:	4841      	ldr	r0, [pc, #260]	; (8001850 <dump_trap_info+0x16c>)
 800174a:	f7ff ff9f 	bl	800168c <dump_printf>
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	3302      	adds	r3, #2
 8001752:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	4413      	add	r3, r2
 800175c:	6819      	ldr	r1, [r3, #0]
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	3301      	adds	r3, #1
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	4413      	add	r3, r2
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	4839      	ldr	r0, [pc, #228]	; (8001854 <dump_trap_info+0x170>)
 800176e:	f7ff ff8d 	bl	800168c <dump_printf>
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	3302      	adds	r3, #2
 8001776:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	617a      	str	r2, [r7, #20]
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	4413      	add	r3, r2
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4619      	mov	r1, r3
 8001788:	4833      	ldr	r0, [pc, #204]	; (8001858 <dump_trap_info+0x174>)
 800178a:	f7ff ff7f 	bl	800168c <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	1c5a      	adds	r2, r3, #1
 8001792:	617a      	str	r2, [r7, #20]
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4619      	mov	r1, r3
 800179e:	482f      	ldr	r0, [pc, #188]	; (800185c <dump_trap_info+0x178>)
 80017a0:	f7ff ff74 	bl	800168c <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	1c5a      	adds	r2, r3, #1
 80017a8:	617a      	str	r2, [r7, #20]
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	4413      	add	r3, r2
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4619      	mov	r1, r3
 80017b4:	482a      	ldr	r0, [pc, #168]	; (8001860 <dump_trap_info+0x17c>)
 80017b6:	f7ff ff69 	bl	800168c <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	1c5a      	adds	r2, r3, #1
 80017be:	617a      	str	r2, [r7, #20]
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4619      	mov	r1, r3
 80017ca:	4826      	ldr	r0, [pc, #152]	; (8001864 <dump_trap_info+0x180>)
 80017cc:	f7ff ff5e 	bl	800168c <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 80017d0:	4825      	ldr	r0, [pc, #148]	; (8001868 <dump_trap_info+0x184>)
 80017d2:	f7ff ff5b 	bl	800168c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017d6:	2300      	movs	r3, #0
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	e019      	b.n	8001810 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	3301      	adds	r3, #1
 80017e0:	f003 0303 	and.w	r3, r3, #3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d105      	bne.n	80017f4 <dump_trap_info+0x110>
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d002      	beq.n	80017f4 <dump_trap_info+0x110>
			dump_printf("\n");
 80017ee:	481f      	ldr	r0, [pc, #124]	; (800186c <dump_trap_info+0x188>)
 80017f0:	f7ff ff4c 	bl	800168c <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	1c5a      	adds	r2, r3, #1
 80017f8:	617a      	str	r2, [r7, #20]
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	4413      	add	r3, r2
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4619      	mov	r1, r3
 8001804:	481a      	ldr	r0, [pc, #104]	; (8001870 <dump_trap_info+0x18c>)
 8001806:	f7ff ff41 	bl	800168c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	3301      	adds	r3, #1
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	2b1f      	cmp	r3, #31
 8001814:	dc06      	bgt.n	8001824 <dump_trap_info+0x140>
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	4413      	add	r3, r2
 800181e:	4a15      	ldr	r2, [pc, #84]	; (8001874 <dump_trap_info+0x190>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d3db      	bcc.n	80017dc <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001824:	4811      	ldr	r0, [pc, #68]	; (800186c <dump_trap_info+0x188>)
 8001826:	f7ff ff31 	bl	800168c <dump_printf>


	dump_printf("END of Fault Handler\n");
 800182a:	4813      	ldr	r0, [pc, #76]	; (8001878 <dump_trap_info+0x194>)
 800182c:	f7ff ff2e 	bl	800168c <dump_printf>
}
 8001830:	bf00      	nop
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20000b40 	.word	0x20000b40
 800183c:	e5e0e5e0 	.word	0xe5e0e5e0
 8001840:	0800b3f8 	.word	0x0800b3f8
 8001844:	0800b418 	.word	0x0800b418
 8001848:	0800b430 	.word	0x0800b430
 800184c:	0800b44c 	.word	0x0800b44c
 8001850:	0800b460 	.word	0x0800b460
 8001854:	0800b480 	.word	0x0800b480
 8001858:	0800b4a0 	.word	0x0800b4a0
 800185c:	0800b4b0 	.word	0x0800b4b0
 8001860:	0800b4c4 	.word	0x0800b4c4
 8001864:	0800b4d8 	.word	0x0800b4d8
 8001868:	0800b4ec 	.word	0x0800b4ec
 800186c:	0800b4fc 	.word	0x0800b4fc
 8001870:	0800b500 	.word	0x0800b500
 8001874:	20005000 	.word	0x20005000
 8001878:	0800b50c 	.word	0x0800b50c

0800187c <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 800187c:	f01e 0f04 	tst.w	lr, #4
 8001880:	bf0c      	ite	eq
 8001882:	f3ef 8008 	mrseq	r0, MSP
 8001886:	f3ef 8009 	mrsne	r0, PSP
 800188a:	4671      	mov	r1, lr
 800188c:	f7ff bf2a 	b.w	80016e4 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001890:	bf00      	nop
	...

08001894 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001898:	4802      	ldr	r0, [pc, #8]	; (80018a4 <NMI_Handler+0x10>)
 800189a:	f7ff fef7 	bl	800168c <dump_printf>
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	0800b524 	.word	0x0800b524

080018a8 <SVC_Handler>:

void SVC_Handler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 80018ac:	4802      	ldr	r0, [pc, #8]	; (80018b8 <SVC_Handler+0x10>)
 80018ae:	f7ff feed 	bl	800168c <dump_printf>
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	0800b538 	.word	0x0800b538

080018bc <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 80018c0:	4802      	ldr	r0, [pc, #8]	; (80018cc <DebugMon_Handler+0x10>)
 80018c2:	f7ff fee3 	bl	800168c <dump_printf>
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	0800b558 	.word	0x0800b558

080018d0 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80018d4:	4802      	ldr	r0, [pc, #8]	; (80018e0 <PendSV_Handler+0x10>)
 80018d6:	f7ff fed9 	bl	800168c <dump_printf>
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	0800b574 	.word	0x0800b574

080018e4 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0

}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr

080018f0 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr

080018fc <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0

}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr

08001908 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0

}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <TIM1_UP_IRQHandler+0x24>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b01      	cmp	r3, #1
 8001924:	d106      	bne.n	8001934 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001926:	4b04      	ldr	r3, [pc, #16]	; (8001938 <TIM1_UP_IRQHandler+0x24>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f06f 0201 	mvn.w	r2, #1
 800192e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001930:	f7ff ffd8 	bl	80018e4 <TIMER1_user_handler_it>
	}
}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000b48 	.word	0x20000b48

0800193c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001940:	4b07      	ldr	r3, [pc, #28]	; (8001960 <TIM2_IRQHandler+0x24>)
 8001942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b01      	cmp	r3, #1
 800194c:	d106      	bne.n	800195c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800194e:	4b04      	ldr	r3, [pc, #16]	; (8001960 <TIM2_IRQHandler+0x24>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	f06f 0201 	mvn.w	r2, #1
 8001956:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001958:	f7ff ffca 	bl	80018f0 <TIMER2_user_handler_it>
	}
}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20000b48 	.word	0x20000b48

08001964 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001968:	4b08      	ldr	r3, [pc, #32]	; (800198c <TIM3_IRQHandler+0x28>)
 800196a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	2b01      	cmp	r3, #1
 8001976:	d107      	bne.n	8001988 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001978:	4b04      	ldr	r3, [pc, #16]	; (800198c <TIM3_IRQHandler+0x28>)
 800197a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800197e:	f06f 0201 	mvn.w	r2, #1
 8001982:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001984:	f7ff ffba 	bl	80018fc <TIMER3_user_handler_it>
	}
}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000b48 	.word	0x20000b48

08001990 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <TIM4_IRQHandler+0x28>)
 8001996:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d107      	bne.n	80019b4 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <TIM4_IRQHandler+0x28>)
 80019a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80019aa:	f06f 0201 	mvn.w	r2, #1
 80019ae:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80019b0:	f7ff ffaa 	bl	8001908 <TIMER4_user_handler_it>
	}
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000b48 	.word	0x20000b48

080019bc <__NVIC_EnableIRQ>:
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	db0b      	blt.n	80019e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	f003 021f 	and.w	r2, r3, #31
 80019d4:	4906      	ldr	r1, [pc, #24]	; (80019f0 <__NVIC_EnableIRQ+0x34>)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	095b      	lsrs	r3, r3, #5
 80019dc:	2001      	movs	r0, #1
 80019de:	fa00 f202 	lsl.w	r2, r0, r2
 80019e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	e000e100 	.word	0xe000e100

080019f4 <__NVIC_DisableIRQ>:
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	db12      	blt.n	8001a2c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	f003 021f 	and.w	r2, r3, #31
 8001a0c:	490a      	ldr	r1, [pc, #40]	; (8001a38 <__NVIC_DisableIRQ+0x44>)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	095b      	lsrs	r3, r3, #5
 8001a14:	2001      	movs	r0, #1
 8001a16:	fa00 f202 	lsl.w	r2, r0, r2
 8001a1a:	3320      	adds	r3, #32
 8001a1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a20:	f3bf 8f4f 	dsb	sy
}
 8001a24:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a26:	f3bf 8f6f 	isb	sy
}
 8001a2a:	bf00      	nop
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	e000e100 	.word	0xe000e100

08001a3c <__NVIC_SystemReset>:
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001a40:	f3bf 8f4f 	dsb	sy
}
 8001a44:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a46:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <__NVIC_SystemReset+0x24>)
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a4e:	4904      	ldr	r1, [pc, #16]	; (8001a60 <__NVIC_SystemReset+0x24>)
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <__NVIC_SystemReset+0x28>)
 8001a52:	4313      	orrs	r3, r2
 8001a54:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a56:	f3bf 8f4f 	dsb	sy
}
 8001a5a:	bf00      	nop
    __NOP();
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <__NVIC_SystemReset+0x20>
 8001a60:	e000ed00 	.word	0xe000ed00
 8001a64:	05fa0004 	.word	0x05fa0004

08001a68 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a7a:	d806      	bhi.n	8001a8a <UART_init+0x22>
 8001a7c:	4a56      	ldr	r2, [pc, #344]	; (8001bd8 <UART_init+0x170>)
 8001a7e:	218a      	movs	r1, #138	; 0x8a
 8001a80:	4856      	ldr	r0, [pc, #344]	; (8001bdc <UART_init+0x174>)
 8001a82:	f003 fddb 	bl	800563c <printf>
 8001a86:	f7ff ffd9 	bl	8001a3c <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d906      	bls.n	8001a9e <UART_init+0x36>
 8001a90:	4a53      	ldr	r2, [pc, #332]	; (8001be0 <UART_init+0x178>)
 8001a92:	218b      	movs	r1, #139	; 0x8b
 8001a94:	4851      	ldr	r0, [pc, #324]	; (8001bdc <UART_init+0x174>)
 8001a96:	f003 fdd1 	bl	800563c <printf>
 8001a9a:	f7ff ffcf 	bl	8001a3c <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	4a50      	ldr	r2, [pc, #320]	; (8001be4 <UART_init+0x17c>)
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	4a4f      	ldr	r2, [pc, #316]	; (8001be8 <UART_init+0x180>)
 8001aac:	2100      	movs	r1, #0
 8001aae:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	4a4e      	ldr	r2, [pc, #312]	; (8001bec <UART_init+0x184>)
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001aba:	79fa      	ldrb	r2, [r7, #7]
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	494c      	ldr	r1, [pc, #304]	; (8001bf0 <UART_init+0x188>)
 8001ac0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001ac4:	494b      	ldr	r1, [pc, #300]	; (8001bf4 <UART_init+0x18c>)
 8001ac6:	019b      	lsls	r3, r3, #6
 8001ac8:	440b      	add	r3, r1
 8001aca:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	4a49      	ldr	r2, [pc, #292]	; (8001bf4 <UART_init+0x18c>)
 8001ad0:	019b      	lsls	r3, r3, #6
 8001ad2:	4413      	add	r3, r2
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	4a45      	ldr	r2, [pc, #276]	; (8001bf4 <UART_init+0x18c>)
 8001ade:	019b      	lsls	r3, r3, #6
 8001ae0:	4413      	add	r3, r2
 8001ae2:	3308      	adds	r3, #8
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	4a42      	ldr	r2, [pc, #264]	; (8001bf4 <UART_init+0x18c>)
 8001aec:	019b      	lsls	r3, r3, #6
 8001aee:	4413      	add	r3, r2
 8001af0:	330c      	adds	r3, #12
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8001af6:	79fb      	ldrb	r3, [r7, #7]
 8001af8:	4a3e      	ldr	r2, [pc, #248]	; (8001bf4 <UART_init+0x18c>)
 8001afa:	019b      	lsls	r3, r3, #6
 8001afc:	4413      	add	r3, r2
 8001afe:	3310      	adds	r3, #16
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	4a3b      	ldr	r2, [pc, #236]	; (8001bf4 <UART_init+0x18c>)
 8001b08:	019b      	lsls	r3, r3, #6
 8001b0a:	4413      	add	r3, r2
 8001b0c:	3318      	adds	r3, #24
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	4a37      	ldr	r2, [pc, #220]	; (8001bf4 <UART_init+0x18c>)
 8001b16:	019b      	lsls	r3, r3, #6
 8001b18:	4413      	add	r3, r2
 8001b1a:	3314      	adds	r3, #20
 8001b1c:	220c      	movs	r2, #12
 8001b1e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	4a34      	ldr	r2, [pc, #208]	; (8001bf4 <UART_init+0x18c>)
 8001b24:	019b      	lsls	r3, r3, #6
 8001b26:	4413      	add	r3, r2
 8001b28:	331c      	adds	r3, #28
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	019b      	lsls	r3, r3, #6
 8001b32:	4a30      	ldr	r2, [pc, #192]	; (8001bf4 <UART_init+0x18c>)
 8001b34:	4413      	add	r3, r2
 8001b36:	4618      	mov	r0, r3
 8001b38:	f002 fea4 	bl	8004884 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	4a2d      	ldr	r2, [pc, #180]	; (8001bf4 <UART_init+0x18c>)
 8001b40:	019b      	lsls	r3, r3, #6
 8001b42:	4413      	add	r3, r2
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	492a      	ldr	r1, [pc, #168]	; (8001bf4 <UART_init+0x18c>)
 8001b4c:	019b      	lsls	r3, r3, #6
 8001b4e:	440b      	add	r3, r1
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b56:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	4a27      	ldr	r2, [pc, #156]	; (8001bf8 <UART_init+0x190>)
 8001b5c:	56d3      	ldrsb	r3, [r2, r3]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2101      	movs	r1, #1
 8001b62:	4618      	mov	r0, r3
 8001b64:	f001 fcc1 	bl	80034ea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	4a23      	ldr	r2, [pc, #140]	; (8001bf8 <UART_init+0x190>)
 8001b6c:	56d3      	ldrsb	r3, [r2, r3]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f001 fcd7 	bl	8003522 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	019b      	lsls	r3, r3, #6
 8001b78:	4a1e      	ldr	r2, [pc, #120]	; (8001bf4 <UART_init+0x18c>)
 8001b7a:	1898      	adds	r0, r3, r2
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	79fa      	ldrb	r2, [r7, #7]
 8001b80:	4919      	ldr	r1, [pc, #100]	; (8001be8 <UART_init+0x180>)
 8001b82:	5c8a      	ldrb	r2, [r1, r2]
 8001b84:	01db      	lsls	r3, r3, #7
 8001b86:	4413      	add	r3, r2
 8001b88:	4a1c      	ldr	r2, [pc, #112]	; (8001bfc <UART_init+0x194>)
 8001b8a:	4413      	add	r3, r2
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f002 ff09 	bl	80049a6 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8001b94:	4b1a      	ldr	r3, [pc, #104]	; (8001c00 <UART_init+0x198>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6898      	ldr	r0, [r3, #8]
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	f003 fd5e 	bl	8005660 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8001ba4:	4b16      	ldr	r3, [pc, #88]	; (8001c00 <UART_init+0x198>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68d8      	ldr	r0, [r3, #12]
 8001baa:	2300      	movs	r3, #0
 8001bac:	2202      	movs	r2, #2
 8001bae:	2100      	movs	r1, #0
 8001bb0:	f003 fd56 	bl	8005660 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8001bb4:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <UART_init+0x198>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6858      	ldr	r0, [r3, #4]
 8001bba:	2300      	movs	r3, #0
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	f003 fd4e 	bl	8005660 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	4a0f      	ldr	r2, [pc, #60]	; (8001c04 <UART_init+0x19c>)
 8001bc8:	2101      	movs	r1, #1
 8001bca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	0800b59c 	.word	0x0800b59c
 8001bdc:	0800b5ac 	.word	0x0800b5ac
 8001be0:	0800b5e8 	.word	0x0800b5e8
 8001be4:	20000e8c 	.word	0x20000e8c
 8001be8:	20000e88 	.word	0x20000e88
 8001bec:	20000e98 	.word	0x20000e98
 8001bf0:	20000000 	.word	0x20000000
 8001bf4:	20000c48 	.word	0x20000c48
 8001bf8:	0800b85c 	.word	0x0800b85c
 8001bfc:	20000d08 	.word	0x20000d08
 8001c00:	20000034 	.word	0x20000034
 8001c04:	20000ea4 	.word	0x20000ea4

08001c08 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d906      	bls.n	8001c26 <UART_data_ready+0x1e>
 8001c18:	4a07      	ldr	r2, [pc, #28]	; (8001c38 <UART_data_ready+0x30>)
 8001c1a:	21c8      	movs	r1, #200	; 0xc8
 8001c1c:	4807      	ldr	r0, [pc, #28]	; (8001c3c <UART_data_ready+0x34>)
 8001c1e:	f003 fd0d 	bl	800563c <printf>
 8001c22:	f7ff ff0b 	bl	8001a3c <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <UART_data_ready+0x38>)
 8001c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	0800b5e8 	.word	0x0800b5e8
 8001c3c:	0800b5ac 	.word	0x0800b5ac
 8001c40:	20000e98 	.word	0x20000e98

08001c44 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d906      	bls.n	8001c62 <UART_get_next_byte+0x1e>
 8001c54:	4a22      	ldr	r2, [pc, #136]	; (8001ce0 <UART_get_next_byte+0x9c>)
 8001c56:	21d4      	movs	r1, #212	; 0xd4
 8001c58:	4822      	ldr	r0, [pc, #136]	; (8001ce4 <UART_get_next_byte+0xa0>)
 8001c5a:	f003 fcef 	bl	800563c <printf>
 8001c5e:	f7ff feed 	bl	8001a3c <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	4a20      	ldr	r2, [pc, #128]	; (8001ce8 <UART_get_next_byte+0xa4>)
 8001c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <UART_get_next_byte+0x2e>
		return 0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	e031      	b.n	8001cd6 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8001c72:	79fa      	ldrb	r2, [r7, #7]
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	491d      	ldr	r1, [pc, #116]	; (8001cec <UART_get_next_byte+0xa8>)
 8001c78:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c7c:	491c      	ldr	r1, [pc, #112]	; (8001cf0 <UART_get_next_byte+0xac>)
 8001c7e:	01d2      	lsls	r2, r2, #7
 8001c80:	440a      	add	r2, r1
 8001c82:	4413      	add	r3, r2
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	4a18      	ldr	r2, [pc, #96]	; (8001cec <UART_get_next_byte+0xa8>)
 8001c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c90:	1c5a      	adds	r2, r3, #1
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001c98:	4914      	ldr	r1, [pc, #80]	; (8001cec <UART_get_next_byte+0xa8>)
 8001c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <UART_get_next_byte+0xb0>)
 8001ca2:	56d3      	ldrsb	r3, [r2, r3]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fea5 	bl	80019f4 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4a12      	ldr	r2, [pc, #72]	; (8001cf8 <UART_get_next_byte+0xb4>)
 8001cae:	5cd3      	ldrb	r3, [r2, r3]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	4a0d      	ldr	r2, [pc, #52]	; (8001cec <UART_get_next_byte+0xa8>)
 8001cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cba:	4299      	cmp	r1, r3
 8001cbc:	d104      	bne.n	8001cc8 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	4a09      	ldr	r2, [pc, #36]	; (8001ce8 <UART_get_next_byte+0xa4>)
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	4a0a      	ldr	r2, [pc, #40]	; (8001cf4 <UART_get_next_byte+0xb0>)
 8001ccc:	56d3      	ldrsb	r3, [r2, r3]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff fe74 	bl	80019bc <__NVIC_EnableIRQ>
	return ret;
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	0800b5e8 	.word	0x0800b5e8
 8001ce4:	0800b5ac 	.word	0x0800b5ac
 8001ce8:	20000e98 	.word	0x20000e98
 8001cec:	20000e8c 	.word	0x20000e8c
 8001cf0:	20000d08 	.word	0x20000d08
 8001cf4:	0800b85c 	.word	0x0800b85c
 8001cf8:	20000e88 	.word	0x20000e88

08001cfc <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	460a      	mov	r2, r1
 8001d06:	71fb      	strb	r3, [r7, #7]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d907      	bls.n	8001d22 <UART_putc+0x26>
 8001d12:	4a16      	ldr	r2, [pc, #88]	; (8001d6c <UART_putc+0x70>)
 8001d14:	f240 113d 	movw	r1, #317	; 0x13d
 8001d18:	4815      	ldr	r0, [pc, #84]	; (8001d70 <UART_putc+0x74>)
 8001d1a:	f003 fc8f 	bl	800563c <printf>
 8001d1e:	f7ff fe8d 	bl	8001a3c <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	4a13      	ldr	r2, [pc, #76]	; (8001d74 <UART_putc+0x78>)
 8001d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d019      	beq.n	8001d62 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	4a11      	ldr	r2, [pc, #68]	; (8001d78 <UART_putc+0x7c>)
 8001d32:	56d3      	ldrsb	r3, [r2, r3]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff fe5d 	bl	80019f4 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	019b      	lsls	r3, r3, #6
 8001d3e:	4a0f      	ldr	r2, [pc, #60]	; (8001d7c <UART_putc+0x80>)
 8001d40:	4413      	add	r3, r2
 8001d42:	1db9      	adds	r1, r7, #6
 8001d44:	2201      	movs	r2, #1
 8001d46:	4618      	mov	r0, r3
 8001d48:	f002 fde9 	bl	800491e <HAL_UART_Transmit_IT>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	4a09      	ldr	r2, [pc, #36]	; (8001d78 <UART_putc+0x7c>)
 8001d54:	56d3      	ldrsb	r3, [r2, r3]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fe30 	bl	80019bc <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d0e5      	beq.n	8001d2e <UART_putc+0x32>
	}
}
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	0800b5e8 	.word	0x0800b5e8
 8001d70:	0800b5ac 	.word	0x0800b5ac
 8001d74:	20000ea4 	.word	0x20000ea4
 8001d78:	0800b85c 	.word	0x0800b85c
 8001d7c:	20000c48 	.word	0x20000c48

08001d80 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
 8001d8c:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
 8001d90:	4a13      	ldr	r2, [pc, #76]	; (8001de0 <UART_impolite_force_puts_on_uart+0x60>)
 8001d92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d01d      	beq.n	8001dd6 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
 8001d9c:	4a11      	ldr	r2, [pc, #68]	; (8001de4 <UART_impolite_force_puts_on_uart+0x64>)
 8001d9e:	019b      	lsls	r3, r3, #6
 8001da0:	4413      	add	r3, r2
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	e010      	b.n	8001dce <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8001dac:	bf00      	nop
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d0f9      	beq.n	8001dae <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	617b      	str	r3, [r7, #20]
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d3ea      	bcc.n	8001dac <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8001dd6:	bf00      	nop
 8001dd8:	371c      	adds	r7, #28
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr
 8001de0:	20000ea4 	.word	0x20000ea4
 8001de4:	20000c48 	.word	0x20000c48

08001de8 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8001dec:	4802      	ldr	r0, [pc, #8]	; (8001df8 <USART1_IRQHandler+0x10>)
 8001dee:	f002 fe2f 	bl	8004a50 <HAL_UART_IRQHandler>
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000c48 	.word	0x20000c48

08001dfc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8001e00:	4802      	ldr	r0, [pc, #8]	; (8001e0c <USART2_IRQHandler+0x10>)
 8001e02:	f002 fe25 	bl	8004a50 <HAL_UART_IRQHandler>
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000c88 	.word	0x20000c88

08001e10 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8001e14:	4802      	ldr	r0, [pc, #8]	; (8001e20 <USART3_IRQHandler+0x10>)
 8001e16:	f002 fe1b 	bl	8004a50 <HAL_UART_IRQHandler>
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000cc8 	.word	0x20000cc8

08001e24 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a1e      	ldr	r2, [pc, #120]	; (8001eac <HAL_UART_RxCpltCallback+0x88>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d102      	bne.n	8001e3c <HAL_UART_RxCpltCallback+0x18>
 8001e36:	2300      	movs	r3, #0
 8001e38:	73fb      	strb	r3, [r7, #15]
 8001e3a:	e00e      	b.n	8001e5a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a1b      	ldr	r2, [pc, #108]	; (8001eb0 <HAL_UART_RxCpltCallback+0x8c>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d102      	bne.n	8001e4c <HAL_UART_RxCpltCallback+0x28>
 8001e46:	2301      	movs	r3, #1
 8001e48:	73fb      	strb	r3, [r7, #15]
 8001e4a:	e006      	b.n	8001e5a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a18      	ldr	r2, [pc, #96]	; (8001eb4 <HAL_UART_RxCpltCallback+0x90>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d126      	bne.n	8001ea4 <HAL_UART_RxCpltCallback+0x80>
 8001e56:	2302      	movs	r3, #2
 8001e58:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	4a16      	ldr	r2, [pc, #88]	; (8001eb8 <HAL_UART_RxCpltCallback+0x94>)
 8001e5e:	2101      	movs	r1, #1
 8001e60:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	4a15      	ldr	r2, [pc, #84]	; (8001ebc <HAL_UART_RxCpltCallback+0x98>)
 8001e68:	5cd3      	ldrb	r3, [r2, r3]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	425a      	negs	r2, r3
 8001e6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e72:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e76:	bf58      	it	pl
 8001e78:	4253      	negpl	r3, r2
 8001e7a:	7bfa      	ldrb	r2, [r7, #15]
 8001e7c:	b2d9      	uxtb	r1, r3
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <HAL_UART_RxCpltCallback+0x98>)
 8001e80:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	019b      	lsls	r3, r3, #6
 8001e86:	4a0e      	ldr	r2, [pc, #56]	; (8001ec0 <HAL_UART_RxCpltCallback+0x9c>)
 8001e88:	1898      	adds	r0, r3, r2
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
 8001e8c:	7bfa      	ldrb	r2, [r7, #15]
 8001e8e:	490b      	ldr	r1, [pc, #44]	; (8001ebc <HAL_UART_RxCpltCallback+0x98>)
 8001e90:	5c8a      	ldrb	r2, [r1, r2]
 8001e92:	01db      	lsls	r3, r3, #7
 8001e94:	4413      	add	r3, r2
 8001e96:	4a0b      	ldr	r2, [pc, #44]	; (8001ec4 <HAL_UART_RxCpltCallback+0xa0>)
 8001e98:	4413      	add	r3, r2
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f002 fd82 	bl	80049a6 <HAL_UART_Receive_IT>
 8001ea2:	e000      	b.n	8001ea6 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8001ea4:	bf00      	nop
}
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40013800 	.word	0x40013800
 8001eb0:	40004400 	.word	0x40004400
 8001eb4:	40004800 	.word	0x40004800
 8001eb8:	20000e98 	.word	0x20000e98
 8001ebc:	20000e88 	.word	0x20000e88
 8001ec0:	20000c48 	.word	0x20000c48
 8001ec4:	20000d08 	.word	0x20000d08

08001ec8 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08c      	sub	sp, #48	; 0x30
 8001ecc:	af02      	add	r7, sp, #8
 8001ece:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a53      	ldr	r2, [pc, #332]	; (8002024 <HAL_UART_MspInit+0x15c>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d142      	bne.n	8001f60 <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8001eda:	4b53      	ldr	r3, [pc, #332]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001edc:	699b      	ldr	r3, [r3, #24]
 8001ede:	4a52      	ldr	r2, [pc, #328]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6193      	str	r3, [r2, #24]
 8001ee6:	4b50      	ldr	r3, [pc, #320]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	623b      	str	r3, [r7, #32]
 8001ef0:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001ef2:	4b4d      	ldr	r3, [pc, #308]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	4a4c      	ldr	r2, [pc, #304]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001ef8:	f043 0308 	orr.w	r3, r3, #8
 8001efc:	6193      	str	r3, [r2, #24]
 8001efe:	4b4a      	ldr	r3, [pc, #296]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	f003 0308 	and.w	r3, r3, #8
 8001f06:	61fb      	str	r3, [r7, #28]
 8001f08:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	2301      	movs	r3, #1
 8001f10:	2202      	movs	r2, #2
 8001f12:	2140      	movs	r1, #64	; 0x40
 8001f14:	4845      	ldr	r0, [pc, #276]	; (800202c <HAL_UART_MspInit+0x164>)
 8001f16:	f7ff f82d 	bl	8000f74 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	9300      	str	r3, [sp, #0]
 8001f1e:	2301      	movs	r3, #1
 8001f20:	2200      	movs	r2, #0
 8001f22:	2180      	movs	r1, #128	; 0x80
 8001f24:	4841      	ldr	r0, [pc, #260]	; (800202c <HAL_UART_MspInit+0x164>)
 8001f26:	f7ff f825 	bl	8000f74 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8001f2a:	4b41      	ldr	r3, [pc, #260]	; (8002030 <HAL_UART_MspInit+0x168>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f32:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001f36:	627b      	str	r3, [r7, #36]	; 0x24
 8001f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3a:	f043 0304 	orr.w	r3, r3, #4
 8001f3e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f40:	4a3b      	ldr	r2, [pc, #236]	; (8002030 <HAL_UART_MspInit+0x168>)
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8001f46:	4b38      	ldr	r3, [pc, #224]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	4a37      	ldr	r2, [pc, #220]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f50:	6193      	str	r3, [r2, #24]
 8001f52:	4b35      	ldr	r3, [pc, #212]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f54:	699b      	ldr	r3, [r3, #24]
 8001f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f5a:	61bb      	str	r3, [r7, #24]
 8001f5c:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8001f5e:	e05c      	b.n	800201a <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a33      	ldr	r2, [pc, #204]	; (8002034 <HAL_UART_MspInit+0x16c>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d128      	bne.n	8001fbc <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8001f6a:	4b2f      	ldr	r3, [pc, #188]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f6c:	699b      	ldr	r3, [r3, #24]
 8001f6e:	4a2e      	ldr	r2, [pc, #184]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f70:	f043 0304 	orr.w	r3, r3, #4
 8001f74:	6193      	str	r3, [r2, #24]
 8001f76:	4b2c      	ldr	r3, [pc, #176]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	f003 0304 	and.w	r3, r3, #4
 8001f7e:	617b      	str	r3, [r7, #20]
 8001f80:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001f82:	2303      	movs	r3, #3
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	2301      	movs	r3, #1
 8001f88:	2202      	movs	r2, #2
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	482a      	ldr	r0, [pc, #168]	; (8002038 <HAL_UART_MspInit+0x170>)
 8001f8e:	f7fe fff1 	bl	8000f74 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001f92:	2303      	movs	r3, #3
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	2301      	movs	r3, #1
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2108      	movs	r1, #8
 8001f9c:	4826      	ldr	r0, [pc, #152]	; (8002038 <HAL_UART_MspInit+0x170>)
 8001f9e:	f7fe ffe9 	bl	8000f74 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8001fa2:	4b21      	ldr	r3, [pc, #132]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	4a20      	ldr	r2, [pc, #128]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fac:	61d3      	str	r3, [r2, #28]
 8001fae:	4b1e      	ldr	r3, [pc, #120]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	693b      	ldr	r3, [r7, #16]
}
 8001fba:	e02e      	b.n	800201a <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a1e      	ldr	r2, [pc, #120]	; (800203c <HAL_UART_MspInit+0x174>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d129      	bne.n	800201a <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001fc6:	4b18      	ldr	r3, [pc, #96]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	4a17      	ldr	r2, [pc, #92]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fcc:	f043 0308 	orr.w	r3, r3, #8
 8001fd0:	6193      	str	r3, [r2, #24]
 8001fd2:	4b15      	ldr	r3, [pc, #84]	; (8002028 <HAL_UART_MspInit+0x160>)
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001fde:	2303      	movs	r3, #3
 8001fe0:	9300      	str	r3, [sp, #0]
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	2202      	movs	r2, #2
 8001fe6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fea:	4810      	ldr	r0, [pc, #64]	; (800202c <HAL_UART_MspInit+0x164>)
 8001fec:	f7fe ffc2 	bl	8000f74 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	9300      	str	r3, [sp, #0]
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ffc:	480b      	ldr	r0, [pc, #44]	; (800202c <HAL_UART_MspInit+0x164>)
 8001ffe:	f7fe ffb9 	bl	8000f74 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002002:	4b09      	ldr	r3, [pc, #36]	; (8002028 <HAL_UART_MspInit+0x160>)
 8002004:	69db      	ldr	r3, [r3, #28]
 8002006:	4a08      	ldr	r2, [pc, #32]	; (8002028 <HAL_UART_MspInit+0x160>)
 8002008:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800200c:	61d3      	str	r3, [r2, #28]
 800200e:	4b06      	ldr	r3, [pc, #24]	; (8002028 <HAL_UART_MspInit+0x160>)
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	68bb      	ldr	r3, [r7, #8]
}
 800201a:	bf00      	nop
 800201c:	3728      	adds	r7, #40	; 0x28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40013800 	.word	0x40013800
 8002028:	40021000 	.word	0x40021000
 800202c:	40010c00 	.word	0x40010c00
 8002030:	40010000 	.word	0x40010000
 8002034:	40004400 	.word	0x40004400
 8002038:	40010800 	.word	0x40010800
 800203c:	40004800 	.word	0x40004800

08002040 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800204c:	2b08      	cmp	r3, #8
 800204e:	d106      	bne.n	800205e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2222      	movs	r2, #34	; 0x22
 800205a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr

08002068 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 800206c:	4b03      	ldr	r3, [pc, #12]	; (800207c <WWDG_IRQHandler+0x14>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4903      	ldr	r1, [pc, #12]	; (8002080 <WWDG_IRQHandler+0x18>)
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fb0a 	bl	800168c <dump_printf>
	while(1);
 8002078:	e7fe      	b.n	8002078 <WWDG_IRQHandler+0x10>
 800207a:	bf00      	nop
 800207c:	2000000c 	.word	0x2000000c
 8002080:	0800b678 	.word	0x0800b678

08002084 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002088:	4b03      	ldr	r3, [pc, #12]	; (8002098 <PVD_IRQHandler+0x14>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4903      	ldr	r1, [pc, #12]	; (800209c <PVD_IRQHandler+0x18>)
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff fafc 	bl	800168c <dump_printf>
	while(1);
 8002094:	e7fe      	b.n	8002094 <PVD_IRQHandler+0x10>
 8002096:	bf00      	nop
 8002098:	2000000c 	.word	0x2000000c
 800209c:	0800b680 	.word	0x0800b680

080020a0 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <TAMPER_IRQHandler+0x14>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4903      	ldr	r1, [pc, #12]	; (80020b8 <TAMPER_IRQHandler+0x18>)
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff faee 	bl	800168c <dump_printf>
	while(1);
 80020b0:	e7fe      	b.n	80020b0 <TAMPER_IRQHandler+0x10>
 80020b2:	bf00      	nop
 80020b4:	2000000c 	.word	0x2000000c
 80020b8:	0800b684 	.word	0x0800b684

080020bc <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80020c0:	4b03      	ldr	r3, [pc, #12]	; (80020d0 <RTC_IRQHandler+0x14>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4903      	ldr	r1, [pc, #12]	; (80020d4 <RTC_IRQHandler+0x18>)
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fae0 	bl	800168c <dump_printf>
	while(1);
 80020cc:	e7fe      	b.n	80020cc <RTC_IRQHandler+0x10>
 80020ce:	bf00      	nop
 80020d0:	2000000c 	.word	0x2000000c
 80020d4:	0800b68c 	.word	0x0800b68c

080020d8 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <FLASH_IRQHandler+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4903      	ldr	r1, [pc, #12]	; (80020f0 <FLASH_IRQHandler+0x18>)
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff fad2 	bl	800168c <dump_printf>
	while(1);
 80020e8:	e7fe      	b.n	80020e8 <FLASH_IRQHandler+0x10>
 80020ea:	bf00      	nop
 80020ec:	2000000c 	.word	0x2000000c
 80020f0:	0800b690 	.word	0x0800b690

080020f4 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80020f8:	4b03      	ldr	r3, [pc, #12]	; (8002108 <RCC_IRQHandler+0x14>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4903      	ldr	r1, [pc, #12]	; (800210c <RCC_IRQHandler+0x18>)
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff fac4 	bl	800168c <dump_printf>
	while(1);
 8002104:	e7fe      	b.n	8002104 <RCC_IRQHandler+0x10>
 8002106:	bf00      	nop
 8002108:	2000000c 	.word	0x2000000c
 800210c:	0800b698 	.word	0x0800b698

08002110 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002114:	4b03      	ldr	r3, [pc, #12]	; (8002124 <DMA1_Channel2_IRQHandler+0x14>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4903      	ldr	r1, [pc, #12]	; (8002128 <DMA1_Channel2_IRQHandler+0x18>)
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff fab6 	bl	800168c <dump_printf>
	while(1);
 8002120:	e7fe      	b.n	8002120 <DMA1_Channel2_IRQHandler+0x10>
 8002122:	bf00      	nop
 8002124:	2000000c 	.word	0x2000000c
 8002128:	0800b6d4 	.word	0x0800b6d4

0800212c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002130:	4b03      	ldr	r3, [pc, #12]	; (8002140 <DMA1_Channel3_IRQHandler+0x14>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4903      	ldr	r1, [pc, #12]	; (8002144 <DMA1_Channel3_IRQHandler+0x18>)
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff faa8 	bl	800168c <dump_printf>
	while(1);
 800213c:	e7fe      	b.n	800213c <DMA1_Channel3_IRQHandler+0x10>
 800213e:	bf00      	nop
 8002140:	2000000c 	.word	0x2000000c
 8002144:	0800b6e4 	.word	0x0800b6e4

08002148 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800214c:	4b03      	ldr	r3, [pc, #12]	; (800215c <DMA1_Channel4_IRQHandler+0x14>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4903      	ldr	r1, [pc, #12]	; (8002160 <DMA1_Channel4_IRQHandler+0x18>)
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff fa9a 	bl	800168c <dump_printf>
	while(1);
 8002158:	e7fe      	b.n	8002158 <DMA1_Channel4_IRQHandler+0x10>
 800215a:	bf00      	nop
 800215c:	2000000c 	.word	0x2000000c
 8002160:	0800b6f4 	.word	0x0800b6f4

08002164 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002168:	4b03      	ldr	r3, [pc, #12]	; (8002178 <DMA1_Channel5_IRQHandler+0x14>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4903      	ldr	r1, [pc, #12]	; (800217c <DMA1_Channel5_IRQHandler+0x18>)
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fa8c 	bl	800168c <dump_printf>
	while(1);
 8002174:	e7fe      	b.n	8002174 <DMA1_Channel5_IRQHandler+0x10>
 8002176:	bf00      	nop
 8002178:	2000000c 	.word	0x2000000c
 800217c:	0800b704 	.word	0x0800b704

08002180 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002184:	4b03      	ldr	r3, [pc, #12]	; (8002194 <DMA1_Channel6_IRQHandler+0x14>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4903      	ldr	r1, [pc, #12]	; (8002198 <DMA1_Channel6_IRQHandler+0x18>)
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff fa7e 	bl	800168c <dump_printf>
	while(1);
 8002190:	e7fe      	b.n	8002190 <DMA1_Channel6_IRQHandler+0x10>
 8002192:	bf00      	nop
 8002194:	2000000c 	.word	0x2000000c
 8002198:	0800b714 	.word	0x0800b714

0800219c <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80021a0:	4b03      	ldr	r3, [pc, #12]	; (80021b0 <DMA1_Channel7_IRQHandler+0x14>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4903      	ldr	r1, [pc, #12]	; (80021b4 <DMA1_Channel7_IRQHandler+0x18>)
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7ff fa70 	bl	800168c <dump_printf>
	while(1);
 80021ac:	e7fe      	b.n	80021ac <DMA1_Channel7_IRQHandler+0x10>
 80021ae:	bf00      	nop
 80021b0:	2000000c 	.word	0x2000000c
 80021b4:	0800b724 	.word	0x0800b724

080021b8 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80021bc:	4b03      	ldr	r3, [pc, #12]	; (80021cc <ADC1_2_IRQHandler+0x14>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4903      	ldr	r1, [pc, #12]	; (80021d0 <ADC1_2_IRQHandler+0x18>)
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff fa62 	bl	800168c <dump_printf>
	while(1);
 80021c8:	e7fe      	b.n	80021c8 <ADC1_2_IRQHandler+0x10>
 80021ca:	bf00      	nop
 80021cc:	2000000c 	.word	0x2000000c
 80021d0:	0800b734 	.word	0x0800b734

080021d4 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80021d8:	4b03      	ldr	r3, [pc, #12]	; (80021e8 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4903      	ldr	r1, [pc, #12]	; (80021ec <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff fa54 	bl	800168c <dump_printf>
	while(1);
 80021e4:	e7fe      	b.n	80021e4 <USB_HP_CAN1_TX_IRQHandler+0x10>
 80021e6:	bf00      	nop
 80021e8:	2000000c 	.word	0x2000000c
 80021ec:	0800b73c 	.word	0x0800b73c

080021f0 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80021f4:	4b03      	ldr	r3, [pc, #12]	; (8002204 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4903      	ldr	r1, [pc, #12]	; (8002208 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff fa46 	bl	800168c <dump_printf>
	while(1);
 8002200:	e7fe      	b.n	8002200 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002202:	bf00      	nop
 8002204:	2000000c 	.word	0x2000000c
 8002208:	0800b74c 	.word	0x0800b74c

0800220c <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002210:	4b03      	ldr	r3, [pc, #12]	; (8002220 <CAN1_RX1_IRQHandler+0x14>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4903      	ldr	r1, [pc, #12]	; (8002224 <CAN1_RX1_IRQHandler+0x18>)
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff fa38 	bl	800168c <dump_printf>
	while(1);
 800221c:	e7fe      	b.n	800221c <CAN1_RX1_IRQHandler+0x10>
 800221e:	bf00      	nop
 8002220:	2000000c 	.word	0x2000000c
 8002224:	0800b75c 	.word	0x0800b75c

08002228 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 800222c:	4b03      	ldr	r3, [pc, #12]	; (800223c <CAN1_SCE_IRQHandler+0x14>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4903      	ldr	r1, [pc, #12]	; (8002240 <CAN1_SCE_IRQHandler+0x18>)
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff fa2a 	bl	800168c <dump_printf>
	while(1);
 8002238:	e7fe      	b.n	8002238 <CAN1_SCE_IRQHandler+0x10>
 800223a:	bf00      	nop
 800223c:	2000000c 	.word	0x2000000c
 8002240:	0800b768 	.word	0x0800b768

08002244 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002248:	4b03      	ldr	r3, [pc, #12]	; (8002258 <TIM1_BRK_IRQHandler+0x14>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4903      	ldr	r1, [pc, #12]	; (800225c <TIM1_BRK_IRQHandler+0x18>)
 800224e:	4618      	mov	r0, r3
 8002250:	f7ff fa1c 	bl	800168c <dump_printf>
	while(1);
 8002254:	e7fe      	b.n	8002254 <TIM1_BRK_IRQHandler+0x10>
 8002256:	bf00      	nop
 8002258:	2000000c 	.word	0x2000000c
 800225c:	0800b77c 	.word	0x0800b77c

08002260 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002264:	4b03      	ldr	r3, [pc, #12]	; (8002274 <TIM1_TRG_COM_IRQHandler+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4903      	ldr	r1, [pc, #12]	; (8002278 <TIM1_TRG_COM_IRQHandler+0x18>)
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff fa0e 	bl	800168c <dump_printf>
	while(1);
 8002270:	e7fe      	b.n	8002270 <TIM1_TRG_COM_IRQHandler+0x10>
 8002272:	bf00      	nop
 8002274:	2000000c 	.word	0x2000000c
 8002278:	0800b790 	.word	0x0800b790

0800227c <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002280:	4b03      	ldr	r3, [pc, #12]	; (8002290 <TIM1_CC_IRQHandler+0x14>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4903      	ldr	r1, [pc, #12]	; (8002294 <TIM1_CC_IRQHandler+0x18>)
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fa00 	bl	800168c <dump_printf>
	while(1);
 800228c:	e7fe      	b.n	800228c <TIM1_CC_IRQHandler+0x10>
 800228e:	bf00      	nop
 8002290:	2000000c 	.word	0x2000000c
 8002294:	0800b7a0 	.word	0x0800b7a0

08002298 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 800229c:	4b03      	ldr	r3, [pc, #12]	; (80022ac <I2C1_EV_IRQHandler+0x14>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4903      	ldr	r1, [pc, #12]	; (80022b0 <I2C1_EV_IRQHandler+0x18>)
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff f9f2 	bl	800168c <dump_printf>
	while(1);
 80022a8:	e7fe      	b.n	80022a8 <I2C1_EV_IRQHandler+0x10>
 80022aa:	bf00      	nop
 80022ac:	2000000c 	.word	0x2000000c
 80022b0:	0800b7c0 	.word	0x0800b7c0

080022b4 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80022b8:	4b03      	ldr	r3, [pc, #12]	; (80022c8 <I2C1_ER_IRQHandler+0x14>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4903      	ldr	r1, [pc, #12]	; (80022cc <I2C1_ER_IRQHandler+0x18>)
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff f9e4 	bl	800168c <dump_printf>
	while(1);
 80022c4:	e7fe      	b.n	80022c4 <I2C1_ER_IRQHandler+0x10>
 80022c6:	bf00      	nop
 80022c8:	2000000c 	.word	0x2000000c
 80022cc:	0800b7c8 	.word	0x0800b7c8

080022d0 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80022d4:	4b03      	ldr	r3, [pc, #12]	; (80022e4 <I2C2_EV_IRQHandler+0x14>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4903      	ldr	r1, [pc, #12]	; (80022e8 <I2C2_EV_IRQHandler+0x18>)
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff f9d6 	bl	800168c <dump_printf>
	while(1);
 80022e0:	e7fe      	b.n	80022e0 <I2C2_EV_IRQHandler+0x10>
 80022e2:	bf00      	nop
 80022e4:	2000000c 	.word	0x2000000c
 80022e8:	0800b7d0 	.word	0x0800b7d0

080022ec <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80022f0:	4b03      	ldr	r3, [pc, #12]	; (8002300 <I2C2_ER_IRQHandler+0x14>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4903      	ldr	r1, [pc, #12]	; (8002304 <I2C2_ER_IRQHandler+0x18>)
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff f9c8 	bl	800168c <dump_printf>
	while(1);
 80022fc:	e7fe      	b.n	80022fc <I2C2_ER_IRQHandler+0x10>
 80022fe:	bf00      	nop
 8002300:	2000000c 	.word	0x2000000c
 8002304:	0800b7d8 	.word	0x0800b7d8

08002308 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 800230c:	4b03      	ldr	r3, [pc, #12]	; (800231c <SPI1_IRQHandler+0x14>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4903      	ldr	r1, [pc, #12]	; (8002320 <SPI1_IRQHandler+0x18>)
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff f9ba 	bl	800168c <dump_printf>
	while(1);
 8002318:	e7fe      	b.n	8002318 <SPI1_IRQHandler+0x10>
 800231a:	bf00      	nop
 800231c:	2000000c 	.word	0x2000000c
 8002320:	0800b7e0 	.word	0x0800b7e0

08002324 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002328:	4b03      	ldr	r3, [pc, #12]	; (8002338 <SPI2_IRQHandler+0x14>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4903      	ldr	r1, [pc, #12]	; (800233c <SPI2_IRQHandler+0x18>)
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff f9ac 	bl	800168c <dump_printf>
	while(1);
 8002334:	e7fe      	b.n	8002334 <SPI2_IRQHandler+0x10>
 8002336:	bf00      	nop
 8002338:	2000000c 	.word	0x2000000c
 800233c:	0800b7e8 	.word	0x0800b7e8

08002340 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002344:	4b03      	ldr	r3, [pc, #12]	; (8002354 <RTC_Alarm_IRQHandler+0x14>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4903      	ldr	r1, [pc, #12]	; (8002358 <RTC_Alarm_IRQHandler+0x18>)
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff f99e 	bl	800168c <dump_printf>
	while(1);
 8002350:	e7fe      	b.n	8002350 <RTC_Alarm_IRQHandler+0x10>
 8002352:	bf00      	nop
 8002354:	2000000c 	.word	0x2000000c
 8002358:	0800b814 	.word	0x0800b814

0800235c <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002360:	4b03      	ldr	r3, [pc, #12]	; (8002370 <USBWakeUp_IRQHandler+0x14>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4903      	ldr	r1, [pc, #12]	; (8002374 <USBWakeUp_IRQHandler+0x18>)
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff f990 	bl	800168c <dump_printf>
}
 800236c:	bf00      	nop
 800236e:	bd80      	pop	{r7, pc}
 8002370:	2000000c 	.word	0x2000000c
 8002374:	0800b820 	.word	0x0800b820

08002378 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800237c:	4b15      	ldr	r3, [pc, #84]	; (80023d4 <SystemInit+0x5c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a14      	ldr	r2, [pc, #80]	; (80023d4 <SystemInit+0x5c>)
 8002382:	f043 0301 	orr.w	r3, r3, #1
 8002386:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002388:	4b12      	ldr	r3, [pc, #72]	; (80023d4 <SystemInit+0x5c>)
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	4911      	ldr	r1, [pc, #68]	; (80023d4 <SystemInit+0x5c>)
 800238e:	4b12      	ldr	r3, [pc, #72]	; (80023d8 <SystemInit+0x60>)
 8002390:	4013      	ands	r3, r2
 8002392:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002394:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <SystemInit+0x5c>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a0e      	ldr	r2, [pc, #56]	; (80023d4 <SystemInit+0x5c>)
 800239a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800239e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023a2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80023a4:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <SystemInit+0x5c>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0a      	ldr	r2, [pc, #40]	; (80023d4 <SystemInit+0x5c>)
 80023aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023ae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80023b0:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <SystemInit+0x5c>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	4a07      	ldr	r2, [pc, #28]	; (80023d4 <SystemInit+0x5c>)
 80023b6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80023ba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80023bc:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <SystemInit+0x5c>)
 80023be:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80023c2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80023c4:	4b05      	ldr	r3, [pc, #20]	; (80023dc <SystemInit+0x64>)
 80023c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023ca:	609a      	str	r2, [r3, #8]
#endif 
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr
 80023d4:	40021000 	.word	0x40021000
 80023d8:	f8ff0000 	.word	0xf8ff0000
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	2300      	movs	r3, #0
 80023f0:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80023f2:	4b2f      	ldr	r3, [pc, #188]	; (80024b0 <SystemCoreClockUpdate+0xd0>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 030c 	and.w	r3, r3, #12
 80023fa:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d011      	beq.n	8002426 <SystemCoreClockUpdate+0x46>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2b08      	cmp	r3, #8
 8002406:	d83a      	bhi.n	800247e <SystemCoreClockUpdate+0x9e>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <SystemCoreClockUpdate+0x36>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2b04      	cmp	r3, #4
 8002412:	d004      	beq.n	800241e <SystemCoreClockUpdate+0x3e>
 8002414:	e033      	b.n	800247e <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002416:	4b27      	ldr	r3, [pc, #156]	; (80024b4 <SystemCoreClockUpdate+0xd4>)
 8002418:	4a27      	ldr	r2, [pc, #156]	; (80024b8 <SystemCoreClockUpdate+0xd8>)
 800241a:	601a      	str	r2, [r3, #0]
      break;
 800241c:	e033      	b.n	8002486 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800241e:	4b25      	ldr	r3, [pc, #148]	; (80024b4 <SystemCoreClockUpdate+0xd4>)
 8002420:	4a25      	ldr	r2, [pc, #148]	; (80024b8 <SystemCoreClockUpdate+0xd8>)
 8002422:	601a      	str	r2, [r3, #0]
      break;
 8002424:	e02f      	b.n	8002486 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002426:	4b22      	ldr	r3, [pc, #136]	; (80024b0 <SystemCoreClockUpdate+0xd0>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800242e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002430:	4b1f      	ldr	r3, [pc, #124]	; (80024b0 <SystemCoreClockUpdate+0xd0>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002438:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	0c9b      	lsrs	r3, r3, #18
 800243e:	3302      	adds	r3, #2
 8002440:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d106      	bne.n	8002456 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	4a1c      	ldr	r2, [pc, #112]	; (80024bc <SystemCoreClockUpdate+0xdc>)
 800244c:	fb02 f303 	mul.w	r3, r2, r3
 8002450:	4a18      	ldr	r2, [pc, #96]	; (80024b4 <SystemCoreClockUpdate+0xd4>)
 8002452:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002454:	e017      	b.n	8002486 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002456:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <SystemCoreClockUpdate+0xd0>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d006      	beq.n	8002470 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	4a15      	ldr	r2, [pc, #84]	; (80024bc <SystemCoreClockUpdate+0xdc>)
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	4a12      	ldr	r2, [pc, #72]	; (80024b4 <SystemCoreClockUpdate+0xd4>)
 800246c:	6013      	str	r3, [r2, #0]
      break;
 800246e:	e00a      	b.n	8002486 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	4a11      	ldr	r2, [pc, #68]	; (80024b8 <SystemCoreClockUpdate+0xd8>)
 8002474:	fb02 f303 	mul.w	r3, r2, r3
 8002478:	4a0e      	ldr	r2, [pc, #56]	; (80024b4 <SystemCoreClockUpdate+0xd4>)
 800247a:	6013      	str	r3, [r2, #0]
      break;
 800247c:	e003      	b.n	8002486 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800247e:	4b0d      	ldr	r3, [pc, #52]	; (80024b4 <SystemCoreClockUpdate+0xd4>)
 8002480:	4a0d      	ldr	r2, [pc, #52]	; (80024b8 <SystemCoreClockUpdate+0xd8>)
 8002482:	601a      	str	r2, [r3, #0]
      break;
 8002484:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <SystemCoreClockUpdate+0xd0>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	091b      	lsrs	r3, r3, #4
 800248c:	f003 030f 	and.w	r3, r3, #15
 8002490:	4a0b      	ldr	r2, [pc, #44]	; (80024c0 <SystemCoreClockUpdate+0xe0>)
 8002492:	5cd3      	ldrb	r3, [r2, r3]
 8002494:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002496:	4b07      	ldr	r3, [pc, #28]	; (80024b4 <SystemCoreClockUpdate+0xd4>)
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	fa22 f303 	lsr.w	r3, r2, r3
 80024a0:	4a04      	ldr	r2, [pc, #16]	; (80024b4 <SystemCoreClockUpdate+0xd4>)
 80024a2:	6013      	str	r3, [r2, #0]
}
 80024a4:	bf00      	nop
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40021000 	.word	0x40021000
 80024b4:	20000010 	.word	0x20000010
 80024b8:	007a1200 	.word	0x007a1200
 80024bc:	003d0900 	.word	0x003d0900
 80024c0:	0800b860 	.word	0x0800b860

080024c4 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80024ca:	2300      	movs	r3, #0
 80024cc:	71fb      	strb	r3, [r7, #7]
 80024ce:	e007      	b.n	80024e0 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	4a0b      	ldr	r2, [pc, #44]	; (8002500 <Systick_init+0x3c>)
 80024d4:	2100      	movs	r1, #0
 80024d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	3301      	adds	r3, #1
 80024de:	71fb      	strb	r3, [r7, #7]
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	2b0f      	cmp	r3, #15
 80024e4:	d9f4      	bls.n	80024d0 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80024e6:	2200      	movs	r2, #0
 80024e8:	2100      	movs	r1, #0
 80024ea:	f04f 30ff 	mov.w	r0, #4294967295
 80024ee:	f000 fffc 	bl	80034ea <HAL_NVIC_SetPriority>
	initialized = TRUE;
 80024f2:	4b04      	ldr	r3, [pc, #16]	; (8002504 <Systick_init+0x40>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	601a      	str	r2, [r3, #0]
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000eb0 	.word	0x20000eb0
 8002504:	20000ef0 	.word	0x20000ef0

08002508 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800250e:	f000 fed5 	bl	80032bc <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002512:	f001 f820 	bl	8003556 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002516:	4b0f      	ldr	r3, [pc, #60]	; (8002554 <SysTick_Handler+0x4c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <SysTick_Handler+0x1a>
		Systick_init();
 800251e:	f7ff ffd1 	bl	80024c4 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002522:	2300      	movs	r3, #0
 8002524:	71fb      	strb	r3, [r7, #7]
 8002526:	e00d      	b.n	8002544 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	4a0b      	ldr	r2, [pc, #44]	; (8002558 <SysTick_Handler+0x50>)
 800252c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d004      	beq.n	800253e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	4a08      	ldr	r2, [pc, #32]	; (8002558 <SysTick_Handler+0x50>)
 8002538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253c:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	3301      	adds	r3, #1
 8002542:	71fb      	strb	r3, [r7, #7]
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	2b0f      	cmp	r3, #15
 8002548:	d9ee      	bls.n	8002528 <SysTick_Handler+0x20>
	}
}
 800254a:	bf00      	nop
 800254c:	bf00      	nop
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20000ef0 	.word	0x20000ef0
 8002558:	20000eb0 	.word	0x20000eb0

0800255c <ILI9341_demo>:
/*
 * Cette fonction  pour but de vous aider  apprhender les fonctionnalits de ce module logiciel.
 * Cette fonction n'est pas blocante et doit tre appele une fois dans l'init.
 */
void ILI9341_demo(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af04      	add	r7, sp, #16
	ILI9341_Init();
 8002562:	f000 f869 	bl	8002638 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8002566:	2003      	movs	r0, #3
 8002568:	f000 fb0a 	bl	8002b80 <ILI9341_Rotate>
//	ILI9341_DisplayOff();
//	ILI9341_DisplayOn();
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800256c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002570:	f000 fa90 	bl	8002a94 <ILI9341_Fill>
	ILI9341_DrawCircle(20,20,5,ILI9341_COLOR_BLUE);
 8002574:	231f      	movs	r3, #31
 8002576:	2205      	movs	r2, #5
 8002578:	2114      	movs	r1, #20
 800257a:	2014      	movs	r0, #20
 800257c:	f000 fd46 	bl	800300c <ILI9341_DrawCircle>
	ILI9341_DrawLine(20,20,100,20,ILI9341_COLOR_RED);
 8002580:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	2314      	movs	r3, #20
 8002588:	2264      	movs	r2, #100	; 0x64
 800258a:	2114      	movs	r1, #20
 800258c:	2014      	movs	r0, #20
 800258e:	f000 fc5d 	bl	8002e4c <ILI9341_DrawLine>
	ILI9341_DrawLine(20,20,20,100,ILI9341_COLOR_RED);
 8002592:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	2364      	movs	r3, #100	; 0x64
 800259a:	2214      	movs	r2, #20
 800259c:	2114      	movs	r1, #20
 800259e:	2014      	movs	r0, #20
 80025a0:	f000 fc54 	bl	8002e4c <ILI9341_DrawLine>

	#if USE_FONT7x10
		ILI9341_Putc(110,11,'x',&Font_7x10,ILI9341_COLOR_BLUE,ILI9341_COLOR_WHITE);
 80025a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025a8:	9301      	str	r3, [sp, #4]
 80025aa:	231f      	movs	r3, #31
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	4b1c      	ldr	r3, [pc, #112]	; (8002620 <ILI9341_demo+0xc4>)
 80025b0:	2278      	movs	r2, #120	; 0x78
 80025b2:	210b      	movs	r1, #11
 80025b4:	206e      	movs	r0, #110	; 0x6e
 80025b6:	f000 fb99 	bl	8002cec <ILI9341_Putc>
		ILI9341_Putc(15,110,'y',&Font_7x10,ILI9341_COLOR_BLUE,ILI9341_COLOR_WHITE);
 80025ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025be:	9301      	str	r3, [sp, #4]
 80025c0:	231f      	movs	r3, #31
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	4b16      	ldr	r3, [pc, #88]	; (8002620 <ILI9341_demo+0xc4>)
 80025c6:	2279      	movs	r2, #121	; 0x79
 80025c8:	216e      	movs	r1, #110	; 0x6e
 80025ca:	200f      	movs	r0, #15
 80025cc:	f000 fb8e 	bl	8002cec <ILI9341_Putc>
		ILI9341_Puts(25,200, "chaine 7x10", &Font_7x10, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 80025d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025d4:	9301      	str	r3, [sp, #4]
 80025d6:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	4b10      	ldr	r3, [pc, #64]	; (8002620 <ILI9341_demo+0xc4>)
 80025de:	4a11      	ldr	r2, [pc, #68]	; (8002624 <ILI9341_demo+0xc8>)
 80025e0:	21c8      	movs	r1, #200	; 0xc8
 80025e2:	2019      	movs	r0, #25
 80025e4:	f000 fb0e 	bl	8002c04 <ILI9341_Puts>
		ILI9341_printf(25, 240, &Font_7x10, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE, "%d", 20);
 80025e8:	2314      	movs	r3, #20
 80025ea:	9302      	str	r3, [sp, #8]
 80025ec:	4b0e      	ldr	r3, [pc, #56]	; (8002628 <ILI9341_demo+0xcc>)
 80025ee:	9301      	str	r3, [sp, #4]
 80025f0:	f04f 33ff 	mov.w	r3, #4294967295
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	4b0d      	ldr	r3, [pc, #52]	; (800262c <ILI9341_demo+0xd0>)
 80025f8:	4a09      	ldr	r2, [pc, #36]	; (8002620 <ILI9341_demo+0xc4>)
 80025fa:	21f0      	movs	r1, #240	; 0xf0
 80025fc:	2019      	movs	r0, #25
 80025fe:	f000 fdd9 	bl	80031b4 <ILI9341_printf>
	#endif
	#if USE_FONT11x18
		ILI9341_Puts(25,225, "chaine 11x18", &Font_11x18, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
 8002602:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002606:	9301      	str	r3, [sp, #4]
 8002608:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <ILI9341_demo+0xd4>)
 8002610:	4a08      	ldr	r2, [pc, #32]	; (8002634 <ILI9341_demo+0xd8>)
 8002612:	21e1      	movs	r1, #225	; 0xe1
 8002614:	2019      	movs	r0, #25
 8002616:	f000 faf5 	bl	8002c04 <ILI9341_Puts>
	#endif
	#if USE_FONT16x26
		ILI9341_Puts(25,250, "chaine 16x26", &Font_16x26, ILI9341_COLOR_BROWN, ILI9341_COLOR_WHITE);
	#endif
}
 800261a:	bf00      	nop
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	20000014 	.word	0x20000014
 8002624:	0800b82c 	.word	0x0800b82c
 8002628:	0800b838 	.word	0x0800b838
 800262c:	ffffbbca 	.word	0xffffbbca
 8002630:	20000020 	.word	0x20000020
 8002634:	0800b83c 	.word	0x0800b83c

08002638 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 800263e:	2301      	movs	r3, #1
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	2300      	movs	r3, #0
 8002644:	2201      	movs	r2, #1
 8002646:	f44f 7180 	mov.w	r1, #256	; 0x100
 800264a:	4818      	ldr	r0, [pc, #96]	; (80026ac <ILI9341_Init+0x74>)
 800264c:	f7fe fc92 	bl	8000f74 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8002650:	2301      	movs	r3, #1
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	2300      	movs	r3, #0
 8002656:	2201      	movs	r2, #1
 8002658:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800265c:	4813      	ldr	r0, [pc, #76]	; (80026ac <ILI9341_Init+0x74>)
 800265e:	f7fe fc89 	bl	8000f74 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8002662:	2302      	movs	r3, #2
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	2301      	movs	r3, #1
 8002668:	2201      	movs	r2, #1
 800266a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800266e:	480f      	ldr	r0, [pc, #60]	; (80026ac <ILI9341_Init+0x74>)
 8002670:	f7fe fc80 	bl	8000f74 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8002674:	2201      	movs	r2, #1
 8002676:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800267a:	480c      	ldr	r0, [pc, #48]	; (80026ac <ILI9341_Init+0x74>)
 800267c:	f001 fa78 	bl	8003b70 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8002680:	480b      	ldr	r0, [pc, #44]	; (80026b0 <ILI9341_Init+0x78>)
 8002682:	f7fe fca7 	bl	8000fd4 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8002686:	f000 f819 	bl	80026bc <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 800268a:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <ILI9341_Init+0x7c>)
 800268c:	2200      	movs	r2, #0
 800268e:	801a      	strh	r2, [r3, #0]
 8002690:	4b08      	ldr	r3, [pc, #32]	; (80026b4 <ILI9341_Init+0x7c>)
 8002692:	881a      	ldrh	r2, [r3, #0]
 8002694:	4b08      	ldr	r3, [pc, #32]	; (80026b8 <ILI9341_Init+0x80>)
 8002696:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8002698:	2000      	movs	r0, #0
 800269a:	f000 fa71 	bl	8002b80 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800269e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80026a2:	f000 f9f7 	bl	8002a94 <ILI9341_Fill>
}
 80026a6:	bf00      	nop
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40010800 	.word	0x40010800
 80026b0:	40013000 	.word	0x40013000
 80026b4:	20000fd6 	.word	0x20000fd6
 80026b8:	20000fcc 	.word	0x20000fcc

080026bc <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 80026c0:	2200      	movs	r2, #0
 80026c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026c6:	4898      	ldr	r0, [pc, #608]	; (8002928 <ILI9341_InitLCD+0x26c>)
 80026c8:	f001 fa52 	bl	8003b70 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80026cc:	2014      	movs	r0, #20
 80026ce:	f000 fe11 	bl	80032f4 <HAL_Delay>
	ILI9341_RST_SET();
 80026d2:	2201      	movs	r2, #1
 80026d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026d8:	4893      	ldr	r0, [pc, #588]	; (8002928 <ILI9341_InitLCD+0x26c>)
 80026da:	f001 fa49 	bl	8003b70 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 80026de:	2014      	movs	r0, #20
 80026e0:	f000 fe08 	bl	80032f4 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 80026e4:	2001      	movs	r0, #1
 80026e6:	f000 f921 	bl	800292c <ILI9341_SendCommand>
	HAL_Delay(50);
 80026ea:	2032      	movs	r0, #50	; 0x32
 80026ec:	f000 fe02 	bl	80032f4 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 80026f0:	20cb      	movs	r0, #203	; 0xcb
 80026f2:	f000 f91b 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80026f6:	2039      	movs	r0, #57	; 0x39
 80026f8:	f000 f93c 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80026fc:	202c      	movs	r0, #44	; 0x2c
 80026fe:	f000 f939 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002702:	2000      	movs	r0, #0
 8002704:	f000 f936 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8002708:	2034      	movs	r0, #52	; 0x34
 800270a:	f000 f933 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 800270e:	2002      	movs	r0, #2
 8002710:	f000 f930 	bl	8002974 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8002714:	20cf      	movs	r0, #207	; 0xcf
 8002716:	f000 f909 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800271a:	2000      	movs	r0, #0
 800271c:	f000 f92a 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8002720:	20c1      	movs	r0, #193	; 0xc1
 8002722:	f000 f927 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8002726:	2030      	movs	r0, #48	; 0x30
 8002728:	f000 f924 	bl	8002974 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 800272c:	20e8      	movs	r0, #232	; 0xe8
 800272e:	f000 f8fd 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8002732:	2085      	movs	r0, #133	; 0x85
 8002734:	f000 f91e 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002738:	2000      	movs	r0, #0
 800273a:	f000 f91b 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 800273e:	2078      	movs	r0, #120	; 0x78
 8002740:	f000 f918 	bl	8002974 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8002744:	20ea      	movs	r0, #234	; 0xea
 8002746:	f000 f8f1 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800274a:	2000      	movs	r0, #0
 800274c:	f000 f912 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002750:	2000      	movs	r0, #0
 8002752:	f000 f90f 	bl	8002974 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8002756:	20ed      	movs	r0, #237	; 0xed
 8002758:	f000 f8e8 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 800275c:	2064      	movs	r0, #100	; 0x64
 800275e:	f000 f909 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002762:	2003      	movs	r0, #3
 8002764:	f000 f906 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8002768:	2012      	movs	r0, #18
 800276a:	f000 f903 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 800276e:	2081      	movs	r0, #129	; 0x81
 8002770:	f000 f900 	bl	8002974 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8002774:	20f7      	movs	r0, #247	; 0xf7
 8002776:	f000 f8d9 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 800277a:	2020      	movs	r0, #32
 800277c:	f000 f8fa 	bl	8002974 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8002780:	20c0      	movs	r0, #192	; 0xc0
 8002782:	f000 f8d3 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8002786:	2023      	movs	r0, #35	; 0x23
 8002788:	f000 f8f4 	bl	8002974 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 800278c:	20c1      	movs	r0, #193	; 0xc1
 800278e:	f000 f8cd 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8002792:	2010      	movs	r0, #16
 8002794:	f000 f8ee 	bl	8002974 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8002798:	20c5      	movs	r0, #197	; 0xc5
 800279a:	f000 f8c7 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 800279e:	203e      	movs	r0, #62	; 0x3e
 80027a0:	f000 f8e8 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 80027a4:	2028      	movs	r0, #40	; 0x28
 80027a6:	f000 f8e5 	bl	8002974 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 80027aa:	20c7      	movs	r0, #199	; 0xc7
 80027ac:	f000 f8be 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 80027b0:	2086      	movs	r0, #134	; 0x86
 80027b2:	f000 f8df 	bl	8002974 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 80027b6:	2036      	movs	r0, #54	; 0x36
 80027b8:	f000 f8b8 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 80027bc:	2048      	movs	r0, #72	; 0x48
 80027be:	f000 f8d9 	bl	8002974 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 80027c2:	203a      	movs	r0, #58	; 0x3a
 80027c4:	f000 f8b2 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 80027c8:	2055      	movs	r0, #85	; 0x55
 80027ca:	f000 f8d3 	bl	8002974 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 80027ce:	20b1      	movs	r0, #177	; 0xb1
 80027d0:	f000 f8ac 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80027d4:	2000      	movs	r0, #0
 80027d6:	f000 f8cd 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 80027da:	2018      	movs	r0, #24
 80027dc:	f000 f8ca 	bl	8002974 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 80027e0:	20b6      	movs	r0, #182	; 0xb6
 80027e2:	f000 f8a3 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 80027e6:	2008      	movs	r0, #8
 80027e8:	f000 f8c4 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 80027ec:	2082      	movs	r0, #130	; 0x82
 80027ee:	f000 f8c1 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 80027f2:	2027      	movs	r0, #39	; 0x27
 80027f4:	f000 f8be 	bl	8002974 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 80027f8:	20f2      	movs	r0, #242	; 0xf2
 80027fa:	f000 f897 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80027fe:	2000      	movs	r0, #0
 8002800:	f000 f8b8 	bl	8002974 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8002804:	202a      	movs	r0, #42	; 0x2a
 8002806:	f000 f891 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800280a:	2000      	movs	r0, #0
 800280c:	f000 f8b2 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002810:	2000      	movs	r0, #0
 8002812:	f000 f8af 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002816:	2000      	movs	r0, #0
 8002818:	f000 f8ac 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 800281c:	20ef      	movs	r0, #239	; 0xef
 800281e:	f000 f8a9 	bl	8002974 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8002822:	202b      	movs	r0, #43	; 0x2b
 8002824:	f000 f882 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002828:	2000      	movs	r0, #0
 800282a:	f000 f8a3 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800282e:	2000      	movs	r0, #0
 8002830:	f000 f8a0 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8002834:	2001      	movs	r0, #1
 8002836:	f000 f89d 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 800283a:	203f      	movs	r0, #63	; 0x3f
 800283c:	f000 f89a 	bl	8002974 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8002840:	2026      	movs	r0, #38	; 0x26
 8002842:	f000 f873 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8002846:	2001      	movs	r0, #1
 8002848:	f000 f894 	bl	8002974 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 800284c:	20e0      	movs	r0, #224	; 0xe0
 800284e:	f000 f86d 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8002852:	200f      	movs	r0, #15
 8002854:	f000 f88e 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002858:	2031      	movs	r0, #49	; 0x31
 800285a:	f000 f88b 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 800285e:	202b      	movs	r0, #43	; 0x2b
 8002860:	f000 f888 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002864:	200c      	movs	r0, #12
 8002866:	f000 f885 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800286a:	200e      	movs	r0, #14
 800286c:	f000 f882 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002870:	2008      	movs	r0, #8
 8002872:	f000 f87f 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8002876:	204e      	movs	r0, #78	; 0x4e
 8002878:	f000 f87c 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 800287c:	20f1      	movs	r0, #241	; 0xf1
 800287e:	f000 f879 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8002882:	2037      	movs	r0, #55	; 0x37
 8002884:	f000 f876 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002888:	2007      	movs	r0, #7
 800288a:	f000 f873 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 800288e:	2010      	movs	r0, #16
 8002890:	f000 f870 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002894:	2003      	movs	r0, #3
 8002896:	f000 f86d 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800289a:	200e      	movs	r0, #14
 800289c:	f000 f86a 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 80028a0:	2009      	movs	r0, #9
 80028a2:	f000 f867 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80028a6:	2000      	movs	r0, #0
 80028a8:	f000 f864 	bl	8002974 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 80028ac:	20e1      	movs	r0, #225	; 0xe1
 80028ae:	f000 f83d 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80028b2:	2000      	movs	r0, #0
 80028b4:	f000 f85e 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80028b8:	200e      	movs	r0, #14
 80028ba:	f000 f85b 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 80028be:	2014      	movs	r0, #20
 80028c0:	f000 f858 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80028c4:	2003      	movs	r0, #3
 80028c6:	f000 f855 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 80028ca:	2011      	movs	r0, #17
 80028cc:	f000 f852 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80028d0:	2007      	movs	r0, #7
 80028d2:	f000 f84f 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80028d6:	2031      	movs	r0, #49	; 0x31
 80028d8:	f000 f84c 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80028dc:	20c1      	movs	r0, #193	; 0xc1
 80028de:	f000 f849 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 80028e2:	2048      	movs	r0, #72	; 0x48
 80028e4:	f000 f846 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 80028e8:	2008      	movs	r0, #8
 80028ea:	f000 f843 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80028ee:	200f      	movs	r0, #15
 80028f0:	f000 f840 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80028f4:	200c      	movs	r0, #12
 80028f6:	f000 f83d 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80028fa:	2031      	movs	r0, #49	; 0x31
 80028fc:	f000 f83a 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8002900:	2036      	movs	r0, #54	; 0x36
 8002902:	f000 f837 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002906:	200f      	movs	r0, #15
 8002908:	f000 f834 	bl	8002974 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 800290c:	2011      	movs	r0, #17
 800290e:	f000 f80d 	bl	800292c <ILI9341_SendCommand>

	HAL_Delay(10);
 8002912:	200a      	movs	r0, #10
 8002914:	f000 fcee 	bl	80032f4 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8002918:	2029      	movs	r0, #41	; 0x29
 800291a:	f000 f807 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 800291e:	202c      	movs	r0, #44	; 0x2c
 8002920:	f000 f804 	bl	800292c <ILI9341_SendCommand>
}
 8002924:	bf00      	nop
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40010800 	.word	0x40010800

0800292c <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8002936:	2200      	movs	r2, #0
 8002938:	f44f 7180 	mov.w	r1, #256	; 0x100
 800293c:	480b      	ldr	r0, [pc, #44]	; (800296c <ILI9341_SendCommand+0x40>)
 800293e:	f001 f917 	bl	8003b70 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8002942:	2200      	movs	r2, #0
 8002944:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002948:	4808      	ldr	r0, [pc, #32]	; (800296c <ILI9341_SendCommand+0x40>)
 800294a:	f001 f911 	bl	8003b70 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 800294e:	79fb      	ldrb	r3, [r7, #7]
 8002950:	4619      	mov	r1, r3
 8002952:	4807      	ldr	r0, [pc, #28]	; (8002970 <ILI9341_SendCommand+0x44>)
 8002954:	f7fe fc54 	bl	8001200 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8002958:	2201      	movs	r2, #1
 800295a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800295e:	4803      	ldr	r0, [pc, #12]	; (800296c <ILI9341_SendCommand+0x40>)
 8002960:	f001 f906 	bl	8003b70 <HAL_GPIO_WritePin>
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40010800 	.word	0x40010800
 8002970:	40013000 	.word	0x40013000

08002974 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 800297e:	2201      	movs	r2, #1
 8002980:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002984:	480b      	ldr	r0, [pc, #44]	; (80029b4 <ILI9341_SendData+0x40>)
 8002986:	f001 f8f3 	bl	8003b70 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 800298a:	2200      	movs	r2, #0
 800298c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002990:	4808      	ldr	r0, [pc, #32]	; (80029b4 <ILI9341_SendData+0x40>)
 8002992:	f001 f8ed 	bl	8003b70 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	4619      	mov	r1, r3
 800299a:	4807      	ldr	r0, [pc, #28]	; (80029b8 <ILI9341_SendData+0x44>)
 800299c:	f7fe fc30 	bl	8001200 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 80029a0:	2201      	movs	r2, #1
 80029a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029a6:	4803      	ldr	r0, [pc, #12]	; (80029b4 <ILI9341_SendData+0x40>)
 80029a8:	f001 f8e2 	bl	8003b70 <HAL_GPIO_WritePin>
}
 80029ac:	bf00      	nop
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40010800 	.word	0x40010800
 80029b8:	40013000 	.word	0x40013000

080029bc <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	4603      	mov	r3, r0
 80029c4:	80fb      	strh	r3, [r7, #6]
 80029c6:	460b      	mov	r3, r1
 80029c8:	80bb      	strh	r3, [r7, #4]
 80029ca:	4613      	mov	r3, r2
 80029cc:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 80029ce:	88bb      	ldrh	r3, [r7, #4]
 80029d0:	88fa      	ldrh	r2, [r7, #6]
 80029d2:	88b9      	ldrh	r1, [r7, #4]
 80029d4:	88f8      	ldrh	r0, [r7, #6]
 80029d6:	f000 f813 	bl	8002a00 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 80029da:	202c      	movs	r0, #44	; 0x2c
 80029dc:	f7ff ffa6 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 80029e0:	887b      	ldrh	r3, [r7, #2]
 80029e2:	0a1b      	lsrs	r3, r3, #8
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff ffc3 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 80029ee:	887b      	ldrh	r3, [r7, #2]
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff ffbe 	bl	8002974 <ILI9341_SendData>
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002a00:	b590      	push	{r4, r7, lr}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	4604      	mov	r4, r0
 8002a08:	4608      	mov	r0, r1
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	4623      	mov	r3, r4
 8002a10:	80fb      	strh	r3, [r7, #6]
 8002a12:	4603      	mov	r3, r0
 8002a14:	80bb      	strh	r3, [r7, #4]
 8002a16:	460b      	mov	r3, r1
 8002a18:	807b      	strh	r3, [r7, #2]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8002a1e:	202a      	movs	r0, #42	; 0x2a
 8002a20:	f7ff ff84 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8002a24:	88fb      	ldrh	r3, [r7, #6]
 8002a26:	0a1b      	lsrs	r3, r3, #8
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff ffa1 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8002a32:	88fb      	ldrh	r3, [r7, #6]
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff ff9c 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8002a3c:	887b      	ldrh	r3, [r7, #2]
 8002a3e:	0a1b      	lsrs	r3, r3, #8
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff95 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8002a4a:	887b      	ldrh	r3, [r7, #2]
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff90 	bl	8002974 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8002a54:	202b      	movs	r0, #43	; 0x2b
 8002a56:	f7ff ff69 	bl	800292c <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8002a5a:	88bb      	ldrh	r3, [r7, #4]
 8002a5c:	0a1b      	lsrs	r3, r3, #8
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff ff86 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8002a68:	88bb      	ldrh	r3, [r7, #4]
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff81 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8002a72:	883b      	ldrh	r3, [r7, #0]
 8002a74:	0a1b      	lsrs	r3, r3, #8
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff ff7a 	bl	8002974 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8002a80:	883b      	ldrh	r3, [r7, #0]
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff75 	bl	8002974 <ILI9341_SendData>
}
 8002a8a:	bf00      	nop
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd90      	pop	{r4, r7, pc}
	...

08002a94 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af02      	add	r7, sp, #8
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8002a9e:	4b08      	ldr	r3, [pc, #32]	; (8002ac0 <ILI9341_Fill+0x2c>)
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <ILI9341_Fill+0x2c>)
 8002aa8:	8859      	ldrh	r1, [r3, #2]
 8002aaa:	88fb      	ldrh	r3, [r7, #6]
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	460b      	mov	r3, r1
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	f000 f806 	bl	8002ac4 <ILI9341_INT_Fill>
}
 8002ab8:	bf00      	nop
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	20000fd0 	.word	0x20000fd0

08002ac4 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8002ac4:	b590      	push	{r4, r7, lr}
 8002ac6:	b087      	sub	sp, #28
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4604      	mov	r4, r0
 8002acc:	4608      	mov	r0, r1
 8002ace:	4611      	mov	r1, r2
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	4623      	mov	r3, r4
 8002ad4:	80fb      	strh	r3, [r7, #6]
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	80bb      	strh	r3, [r7, #4]
 8002ada:	460b      	mov	r3, r1
 8002adc:	807b      	strh	r3, [r7, #2]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8002ae2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002ae4:	0a1b      	lsrs	r3, r3, #8
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8002aec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8002af2:	883b      	ldrh	r3, [r7, #0]
 8002af4:	887a      	ldrh	r2, [r7, #2]
 8002af6:	88b9      	ldrh	r1, [r7, #4]
 8002af8:	88f8      	ldrh	r0, [r7, #6]
 8002afa:	f7ff ff81 	bl	8002a00 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8002afe:	202c      	movs	r0, #44	; 0x2c
 8002b00:	f7ff ff14 	bl	800292c <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8002b04:	887a      	ldrh	r2, [r7, #2]
 8002b06:	88fb      	ldrh	r3, [r7, #6]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	8839      	ldrh	r1, [r7, #0]
 8002b0e:	88ba      	ldrh	r2, [r7, #4]
 8002b10:	1a8a      	subs	r2, r1, r2
 8002b12:	3201      	adds	r2, #1
 8002b14:	fb02 f303 	mul.w	r3, r2, r3
 8002b18:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b20:	4815      	ldr	r0, [pc, #84]	; (8002b78 <ILI9341_INT_Fill+0xb4>)
 8002b22:	f001 f825 	bl	8003b70 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8002b26:	2201      	movs	r2, #1
 8002b28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b2c:	4812      	ldr	r0, [pc, #72]	; (8002b78 <ILI9341_INT_Fill+0xb4>)
 8002b2e:	f001 f81f 	bl	8003b70 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8002b32:	2101      	movs	r1, #1
 8002b34:	4811      	ldr	r0, [pc, #68]	; (8002b7c <ILI9341_INT_Fill+0xb8>)
 8002b36:	f7fe fbd1 	bl	80012dc <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	e009      	b.n	8002b54 <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8002b40:	f107 030c 	add.w	r3, r7, #12
 8002b44:	2201      	movs	r2, #1
 8002b46:	4619      	mov	r1, r3
 8002b48:	480c      	ldr	r0, [pc, #48]	; (8002b7c <ILI9341_INT_Fill+0xb8>)
 8002b4a:	f7fe fb8f 	bl	800126c <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	3301      	adds	r3, #1
 8002b52:	617b      	str	r3, [r7, #20]
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d3f1      	bcc.n	8002b40 <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b62:	4805      	ldr	r0, [pc, #20]	; (8002b78 <ILI9341_INT_Fill+0xb4>)
 8002b64:	f001 f804 	bl	8003b70 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4804      	ldr	r0, [pc, #16]	; (8002b7c <ILI9341_INT_Fill+0xb8>)
 8002b6c:	f7fe fbb6 	bl	80012dc <TM_SPI_SetDataSize>
}
 8002b70:	bf00      	nop
 8002b72:	371c      	adds	r7, #28
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd90      	pop	{r4, r7, pc}
 8002b78:	40010800 	.word	0x40010800
 8002b7c:	40013000 	.word	0x40013000

08002b80 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8002b8a:	2036      	movs	r0, #54	; 0x36
 8002b8c:	f7ff fece 	bl	800292c <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d103      	bne.n	8002b9e <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8002b96:	2058      	movs	r0, #88	; 0x58
 8002b98:	f7ff feec 	bl	8002974 <ILI9341_SendData>
 8002b9c:	e013      	b.n	8002bc6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d103      	bne.n	8002bac <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8002ba4:	2088      	movs	r0, #136	; 0x88
 8002ba6:	f7ff fee5 	bl	8002974 <ILI9341_SendData>
 8002baa:	e00c      	b.n	8002bc6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d103      	bne.n	8002bba <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8002bb2:	2028      	movs	r0, #40	; 0x28
 8002bb4:	f7ff fede 	bl	8002974 <ILI9341_SendData>
 8002bb8:	e005      	b.n	8002bc6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8002bba:	79fb      	ldrb	r3, [r7, #7]
 8002bbc:	2b03      	cmp	r3, #3
 8002bbe:	d102      	bne.n	8002bc6 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8002bc0:	20e8      	movs	r0, #232	; 0xe8
 8002bc2:	f7ff fed7 	bl	8002974 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8002bc6:	4a0e      	ldr	r2, [pc, #56]	; (8002c00 <ILI9341_Rotate+0x80>)
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d002      	beq.n	8002bd8 <ILI9341_Rotate+0x58>
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d107      	bne.n	8002be8 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8002bd8:	4b09      	ldr	r3, [pc, #36]	; (8002c00 <ILI9341_Rotate+0x80>)
 8002bda:	22f0      	movs	r2, #240	; 0xf0
 8002bdc:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8002bde:	4b08      	ldr	r3, [pc, #32]	; (8002c00 <ILI9341_Rotate+0x80>)
 8002be0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002be4:	805a      	strh	r2, [r3, #2]
 8002be6:	e007      	b.n	8002bf8 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8002be8:	4b05      	ldr	r3, [pc, #20]	; (8002c00 <ILI9341_Rotate+0x80>)
 8002bea:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002bee:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8002bf0:	4b03      	ldr	r3, [pc, #12]	; (8002c00 <ILI9341_Rotate+0x80>)
 8002bf2:	22f0      	movs	r2, #240	; 0xf0
 8002bf4:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8002bf6:	bf00      	nop
 8002bf8:	bf00      	nop
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000fd0 	.word	0x20000fd0

08002c04 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b088      	sub	sp, #32
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60ba      	str	r2, [r7, #8]
 8002c0c:	607b      	str	r3, [r7, #4]
 8002c0e:	4603      	mov	r3, r0
 8002c10:	81fb      	strh	r3, [r7, #14]
 8002c12:	460b      	mov	r3, r1
 8002c14:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8002c16:	89fb      	ldrh	r3, [r7, #14]
 8002c18:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8002c1a:	4a31      	ldr	r2, [pc, #196]	; (8002ce0 <ILI9341_Puts+0xdc>)
 8002c1c:	89fb      	ldrh	r3, [r7, #14]
 8002c1e:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8002c20:	4a30      	ldr	r2, [pc, #192]	; (8002ce4 <ILI9341_Puts+0xe0>)
 8002c22:	89bb      	ldrh	r3, [r7, #12]
 8002c24:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8002c26:	e051      	b.n	8002ccc <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b0a      	cmp	r3, #10
 8002c2e:	d11d      	bne.n	8002c6c <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	785b      	ldrb	r3, [r3, #1]
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	4b2b      	ldr	r3, [pc, #172]	; (8002ce4 <ILI9341_Puts+0xe0>)
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	3301      	adds	r3, #1
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	4b28      	ldr	r3, [pc, #160]	; (8002ce4 <ILI9341_Puts+0xe0>)
 8002c44:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b0d      	cmp	r3, #13
 8002c4e:	d106      	bne.n	8002c5e <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8002c50:	4b23      	ldr	r3, [pc, #140]	; (8002ce0 <ILI9341_Puts+0xdc>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	801a      	strh	r2, [r3, #0]
				str++;
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	60bb      	str	r3, [r7, #8]
 8002c5c:	e002      	b.n	8002c64 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8002c5e:	4a20      	ldr	r2, [pc, #128]	; (8002ce0 <ILI9341_Puts+0xdc>)
 8002c60:	8afb      	ldrh	r3, [r7, #22]
 8002c62:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	3301      	adds	r3, #1
 8002c68:	60bb      	str	r3, [r7, #8]
			continue;
 8002c6a:	e02f      	b.n	8002ccc <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b0d      	cmp	r3, #13
 8002c72:	d103      	bne.n	8002c7c <ILI9341_Puts+0x78>
			str++;
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	3301      	adds	r3, #1
 8002c78:	60bb      	str	r3, [r7, #8]
			continue;
 8002c7a:	e027      	b.n	8002ccc <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8002c7c:	4b18      	ldr	r3, [pc, #96]	; (8002ce0 <ILI9341_Puts+0xdc>)
 8002c7e:	881b      	ldrh	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b19      	ldr	r3, [pc, #100]	; (8002ce8 <ILI9341_Puts+0xe4>)
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	4619      	mov	r1, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	1acb      	subs	r3, r1, r3
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	dd0d      	ble.n	8002cae <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	785b      	ldrb	r3, [r3, #1]
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <ILI9341_Puts+0xe0>)
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	b29a      	uxth	r2, r3
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	; (8002ce4 <ILI9341_Puts+0xe0>)
 8002ca6:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8002ca8:	4a0d      	ldr	r2, [pc, #52]	; (8002ce0 <ILI9341_Puts+0xdc>)
 8002caa:	8afb      	ldrh	r3, [r7, #22]
 8002cac:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8002cae:	4b0c      	ldr	r3, [pc, #48]	; (8002ce0 <ILI9341_Puts+0xdc>)
 8002cb0:	8818      	ldrh	r0, [r3, #0]
 8002cb2:	4b0c      	ldr	r3, [pc, #48]	; (8002ce4 <ILI9341_Puts+0xe0>)
 8002cb4:	8819      	ldrh	r1, [r3, #0]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	1c5a      	adds	r2, r3, #1
 8002cba:	60ba      	str	r2, [r7, #8]
 8002cbc:	781a      	ldrb	r2, [r3, #0]
 8002cbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002cc0:	9301      	str	r3, [sp, #4]
 8002cc2:	8c3b      	ldrh	r3, [r7, #32]
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f000 f810 	bl	8002cec <ILI9341_Putc>
	while (*str) {
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d1a9      	bne.n	8002c28 <ILI9341_Puts+0x24>
	}
}
 8002cd4:	bf00      	nop
 8002cd6:	bf00      	nop
 8002cd8:	3718      	adds	r7, #24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	20000fcc 	.word	0x20000fcc
 8002ce4:	20000fd6 	.word	0x20000fd6
 8002ce8:	20000fd0 	.word	0x20000fd0

08002cec <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8002cec:	b590      	push	{r4, r7, lr}
 8002cee:	b08d      	sub	sp, #52	; 0x34
 8002cf0:	af02      	add	r7, sp, #8
 8002cf2:	607b      	str	r3, [r7, #4]
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	81fb      	strh	r3, [r7, #14]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	81bb      	strh	r3, [r7, #12]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8002d00:	4a4f      	ldr	r2, [pc, #316]	; (8002e40 <ILI9341_Putc+0x154>)
 8002d02:	89fb      	ldrh	r3, [r7, #14]
 8002d04:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8002d06:	4a4f      	ldr	r2, [pc, #316]	; (8002e44 <ILI9341_Putc+0x158>)
 8002d08:	89bb      	ldrh	r3, [r7, #12]
 8002d0a:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8002d0c:	4b4c      	ldr	r3, [pc, #304]	; (8002e40 <ILI9341_Putc+0x154>)
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	4413      	add	r3, r2
 8002d18:	4a4b      	ldr	r2, [pc, #300]	; (8002e48 <ILI9341_Putc+0x15c>)
 8002d1a:	8812      	ldrh	r2, [r2, #0]
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	dd0b      	ble.n	8002d38 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	785b      	ldrb	r3, [r3, #1]
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	4b47      	ldr	r3, [pc, #284]	; (8002e44 <ILI9341_Putc+0x158>)
 8002d28:	881b      	ldrh	r3, [r3, #0]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	4b45      	ldr	r3, [pc, #276]	; (8002e44 <ILI9341_Putc+0x158>)
 8002d30:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8002d32:	4b43      	ldr	r3, [pc, #268]	; (8002e40 <ILI9341_Putc+0x154>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8002d38:	4b41      	ldr	r3, [pc, #260]	; (8002e40 <ILI9341_Putc+0x154>)
 8002d3a:	8818      	ldrh	r0, [r3, #0]
 8002d3c:	4b41      	ldr	r3, [pc, #260]	; (8002e44 <ILI9341_Putc+0x158>)
 8002d3e:	8819      	ldrh	r1, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	4b3e      	ldr	r3, [pc, #248]	; (8002e40 <ILI9341_Putc+0x154>)
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	b29c      	uxth	r4, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	785b      	ldrb	r3, [r3, #1]
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	4b3b      	ldr	r3, [pc, #236]	; (8002e44 <ILI9341_Putc+0x158>)
 8002d56:	881b      	ldrh	r3, [r3, #0]
 8002d58:	4413      	add	r3, r2
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	4613      	mov	r3, r2
 8002d62:	4622      	mov	r2, r4
 8002d64:	f7ff feae 	bl	8002ac4 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8002d68:	2300      	movs	r3, #0
 8002d6a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d6c:	e054      	b.n	8002e18 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	7a1b      	ldrb	r3, [r3, #8]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d111      	bne.n	8002d9a <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8002d7c:	7afb      	ldrb	r3, [r7, #11]
 8002d7e:	3b20      	subs	r3, #32
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	7852      	ldrb	r2, [r2, #1]
 8002d84:	fb02 f303 	mul.w	r3, r2, r3
 8002d88:	461a      	mov	r2, r3
 8002d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8c:	4413      	add	r3, r2
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	4413      	add	r3, r2
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	021b      	lsls	r3, r3, #8
 8002d96:	623b      	str	r3, [r7, #32]
 8002d98:	e017      	b.n	8002dca <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	7a1b      	ldrb	r3, [r3, #8]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d111      	bne.n	8002dc6 <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8002da8:	7afb      	ldrb	r3, [r7, #11]
 8002daa:	3b20      	subs	r3, #32
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	7852      	ldrb	r2, [r2, #1]
 8002db0:	fb02 f303 	mul.w	r3, r2, r3
 8002db4:	461a      	mov	r2, r3
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	4413      	add	r3, r2
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	623b      	str	r3, [r7, #32]
 8002dc4:	e001      	b.n	8002dca <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61fb      	str	r3, [r7, #28]
 8002dce:	e01a      	b.n	8002e06 <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8002dd0:	6a3a      	ldr	r2, [r7, #32]
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00f      	beq.n	8002e00 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	4b16      	ldr	r3, [pc, #88]	; (8002e40 <ILI9341_Putc+0x154>)
 8002de6:	881b      	ldrh	r3, [r3, #0]
 8002de8:	4413      	add	r3, r2
 8002dea:	b298      	uxth	r0, r3
 8002dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	4b14      	ldr	r3, [pc, #80]	; (8002e44 <ILI9341_Putc+0x158>)
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	4413      	add	r3, r2
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	f7ff fdde 	bl	80029bc <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	3301      	adds	r3, #1
 8002e04:	61fb      	str	r3, [r7, #28]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d3de      	bcc.n	8002dd0 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	3301      	adds	r3, #1
 8002e16:	627b      	str	r3, [r7, #36]	; 0x24
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	785b      	ldrb	r3, [r3, #1]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d3a4      	bcc.n	8002d6e <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <ILI9341_Putc+0x154>)
 8002e2c:	881b      	ldrh	r3, [r3, #0]
 8002e2e:	4413      	add	r3, r2
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <ILI9341_Putc+0x154>)
 8002e34:	801a      	strh	r2, [r3, #0]
}
 8002e36:	bf00      	nop
 8002e38:	372c      	adds	r7, #44	; 0x2c
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd90      	pop	{r4, r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000fcc 	.word	0x20000fcc
 8002e44:	20000fd6 	.word	0x20000fd6
 8002e48:	20000fd0 	.word	0x20000fd0

08002e4c <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8002e4c:	b590      	push	{r4, r7, lr}
 8002e4e:	b08d      	sub	sp, #52	; 0x34
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	4604      	mov	r4, r0
 8002e54:	4608      	mov	r0, r1
 8002e56:	4611      	mov	r1, r2
 8002e58:	461a      	mov	r2, r3
 8002e5a:	4623      	mov	r3, r4
 8002e5c:	80fb      	strh	r3, [r7, #6]
 8002e5e:	4603      	mov	r3, r0
 8002e60:	80bb      	strh	r3, [r7, #4]
 8002e62:	460b      	mov	r3, r1
 8002e64:	807b      	strh	r3, [r7, #2]
 8002e66:	4613      	mov	r3, r2
 8002e68:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61bb      	str	r3, [r7, #24]
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 8002e72:	2300      	movs	r3, #0
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
 8002e76:	2300      	movs	r3, #0
 8002e78:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8002e82:	2300      	movs	r3, #0
 8002e84:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8002e86:	887a      	ldrh	r2, [r7, #2]
 8002e88:	88fb      	ldrh	r3, [r7, #6]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 8002e8e:	883a      	ldrh	r2, [r7, #0]
 8002e90:	88bb      	ldrh	r3, [r7, #4]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d117      	bne.n	8002ecc <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8002e9c:	883a      	ldrh	r2, [r7, #0]
 8002e9e:	88bb      	ldrh	r3, [r7, #4]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d909      	bls.n	8002eb8 <ILI9341_DrawLine+0x6c>
 8002ea4:	883c      	ldrh	r4, [r7, #0]
 8002ea6:	88fa      	ldrh	r2, [r7, #6]
 8002ea8:	88b9      	ldrh	r1, [r7, #4]
 8002eaa:	88f8      	ldrh	r0, [r7, #6]
 8002eac:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	4623      	mov	r3, r4
 8002eb2:	f7ff fe07 	bl	8002ac4 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8002eb6:	e0a6      	b.n	8003006 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8002eb8:	88bc      	ldrh	r4, [r7, #4]
 8002eba:	88fa      	ldrh	r2, [r7, #6]
 8002ebc:	8839      	ldrh	r1, [r7, #0]
 8002ebe:	88f8      	ldrh	r0, [r7, #6]
 8002ec0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	4623      	mov	r3, r4
 8002ec6:	f7ff fdfd 	bl	8002ac4 <ILI9341_INT_Fill>
        return;
 8002eca:	e09c      	b.n	8003006 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	dd02      	ble.n	8002ed8 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ed6:	e002      	b.n	8002ede <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8002ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8002edc:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d117      	bne.n	8002f14 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8002ee4:	887a      	ldrh	r2, [r7, #2]
 8002ee6:	88fb      	ldrh	r3, [r7, #6]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d909      	bls.n	8002f00 <ILI9341_DrawLine+0xb4>
 8002eec:	88bc      	ldrh	r4, [r7, #4]
 8002eee:	887a      	ldrh	r2, [r7, #2]
 8002ef0:	88b9      	ldrh	r1, [r7, #4]
 8002ef2:	88f8      	ldrh	r0, [r7, #6]
 8002ef4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	4623      	mov	r3, r4
 8002efa:	f7ff fde3 	bl	8002ac4 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 8002efe:	e082      	b.n	8003006 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8002f00:	88bc      	ldrh	r4, [r7, #4]
 8002f02:	88fa      	ldrh	r2, [r7, #6]
 8002f04:	88b9      	ldrh	r1, [r7, #4]
 8002f06:	8878      	ldrh	r0, [r7, #2]
 8002f08:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	4623      	mov	r3, r4
 8002f0e:	f7ff fdd9 	bl	8002ac4 <ILI9341_INT_Fill>
        return;
 8002f12:	e078      	b.n	8003006 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	dd02      	ble.n	8002f20 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	623b      	str	r3, [r7, #32]
 8002f1e:	e002      	b.n	8002f26 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8002f20:	f04f 33ff 	mov.w	r3, #4294967295
 8002f24:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f2a:	fb02 f303 	mul.w	r3, r2, r3
 8002f2e:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	6a3a      	ldr	r2, [r7, #32]
 8002f34:	fb02 f303 	mul.w	r3, r2, r3
 8002f38:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	db2d      	blt.n	8002faa <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 8002f56:	e01d      	b.n	8002f94 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 8002f58:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002f5a:	88b9      	ldrh	r1, [r7, #4]
 8002f5c:	88fb      	ldrh	r3, [r7, #6]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7ff fd2c 	bl	80029bc <ILI9341_DrawPixel>
            x0 += dx_sym;
 8002f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	88fb      	ldrh	r3, [r7, #6]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	da04      	bge.n	8002f7e <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8002f74:	69fa      	ldr	r2, [r7, #28]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	4413      	add	r3, r2
 8002f7a:	61fb      	str	r3, [r7, #28]
 8002f7c:	e00a      	b.n	8002f94 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	69fa      	ldr	r2, [r7, #28]
 8002f86:	4413      	add	r3, r2
 8002f88:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 8002f8a:	6a3b      	ldr	r3, [r7, #32]
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	88bb      	ldrh	r3, [r7, #4]
 8002f90:	4413      	add	r3, r2
 8002f92:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8002f94:	88fa      	ldrh	r2, [r7, #6]
 8002f96:	887b      	ldrh	r3, [r7, #2]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d1dd      	bne.n	8002f58 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8002f9c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002f9e:	88b9      	ldrh	r1, [r7, #4]
 8002fa0:	88fb      	ldrh	r3, [r7, #6]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff fd0a 	bl	80029bc <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8002fa8:	e02c      	b.n	8003004 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 8002fb2:	e01d      	b.n	8002ff0 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8002fb4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002fb6:	88b9      	ldrh	r1, [r7, #4]
 8002fb8:	88fb      	ldrh	r3, [r7, #6]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff fcfe 	bl	80029bc <ILI9341_DrawPixel>
            y0 += dy_sym;
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	88bb      	ldrh	r3, [r7, #4]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	da04      	bge.n	8002fda <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8002fd0:	69fa      	ldr	r2, [r7, #28]
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	61fb      	str	r3, [r7, #28]
 8002fd8:	e00a      	b.n	8002ff0 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	69fa      	ldr	r2, [r7, #28]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	88fb      	ldrh	r3, [r7, #6]
 8002fec:	4413      	add	r3, r2
 8002fee:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8002ff0:	88ba      	ldrh	r2, [r7, #4]
 8002ff2:	883b      	ldrh	r3, [r7, #0]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d1dd      	bne.n	8002fb4 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8002ff8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002ffa:	88b9      	ldrh	r1, [r7, #4]
 8002ffc:	88fb      	ldrh	r3, [r7, #6]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff fcdc 	bl	80029bc <ILI9341_DrawPixel>
    return;
 8003004:	bf00      	nop
}
 8003006:	372c      	adds	r7, #44	; 0x2c
 8003008:	46bd      	mov	sp, r7
 800300a:	bd90      	pop	{r4, r7, pc}

0800300c <ILI9341_DrawCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 800300c:	b590      	push	{r4, r7, lr}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	4604      	mov	r4, r0
 8003014:	4608      	mov	r0, r1
 8003016:	4611      	mov	r1, r2
 8003018:	461a      	mov	r2, r3
 800301a:	4623      	mov	r3, r4
 800301c:	80fb      	strh	r3, [r7, #6]
 800301e:	4603      	mov	r3, r0
 8003020:	80bb      	strh	r3, [r7, #4]
 8003022:	460b      	mov	r3, r1
 8003024:	807b      	strh	r3, [r7, #2]
 8003026:	4613      	mov	r3, r2
 8003028:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 800302a:	887b      	ldrh	r3, [r7, #2]
 800302c:	f1c3 0301 	rsb	r3, r3, #1
 8003030:	b29b      	uxth	r3, r3
 8003032:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8003034:	2301      	movs	r3, #1
 8003036:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8003038:	887b      	ldrh	r3, [r7, #2]
 800303a:	461a      	mov	r2, r3
 800303c:	03d2      	lsls	r2, r2, #15
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	b29b      	uxth	r3, r3
 8003044:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8003046:	2300      	movs	r3, #0
 8003048:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 800304a:	887b      	ldrh	r3, [r7, #2]
 800304c:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 800304e:	88f8      	ldrh	r0, [r7, #6]
 8003050:	88ba      	ldrh	r2, [r7, #4]
 8003052:	887b      	ldrh	r3, [r7, #2]
 8003054:	4413      	add	r3, r2
 8003056:	b29b      	uxth	r3, r3
 8003058:	883a      	ldrh	r2, [r7, #0]
 800305a:	4619      	mov	r1, r3
 800305c:	f7ff fcae 	bl	80029bc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 8003060:	88f8      	ldrh	r0, [r7, #6]
 8003062:	88ba      	ldrh	r2, [r7, #4]
 8003064:	887b      	ldrh	r3, [r7, #2]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	b29b      	uxth	r3, r3
 800306a:	883a      	ldrh	r2, [r7, #0]
 800306c:	4619      	mov	r1, r3
 800306e:	f7ff fca5 	bl	80029bc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 8003072:	88fa      	ldrh	r2, [r7, #6]
 8003074:	887b      	ldrh	r3, [r7, #2]
 8003076:	4413      	add	r3, r2
 8003078:	b29b      	uxth	r3, r3
 800307a:	88b9      	ldrh	r1, [r7, #4]
 800307c:	883a      	ldrh	r2, [r7, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff fc9c 	bl	80029bc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 8003084:	88fa      	ldrh	r2, [r7, #6]
 8003086:	887b      	ldrh	r3, [r7, #2]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	b29b      	uxth	r3, r3
 800308c:	88b9      	ldrh	r1, [r7, #4]
 800308e:	883a      	ldrh	r2, [r7, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff fc93 	bl	80029bc <ILI9341_DrawPixel>

    while (x < y) {
 8003096:	e081      	b.n	800319c <ILI9341_DrawCircle+0x190>
        if (f >= 0) {
 8003098:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800309c:	2b00      	cmp	r3, #0
 800309e:	db0e      	blt.n	80030be <ILI9341_DrawCircle+0xb2>
            y--;
 80030a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	3b01      	subs	r3, #1
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80030ac:	8a7b      	ldrh	r3, [r7, #18]
 80030ae:	3302      	adds	r3, #2
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 80030b4:	8afa      	ldrh	r2, [r7, #22]
 80030b6:	8a7b      	ldrh	r3, [r7, #18]
 80030b8:	4413      	add	r3, r2
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80030be:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	3301      	adds	r3, #1
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80030ca:	8abb      	ldrh	r3, [r7, #20]
 80030cc:	3302      	adds	r3, #2
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 80030d2:	8afa      	ldrh	r2, [r7, #22]
 80030d4:	8abb      	ldrh	r3, [r7, #20]
 80030d6:	4413      	add	r3, r2
 80030d8:	b29b      	uxth	r3, r3
 80030da:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawPixel(x0 + x, y0 + y, color);
 80030dc:	88fa      	ldrh	r2, [r7, #6]
 80030de:	8a3b      	ldrh	r3, [r7, #16]
 80030e0:	4413      	add	r3, r2
 80030e2:	b298      	uxth	r0, r3
 80030e4:	88ba      	ldrh	r2, [r7, #4]
 80030e6:	89fb      	ldrh	r3, [r7, #14]
 80030e8:	4413      	add	r3, r2
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	883a      	ldrh	r2, [r7, #0]
 80030ee:	4619      	mov	r1, r3
 80030f0:	f7ff fc64 	bl	80029bc <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 + y, color);
 80030f4:	88fa      	ldrh	r2, [r7, #6]
 80030f6:	8a3b      	ldrh	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	b298      	uxth	r0, r3
 80030fc:	88ba      	ldrh	r2, [r7, #4]
 80030fe:	89fb      	ldrh	r3, [r7, #14]
 8003100:	4413      	add	r3, r2
 8003102:	b29b      	uxth	r3, r3
 8003104:	883a      	ldrh	r2, [r7, #0]
 8003106:	4619      	mov	r1, r3
 8003108:	f7ff fc58 	bl	80029bc <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + x, y0 - y, color);
 800310c:	88fa      	ldrh	r2, [r7, #6]
 800310e:	8a3b      	ldrh	r3, [r7, #16]
 8003110:	4413      	add	r3, r2
 8003112:	b298      	uxth	r0, r3
 8003114:	88ba      	ldrh	r2, [r7, #4]
 8003116:	89fb      	ldrh	r3, [r7, #14]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	b29b      	uxth	r3, r3
 800311c:	883a      	ldrh	r2, [r7, #0]
 800311e:	4619      	mov	r1, r3
 8003120:	f7ff fc4c 	bl	80029bc <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 - y, color);
 8003124:	88fa      	ldrh	r2, [r7, #6]
 8003126:	8a3b      	ldrh	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	b298      	uxth	r0, r3
 800312c:	88ba      	ldrh	r2, [r7, #4]
 800312e:	89fb      	ldrh	r3, [r7, #14]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	b29b      	uxth	r3, r3
 8003134:	883a      	ldrh	r2, [r7, #0]
 8003136:	4619      	mov	r1, r3
 8003138:	f7ff fc40 	bl	80029bc <ILI9341_DrawPixel>

        ILI9341_DrawPixel(x0 + y, y0 + x, color);
 800313c:	88fa      	ldrh	r2, [r7, #6]
 800313e:	89fb      	ldrh	r3, [r7, #14]
 8003140:	4413      	add	r3, r2
 8003142:	b298      	uxth	r0, r3
 8003144:	88ba      	ldrh	r2, [r7, #4]
 8003146:	8a3b      	ldrh	r3, [r7, #16]
 8003148:	4413      	add	r3, r2
 800314a:	b29b      	uxth	r3, r3
 800314c:	883a      	ldrh	r2, [r7, #0]
 800314e:	4619      	mov	r1, r3
 8003150:	f7ff fc34 	bl	80029bc <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 + x, color);
 8003154:	88fa      	ldrh	r2, [r7, #6]
 8003156:	89fb      	ldrh	r3, [r7, #14]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	b298      	uxth	r0, r3
 800315c:	88ba      	ldrh	r2, [r7, #4]
 800315e:	8a3b      	ldrh	r3, [r7, #16]
 8003160:	4413      	add	r3, r2
 8003162:	b29b      	uxth	r3, r3
 8003164:	883a      	ldrh	r2, [r7, #0]
 8003166:	4619      	mov	r1, r3
 8003168:	f7ff fc28 	bl	80029bc <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + y, y0 - x, color);
 800316c:	88fa      	ldrh	r2, [r7, #6]
 800316e:	89fb      	ldrh	r3, [r7, #14]
 8003170:	4413      	add	r3, r2
 8003172:	b298      	uxth	r0, r3
 8003174:	88ba      	ldrh	r2, [r7, #4]
 8003176:	8a3b      	ldrh	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	b29b      	uxth	r3, r3
 800317c:	883a      	ldrh	r2, [r7, #0]
 800317e:	4619      	mov	r1, r3
 8003180:	f7ff fc1c 	bl	80029bc <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 - x, color);
 8003184:	88fa      	ldrh	r2, [r7, #6]
 8003186:	89fb      	ldrh	r3, [r7, #14]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	b298      	uxth	r0, r3
 800318c:	88ba      	ldrh	r2, [r7, #4]
 800318e:	8a3b      	ldrh	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	b29b      	uxth	r3, r3
 8003194:	883a      	ldrh	r2, [r7, #0]
 8003196:	4619      	mov	r1, r3
 8003198:	f7ff fc10 	bl	80029bc <ILI9341_DrawPixel>
    while (x < y) {
 800319c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80031a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	f6ff af77 	blt.w	8003098 <ILI9341_DrawCircle+0x8c>
    }
}
 80031aa:	bf00      	nop
 80031ac:	bf00      	nop
 80031ae:	371c      	adds	r7, #28
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd90      	pop	{r4, r7, pc}

080031b4 <ILI9341_printf>:
 * @param  background: Color for string background
 * @param  format : Formated string like printf
 * @retval None
 */
void ILI9341_printf(int16_t x, int16_t y, FontDef_t *font, int16_t foreground, int16_t background, const char *format, ...)
{
 80031b4:	b5b0      	push	{r4, r5, r7, lr}
 80031b6:	b0c8      	sub	sp, #288	; 0x120
 80031b8:	af02      	add	r7, sp, #8
 80031ba:	4604      	mov	r4, r0
 80031bc:	4608      	mov	r0, r1
 80031be:	f107 0108 	add.w	r1, r7, #8
 80031c2:	600a      	str	r2, [r1, #0]
 80031c4:	4619      	mov	r1, r3
 80031c6:	f107 030e 	add.w	r3, r7, #14
 80031ca:	4622      	mov	r2, r4
 80031cc:	801a      	strh	r2, [r3, #0]
 80031ce:	f107 030c 	add.w	r3, r7, #12
 80031d2:	4602      	mov	r2, r0
 80031d4:	801a      	strh	r2, [r3, #0]
 80031d6:	1dbb      	adds	r3, r7, #6
 80031d8:	460a      	mov	r2, r1
 80031da:	801a      	strh	r2, [r3, #0]
	char buffer[256];

	va_list args_list;
	va_start(args_list, format);
 80031dc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80031e0:	f107 0314 	add.w	r3, r7, #20
 80031e4:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, 256, format, args_list);
 80031e6:	f107 0314 	add.w	r3, r7, #20
 80031ea:	f107 0018 	add.w	r0, r7, #24
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80031f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031f8:	f004 ff5a 	bl	80080b0 <vsnprintf>
	va_end(args_list);

	ILI9341_Puts(x, y, buffer, font, foreground, background);
 80031fc:	f107 030e 	add.w	r3, r7, #14
 8003200:	8818      	ldrh	r0, [r3, #0]
 8003202:	f107 030c 	add.w	r3, r7, #12
 8003206:	881c      	ldrh	r4, [r3, #0]
 8003208:	1dbb      	adds	r3, r7, #6
 800320a:	881a      	ldrh	r2, [r3, #0]
 800320c:	f8b7 1128 	ldrh.w	r1, [r7, #296]	; 0x128
 8003210:	f107 0308 	add.w	r3, r7, #8
 8003214:	f107 0518 	add.w	r5, r7, #24
 8003218:	9101      	str	r1, [sp, #4]
 800321a:	9200      	str	r2, [sp, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	462a      	mov	r2, r5
 8003220:	4621      	mov	r1, r4
 8003222:	f7ff fcef 	bl	8002c04 <ILI9341_Puts>
}
 8003226:	bf00      	nop
 8003228:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800322c:	46bd      	mov	sp, r7
 800322e:	bdb0      	pop	{r4, r5, r7, pc}

08003230 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003234:	4b08      	ldr	r3, [pc, #32]	; (8003258 <HAL_Init+0x28>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a07      	ldr	r2, [pc, #28]	; (8003258 <HAL_Init+0x28>)
 800323a:	f043 0310 	orr.w	r3, r3, #16
 800323e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003240:	2003      	movs	r0, #3
 8003242:	f000 f947 	bl	80034d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003246:	200f      	movs	r0, #15
 8003248:	f000 f808 	bl	800325c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800324c:	f7fe f8ae 	bl	80013ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	40022000 	.word	0x40022000

0800325c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003264:	4b12      	ldr	r3, [pc, #72]	; (80032b0 <HAL_InitTick+0x54>)
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	4b12      	ldr	r3, [pc, #72]	; (80032b4 <HAL_InitTick+0x58>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	4619      	mov	r1, r3
 800326e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003272:	fbb3 f3f1 	udiv	r3, r3, r1
 8003276:	fbb2 f3f3 	udiv	r3, r2, r3
 800327a:	4618      	mov	r0, r3
 800327c:	f000 f95f 	bl	800353e <HAL_SYSTICK_Config>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e00e      	b.n	80032a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b0f      	cmp	r3, #15
 800328e:	d80a      	bhi.n	80032a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003290:	2200      	movs	r2, #0
 8003292:	6879      	ldr	r1, [r7, #4]
 8003294:	f04f 30ff 	mov.w	r0, #4294967295
 8003298:	f000 f927 	bl	80034ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800329c:	4a06      	ldr	r2, [pc, #24]	; (80032b8 <HAL_InitTick+0x5c>)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	e000      	b.n	80032a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3708      	adds	r7, #8
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	20000010 	.word	0x20000010
 80032b4:	20000030 	.word	0x20000030
 80032b8:	2000002c 	.word	0x2000002c

080032bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032c0:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <HAL_IncTick+0x1c>)
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	461a      	mov	r2, r3
 80032c6:	4b05      	ldr	r3, [pc, #20]	; (80032dc <HAL_IncTick+0x20>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4413      	add	r3, r2
 80032cc:	4a03      	ldr	r2, [pc, #12]	; (80032dc <HAL_IncTick+0x20>)
 80032ce:	6013      	str	r3, [r2, #0]
}
 80032d0:	bf00      	nop
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr
 80032d8:	20000030 	.word	0x20000030
 80032dc:	20000fd8 	.word	0x20000fd8

080032e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return uwTick;
 80032e4:	4b02      	ldr	r3, [pc, #8]	; (80032f0 <HAL_GetTick+0x10>)
 80032e6:	681b      	ldr	r3, [r3, #0]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr
 80032f0:	20000fd8 	.word	0x20000fd8

080032f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032fc:	f7ff fff0 	bl	80032e0 <HAL_GetTick>
 8003300:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800330c:	d005      	beq.n	800331a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800330e:	4b0a      	ldr	r3, [pc, #40]	; (8003338 <HAL_Delay+0x44>)
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	461a      	mov	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4413      	add	r3, r2
 8003318:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800331a:	bf00      	nop
 800331c:	f7ff ffe0 	bl	80032e0 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	429a      	cmp	r2, r3
 800332a:	d8f7      	bhi.n	800331c <HAL_Delay+0x28>
  {
  }
}
 800332c:	bf00      	nop
 800332e:	bf00      	nop
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000030 	.word	0x20000030

0800333c <__NVIC_SetPriorityGrouping>:
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f003 0307 	and.w	r3, r3, #7
 800334a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800334c:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <__NVIC_SetPriorityGrouping+0x44>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003358:	4013      	ands	r3, r2
 800335a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003364:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003368:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800336c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800336e:	4a04      	ldr	r2, [pc, #16]	; (8003380 <__NVIC_SetPriorityGrouping+0x44>)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	60d3      	str	r3, [r2, #12]
}
 8003374:	bf00      	nop
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	e000ed00 	.word	0xe000ed00

08003384 <__NVIC_GetPriorityGrouping>:
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003388:	4b04      	ldr	r3, [pc, #16]	; (800339c <__NVIC_GetPriorityGrouping+0x18>)
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	0a1b      	lsrs	r3, r3, #8
 800338e:	f003 0307 	and.w	r3, r3, #7
}
 8003392:	4618      	mov	r0, r3
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	e000ed00 	.word	0xe000ed00

080033a0 <__NVIC_EnableIRQ>:
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	db0b      	blt.n	80033ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033b2:	79fb      	ldrb	r3, [r7, #7]
 80033b4:	f003 021f 	and.w	r2, r3, #31
 80033b8:	4906      	ldr	r1, [pc, #24]	; (80033d4 <__NVIC_EnableIRQ+0x34>)
 80033ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033be:	095b      	lsrs	r3, r3, #5
 80033c0:	2001      	movs	r0, #1
 80033c2:	fa00 f202 	lsl.w	r2, r0, r2
 80033c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80033ca:	bf00      	nop
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr
 80033d4:	e000e100 	.word	0xe000e100

080033d8 <__NVIC_SetPriority>:
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	6039      	str	r1, [r7, #0]
 80033e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	db0a      	blt.n	8003402 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	490c      	ldr	r1, [pc, #48]	; (8003424 <__NVIC_SetPriority+0x4c>)
 80033f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f6:	0112      	lsls	r2, r2, #4
 80033f8:	b2d2      	uxtb	r2, r2
 80033fa:	440b      	add	r3, r1
 80033fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003400:	e00a      	b.n	8003418 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	b2da      	uxtb	r2, r3
 8003406:	4908      	ldr	r1, [pc, #32]	; (8003428 <__NVIC_SetPriority+0x50>)
 8003408:	79fb      	ldrb	r3, [r7, #7]
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	3b04      	subs	r3, #4
 8003410:	0112      	lsls	r2, r2, #4
 8003412:	b2d2      	uxtb	r2, r2
 8003414:	440b      	add	r3, r1
 8003416:	761a      	strb	r2, [r3, #24]
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	bc80      	pop	{r7}
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	e000e100 	.word	0xe000e100
 8003428:	e000ed00 	.word	0xe000ed00

0800342c <NVIC_EncodePriority>:
{
 800342c:	b480      	push	{r7}
 800342e:	b089      	sub	sp, #36	; 0x24
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f1c3 0307 	rsb	r3, r3, #7
 8003446:	2b04      	cmp	r3, #4
 8003448:	bf28      	it	cs
 800344a:	2304      	movcs	r3, #4
 800344c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	3304      	adds	r3, #4
 8003452:	2b06      	cmp	r3, #6
 8003454:	d902      	bls.n	800345c <NVIC_EncodePriority+0x30>
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	3b03      	subs	r3, #3
 800345a:	e000      	b.n	800345e <NVIC_EncodePriority+0x32>
 800345c:	2300      	movs	r3, #0
 800345e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003460:	f04f 32ff 	mov.w	r2, #4294967295
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	43da      	mvns	r2, r3
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	401a      	ands	r2, r3
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003474:	f04f 31ff 	mov.w	r1, #4294967295
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	fa01 f303 	lsl.w	r3, r1, r3
 800347e:	43d9      	mvns	r1, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003484:	4313      	orrs	r3, r2
}
 8003486:	4618      	mov	r0, r3
 8003488:	3724      	adds	r7, #36	; 0x24
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr

08003490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3b01      	subs	r3, #1
 800349c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034a0:	d301      	bcc.n	80034a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034a2:	2301      	movs	r3, #1
 80034a4:	e00f      	b.n	80034c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034a6:	4a0a      	ldr	r2, [pc, #40]	; (80034d0 <SysTick_Config+0x40>)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3b01      	subs	r3, #1
 80034ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ae:	210f      	movs	r1, #15
 80034b0:	f04f 30ff 	mov.w	r0, #4294967295
 80034b4:	f7ff ff90 	bl	80033d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034b8:	4b05      	ldr	r3, [pc, #20]	; (80034d0 <SysTick_Config+0x40>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034be:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <SysTick_Config+0x40>)
 80034c0:	2207      	movs	r2, #7
 80034c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	e000e010 	.word	0xe000e010

080034d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7ff ff2d 	bl	800333c <__NVIC_SetPriorityGrouping>
}
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b086      	sub	sp, #24
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	4603      	mov	r3, r0
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
 80034f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034fc:	f7ff ff42 	bl	8003384 <__NVIC_GetPriorityGrouping>
 8003500:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	68b9      	ldr	r1, [r7, #8]
 8003506:	6978      	ldr	r0, [r7, #20]
 8003508:	f7ff ff90 	bl	800342c <NVIC_EncodePriority>
 800350c:	4602      	mov	r2, r0
 800350e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003512:	4611      	mov	r1, r2
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff ff5f 	bl	80033d8 <__NVIC_SetPriority>
}
 800351a:	bf00      	nop
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	4603      	mov	r3, r0
 800352a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800352c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff ff35 	bl	80033a0 <__NVIC_EnableIRQ>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	b082      	sub	sp, #8
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7ff ffa2 	bl	8003490 <SysTick_Config>
 800354c:	4603      	mov	r3, r0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800355a:	f000 f802 	bl	8003562 <HAL_SYSTICK_Callback>
}
 800355e:	bf00      	nop
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003562:	b480      	push	{r7}
 8003564:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003566:	bf00      	nop
 8003568:	46bd      	mov	sp, r7
 800356a:	bc80      	pop	{r7}
 800356c:	4770      	bx	lr
	...

08003570 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003578:	2300      	movs	r3, #0
 800357a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003582:	2b02      	cmp	r3, #2
 8003584:	d005      	beq.n	8003592 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2204      	movs	r2, #4
 800358a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	73fb      	strb	r3, [r7, #15]
 8003590:	e051      	b.n	8003636 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 020e 	bic.w	r2, r2, #14
 80035a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0201 	bic.w	r2, r2, #1
 80035b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a22      	ldr	r2, [pc, #136]	; (8003640 <HAL_DMA_Abort_IT+0xd0>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d029      	beq.n	8003610 <HAL_DMA_Abort_IT+0xa0>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a20      	ldr	r2, [pc, #128]	; (8003644 <HAL_DMA_Abort_IT+0xd4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d022      	beq.n	800360c <HAL_DMA_Abort_IT+0x9c>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a1f      	ldr	r2, [pc, #124]	; (8003648 <HAL_DMA_Abort_IT+0xd8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d01a      	beq.n	8003606 <HAL_DMA_Abort_IT+0x96>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a1d      	ldr	r2, [pc, #116]	; (800364c <HAL_DMA_Abort_IT+0xdc>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d012      	beq.n	8003600 <HAL_DMA_Abort_IT+0x90>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a1c      	ldr	r2, [pc, #112]	; (8003650 <HAL_DMA_Abort_IT+0xe0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d00a      	beq.n	80035fa <HAL_DMA_Abort_IT+0x8a>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a1a      	ldr	r2, [pc, #104]	; (8003654 <HAL_DMA_Abort_IT+0xe4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d102      	bne.n	80035f4 <HAL_DMA_Abort_IT+0x84>
 80035ee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80035f2:	e00e      	b.n	8003612 <HAL_DMA_Abort_IT+0xa2>
 80035f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035f8:	e00b      	b.n	8003612 <HAL_DMA_Abort_IT+0xa2>
 80035fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80035fe:	e008      	b.n	8003612 <HAL_DMA_Abort_IT+0xa2>
 8003600:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003604:	e005      	b.n	8003612 <HAL_DMA_Abort_IT+0xa2>
 8003606:	f44f 7380 	mov.w	r3, #256	; 0x100
 800360a:	e002      	b.n	8003612 <HAL_DMA_Abort_IT+0xa2>
 800360c:	2310      	movs	r3, #16
 800360e:	e000      	b.n	8003612 <HAL_DMA_Abort_IT+0xa2>
 8003610:	2301      	movs	r3, #1
 8003612:	4a11      	ldr	r2, [pc, #68]	; (8003658 <HAL_DMA_Abort_IT+0xe8>)
 8003614:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	4798      	blx	r3
    } 
  }
  return status;
 8003636:	7bfb      	ldrb	r3, [r7, #15]
}
 8003638:	4618      	mov	r0, r3
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40020008 	.word	0x40020008
 8003644:	4002001c 	.word	0x4002001c
 8003648:	40020030 	.word	0x40020030
 800364c:	40020044 	.word	0x40020044
 8003650:	40020058 	.word	0x40020058
 8003654:	4002006c 	.word	0x4002006c
 8003658:	40020000 	.word	0x40020000

0800365c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003678:	2204      	movs	r2, #4
 800367a:	409a      	lsls	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4013      	ands	r3, r2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d04f      	beq.n	8003724 <HAL_DMA_IRQHandler+0xc8>
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f003 0304 	and.w	r3, r3, #4
 800368a:	2b00      	cmp	r3, #0
 800368c:	d04a      	beq.n	8003724 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0320 	and.w	r3, r3, #32
 8003698:	2b00      	cmp	r3, #0
 800369a:	d107      	bne.n	80036ac <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 0204 	bic.w	r2, r2, #4
 80036aa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a66      	ldr	r2, [pc, #408]	; (800384c <HAL_DMA_IRQHandler+0x1f0>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d029      	beq.n	800370a <HAL_DMA_IRQHandler+0xae>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a65      	ldr	r2, [pc, #404]	; (8003850 <HAL_DMA_IRQHandler+0x1f4>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d022      	beq.n	8003706 <HAL_DMA_IRQHandler+0xaa>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a63      	ldr	r2, [pc, #396]	; (8003854 <HAL_DMA_IRQHandler+0x1f8>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d01a      	beq.n	8003700 <HAL_DMA_IRQHandler+0xa4>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a62      	ldr	r2, [pc, #392]	; (8003858 <HAL_DMA_IRQHandler+0x1fc>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d012      	beq.n	80036fa <HAL_DMA_IRQHandler+0x9e>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a60      	ldr	r2, [pc, #384]	; (800385c <HAL_DMA_IRQHandler+0x200>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d00a      	beq.n	80036f4 <HAL_DMA_IRQHandler+0x98>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a5f      	ldr	r2, [pc, #380]	; (8003860 <HAL_DMA_IRQHandler+0x204>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d102      	bne.n	80036ee <HAL_DMA_IRQHandler+0x92>
 80036e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80036ec:	e00e      	b.n	800370c <HAL_DMA_IRQHandler+0xb0>
 80036ee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80036f2:	e00b      	b.n	800370c <HAL_DMA_IRQHandler+0xb0>
 80036f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80036f8:	e008      	b.n	800370c <HAL_DMA_IRQHandler+0xb0>
 80036fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80036fe:	e005      	b.n	800370c <HAL_DMA_IRQHandler+0xb0>
 8003700:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003704:	e002      	b.n	800370c <HAL_DMA_IRQHandler+0xb0>
 8003706:	2340      	movs	r3, #64	; 0x40
 8003708:	e000      	b.n	800370c <HAL_DMA_IRQHandler+0xb0>
 800370a:	2304      	movs	r3, #4
 800370c:	4a55      	ldr	r2, [pc, #340]	; (8003864 <HAL_DMA_IRQHandler+0x208>)
 800370e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 8094 	beq.w	8003842 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003722:	e08e      	b.n	8003842 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	2202      	movs	r2, #2
 800372a:	409a      	lsls	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4013      	ands	r3, r2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d056      	beq.n	80037e2 <HAL_DMA_IRQHandler+0x186>
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d051      	beq.n	80037e2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0320 	and.w	r3, r3, #32
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10b      	bne.n	8003764 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f022 020a 	bic.w	r2, r2, #10
 800375a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a38      	ldr	r2, [pc, #224]	; (800384c <HAL_DMA_IRQHandler+0x1f0>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d029      	beq.n	80037c2 <HAL_DMA_IRQHandler+0x166>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a37      	ldr	r2, [pc, #220]	; (8003850 <HAL_DMA_IRQHandler+0x1f4>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d022      	beq.n	80037be <HAL_DMA_IRQHandler+0x162>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a35      	ldr	r2, [pc, #212]	; (8003854 <HAL_DMA_IRQHandler+0x1f8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d01a      	beq.n	80037b8 <HAL_DMA_IRQHandler+0x15c>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a34      	ldr	r2, [pc, #208]	; (8003858 <HAL_DMA_IRQHandler+0x1fc>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d012      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x156>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a32      	ldr	r2, [pc, #200]	; (800385c <HAL_DMA_IRQHandler+0x200>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d00a      	beq.n	80037ac <HAL_DMA_IRQHandler+0x150>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a31      	ldr	r2, [pc, #196]	; (8003860 <HAL_DMA_IRQHandler+0x204>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d102      	bne.n	80037a6 <HAL_DMA_IRQHandler+0x14a>
 80037a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80037a4:	e00e      	b.n	80037c4 <HAL_DMA_IRQHandler+0x168>
 80037a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037aa:	e00b      	b.n	80037c4 <HAL_DMA_IRQHandler+0x168>
 80037ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037b0:	e008      	b.n	80037c4 <HAL_DMA_IRQHandler+0x168>
 80037b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037b6:	e005      	b.n	80037c4 <HAL_DMA_IRQHandler+0x168>
 80037b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037bc:	e002      	b.n	80037c4 <HAL_DMA_IRQHandler+0x168>
 80037be:	2320      	movs	r3, #32
 80037c0:	e000      	b.n	80037c4 <HAL_DMA_IRQHandler+0x168>
 80037c2:	2302      	movs	r3, #2
 80037c4:	4a27      	ldr	r2, [pc, #156]	; (8003864 <HAL_DMA_IRQHandler+0x208>)
 80037c6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d034      	beq.n	8003842 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80037e0:	e02f      	b.n	8003842 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	2208      	movs	r2, #8
 80037e8:	409a      	lsls	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4013      	ands	r3, r2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d028      	beq.n	8003844 <HAL_DMA_IRQHandler+0x1e8>
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d023      	beq.n	8003844 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 020e 	bic.w	r2, r2, #14
 800380a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003814:	2101      	movs	r1, #1
 8003816:	fa01 f202 	lsl.w	r2, r1, r2
 800381a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003836:	2b00      	cmp	r3, #0
 8003838:	d004      	beq.n	8003844 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	4798      	blx	r3
    }
  }
  return;
 8003842:	bf00      	nop
 8003844:	bf00      	nop
}
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	40020008 	.word	0x40020008
 8003850:	4002001c 	.word	0x4002001c
 8003854:	40020030 	.word	0x40020030
 8003858:	40020044 	.word	0x40020044
 800385c:	40020058 	.word	0x40020058
 8003860:	4002006c 	.word	0x4002006c
 8003864:	40020000 	.word	0x40020000

08003868 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003868:	b480      	push	{r7}
 800386a:	b08b      	sub	sp, #44	; 0x2c
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003872:	2300      	movs	r3, #0
 8003874:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003876:	2300      	movs	r3, #0
 8003878:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800387a:	e169      	b.n	8003b50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800387c:	2201      	movs	r2, #1
 800387e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	69fa      	ldr	r2, [r7, #28]
 800388c:	4013      	ands	r3, r2
 800388e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	429a      	cmp	r2, r3
 8003896:	f040 8158 	bne.w	8003b4a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	4a9a      	ldr	r2, [pc, #616]	; (8003b08 <HAL_GPIO_Init+0x2a0>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d05e      	beq.n	8003962 <HAL_GPIO_Init+0xfa>
 80038a4:	4a98      	ldr	r2, [pc, #608]	; (8003b08 <HAL_GPIO_Init+0x2a0>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d875      	bhi.n	8003996 <HAL_GPIO_Init+0x12e>
 80038aa:	4a98      	ldr	r2, [pc, #608]	; (8003b0c <HAL_GPIO_Init+0x2a4>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d058      	beq.n	8003962 <HAL_GPIO_Init+0xfa>
 80038b0:	4a96      	ldr	r2, [pc, #600]	; (8003b0c <HAL_GPIO_Init+0x2a4>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d86f      	bhi.n	8003996 <HAL_GPIO_Init+0x12e>
 80038b6:	4a96      	ldr	r2, [pc, #600]	; (8003b10 <HAL_GPIO_Init+0x2a8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d052      	beq.n	8003962 <HAL_GPIO_Init+0xfa>
 80038bc:	4a94      	ldr	r2, [pc, #592]	; (8003b10 <HAL_GPIO_Init+0x2a8>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d869      	bhi.n	8003996 <HAL_GPIO_Init+0x12e>
 80038c2:	4a94      	ldr	r2, [pc, #592]	; (8003b14 <HAL_GPIO_Init+0x2ac>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d04c      	beq.n	8003962 <HAL_GPIO_Init+0xfa>
 80038c8:	4a92      	ldr	r2, [pc, #584]	; (8003b14 <HAL_GPIO_Init+0x2ac>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d863      	bhi.n	8003996 <HAL_GPIO_Init+0x12e>
 80038ce:	4a92      	ldr	r2, [pc, #584]	; (8003b18 <HAL_GPIO_Init+0x2b0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d046      	beq.n	8003962 <HAL_GPIO_Init+0xfa>
 80038d4:	4a90      	ldr	r2, [pc, #576]	; (8003b18 <HAL_GPIO_Init+0x2b0>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d85d      	bhi.n	8003996 <HAL_GPIO_Init+0x12e>
 80038da:	2b12      	cmp	r3, #18
 80038dc:	d82a      	bhi.n	8003934 <HAL_GPIO_Init+0xcc>
 80038de:	2b12      	cmp	r3, #18
 80038e0:	d859      	bhi.n	8003996 <HAL_GPIO_Init+0x12e>
 80038e2:	a201      	add	r2, pc, #4	; (adr r2, 80038e8 <HAL_GPIO_Init+0x80>)
 80038e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e8:	08003963 	.word	0x08003963
 80038ec:	0800393d 	.word	0x0800393d
 80038f0:	0800394f 	.word	0x0800394f
 80038f4:	08003991 	.word	0x08003991
 80038f8:	08003997 	.word	0x08003997
 80038fc:	08003997 	.word	0x08003997
 8003900:	08003997 	.word	0x08003997
 8003904:	08003997 	.word	0x08003997
 8003908:	08003997 	.word	0x08003997
 800390c:	08003997 	.word	0x08003997
 8003910:	08003997 	.word	0x08003997
 8003914:	08003997 	.word	0x08003997
 8003918:	08003997 	.word	0x08003997
 800391c:	08003997 	.word	0x08003997
 8003920:	08003997 	.word	0x08003997
 8003924:	08003997 	.word	0x08003997
 8003928:	08003997 	.word	0x08003997
 800392c:	08003945 	.word	0x08003945
 8003930:	08003959 	.word	0x08003959
 8003934:	4a79      	ldr	r2, [pc, #484]	; (8003b1c <HAL_GPIO_Init+0x2b4>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d013      	beq.n	8003962 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800393a:	e02c      	b.n	8003996 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	623b      	str	r3, [r7, #32]
          break;
 8003942:	e029      	b.n	8003998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	3304      	adds	r3, #4
 800394a:	623b      	str	r3, [r7, #32]
          break;
 800394c:	e024      	b.n	8003998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	3308      	adds	r3, #8
 8003954:	623b      	str	r3, [r7, #32]
          break;
 8003956:	e01f      	b.n	8003998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	330c      	adds	r3, #12
 800395e:	623b      	str	r3, [r7, #32]
          break;
 8003960:	e01a      	b.n	8003998 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d102      	bne.n	8003970 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800396a:	2304      	movs	r3, #4
 800396c:	623b      	str	r3, [r7, #32]
          break;
 800396e:	e013      	b.n	8003998 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d105      	bne.n	8003984 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003978:	2308      	movs	r3, #8
 800397a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	69fa      	ldr	r2, [r7, #28]
 8003980:	611a      	str	r2, [r3, #16]
          break;
 8003982:	e009      	b.n	8003998 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003984:	2308      	movs	r3, #8
 8003986:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	69fa      	ldr	r2, [r7, #28]
 800398c:	615a      	str	r2, [r3, #20]
          break;
 800398e:	e003      	b.n	8003998 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003990:	2300      	movs	r3, #0
 8003992:	623b      	str	r3, [r7, #32]
          break;
 8003994:	e000      	b.n	8003998 <HAL_GPIO_Init+0x130>
          break;
 8003996:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	2bff      	cmp	r3, #255	; 0xff
 800399c:	d801      	bhi.n	80039a2 <HAL_GPIO_Init+0x13a>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	e001      	b.n	80039a6 <HAL_GPIO_Init+0x13e>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	3304      	adds	r3, #4
 80039a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	2bff      	cmp	r3, #255	; 0xff
 80039ac:	d802      	bhi.n	80039b4 <HAL_GPIO_Init+0x14c>
 80039ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	e002      	b.n	80039ba <HAL_GPIO_Init+0x152>
 80039b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b6:	3b08      	subs	r3, #8
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	210f      	movs	r1, #15
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	fa01 f303 	lsl.w	r3, r1, r3
 80039c8:	43db      	mvns	r3, r3
 80039ca:	401a      	ands	r2, r3
 80039cc:	6a39      	ldr	r1, [r7, #32]
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	fa01 f303 	lsl.w	r3, r1, r3
 80039d4:	431a      	orrs	r2, r3
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f000 80b1 	beq.w	8003b4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80039e8:	4b4d      	ldr	r3, [pc, #308]	; (8003b20 <HAL_GPIO_Init+0x2b8>)
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	4a4c      	ldr	r2, [pc, #304]	; (8003b20 <HAL_GPIO_Init+0x2b8>)
 80039ee:	f043 0301 	orr.w	r3, r3, #1
 80039f2:	6193      	str	r3, [r2, #24]
 80039f4:	4b4a      	ldr	r3, [pc, #296]	; (8003b20 <HAL_GPIO_Init+0x2b8>)
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	60bb      	str	r3, [r7, #8]
 80039fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a00:	4a48      	ldr	r2, [pc, #288]	; (8003b24 <HAL_GPIO_Init+0x2bc>)
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a04:	089b      	lsrs	r3, r3, #2
 8003a06:	3302      	adds	r3, #2
 8003a08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a10:	f003 0303 	and.w	r3, r3, #3
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	220f      	movs	r2, #15
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4013      	ands	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a40      	ldr	r2, [pc, #256]	; (8003b28 <HAL_GPIO_Init+0x2c0>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d013      	beq.n	8003a54 <HAL_GPIO_Init+0x1ec>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a3f      	ldr	r2, [pc, #252]	; (8003b2c <HAL_GPIO_Init+0x2c4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d00d      	beq.n	8003a50 <HAL_GPIO_Init+0x1e8>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a3e      	ldr	r2, [pc, #248]	; (8003b30 <HAL_GPIO_Init+0x2c8>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d007      	beq.n	8003a4c <HAL_GPIO_Init+0x1e4>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a3d      	ldr	r2, [pc, #244]	; (8003b34 <HAL_GPIO_Init+0x2cc>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d101      	bne.n	8003a48 <HAL_GPIO_Init+0x1e0>
 8003a44:	2303      	movs	r3, #3
 8003a46:	e006      	b.n	8003a56 <HAL_GPIO_Init+0x1ee>
 8003a48:	2304      	movs	r3, #4
 8003a4a:	e004      	b.n	8003a56 <HAL_GPIO_Init+0x1ee>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e002      	b.n	8003a56 <HAL_GPIO_Init+0x1ee>
 8003a50:	2301      	movs	r3, #1
 8003a52:	e000      	b.n	8003a56 <HAL_GPIO_Init+0x1ee>
 8003a54:	2300      	movs	r3, #0
 8003a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a58:	f002 0203 	and.w	r2, r2, #3
 8003a5c:	0092      	lsls	r2, r2, #2
 8003a5e:	4093      	lsls	r3, r2
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a66:	492f      	ldr	r1, [pc, #188]	; (8003b24 <HAL_GPIO_Init+0x2bc>)
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	089b      	lsrs	r3, r3, #2
 8003a6c:	3302      	adds	r3, #2
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d006      	beq.n	8003a8e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a80:	4b2d      	ldr	r3, [pc, #180]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	492c      	ldr	r1, [pc, #176]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	600b      	str	r3, [r1, #0]
 8003a8c:	e006      	b.n	8003a9c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a8e:	4b2a      	ldr	r3, [pc, #168]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	43db      	mvns	r3, r3
 8003a96:	4928      	ldr	r1, [pc, #160]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d006      	beq.n	8003ab6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003aa8:	4b23      	ldr	r3, [pc, #140]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003aaa:	685a      	ldr	r2, [r3, #4]
 8003aac:	4922      	ldr	r1, [pc, #136]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	604b      	str	r3, [r1, #4]
 8003ab4:	e006      	b.n	8003ac4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003ab6:	4b20      	ldr	r3, [pc, #128]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003ab8:	685a      	ldr	r2, [r3, #4]
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	43db      	mvns	r3, r3
 8003abe:	491e      	ldr	r1, [pc, #120]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d006      	beq.n	8003ade <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ad0:	4b19      	ldr	r3, [pc, #100]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	4918      	ldr	r1, [pc, #96]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	608b      	str	r3, [r1, #8]
 8003adc:	e006      	b.n	8003aec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ade:	4b16      	ldr	r3, [pc, #88]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	43db      	mvns	r3, r3
 8003ae6:	4914      	ldr	r1, [pc, #80]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d021      	beq.n	8003b3c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003af8:	4b0f      	ldr	r3, [pc, #60]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003afa:	68da      	ldr	r2, [r3, #12]
 8003afc:	490e      	ldr	r1, [pc, #56]	; (8003b38 <HAL_GPIO_Init+0x2d0>)
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	60cb      	str	r3, [r1, #12]
 8003b04:	e021      	b.n	8003b4a <HAL_GPIO_Init+0x2e2>
 8003b06:	bf00      	nop
 8003b08:	10320000 	.word	0x10320000
 8003b0c:	10310000 	.word	0x10310000
 8003b10:	10220000 	.word	0x10220000
 8003b14:	10210000 	.word	0x10210000
 8003b18:	10120000 	.word	0x10120000
 8003b1c:	10110000 	.word	0x10110000
 8003b20:	40021000 	.word	0x40021000
 8003b24:	40010000 	.word	0x40010000
 8003b28:	40010800 	.word	0x40010800
 8003b2c:	40010c00 	.word	0x40010c00
 8003b30:	40011000 	.word	0x40011000
 8003b34:	40011400 	.word	0x40011400
 8003b38:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b3c:	4b0b      	ldr	r3, [pc, #44]	; (8003b6c <HAL_GPIO_Init+0x304>)
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	43db      	mvns	r3, r3
 8003b44:	4909      	ldr	r1, [pc, #36]	; (8003b6c <HAL_GPIO_Init+0x304>)
 8003b46:	4013      	ands	r3, r2
 8003b48:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b56:	fa22 f303 	lsr.w	r3, r2, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f47f ae8e 	bne.w	800387c <HAL_GPIO_Init+0x14>
  }
}
 8003b60:	bf00      	nop
 8003b62:	bf00      	nop
 8003b64:	372c      	adds	r7, #44	; 0x2c
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bc80      	pop	{r7}
 8003b6a:	4770      	bx	lr
 8003b6c:	40010400 	.word	0x40010400

08003b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	807b      	strh	r3, [r7, #2]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b80:	787b      	ldrb	r3, [r7, #1]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d003      	beq.n	8003b8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b86:	887a      	ldrh	r2, [r7, #2]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003b8c:	e003      	b.n	8003b96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b8e:	887b      	ldrh	r3, [r7, #2]
 8003b90:	041a      	lsls	r2, r3, #16
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	611a      	str	r2, [r3, #16]
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e26c      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f000 8087 	beq.w	8003cce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bc0:	4b92      	ldr	r3, [pc, #584]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f003 030c 	and.w	r3, r3, #12
 8003bc8:	2b04      	cmp	r3, #4
 8003bca:	d00c      	beq.n	8003be6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bcc:	4b8f      	ldr	r3, [pc, #572]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f003 030c 	and.w	r3, r3, #12
 8003bd4:	2b08      	cmp	r3, #8
 8003bd6:	d112      	bne.n	8003bfe <HAL_RCC_OscConfig+0x5e>
 8003bd8:	4b8c      	ldr	r3, [pc, #560]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be4:	d10b      	bne.n	8003bfe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be6:	4b89      	ldr	r3, [pc, #548]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d06c      	beq.n	8003ccc <HAL_RCC_OscConfig+0x12c>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d168      	bne.n	8003ccc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e246      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c06:	d106      	bne.n	8003c16 <HAL_RCC_OscConfig+0x76>
 8003c08:	4b80      	ldr	r3, [pc, #512]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a7f      	ldr	r2, [pc, #508]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c12:	6013      	str	r3, [r2, #0]
 8003c14:	e02e      	b.n	8003c74 <HAL_RCC_OscConfig+0xd4>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10c      	bne.n	8003c38 <HAL_RCC_OscConfig+0x98>
 8003c1e:	4b7b      	ldr	r3, [pc, #492]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a7a      	ldr	r2, [pc, #488]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	4b78      	ldr	r3, [pc, #480]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a77      	ldr	r2, [pc, #476]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	e01d      	b.n	8003c74 <HAL_RCC_OscConfig+0xd4>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c40:	d10c      	bne.n	8003c5c <HAL_RCC_OscConfig+0xbc>
 8003c42:	4b72      	ldr	r3, [pc, #456]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a71      	ldr	r2, [pc, #452]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	4b6f      	ldr	r3, [pc, #444]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a6e      	ldr	r2, [pc, #440]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	e00b      	b.n	8003c74 <HAL_RCC_OscConfig+0xd4>
 8003c5c:	4b6b      	ldr	r3, [pc, #428]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a6a      	ldr	r2, [pc, #424]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c66:	6013      	str	r3, [r2, #0]
 8003c68:	4b68      	ldr	r3, [pc, #416]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a67      	ldr	r2, [pc, #412]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d013      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c7c:	f7ff fb30 	bl	80032e0 <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c84:	f7ff fb2c 	bl	80032e0 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b64      	cmp	r3, #100	; 0x64
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e1fa      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c96:	4b5d      	ldr	r3, [pc, #372]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d0f0      	beq.n	8003c84 <HAL_RCC_OscConfig+0xe4>
 8003ca2:	e014      	b.n	8003cce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca4:	f7ff fb1c 	bl	80032e0 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cac:	f7ff fb18 	bl	80032e0 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b64      	cmp	r3, #100	; 0x64
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e1e6      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cbe:	4b53      	ldr	r3, [pc, #332]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f0      	bne.n	8003cac <HAL_RCC_OscConfig+0x10c>
 8003cca:	e000      	b.n	8003cce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d063      	beq.n	8003da2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cda:	4b4c      	ldr	r3, [pc, #304]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00b      	beq.n	8003cfe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ce6:	4b49      	ldr	r3, [pc, #292]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f003 030c 	and.w	r3, r3, #12
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d11c      	bne.n	8003d2c <HAL_RCC_OscConfig+0x18c>
 8003cf2:	4b46      	ldr	r3, [pc, #280]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d116      	bne.n	8003d2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cfe:	4b43      	ldr	r3, [pc, #268]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d005      	beq.n	8003d16 <HAL_RCC_OscConfig+0x176>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d001      	beq.n	8003d16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e1ba      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d16:	4b3d      	ldr	r3, [pc, #244]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	4939      	ldr	r1, [pc, #228]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d2a:	e03a      	b.n	8003da2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d020      	beq.n	8003d76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d34:	4b36      	ldr	r3, [pc, #216]	; (8003e10 <HAL_RCC_OscConfig+0x270>)
 8003d36:	2201      	movs	r2, #1
 8003d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3a:	f7ff fad1 	bl	80032e0 <HAL_GetTick>
 8003d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d40:	e008      	b.n	8003d54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d42:	f7ff facd 	bl	80032e0 <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e19b      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d54:	4b2d      	ldr	r3, [pc, #180]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0f0      	beq.n	8003d42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d60:	4b2a      	ldr	r3, [pc, #168]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	00db      	lsls	r3, r3, #3
 8003d6e:	4927      	ldr	r1, [pc, #156]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	600b      	str	r3, [r1, #0]
 8003d74:	e015      	b.n	8003da2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d76:	4b26      	ldr	r3, [pc, #152]	; (8003e10 <HAL_RCC_OscConfig+0x270>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7c:	f7ff fab0 	bl	80032e0 <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d84:	f7ff faac 	bl	80032e0 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e17a      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d96:	4b1d      	ldr	r3, [pc, #116]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f0      	bne.n	8003d84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d03a      	beq.n	8003e24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d019      	beq.n	8003dea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003db6:	4b17      	ldr	r3, [pc, #92]	; (8003e14 <HAL_RCC_OscConfig+0x274>)
 8003db8:	2201      	movs	r2, #1
 8003dba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dbc:	f7ff fa90 	bl	80032e0 <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dc4:	f7ff fa8c 	bl	80032e0 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e15a      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dd6:	4b0d      	ldr	r3, [pc, #52]	; (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d0f0      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003de2:	2001      	movs	r0, #1
 8003de4:	f000 fad8 	bl	8004398 <RCC_Delay>
 8003de8:	e01c      	b.n	8003e24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dea:	4b0a      	ldr	r3, [pc, #40]	; (8003e14 <HAL_RCC_OscConfig+0x274>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df0:	f7ff fa76 	bl	80032e0 <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df6:	e00f      	b.n	8003e18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df8:	f7ff fa72 	bl	80032e0 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d908      	bls.n	8003e18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e140      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
 8003e0a:	bf00      	nop
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	42420000 	.word	0x42420000
 8003e14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e18:	4b9e      	ldr	r3, [pc, #632]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1e9      	bne.n	8003df8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 80a6 	beq.w	8003f7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e32:	2300      	movs	r3, #0
 8003e34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e36:	4b97      	ldr	r3, [pc, #604]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10d      	bne.n	8003e5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e42:	4b94      	ldr	r3, [pc, #592]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003e44:	69db      	ldr	r3, [r3, #28]
 8003e46:	4a93      	ldr	r2, [pc, #588]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e4c:	61d3      	str	r3, [r2, #28]
 8003e4e:	4b91      	ldr	r3, [pc, #580]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e5e:	4b8e      	ldr	r3, [pc, #568]	; (8004098 <HAL_RCC_OscConfig+0x4f8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d118      	bne.n	8003e9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e6a:	4b8b      	ldr	r3, [pc, #556]	; (8004098 <HAL_RCC_OscConfig+0x4f8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a8a      	ldr	r2, [pc, #552]	; (8004098 <HAL_RCC_OscConfig+0x4f8>)
 8003e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e76:	f7ff fa33 	bl	80032e0 <HAL_GetTick>
 8003e7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e7e:	f7ff fa2f 	bl	80032e0 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b64      	cmp	r3, #100	; 0x64
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e0fd      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e90:	4b81      	ldr	r3, [pc, #516]	; (8004098 <HAL_RCC_OscConfig+0x4f8>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d0f0      	beq.n	8003e7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d106      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x312>
 8003ea4:	4b7b      	ldr	r3, [pc, #492]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	4a7a      	ldr	r2, [pc, #488]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	6213      	str	r3, [r2, #32]
 8003eb0:	e02d      	b.n	8003f0e <HAL_RCC_OscConfig+0x36e>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10c      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x334>
 8003eba:	4b76      	ldr	r3, [pc, #472]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	4a75      	ldr	r2, [pc, #468]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ec0:	f023 0301 	bic.w	r3, r3, #1
 8003ec4:	6213      	str	r3, [r2, #32]
 8003ec6:	4b73      	ldr	r3, [pc, #460]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	4a72      	ldr	r2, [pc, #456]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ecc:	f023 0304 	bic.w	r3, r3, #4
 8003ed0:	6213      	str	r3, [r2, #32]
 8003ed2:	e01c      	b.n	8003f0e <HAL_RCC_OscConfig+0x36e>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	2b05      	cmp	r3, #5
 8003eda:	d10c      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x356>
 8003edc:	4b6d      	ldr	r3, [pc, #436]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	4a6c      	ldr	r2, [pc, #432]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ee2:	f043 0304 	orr.w	r3, r3, #4
 8003ee6:	6213      	str	r3, [r2, #32]
 8003ee8:	4b6a      	ldr	r3, [pc, #424]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	4a69      	ldr	r2, [pc, #420]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003eee:	f043 0301 	orr.w	r3, r3, #1
 8003ef2:	6213      	str	r3, [r2, #32]
 8003ef4:	e00b      	b.n	8003f0e <HAL_RCC_OscConfig+0x36e>
 8003ef6:	4b67      	ldr	r3, [pc, #412]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	4a66      	ldr	r2, [pc, #408]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003efc:	f023 0301 	bic.w	r3, r3, #1
 8003f00:	6213      	str	r3, [r2, #32]
 8003f02:	4b64      	ldr	r3, [pc, #400]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	4a63      	ldr	r2, [pc, #396]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003f08:	f023 0304 	bic.w	r3, r3, #4
 8003f0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d015      	beq.n	8003f42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f16:	f7ff f9e3 	bl	80032e0 <HAL_GetTick>
 8003f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f1c:	e00a      	b.n	8003f34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f1e:	f7ff f9df 	bl	80032e0 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d901      	bls.n	8003f34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e0ab      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f34:	4b57      	ldr	r3, [pc, #348]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003f36:	6a1b      	ldr	r3, [r3, #32]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ee      	beq.n	8003f1e <HAL_RCC_OscConfig+0x37e>
 8003f40:	e014      	b.n	8003f6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f42:	f7ff f9cd 	bl	80032e0 <HAL_GetTick>
 8003f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f48:	e00a      	b.n	8003f60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f4a:	f7ff f9c9 	bl	80032e0 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e095      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f60:	4b4c      	ldr	r3, [pc, #304]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1ee      	bne.n	8003f4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f6c:	7dfb      	ldrb	r3, [r7, #23]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d105      	bne.n	8003f7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f72:	4b48      	ldr	r3, [pc, #288]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	4a47      	ldr	r2, [pc, #284]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003f78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f000 8081 	beq.w	800408a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f88:	4b42      	ldr	r3, [pc, #264]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f003 030c 	and.w	r3, r3, #12
 8003f90:	2b08      	cmp	r3, #8
 8003f92:	d061      	beq.n	8004058 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	69db      	ldr	r3, [r3, #28]
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d146      	bne.n	800402a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f9c:	4b3f      	ldr	r3, [pc, #252]	; (800409c <HAL_RCC_OscConfig+0x4fc>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa2:	f7ff f99d 	bl	80032e0 <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003faa:	f7ff f999 	bl	80032e0 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e067      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fbc:	4b35      	ldr	r3, [pc, #212]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1f0      	bne.n	8003faa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fd0:	d108      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fd2:	4b30      	ldr	r3, [pc, #192]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	492d      	ldr	r1, [pc, #180]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fe4:	4b2b      	ldr	r3, [pc, #172]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a19      	ldr	r1, [r3, #32]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	4927      	ldr	r1, [pc, #156]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ffc:	4b27      	ldr	r3, [pc, #156]	; (800409c <HAL_RCC_OscConfig+0x4fc>)
 8003ffe:	2201      	movs	r2, #1
 8004000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004002:	f7ff f96d 	bl	80032e0 <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004008:	e008      	b.n	800401c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800400a:	f7ff f969 	bl	80032e0 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e037      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800401c:	4b1d      	ldr	r3, [pc, #116]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0f0      	beq.n	800400a <HAL_RCC_OscConfig+0x46a>
 8004028:	e02f      	b.n	800408a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800402a:	4b1c      	ldr	r3, [pc, #112]	; (800409c <HAL_RCC_OscConfig+0x4fc>)
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004030:	f7ff f956 	bl	80032e0 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004038:	f7ff f952 	bl	80032e0 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e020      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800404a:	4b12      	ldr	r3, [pc, #72]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1f0      	bne.n	8004038 <HAL_RCC_OscConfig+0x498>
 8004056:	e018      	b.n	800408a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d101      	bne.n	8004064 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e013      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004064:	4b0b      	ldr	r3, [pc, #44]	; (8004094 <HAL_RCC_OscConfig+0x4f4>)
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a1b      	ldr	r3, [r3, #32]
 8004074:	429a      	cmp	r2, r3
 8004076:	d106      	bne.n	8004086 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004082:	429a      	cmp	r2, r3
 8004084:	d001      	beq.n	800408a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40021000 	.word	0x40021000
 8004098:	40007000 	.word	0x40007000
 800409c:	42420060 	.word	0x42420060

080040a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d101      	bne.n	80040b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e0d0      	b.n	8004256 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040b4:	4b6a      	ldr	r3, [pc, #424]	; (8004260 <HAL_RCC_ClockConfig+0x1c0>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d910      	bls.n	80040e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040c2:	4b67      	ldr	r3, [pc, #412]	; (8004260 <HAL_RCC_ClockConfig+0x1c0>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f023 0207 	bic.w	r2, r3, #7
 80040ca:	4965      	ldr	r1, [pc, #404]	; (8004260 <HAL_RCC_ClockConfig+0x1c0>)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d2:	4b63      	ldr	r3, [pc, #396]	; (8004260 <HAL_RCC_ClockConfig+0x1c0>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d001      	beq.n	80040e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e0b8      	b.n	8004256 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d020      	beq.n	8004132 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0304 	and.w	r3, r3, #4
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040fc:	4b59      	ldr	r3, [pc, #356]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	4a58      	ldr	r2, [pc, #352]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 8004102:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004106:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0308 	and.w	r3, r3, #8
 8004110:	2b00      	cmp	r3, #0
 8004112:	d005      	beq.n	8004120 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004114:	4b53      	ldr	r3, [pc, #332]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	4a52      	ldr	r2, [pc, #328]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 800411a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800411e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004120:	4b50      	ldr	r3, [pc, #320]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	494d      	ldr	r1, [pc, #308]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 800412e:	4313      	orrs	r3, r2
 8004130:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d040      	beq.n	80041c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d107      	bne.n	8004156 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004146:	4b47      	ldr	r3, [pc, #284]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d115      	bne.n	800417e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e07f      	b.n	8004256 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	2b02      	cmp	r3, #2
 800415c:	d107      	bne.n	800416e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800415e:	4b41      	ldr	r3, [pc, #260]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d109      	bne.n	800417e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e073      	b.n	8004256 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800416e:	4b3d      	ldr	r3, [pc, #244]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d101      	bne.n	800417e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e06b      	b.n	8004256 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800417e:	4b39      	ldr	r3, [pc, #228]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f023 0203 	bic.w	r2, r3, #3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	4936      	ldr	r1, [pc, #216]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 800418c:	4313      	orrs	r3, r2
 800418e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004190:	f7ff f8a6 	bl	80032e0 <HAL_GetTick>
 8004194:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004196:	e00a      	b.n	80041ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004198:	f7ff f8a2 	bl	80032e0 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e053      	b.n	8004256 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ae:	4b2d      	ldr	r3, [pc, #180]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f003 020c 	and.w	r2, r3, #12
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	429a      	cmp	r2, r3
 80041be:	d1eb      	bne.n	8004198 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041c0:	4b27      	ldr	r3, [pc, #156]	; (8004260 <HAL_RCC_ClockConfig+0x1c0>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0307 	and.w	r3, r3, #7
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d210      	bcs.n	80041f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ce:	4b24      	ldr	r3, [pc, #144]	; (8004260 <HAL_RCC_ClockConfig+0x1c0>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f023 0207 	bic.w	r2, r3, #7
 80041d6:	4922      	ldr	r1, [pc, #136]	; (8004260 <HAL_RCC_ClockConfig+0x1c0>)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	4313      	orrs	r3, r2
 80041dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041de:	4b20      	ldr	r3, [pc, #128]	; (8004260 <HAL_RCC_ClockConfig+0x1c0>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	683a      	ldr	r2, [r7, #0]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d001      	beq.n	80041f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e032      	b.n	8004256 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d008      	beq.n	800420e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041fc:	4b19      	ldr	r3, [pc, #100]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	4916      	ldr	r1, [pc, #88]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 800420a:	4313      	orrs	r3, r2
 800420c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d009      	beq.n	800422e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800421a:	4b12      	ldr	r3, [pc, #72]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	490e      	ldr	r1, [pc, #56]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 800422a:	4313      	orrs	r3, r2
 800422c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800422e:	f000 f821 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 8004232:	4602      	mov	r2, r0
 8004234:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	091b      	lsrs	r3, r3, #4
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	490a      	ldr	r1, [pc, #40]	; (8004268 <HAL_RCC_ClockConfig+0x1c8>)
 8004240:	5ccb      	ldrb	r3, [r1, r3]
 8004242:	fa22 f303 	lsr.w	r3, r2, r3
 8004246:	4a09      	ldr	r2, [pc, #36]	; (800426c <HAL_RCC_ClockConfig+0x1cc>)
 8004248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800424a:	4b09      	ldr	r3, [pc, #36]	; (8004270 <HAL_RCC_ClockConfig+0x1d0>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f7ff f804 	bl	800325c <HAL_InitTick>

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	40022000 	.word	0x40022000
 8004264:	40021000 	.word	0x40021000
 8004268:	0800b860 	.word	0x0800b860
 800426c:	20000010 	.word	0x20000010
 8004270:	2000002c 	.word	0x2000002c

08004274 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004274:	b490      	push	{r4, r7}
 8004276:	b08a      	sub	sp, #40	; 0x28
 8004278:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800427a:	4b2a      	ldr	r3, [pc, #168]	; (8004324 <HAL_RCC_GetSysClockFreq+0xb0>)
 800427c:	1d3c      	adds	r4, r7, #4
 800427e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004280:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004284:	f240 2301 	movw	r3, #513	; 0x201
 8004288:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	61fb      	str	r3, [r7, #28]
 800428e:	2300      	movs	r3, #0
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	2300      	movs	r3, #0
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
 8004296:	2300      	movs	r3, #0
 8004298:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800429a:	2300      	movs	r3, #0
 800429c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800429e:	4b22      	ldr	r3, [pc, #136]	; (8004328 <HAL_RCC_GetSysClockFreq+0xb4>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	d002      	beq.n	80042b4 <HAL_RCC_GetSysClockFreq+0x40>
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d003      	beq.n	80042ba <HAL_RCC_GetSysClockFreq+0x46>
 80042b2:	e02d      	b.n	8004310 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042b4:	4b1d      	ldr	r3, [pc, #116]	; (800432c <HAL_RCC_GetSysClockFreq+0xb8>)
 80042b6:	623b      	str	r3, [r7, #32]
      break;
 80042b8:	e02d      	b.n	8004316 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	0c9b      	lsrs	r3, r3, #18
 80042be:	f003 030f 	and.w	r3, r3, #15
 80042c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80042c6:	4413      	add	r3, r2
 80042c8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80042cc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d013      	beq.n	8004300 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042d8:	4b13      	ldr	r3, [pc, #76]	; (8004328 <HAL_RCC_GetSysClockFreq+0xb4>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	0c5b      	lsrs	r3, r3, #17
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80042e6:	4413      	add	r3, r2
 80042e8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042ec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	4a0e      	ldr	r2, [pc, #56]	; (800432c <HAL_RCC_GetSysClockFreq+0xb8>)
 80042f2:	fb02 f203 	mul.w	r2, r2, r3
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042fc:	627b      	str	r3, [r7, #36]	; 0x24
 80042fe:	e004      	b.n	800430a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	4a0b      	ldr	r2, [pc, #44]	; (8004330 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004304:	fb02 f303 	mul.w	r3, r2, r3
 8004308:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800430a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430c:	623b      	str	r3, [r7, #32]
      break;
 800430e:	e002      	b.n	8004316 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004310:	4b06      	ldr	r3, [pc, #24]	; (800432c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004312:	623b      	str	r3, [r7, #32]
      break;
 8004314:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004316:	6a3b      	ldr	r3, [r7, #32]
}
 8004318:	4618      	mov	r0, r3
 800431a:	3728      	adds	r7, #40	; 0x28
 800431c:	46bd      	mov	sp, r7
 800431e:	bc90      	pop	{r4, r7}
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	0800b84c 	.word	0x0800b84c
 8004328:	40021000 	.word	0x40021000
 800432c:	007a1200 	.word	0x007a1200
 8004330:	003d0900 	.word	0x003d0900

08004334 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004334:	b480      	push	{r7}
 8004336:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004338:	4b02      	ldr	r3, [pc, #8]	; (8004344 <HAL_RCC_GetHCLKFreq+0x10>)
 800433a:	681b      	ldr	r3, [r3, #0]
}
 800433c:	4618      	mov	r0, r3
 800433e:	46bd      	mov	sp, r7
 8004340:	bc80      	pop	{r7}
 8004342:	4770      	bx	lr
 8004344:	20000010 	.word	0x20000010

08004348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800434c:	f7ff fff2 	bl	8004334 <HAL_RCC_GetHCLKFreq>
 8004350:	4602      	mov	r2, r0
 8004352:	4b05      	ldr	r3, [pc, #20]	; (8004368 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	0a1b      	lsrs	r3, r3, #8
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	4903      	ldr	r1, [pc, #12]	; (800436c <HAL_RCC_GetPCLK1Freq+0x24>)
 800435e:	5ccb      	ldrb	r3, [r1, r3]
 8004360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004364:	4618      	mov	r0, r3
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40021000 	.word	0x40021000
 800436c:	0800b870 	.word	0x0800b870

08004370 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004374:	f7ff ffde 	bl	8004334 <HAL_RCC_GetHCLKFreq>
 8004378:	4602      	mov	r2, r0
 800437a:	4b05      	ldr	r3, [pc, #20]	; (8004390 <HAL_RCC_GetPCLK2Freq+0x20>)
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	0adb      	lsrs	r3, r3, #11
 8004380:	f003 0307 	and.w	r3, r3, #7
 8004384:	4903      	ldr	r1, [pc, #12]	; (8004394 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004386:	5ccb      	ldrb	r3, [r1, r3]
 8004388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800438c:	4618      	mov	r0, r3
 800438e:	bd80      	pop	{r7, pc}
 8004390:	40021000 	.word	0x40021000
 8004394:	0800b870 	.word	0x0800b870

08004398 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004398:	b480      	push	{r7}
 800439a:	b085      	sub	sp, #20
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80043a0:	4b0a      	ldr	r3, [pc, #40]	; (80043cc <RCC_Delay+0x34>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a0a      	ldr	r2, [pc, #40]	; (80043d0 <RCC_Delay+0x38>)
 80043a6:	fba2 2303 	umull	r2, r3, r2, r3
 80043aa:	0a5b      	lsrs	r3, r3, #9
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	fb02 f303 	mul.w	r3, r2, r3
 80043b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80043b4:	bf00      	nop
  }
  while (Delay --);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	1e5a      	subs	r2, r3, #1
 80043ba:	60fa      	str	r2, [r7, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1f9      	bne.n	80043b4 <RCC_Delay+0x1c>
}
 80043c0:	bf00      	nop
 80043c2:	bf00      	nop
 80043c4:	3714      	adds	r7, #20
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bc80      	pop	{r7}
 80043ca:	4770      	bx	lr
 80043cc:	20000010 	.word	0x20000010
 80043d0:	10624dd3 	.word	0x10624dd3

080043d4 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bc80      	pop	{r7}
 80043e4:	4770      	bx	lr

080043e6 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043e6:	b580      	push	{r7, lr}
 80043e8:	b08a      	sub	sp, #40	; 0x28
 80043ea:	af02      	add	r7, sp, #8
 80043ec:	60f8      	str	r0, [r7, #12]
 80043ee:	60b9      	str	r1, [r7, #8]
 80043f0:	603b      	str	r3, [r7, #0]
 80043f2:	4613      	mov	r3, r2
 80043f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043fa:	2300      	movs	r3, #0
 80043fc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004404:	2b01      	cmp	r3, #1
 8004406:	d101      	bne.n	800440c <HAL_SPI_Transmit+0x26>
 8004408:	2302      	movs	r3, #2
 800440a:	e148      	b.n	800469e <HAL_SPI_Transmit+0x2b8>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004414:	f7fe ff64 	bl	80032e0 <HAL_GetTick>
 8004418:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b01      	cmp	r3, #1
 8004424:	d002      	beq.n	800442c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004426:	2302      	movs	r3, #2
 8004428:	77fb      	strb	r3, [r7, #31]
    goto error;
 800442a:	e12f      	b.n	800468c <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d002      	beq.n	8004438 <HAL_SPI_Transmit+0x52>
 8004432:	88fb      	ldrh	r3, [r7, #6]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d102      	bne.n	800443e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800443c:	e126      	b.n	800468c <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2203      	movs	r2, #3
 8004442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	88fa      	ldrh	r2, [r7, #6]
 8004456:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	88fa      	ldrh	r2, [r7, #6]
 800445c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004484:	d107      	bne.n	8004496 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004494:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800449e:	d110      	bne.n	80044c2 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6819      	ldr	r1, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80044ae:	400b      	ands	r3, r1
 80044b0:	6013      	str	r3, [r2, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044c0:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044cc:	2b40      	cmp	r3, #64	; 0x40
 80044ce:	d007      	beq.n	80044e0 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044e8:	d147      	bne.n	800457a <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d004      	beq.n	80044fc <HAL_SPI_Transmit+0x116>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d138      	bne.n	800456e <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	881a      	ldrh	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	3302      	adds	r3, #2
 800450a:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004510:	b29b      	uxth	r3, r3
 8004512:	3b01      	subs	r3, #1
 8004514:	b29a      	uxth	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800451a:	e028      	b.n	800456e <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b02      	cmp	r3, #2
 8004528:	d10f      	bne.n	800454a <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	881a      	ldrh	r2, [r3, #0]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	3302      	adds	r3, #2
 8004538:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800453e:	b29b      	uxth	r3, r3
 8004540:	3b01      	subs	r3, #1
 8004542:	b29a      	uxth	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	86da      	strh	r2, [r3, #54]	; 0x36
 8004548:	e011      	b.n	800456e <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00b      	beq.n	8004568 <HAL_SPI_Transmit+0x182>
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004556:	d00a      	beq.n	800456e <HAL_SPI_Transmit+0x188>
 8004558:	f7fe fec2 	bl	80032e0 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d802      	bhi.n	800456e <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800456c:	e08e      	b.n	800468c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004572:	b29b      	uxth	r3, r3
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1d1      	bne.n	800451c <HAL_SPI_Transmit+0x136>
 8004578:	e048      	b.n	800460c <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d004      	beq.n	800458c <HAL_SPI_Transmit+0x1a6>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004586:	b29b      	uxth	r3, r3
 8004588:	2b01      	cmp	r3, #1
 800458a:	d13a      	bne.n	8004602 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	330c      	adds	r3, #12
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	7812      	ldrb	r2, [r2, #0]
 8004596:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	3301      	adds	r3, #1
 800459c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	3b01      	subs	r3, #1
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80045ac:	e029      	b.n	8004602 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d110      	bne.n	80045de <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	330c      	adds	r3, #12
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	7812      	ldrb	r2, [r2, #0]
 80045c6:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	3301      	adds	r3, #1
 80045cc:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	3b01      	subs	r3, #1
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	86da      	strh	r2, [r3, #54]	; 0x36
 80045dc:	e011      	b.n	8004602 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00b      	beq.n	80045fc <HAL_SPI_Transmit+0x216>
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ea:	d00a      	beq.n	8004602 <HAL_SPI_Transmit+0x21c>
 80045ec:	f7fe fe78 	bl	80032e0 <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d802      	bhi.n	8004602 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004600:	e044      	b.n	800468c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004606:	b29b      	uxth	r3, r3
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1d0      	bne.n	80045ae <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	9300      	str	r3, [sp, #0]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2201      	movs	r2, #1
 8004614:	2102      	movs	r1, #2
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 f845 	bl	80046a6 <SPI_WaitFlagStateUntilTimeout>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004626:	e031      	b.n	800468c <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	6839      	ldr	r1, [r7, #0]
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f000 f8a3 	bl	8004778 <SPI_CheckFlag_BSY>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d005      	beq.n	8004644 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2220      	movs	r2, #32
 8004640:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004642:	e023      	b.n	800468c <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d10a      	bne.n	8004662 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800464c:	2300      	movs	r3, #0
 800464e:	617b      	str	r3, [r7, #20]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	617b      	str	r3, [r7, #20]
 8004660:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800466a:	d107      	bne.n	800467c <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800467a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004680:	2b00      	cmp	r3, #0
 8004682:	d002      	beq.n	800468a <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	77fb      	strb	r3, [r7, #31]
 8004688:	e000      	b.n	800468c <HAL_SPI_Transmit+0x2a6>
  }

error:
 800468a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800469c:	7ffb      	ldrb	r3, [r7, #31]
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3720      	adds	r7, #32
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b084      	sub	sp, #16
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	60f8      	str	r0, [r7, #12]
 80046ae:	60b9      	str	r1, [r7, #8]
 80046b0:	607a      	str	r2, [r7, #4]
 80046b2:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80046b4:	e04d      	b.n	8004752 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046bc:	d049      	beq.n	8004752 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d007      	beq.n	80046d4 <SPI_WaitFlagStateUntilTimeout+0x2e>
 80046c4:	f7fe fe0c 	bl	80032e0 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d83e      	bhi.n	8004752 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80046e2:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ec:	d111      	bne.n	8004712 <SPI_WaitFlagStateUntilTimeout+0x6c>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046f6:	d004      	beq.n	8004702 <SPI_WaitFlagStateUntilTimeout+0x5c>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004700:	d107      	bne.n	8004712 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004710:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004716:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800471a:	d110      	bne.n	800473e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6819      	ldr	r1, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800472a:	400b      	ands	r3, r1
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800473c:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e00e      	b.n	8004770 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689a      	ldr	r2, [r3, #8]
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4013      	ands	r3, r2
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	429a      	cmp	r2, r3
 8004760:	d101      	bne.n	8004766 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8004762:	2201      	movs	r2, #1
 8004764:	e000      	b.n	8004768 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8004766:	2200      	movs	r2, #0
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	429a      	cmp	r2, r3
 800476c:	d1a3      	bne.n	80046b6 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af02      	add	r7, sp, #8
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	2200      	movs	r2, #0
 800478c:	2180      	movs	r1, #128	; 0x80
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f7ff ff89 	bl	80046a6 <SPI_WaitFlagStateUntilTimeout>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d007      	beq.n	80047aa <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800479e:	f043 0220 	orr.w	r2, r3, #32
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e000      	b.n	80047ac <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e057      	b.n	8004876 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d102      	bne.n	80047d8 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7ff fdfe 	bl	80043d4 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	431a      	orrs	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	431a      	orrs	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004814:	431a      	orrs	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69db      	ldr	r3, [r3, #28]
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	ea42 0103 	orr.w	r1, r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	0c1b      	lsrs	r3, r3, #16
 8004836:	f003 0104 	and.w	r1, r3, #4
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800484e:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	69da      	ldr	r2, [r3, #28]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800485e:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8004860:	4b07      	ldr	r3, [pc, #28]	; (8004880 <HAL_SPI_Init+0xcc>)
 8004862:	2200      	movs	r2, #0
 8004864:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3708      	adds	r7, #8
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20000ef4 	.word	0x20000ef4

08004884 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e03f      	b.n	8004916 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d106      	bne.n	80048b0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7fd fb0c 	bl	8001ec8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2224      	movs	r2, #36	; 0x24
 80048b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048c6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 fae3 	bl	8004e94 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	691a      	ldr	r2, [r3, #16]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695a      	ldr	r2, [r3, #20]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048ec:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68da      	ldr	r2, [r3, #12]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048fc:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2220      	movs	r2, #32
 8004908:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800491e:	b480      	push	{r7}
 8004920:	b085      	sub	sp, #20
 8004922:	af00      	add	r7, sp, #0
 8004924:	60f8      	str	r0, [r7, #12]
 8004926:	60b9      	str	r1, [r7, #8]
 8004928:	4613      	mov	r3, r2
 800492a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004932:	b2db      	uxtb	r3, r3
 8004934:	2b20      	cmp	r3, #32
 8004936:	d130      	bne.n	800499a <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <HAL_UART_Transmit_IT+0x26>
 800493e:	88fb      	ldrh	r3, [r7, #6]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e029      	b.n	800499c <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800494e:	2b01      	cmp	r3, #1
 8004950:	d101      	bne.n	8004956 <HAL_UART_Transmit_IT+0x38>
 8004952:	2302      	movs	r3, #2
 8004954:	e022      	b.n	800499c <HAL_UART_Transmit_IT+0x7e>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	88fa      	ldrh	r2, [r7, #6]
 8004968:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	88fa      	ldrh	r2, [r7, #6]
 800496e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2221      	movs	r2, #33	; 0x21
 800497a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68da      	ldr	r2, [r3, #12]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004994:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004996:	2300      	movs	r3, #0
 8004998:	e000      	b.n	800499c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800499a:	2302      	movs	r3, #2
  }
}
 800499c:	4618      	mov	r0, r3
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bc80      	pop	{r7}
 80049a4:	4770      	bx	lr

080049a6 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b085      	sub	sp, #20
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	60f8      	str	r0, [r7, #12]
 80049ae:	60b9      	str	r1, [r7, #8]
 80049b0:	4613      	mov	r3, r2
 80049b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b20      	cmp	r3, #32
 80049be:	d140      	bne.n	8004a42 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d002      	beq.n	80049cc <HAL_UART_Receive_IT+0x26>
 80049c6:	88fb      	ldrh	r3, [r7, #6]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e039      	b.n	8004a44 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d101      	bne.n	80049de <HAL_UART_Receive_IT+0x38>
 80049da:	2302      	movs	r3, #2
 80049dc:	e032      	b.n	8004a44 <HAL_UART_Receive_IT+0x9e>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2201      	movs	r2, #1
 80049e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	88fa      	ldrh	r2, [r7, #6]
 80049f0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	88fa      	ldrh	r2, [r7, #6]
 80049f6:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2222      	movs	r2, #34	; 0x22
 8004a02:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a1c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695a      	ldr	r2, [r3, #20]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f042 0201 	orr.w	r2, r2, #1
 8004a2c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	68da      	ldr	r2, [r3, #12]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f042 0220 	orr.w	r2, r2, #32
 8004a3c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	e000      	b.n	8004a44 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004a42:	2302      	movs	r3, #2
  }
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr
	...

08004a50 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b088      	sub	sp, #32
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004a70:	2300      	movs	r3, #0
 8004a72:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	f003 030f 	and.w	r3, r3, #15
 8004a7e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d10d      	bne.n	8004aa2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	f003 0320 	and.w	r3, r3, #32
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d008      	beq.n	8004aa2 <HAL_UART_IRQHandler+0x52>
 8004a90:	69bb      	ldr	r3, [r7, #24]
 8004a92:	f003 0320 	and.w	r3, r3, #32
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 f979 	bl	8004d92 <UART_Receive_IT>
      return;
 8004aa0:	e0cb      	b.n	8004c3a <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f000 80ab 	beq.w	8004c00 <HAL_UART_IRQHandler+0x1b0>
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d105      	bne.n	8004ac0 <HAL_UART_IRQHandler+0x70>
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	f000 80a0 	beq.w	8004c00 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00a      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x90>
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad8:	f043 0201 	orr.w	r2, r3, #1
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00a      	beq.n	8004b00 <HAL_UART_IRQHandler+0xb0>
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d005      	beq.n	8004b00 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af8:	f043 0202 	orr.w	r2, r3, #2
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00a      	beq.n	8004b20 <HAL_UART_IRQHandler+0xd0>
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f003 0301 	and.w	r3, r3, #1
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d005      	beq.n	8004b20 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b18:	f043 0204 	orr.w	r2, r3, #4
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <HAL_UART_IRQHandler+0xf0>
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d005      	beq.n	8004b40 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b38:	f043 0208 	orr.w	r2, r3, #8
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d077      	beq.n	8004c38 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	f003 0320 	and.w	r3, r3, #32
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d007      	beq.n	8004b62 <HAL_UART_IRQHandler+0x112>
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	f003 0320 	and.w	r3, r3, #32
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 f918 	bl	8004d92 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	bf14      	ite	ne
 8004b70:	2301      	movne	r3, #1
 8004b72:	2300      	moveq	r3, #0
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7c:	f003 0308 	and.w	r3, r3, #8
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d102      	bne.n	8004b8a <HAL_UART_IRQHandler+0x13a>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d031      	beq.n	8004bee <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f863 	bl	8004c56 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d023      	beq.n	8004be6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695a      	ldr	r2, [r3, #20]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bac:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d013      	beq.n	8004bde <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bba:	4a21      	ldr	r2, [pc, #132]	; (8004c40 <HAL_UART_IRQHandler+0x1f0>)
 8004bbc:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7fe fcd4 	bl	8003570 <HAL_DMA_Abort_IT>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d016      	beq.n	8004bfc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004bd8:	4610      	mov	r0, r2
 8004bda:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bdc:	e00e      	b.n	8004bfc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f7fd fa2e 	bl	8002040 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004be4:	e00a      	b.n	8004bfc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7fd fa2a 	bl	8002040 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bec:	e006      	b.n	8004bfc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7fd fa26 	bl	8002040 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004bfa:	e01d      	b.n	8004c38 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bfc:	bf00      	nop
    return;
 8004bfe:	e01b      	b.n	8004c38 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d008      	beq.n	8004c1c <HAL_UART_IRQHandler+0x1cc>
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d003      	beq.n	8004c1c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f84f 	bl	8004cb8 <UART_Transmit_IT>
    return;
 8004c1a:	e00e      	b.n	8004c3a <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d009      	beq.n	8004c3a <HAL_UART_IRQHandler+0x1ea>
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d004      	beq.n	8004c3a <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f896 	bl	8004d62 <UART_EndTransmit_IT>
    return;
 8004c36:	e000      	b.n	8004c3a <HAL_UART_IRQHandler+0x1ea>
    return;
 8004c38:	bf00      	nop
  }
}
 8004c3a:	3720      	adds	r7, #32
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	08004c91 	.word	0x08004c91

08004c44 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bc80      	pop	{r7}
 8004c54:	4770      	bx	lr

08004c56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b083      	sub	sp, #12
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68da      	ldr	r2, [r3, #12]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c6c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	695a      	ldr	r2, [r3, #20]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0201 	bic.w	r2, r2, #1
 8004c7c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2220      	movs	r2, #32
 8004c82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bc80      	pop	{r7}
 8004c8e:	4770      	bx	lr

08004c90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f7fd f9c8 	bl	8002040 <HAL_UART_ErrorCallback>
}
 8004cb0:	bf00      	nop
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	2b21      	cmp	r3, #33	; 0x21
 8004cca:	d144      	bne.n	8004d56 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd4:	d11a      	bne.n	8004d0c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	881b      	ldrh	r3, [r3, #0]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cea:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d105      	bne.n	8004d00 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	1c9a      	adds	r2, r3, #2
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	621a      	str	r2, [r3, #32]
 8004cfe:	e00e      	b.n	8004d1e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	1c5a      	adds	r2, r3, #1
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	621a      	str	r2, [r3, #32]
 8004d0a:	e008      	b.n	8004d1e <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	1c59      	adds	r1, r3, #1
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6211      	str	r1, [r2, #32]
 8004d16:	781a      	ldrb	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10f      	bne.n	8004d52 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68da      	ldr	r2, [r3, #12]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d40:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68da      	ldr	r2, [r3, #12]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d50:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d52:	2300      	movs	r3, #0
 8004d54:	e000      	b.n	8004d58 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004d56:	2302      	movs	r3, #2
  }
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bc80      	pop	{r7}
 8004d60:	4770      	bx	lr

08004d62 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68da      	ldr	r2, [r3, #12]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d78:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f7ff ff5e 	bl	8004c44 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3708      	adds	r7, #8
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b084      	sub	sp, #16
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b22      	cmp	r3, #34	; 0x22
 8004da4:	d171      	bne.n	8004e8a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dae:	d123      	bne.n	8004df8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004db4:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d10e      	bne.n	8004ddc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd4:	1c9a      	adds	r2, r3, #2
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	629a      	str	r2, [r3, #40]	; 0x28
 8004dda:	e029      	b.n	8004e30 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df0:	1c5a      	adds	r2, r3, #1
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	629a      	str	r2, [r3, #40]	; 0x28
 8004df6:	e01b      	b.n	8004e30 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10a      	bne.n	8004e16 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6858      	ldr	r0, [r3, #4]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0a:	1c59      	adds	r1, r3, #1
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6291      	str	r1, [r2, #40]	; 0x28
 8004e10:	b2c2      	uxtb	r2, r0
 8004e12:	701a      	strb	r2, [r3, #0]
 8004e14:	e00c      	b.n	8004e30 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e22:	1c58      	adds	r0, r3, #1
 8004e24:	6879      	ldr	r1, [r7, #4]
 8004e26:	6288      	str	r0, [r1, #40]	; 0x28
 8004e28:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	3b01      	subs	r3, #1
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d120      	bne.n	8004e86 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68da      	ldr	r2, [r3, #12]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f022 0220 	bic.w	r2, r2, #32
 8004e52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e62:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	695a      	ldr	r2, [r3, #20]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f022 0201 	bic.w	r2, r2, #1
 8004e72:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2220      	movs	r2, #32
 8004e78:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f7fc ffd1 	bl	8001e24 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004e82:	2300      	movs	r3, #0
 8004e84:	e002      	b.n	8004e8c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004e86:	2300      	movs	r3, #0
 8004e88:	e000      	b.n	8004e8c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004e8a:	2302      	movs	r3, #2
  }
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e94:	b5b0      	push	{r4, r5, r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	689a      	ldr	r2, [r3, #8]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004ed6:	f023 030c 	bic.w	r3, r3, #12
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6812      	ldr	r2, [r2, #0]
 8004ede:	68f9      	ldr	r1, [r7, #12]
 8004ee0:	430b      	orrs	r3, r1
 8004ee2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	699a      	ldr	r2, [r3, #24]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	430a      	orrs	r2, r1
 8004ef8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a6f      	ldr	r2, [pc, #444]	; (80050bc <UART_SetConfig+0x228>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d16b      	bne.n	8004fdc <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004f04:	f7ff fa34 	bl	8004370 <HAL_RCC_GetPCLK2Freq>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	4413      	add	r3, r2
 8004f10:	009a      	lsls	r2, r3, #2
 8004f12:	441a      	add	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1e:	4a68      	ldr	r2, [pc, #416]	; (80050c0 <UART_SetConfig+0x22c>)
 8004f20:	fba2 2303 	umull	r2, r3, r2, r3
 8004f24:	095b      	lsrs	r3, r3, #5
 8004f26:	011c      	lsls	r4, r3, #4
 8004f28:	f7ff fa22 	bl	8004370 <HAL_RCC_GetPCLK2Freq>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	4613      	mov	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	009a      	lsls	r2, r3, #2
 8004f36:	441a      	add	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f42:	f7ff fa15 	bl	8004370 <HAL_RCC_GetPCLK2Freq>
 8004f46:	4602      	mov	r2, r0
 8004f48:	4613      	mov	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009a      	lsls	r2, r3, #2
 8004f50:	441a      	add	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f5c:	4a58      	ldr	r2, [pc, #352]	; (80050c0 <UART_SetConfig+0x22c>)
 8004f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f62:	095b      	lsrs	r3, r3, #5
 8004f64:	2264      	movs	r2, #100	; 0x64
 8004f66:	fb02 f303 	mul.w	r3, r2, r3
 8004f6a:	1aeb      	subs	r3, r5, r3
 8004f6c:	011b      	lsls	r3, r3, #4
 8004f6e:	3332      	adds	r3, #50	; 0x32
 8004f70:	4a53      	ldr	r2, [pc, #332]	; (80050c0 <UART_SetConfig+0x22c>)
 8004f72:	fba2 2303 	umull	r2, r3, r2, r3
 8004f76:	095b      	lsrs	r3, r3, #5
 8004f78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f7c:	441c      	add	r4, r3
 8004f7e:	f7ff f9f7 	bl	8004370 <HAL_RCC_GetPCLK2Freq>
 8004f82:	4602      	mov	r2, r0
 8004f84:	4613      	mov	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	009a      	lsls	r2, r3, #2
 8004f8c:	441a      	add	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f98:	f7ff f9ea 	bl	8004370 <HAL_RCC_GetPCLK2Freq>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	009a      	lsls	r2, r3, #2
 8004fa6:	441a      	add	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb2:	4a43      	ldr	r2, [pc, #268]	; (80050c0 <UART_SetConfig+0x22c>)
 8004fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb8:	095b      	lsrs	r3, r3, #5
 8004fba:	2264      	movs	r2, #100	; 0x64
 8004fbc:	fb02 f303 	mul.w	r3, r2, r3
 8004fc0:	1aeb      	subs	r3, r5, r3
 8004fc2:	011b      	lsls	r3, r3, #4
 8004fc4:	3332      	adds	r3, #50	; 0x32
 8004fc6:	4a3e      	ldr	r2, [pc, #248]	; (80050c0 <UART_SetConfig+0x22c>)
 8004fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fcc:	095b      	lsrs	r3, r3, #5
 8004fce:	f003 020f 	and.w	r2, r3, #15
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4422      	add	r2, r4
 8004fd8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004fda:	e06a      	b.n	80050b2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004fdc:	f7ff f9b4 	bl	8004348 <HAL_RCC_GetPCLK1Freq>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4413      	add	r3, r2
 8004fe8:	009a      	lsls	r2, r3, #2
 8004fea:	441a      	add	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff6:	4a32      	ldr	r2, [pc, #200]	; (80050c0 <UART_SetConfig+0x22c>)
 8004ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ffc:	095b      	lsrs	r3, r3, #5
 8004ffe:	011c      	lsls	r4, r3, #4
 8005000:	f7ff f9a2 	bl	8004348 <HAL_RCC_GetPCLK1Freq>
 8005004:	4602      	mov	r2, r0
 8005006:	4613      	mov	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	4413      	add	r3, r2
 800500c:	009a      	lsls	r2, r3, #2
 800500e:	441a      	add	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	fbb2 f5f3 	udiv	r5, r2, r3
 800501a:	f7ff f995 	bl	8004348 <HAL_RCC_GetPCLK1Freq>
 800501e:	4602      	mov	r2, r0
 8005020:	4613      	mov	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	4413      	add	r3, r2
 8005026:	009a      	lsls	r2, r3, #2
 8005028:	441a      	add	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	fbb2 f3f3 	udiv	r3, r2, r3
 8005034:	4a22      	ldr	r2, [pc, #136]	; (80050c0 <UART_SetConfig+0x22c>)
 8005036:	fba2 2303 	umull	r2, r3, r2, r3
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	2264      	movs	r2, #100	; 0x64
 800503e:	fb02 f303 	mul.w	r3, r2, r3
 8005042:	1aeb      	subs	r3, r5, r3
 8005044:	011b      	lsls	r3, r3, #4
 8005046:	3332      	adds	r3, #50	; 0x32
 8005048:	4a1d      	ldr	r2, [pc, #116]	; (80050c0 <UART_SetConfig+0x22c>)
 800504a:	fba2 2303 	umull	r2, r3, r2, r3
 800504e:	095b      	lsrs	r3, r3, #5
 8005050:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005054:	441c      	add	r4, r3
 8005056:	f7ff f977 	bl	8004348 <HAL_RCC_GetPCLK1Freq>
 800505a:	4602      	mov	r2, r0
 800505c:	4613      	mov	r3, r2
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	4413      	add	r3, r2
 8005062:	009a      	lsls	r2, r3, #2
 8005064:	441a      	add	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005070:	f7ff f96a 	bl	8004348 <HAL_RCC_GetPCLK1Freq>
 8005074:	4602      	mov	r2, r0
 8005076:	4613      	mov	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	4413      	add	r3, r2
 800507c:	009a      	lsls	r2, r3, #2
 800507e:	441a      	add	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	fbb2 f3f3 	udiv	r3, r2, r3
 800508a:	4a0d      	ldr	r2, [pc, #52]	; (80050c0 <UART_SetConfig+0x22c>)
 800508c:	fba2 2303 	umull	r2, r3, r2, r3
 8005090:	095b      	lsrs	r3, r3, #5
 8005092:	2264      	movs	r2, #100	; 0x64
 8005094:	fb02 f303 	mul.w	r3, r2, r3
 8005098:	1aeb      	subs	r3, r5, r3
 800509a:	011b      	lsls	r3, r3, #4
 800509c:	3332      	adds	r3, #50	; 0x32
 800509e:	4a08      	ldr	r2, [pc, #32]	; (80050c0 <UART_SetConfig+0x22c>)
 80050a0:	fba2 2303 	umull	r2, r3, r2, r3
 80050a4:	095b      	lsrs	r3, r3, #5
 80050a6:	f003 020f 	and.w	r2, r3, #15
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4422      	add	r2, r4
 80050b0:	609a      	str	r2, [r3, #8]
}
 80050b2:	bf00      	nop
 80050b4:	3710      	adds	r7, #16
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bdb0      	pop	{r4, r5, r7, pc}
 80050ba:	bf00      	nop
 80050bc:	40013800 	.word	0x40013800
 80050c0:	51eb851f 	.word	0x51eb851f

080050c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80050c4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80050c6:	e003      	b.n	80050d0 <LoopCopyDataInit>

080050c8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80050c8:	4b12      	ldr	r3, [pc, #72]	; (8005114 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80050ca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80050cc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80050ce:	3104      	adds	r1, #4

080050d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80050d0:	4811      	ldr	r0, [pc, #68]	; (8005118 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80050d2:	4b12      	ldr	r3, [pc, #72]	; (800511c <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80050d4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80050d6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80050d8:	d3f6      	bcc.n	80050c8 <CopyDataInit>
  ldr r2, =_sbss
 80050da:	4a11      	ldr	r2, [pc, #68]	; (8005120 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80050dc:	e002      	b.n	80050e4 <LoopFillZerobss>

080050de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80050de:	2300      	movs	r3, #0
  str r3, [r2], #4
 80050e0:	f842 3b04 	str.w	r3, [r2], #4

080050e4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80050e4:	4b0f      	ldr	r3, [pc, #60]	; (8005124 <LoopPaintStack+0x30>)
  cmp r2, r3
 80050e6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80050e8:	d3f9      	bcc.n	80050de <FillZerobss>

  ldr r3, =0x55555555
 80050ea:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80050ee:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80050f2:	4a0c      	ldr	r2, [pc, #48]	; (8005124 <LoopPaintStack+0x30>)

080050f4 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80050f4:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80050f8:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80050fa:	d1fb      	bne.n	80050f4 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80050fc:	f7fd f93c 	bl	8002378 <SystemInit>
    bl  SystemCoreClockUpdate
 8005100:	f7fd f96e 	bl	80023e0 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8005104:	f7fc f95a 	bl	80013bc <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8005108:	f000 f816 	bl	8005138 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800510c:	f7fb fe38 	bl	8000d80 <main>
  b Infinite_Loop
 8005110:	f000 b80a 	b.w	8005128 <Default_Handler>
  ldr r3, =_sidata
 8005114:	0800cd60 	.word	0x0800cd60
  ldr r0, =_sdata
 8005118:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800511c:	200009e0 	.word	0x200009e0
  ldr r2, =_sbss
 8005120:	200009e0 	.word	0x200009e0
  ldr r3, = _ebss
 8005124:	20000fec 	.word	0x20000fec

08005128 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005128:	e7fe      	b.n	8005128 <Default_Handler>
	...

0800512c <__errno>:
 800512c:	4b01      	ldr	r3, [pc, #4]	; (8005134 <__errno+0x8>)
 800512e:	6818      	ldr	r0, [r3, #0]
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	20000034 	.word	0x20000034

08005138 <__libc_init_array>:
 8005138:	b570      	push	{r4, r5, r6, lr}
 800513a:	2600      	movs	r6, #0
 800513c:	4d0c      	ldr	r5, [pc, #48]	; (8005170 <__libc_init_array+0x38>)
 800513e:	4c0d      	ldr	r4, [pc, #52]	; (8005174 <__libc_init_array+0x3c>)
 8005140:	1b64      	subs	r4, r4, r5
 8005142:	10a4      	asrs	r4, r4, #2
 8005144:	42a6      	cmp	r6, r4
 8005146:	d109      	bne.n	800515c <__libc_init_array+0x24>
 8005148:	f006 f8fa 	bl	800b340 <_init>
 800514c:	2600      	movs	r6, #0
 800514e:	4d0a      	ldr	r5, [pc, #40]	; (8005178 <__libc_init_array+0x40>)
 8005150:	4c0a      	ldr	r4, [pc, #40]	; (800517c <__libc_init_array+0x44>)
 8005152:	1b64      	subs	r4, r4, r5
 8005154:	10a4      	asrs	r4, r4, #2
 8005156:	42a6      	cmp	r6, r4
 8005158:	d105      	bne.n	8005166 <__libc_init_array+0x2e>
 800515a:	bd70      	pop	{r4, r5, r6, pc}
 800515c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005160:	4798      	blx	r3
 8005162:	3601      	adds	r6, #1
 8005164:	e7ee      	b.n	8005144 <__libc_init_array+0xc>
 8005166:	f855 3b04 	ldr.w	r3, [r5], #4
 800516a:	4798      	blx	r3
 800516c:	3601      	adds	r6, #1
 800516e:	e7f2      	b.n	8005156 <__libc_init_array+0x1e>
 8005170:	0800cd54 	.word	0x0800cd54
 8005174:	0800cd54 	.word	0x0800cd54
 8005178:	0800cd54 	.word	0x0800cd54
 800517c:	0800cd5c 	.word	0x0800cd5c

08005180 <malloc>:
 8005180:	4b02      	ldr	r3, [pc, #8]	; (800518c <malloc+0xc>)
 8005182:	4601      	mov	r1, r0
 8005184:	6818      	ldr	r0, [r3, #0]
 8005186:	f000 b803 	b.w	8005190 <_malloc_r>
 800518a:	bf00      	nop
 800518c:	20000034 	.word	0x20000034

08005190 <_malloc_r>:
 8005190:	f101 030b 	add.w	r3, r1, #11
 8005194:	2b16      	cmp	r3, #22
 8005196:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800519a:	4605      	mov	r5, r0
 800519c:	d906      	bls.n	80051ac <_malloc_r+0x1c>
 800519e:	f033 0707 	bics.w	r7, r3, #7
 80051a2:	d504      	bpl.n	80051ae <_malloc_r+0x1e>
 80051a4:	230c      	movs	r3, #12
 80051a6:	602b      	str	r3, [r5, #0]
 80051a8:	2400      	movs	r4, #0
 80051aa:	e1ae      	b.n	800550a <_malloc_r+0x37a>
 80051ac:	2710      	movs	r7, #16
 80051ae:	42b9      	cmp	r1, r7
 80051b0:	d8f8      	bhi.n	80051a4 <_malloc_r+0x14>
 80051b2:	4628      	mov	r0, r5
 80051b4:	f000 fa36 	bl	8005624 <__malloc_lock>
 80051b8:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80051bc:	4ec3      	ldr	r6, [pc, #780]	; (80054cc <_malloc_r+0x33c>)
 80051be:	d238      	bcs.n	8005232 <_malloc_r+0xa2>
 80051c0:	f107 0208 	add.w	r2, r7, #8
 80051c4:	4432      	add	r2, r6
 80051c6:	6854      	ldr	r4, [r2, #4]
 80051c8:	f1a2 0108 	sub.w	r1, r2, #8
 80051cc:	428c      	cmp	r4, r1
 80051ce:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80051d2:	d102      	bne.n	80051da <_malloc_r+0x4a>
 80051d4:	68d4      	ldr	r4, [r2, #12]
 80051d6:	42a2      	cmp	r2, r4
 80051d8:	d010      	beq.n	80051fc <_malloc_r+0x6c>
 80051da:	6863      	ldr	r3, [r4, #4]
 80051dc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80051e0:	f023 0303 	bic.w	r3, r3, #3
 80051e4:	60ca      	str	r2, [r1, #12]
 80051e6:	4423      	add	r3, r4
 80051e8:	6091      	str	r1, [r2, #8]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	f042 0201 	orr.w	r2, r2, #1
 80051f0:	605a      	str	r2, [r3, #4]
 80051f2:	4628      	mov	r0, r5
 80051f4:	f000 fa1c 	bl	8005630 <__malloc_unlock>
 80051f8:	3408      	adds	r4, #8
 80051fa:	e186      	b.n	800550a <_malloc_r+0x37a>
 80051fc:	3302      	adds	r3, #2
 80051fe:	4ab4      	ldr	r2, [pc, #720]	; (80054d0 <_malloc_r+0x340>)
 8005200:	6934      	ldr	r4, [r6, #16]
 8005202:	4611      	mov	r1, r2
 8005204:	4294      	cmp	r4, r2
 8005206:	d077      	beq.n	80052f8 <_malloc_r+0x168>
 8005208:	6860      	ldr	r0, [r4, #4]
 800520a:	f020 0c03 	bic.w	ip, r0, #3
 800520e:	ebac 0007 	sub.w	r0, ip, r7
 8005212:	280f      	cmp	r0, #15
 8005214:	dd48      	ble.n	80052a8 <_malloc_r+0x118>
 8005216:	19e1      	adds	r1, r4, r7
 8005218:	f040 0301 	orr.w	r3, r0, #1
 800521c:	f047 0701 	orr.w	r7, r7, #1
 8005220:	6067      	str	r7, [r4, #4]
 8005222:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8005226:	e9c1 2202 	strd	r2, r2, [r1, #8]
 800522a:	604b      	str	r3, [r1, #4]
 800522c:	f844 000c 	str.w	r0, [r4, ip]
 8005230:	e7df      	b.n	80051f2 <_malloc_r+0x62>
 8005232:	0a7b      	lsrs	r3, r7, #9
 8005234:	d02a      	beq.n	800528c <_malloc_r+0xfc>
 8005236:	2b04      	cmp	r3, #4
 8005238:	d812      	bhi.n	8005260 <_malloc_r+0xd0>
 800523a:	09bb      	lsrs	r3, r7, #6
 800523c:	3338      	adds	r3, #56	; 0x38
 800523e:	1c5a      	adds	r2, r3, #1
 8005240:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8005244:	6854      	ldr	r4, [r2, #4]
 8005246:	f1a2 0c08 	sub.w	ip, r2, #8
 800524a:	4564      	cmp	r4, ip
 800524c:	d006      	beq.n	800525c <_malloc_r+0xcc>
 800524e:	6862      	ldr	r2, [r4, #4]
 8005250:	f022 0203 	bic.w	r2, r2, #3
 8005254:	1bd0      	subs	r0, r2, r7
 8005256:	280f      	cmp	r0, #15
 8005258:	dd1c      	ble.n	8005294 <_malloc_r+0x104>
 800525a:	3b01      	subs	r3, #1
 800525c:	3301      	adds	r3, #1
 800525e:	e7ce      	b.n	80051fe <_malloc_r+0x6e>
 8005260:	2b14      	cmp	r3, #20
 8005262:	d801      	bhi.n	8005268 <_malloc_r+0xd8>
 8005264:	335b      	adds	r3, #91	; 0x5b
 8005266:	e7ea      	b.n	800523e <_malloc_r+0xae>
 8005268:	2b54      	cmp	r3, #84	; 0x54
 800526a:	d802      	bhi.n	8005272 <_malloc_r+0xe2>
 800526c:	0b3b      	lsrs	r3, r7, #12
 800526e:	336e      	adds	r3, #110	; 0x6e
 8005270:	e7e5      	b.n	800523e <_malloc_r+0xae>
 8005272:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005276:	d802      	bhi.n	800527e <_malloc_r+0xee>
 8005278:	0bfb      	lsrs	r3, r7, #15
 800527a:	3377      	adds	r3, #119	; 0x77
 800527c:	e7df      	b.n	800523e <_malloc_r+0xae>
 800527e:	f240 5254 	movw	r2, #1364	; 0x554
 8005282:	4293      	cmp	r3, r2
 8005284:	d804      	bhi.n	8005290 <_malloc_r+0x100>
 8005286:	0cbb      	lsrs	r3, r7, #18
 8005288:	337c      	adds	r3, #124	; 0x7c
 800528a:	e7d8      	b.n	800523e <_malloc_r+0xae>
 800528c:	233f      	movs	r3, #63	; 0x3f
 800528e:	e7d6      	b.n	800523e <_malloc_r+0xae>
 8005290:	237e      	movs	r3, #126	; 0x7e
 8005292:	e7d4      	b.n	800523e <_malloc_r+0xae>
 8005294:	2800      	cmp	r0, #0
 8005296:	68e1      	ldr	r1, [r4, #12]
 8005298:	db04      	blt.n	80052a4 <_malloc_r+0x114>
 800529a:	68a3      	ldr	r3, [r4, #8]
 800529c:	60d9      	str	r1, [r3, #12]
 800529e:	608b      	str	r3, [r1, #8]
 80052a0:	18a3      	adds	r3, r4, r2
 80052a2:	e7a2      	b.n	80051ea <_malloc_r+0x5a>
 80052a4:	460c      	mov	r4, r1
 80052a6:	e7d0      	b.n	800524a <_malloc_r+0xba>
 80052a8:	2800      	cmp	r0, #0
 80052aa:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80052ae:	db07      	blt.n	80052c0 <_malloc_r+0x130>
 80052b0:	44a4      	add	ip, r4
 80052b2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80052b6:	f043 0301 	orr.w	r3, r3, #1
 80052ba:	f8cc 3004 	str.w	r3, [ip, #4]
 80052be:	e798      	b.n	80051f2 <_malloc_r+0x62>
 80052c0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80052c4:	6870      	ldr	r0, [r6, #4]
 80052c6:	f080 809e 	bcs.w	8005406 <_malloc_r+0x276>
 80052ca:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80052ce:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80052d2:	f04f 0c01 	mov.w	ip, #1
 80052d6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80052da:	ea4c 0000 	orr.w	r0, ip, r0
 80052de:	3201      	adds	r2, #1
 80052e0:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80052e4:	6070      	str	r0, [r6, #4]
 80052e6:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80052ea:	3808      	subs	r0, #8
 80052ec:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80052f0:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80052f4:	f8cc 400c 	str.w	r4, [ip, #12]
 80052f8:	2001      	movs	r0, #1
 80052fa:	109a      	asrs	r2, r3, #2
 80052fc:	fa00 f202 	lsl.w	r2, r0, r2
 8005300:	6870      	ldr	r0, [r6, #4]
 8005302:	4290      	cmp	r0, r2
 8005304:	d326      	bcc.n	8005354 <_malloc_r+0x1c4>
 8005306:	4210      	tst	r0, r2
 8005308:	d106      	bne.n	8005318 <_malloc_r+0x188>
 800530a:	f023 0303 	bic.w	r3, r3, #3
 800530e:	0052      	lsls	r2, r2, #1
 8005310:	4210      	tst	r0, r2
 8005312:	f103 0304 	add.w	r3, r3, #4
 8005316:	d0fa      	beq.n	800530e <_malloc_r+0x17e>
 8005318:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800531c:	46c1      	mov	r9, r8
 800531e:	469e      	mov	lr, r3
 8005320:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8005324:	454c      	cmp	r4, r9
 8005326:	f040 80b3 	bne.w	8005490 <_malloc_r+0x300>
 800532a:	f10e 0e01 	add.w	lr, lr, #1
 800532e:	f01e 0f03 	tst.w	lr, #3
 8005332:	f109 0908 	add.w	r9, r9, #8
 8005336:	d1f3      	bne.n	8005320 <_malloc_r+0x190>
 8005338:	0798      	lsls	r0, r3, #30
 800533a:	f040 80ec 	bne.w	8005516 <_malloc_r+0x386>
 800533e:	6873      	ldr	r3, [r6, #4]
 8005340:	ea23 0302 	bic.w	r3, r3, r2
 8005344:	6073      	str	r3, [r6, #4]
 8005346:	6870      	ldr	r0, [r6, #4]
 8005348:	0052      	lsls	r2, r2, #1
 800534a:	4290      	cmp	r0, r2
 800534c:	d302      	bcc.n	8005354 <_malloc_r+0x1c4>
 800534e:	2a00      	cmp	r2, #0
 8005350:	f040 80ed 	bne.w	800552e <_malloc_r+0x39e>
 8005354:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8005358:	f8db 1004 	ldr.w	r1, [fp, #4]
 800535c:	f021 0903 	bic.w	r9, r1, #3
 8005360:	45b9      	cmp	r9, r7
 8005362:	d304      	bcc.n	800536e <_malloc_r+0x1de>
 8005364:	eba9 0207 	sub.w	r2, r9, r7
 8005368:	2a0f      	cmp	r2, #15
 800536a:	f300 8148 	bgt.w	80055fe <_malloc_r+0x46e>
 800536e:	4a59      	ldr	r2, [pc, #356]	; (80054d4 <_malloc_r+0x344>)
 8005370:	eb0b 0309 	add.w	r3, fp, r9
 8005374:	6811      	ldr	r1, [r2, #0]
 8005376:	2008      	movs	r0, #8
 8005378:	3110      	adds	r1, #16
 800537a:	4439      	add	r1, r7
 800537c:	9301      	str	r3, [sp, #4]
 800537e:	9100      	str	r1, [sp, #0]
 8005380:	f001 fbfc 	bl	8006b7c <sysconf>
 8005384:	e9dd 1300 	ldrd	r1, r3, [sp]
 8005388:	4680      	mov	r8, r0
 800538a:	4a53      	ldr	r2, [pc, #332]	; (80054d8 <_malloc_r+0x348>)
 800538c:	6810      	ldr	r0, [r2, #0]
 800538e:	3001      	adds	r0, #1
 8005390:	bf1f      	itttt	ne
 8005392:	f101 31ff 	addne.w	r1, r1, #4294967295
 8005396:	4441      	addne	r1, r8
 8005398:	f1c8 0000 	rsbne	r0, r8, #0
 800539c:	4001      	andne	r1, r0
 800539e:	4628      	mov	r0, r5
 80053a0:	e9cd 1300 	strd	r1, r3, [sp]
 80053a4:	f7fc f8a6 	bl	80014f4 <_sbrk_r>
 80053a8:	1c42      	adds	r2, r0, #1
 80053aa:	4604      	mov	r4, r0
 80053ac:	f000 80fb 	beq.w	80055a6 <_malloc_r+0x416>
 80053b0:	9b01      	ldr	r3, [sp, #4]
 80053b2:	9900      	ldr	r1, [sp, #0]
 80053b4:	4283      	cmp	r3, r0
 80053b6:	4a48      	ldr	r2, [pc, #288]	; (80054d8 <_malloc_r+0x348>)
 80053b8:	d902      	bls.n	80053c0 <_malloc_r+0x230>
 80053ba:	45b3      	cmp	fp, r6
 80053bc:	f040 80f3 	bne.w	80055a6 <_malloc_r+0x416>
 80053c0:	f8df a120 	ldr.w	sl, [pc, #288]	; 80054e4 <_malloc_r+0x354>
 80053c4:	42a3      	cmp	r3, r4
 80053c6:	f8da 0000 	ldr.w	r0, [sl]
 80053ca:	f108 3cff 	add.w	ip, r8, #4294967295
 80053ce:	eb00 0e01 	add.w	lr, r0, r1
 80053d2:	f8ca e000 	str.w	lr, [sl]
 80053d6:	f040 80ac 	bne.w	8005532 <_malloc_r+0x3a2>
 80053da:	ea13 0f0c 	tst.w	r3, ip
 80053de:	f040 80a8 	bne.w	8005532 <_malloc_r+0x3a2>
 80053e2:	68b3      	ldr	r3, [r6, #8]
 80053e4:	4449      	add	r1, r9
 80053e6:	f041 0101 	orr.w	r1, r1, #1
 80053ea:	6059      	str	r1, [r3, #4]
 80053ec:	4a3b      	ldr	r2, [pc, #236]	; (80054dc <_malloc_r+0x34c>)
 80053ee:	f8da 3000 	ldr.w	r3, [sl]
 80053f2:	6811      	ldr	r1, [r2, #0]
 80053f4:	428b      	cmp	r3, r1
 80053f6:	bf88      	it	hi
 80053f8:	6013      	strhi	r3, [r2, #0]
 80053fa:	4a39      	ldr	r2, [pc, #228]	; (80054e0 <_malloc_r+0x350>)
 80053fc:	6811      	ldr	r1, [r2, #0]
 80053fe:	428b      	cmp	r3, r1
 8005400:	bf88      	it	hi
 8005402:	6013      	strhi	r3, [r2, #0]
 8005404:	e0cf      	b.n	80055a6 <_malloc_r+0x416>
 8005406:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800540a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800540e:	d218      	bcs.n	8005442 <_malloc_r+0x2b2>
 8005410:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8005414:	3238      	adds	r2, #56	; 0x38
 8005416:	f102 0e01 	add.w	lr, r2, #1
 800541a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800541e:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8005422:	45f0      	cmp	r8, lr
 8005424:	d12b      	bne.n	800547e <_malloc_r+0x2ee>
 8005426:	f04f 0c01 	mov.w	ip, #1
 800542a:	1092      	asrs	r2, r2, #2
 800542c:	fa0c f202 	lsl.w	r2, ip, r2
 8005430:	4310      	orrs	r0, r2
 8005432:	6070      	str	r0, [r6, #4]
 8005434:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8005438:	f8c8 4008 	str.w	r4, [r8, #8]
 800543c:	f8ce 400c 	str.w	r4, [lr, #12]
 8005440:	e75a      	b.n	80052f8 <_malloc_r+0x168>
 8005442:	2a14      	cmp	r2, #20
 8005444:	d801      	bhi.n	800544a <_malloc_r+0x2ba>
 8005446:	325b      	adds	r2, #91	; 0x5b
 8005448:	e7e5      	b.n	8005416 <_malloc_r+0x286>
 800544a:	2a54      	cmp	r2, #84	; 0x54
 800544c:	d803      	bhi.n	8005456 <_malloc_r+0x2c6>
 800544e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005452:	326e      	adds	r2, #110	; 0x6e
 8005454:	e7df      	b.n	8005416 <_malloc_r+0x286>
 8005456:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800545a:	d803      	bhi.n	8005464 <_malloc_r+0x2d4>
 800545c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8005460:	3277      	adds	r2, #119	; 0x77
 8005462:	e7d8      	b.n	8005416 <_malloc_r+0x286>
 8005464:	f240 5e54 	movw	lr, #1364	; 0x554
 8005468:	4572      	cmp	r2, lr
 800546a:	bf96      	itet	ls
 800546c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8005470:	227e      	movhi	r2, #126	; 0x7e
 8005472:	327c      	addls	r2, #124	; 0x7c
 8005474:	e7cf      	b.n	8005416 <_malloc_r+0x286>
 8005476:	f8de e008 	ldr.w	lr, [lr, #8]
 800547a:	45f0      	cmp	r8, lr
 800547c:	d005      	beq.n	800548a <_malloc_r+0x2fa>
 800547e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005482:	f022 0203 	bic.w	r2, r2, #3
 8005486:	4562      	cmp	r2, ip
 8005488:	d8f5      	bhi.n	8005476 <_malloc_r+0x2e6>
 800548a:	f8de 800c 	ldr.w	r8, [lr, #12]
 800548e:	e7d1      	b.n	8005434 <_malloc_r+0x2a4>
 8005490:	6860      	ldr	r0, [r4, #4]
 8005492:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8005496:	f020 0003 	bic.w	r0, r0, #3
 800549a:	eba0 0a07 	sub.w	sl, r0, r7
 800549e:	f1ba 0f0f 	cmp.w	sl, #15
 80054a2:	dd21      	ble.n	80054e8 <_malloc_r+0x358>
 80054a4:	68a3      	ldr	r3, [r4, #8]
 80054a6:	19e2      	adds	r2, r4, r7
 80054a8:	f047 0701 	orr.w	r7, r7, #1
 80054ac:	6067      	str	r7, [r4, #4]
 80054ae:	f8c3 c00c 	str.w	ip, [r3, #12]
 80054b2:	f8cc 3008 	str.w	r3, [ip, #8]
 80054b6:	f04a 0301 	orr.w	r3, sl, #1
 80054ba:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80054be:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80054c2:	6053      	str	r3, [r2, #4]
 80054c4:	f844 a000 	str.w	sl, [r4, r0]
 80054c8:	e693      	b.n	80051f2 <_malloc_r+0x62>
 80054ca:	bf00      	nop
 80054cc:	20000460 	.word	0x20000460
 80054d0:	20000468 	.word	0x20000468
 80054d4:	20000f28 	.word	0x20000f28
 80054d8:	20000868 	.word	0x20000868
 80054dc:	20000f20 	.word	0x20000f20
 80054e0:	20000f24 	.word	0x20000f24
 80054e4:	20000ef8 	.word	0x20000ef8
 80054e8:	f1ba 0f00 	cmp.w	sl, #0
 80054ec:	db11      	blt.n	8005512 <_malloc_r+0x382>
 80054ee:	4420      	add	r0, r4
 80054f0:	6843      	ldr	r3, [r0, #4]
 80054f2:	f043 0301 	orr.w	r3, r3, #1
 80054f6:	6043      	str	r3, [r0, #4]
 80054f8:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80054fc:	4628      	mov	r0, r5
 80054fe:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005502:	f8cc 3008 	str.w	r3, [ip, #8]
 8005506:	f000 f893 	bl	8005630 <__malloc_unlock>
 800550a:	4620      	mov	r0, r4
 800550c:	b003      	add	sp, #12
 800550e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005512:	4664      	mov	r4, ip
 8005514:	e706      	b.n	8005324 <_malloc_r+0x194>
 8005516:	f858 0908 	ldr.w	r0, [r8], #-8
 800551a:	3b01      	subs	r3, #1
 800551c:	4540      	cmp	r0, r8
 800551e:	f43f af0b 	beq.w	8005338 <_malloc_r+0x1a8>
 8005522:	e710      	b.n	8005346 <_malloc_r+0x1b6>
 8005524:	3304      	adds	r3, #4
 8005526:	0052      	lsls	r2, r2, #1
 8005528:	4210      	tst	r0, r2
 800552a:	d0fb      	beq.n	8005524 <_malloc_r+0x394>
 800552c:	e6f4      	b.n	8005318 <_malloc_r+0x188>
 800552e:	4673      	mov	r3, lr
 8005530:	e7fa      	b.n	8005528 <_malloc_r+0x398>
 8005532:	6810      	ldr	r0, [r2, #0]
 8005534:	3001      	adds	r0, #1
 8005536:	bf1b      	ittet	ne
 8005538:	1ae3      	subne	r3, r4, r3
 800553a:	4473      	addne	r3, lr
 800553c:	6014      	streq	r4, [r2, #0]
 800553e:	f8ca 3000 	strne.w	r3, [sl]
 8005542:	f014 0307 	ands.w	r3, r4, #7
 8005546:	bf0e      	itee	eq
 8005548:	4618      	moveq	r0, r3
 800554a:	f1c3 0008 	rsbne	r0, r3, #8
 800554e:	1824      	addne	r4, r4, r0
 8005550:	1862      	adds	r2, r4, r1
 8005552:	ea02 010c 	and.w	r1, r2, ip
 8005556:	4480      	add	r8, r0
 8005558:	eba8 0801 	sub.w	r8, r8, r1
 800555c:	ea08 080c 	and.w	r8, r8, ip
 8005560:	4641      	mov	r1, r8
 8005562:	4628      	mov	r0, r5
 8005564:	9301      	str	r3, [sp, #4]
 8005566:	9200      	str	r2, [sp, #0]
 8005568:	f7fb ffc4 	bl	80014f4 <_sbrk_r>
 800556c:	1c43      	adds	r3, r0, #1
 800556e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005572:	d105      	bne.n	8005580 <_malloc_r+0x3f0>
 8005574:	b32b      	cbz	r3, 80055c2 <_malloc_r+0x432>
 8005576:	f04f 0800 	mov.w	r8, #0
 800557a:	f1a3 0008 	sub.w	r0, r3, #8
 800557e:	4410      	add	r0, r2
 8005580:	f8da 2000 	ldr.w	r2, [sl]
 8005584:	1b00      	subs	r0, r0, r4
 8005586:	4440      	add	r0, r8
 8005588:	4442      	add	r2, r8
 800558a:	f040 0001 	orr.w	r0, r0, #1
 800558e:	45b3      	cmp	fp, r6
 8005590:	60b4      	str	r4, [r6, #8]
 8005592:	f8ca 2000 	str.w	r2, [sl]
 8005596:	6060      	str	r0, [r4, #4]
 8005598:	f43f af28 	beq.w	80053ec <_malloc_r+0x25c>
 800559c:	f1b9 0f0f 	cmp.w	r9, #15
 80055a0:	d812      	bhi.n	80055c8 <_malloc_r+0x438>
 80055a2:	2301      	movs	r3, #1
 80055a4:	6063      	str	r3, [r4, #4]
 80055a6:	68b3      	ldr	r3, [r6, #8]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f023 0303 	bic.w	r3, r3, #3
 80055ae:	42bb      	cmp	r3, r7
 80055b0:	eba3 0207 	sub.w	r2, r3, r7
 80055b4:	d301      	bcc.n	80055ba <_malloc_r+0x42a>
 80055b6:	2a0f      	cmp	r2, #15
 80055b8:	dc21      	bgt.n	80055fe <_malloc_r+0x46e>
 80055ba:	4628      	mov	r0, r5
 80055bc:	f000 f838 	bl	8005630 <__malloc_unlock>
 80055c0:	e5f2      	b.n	80051a8 <_malloc_r+0x18>
 80055c2:	4610      	mov	r0, r2
 80055c4:	4698      	mov	r8, r3
 80055c6:	e7db      	b.n	8005580 <_malloc_r+0x3f0>
 80055c8:	2205      	movs	r2, #5
 80055ca:	f8db 3004 	ldr.w	r3, [fp, #4]
 80055ce:	f1a9 090c 	sub.w	r9, r9, #12
 80055d2:	f029 0907 	bic.w	r9, r9, #7
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	ea43 0309 	orr.w	r3, r3, r9
 80055de:	f8cb 3004 	str.w	r3, [fp, #4]
 80055e2:	f1b9 0f0f 	cmp.w	r9, #15
 80055e6:	eb0b 0309 	add.w	r3, fp, r9
 80055ea:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80055ee:	f67f aefd 	bls.w	80053ec <_malloc_r+0x25c>
 80055f2:	4628      	mov	r0, r5
 80055f4:	f10b 0108 	add.w	r1, fp, #8
 80055f8:	f003 fda6 	bl	8009148 <_free_r>
 80055fc:	e6f6      	b.n	80053ec <_malloc_r+0x25c>
 80055fe:	68b4      	ldr	r4, [r6, #8]
 8005600:	f047 0301 	orr.w	r3, r7, #1
 8005604:	f042 0201 	orr.w	r2, r2, #1
 8005608:	4427      	add	r7, r4
 800560a:	6063      	str	r3, [r4, #4]
 800560c:	60b7      	str	r7, [r6, #8]
 800560e:	607a      	str	r2, [r7, #4]
 8005610:	e5ef      	b.n	80051f2 <_malloc_r+0x62>
 8005612:	bf00      	nop

08005614 <memset>:
 8005614:	4603      	mov	r3, r0
 8005616:	4402      	add	r2, r0
 8005618:	4293      	cmp	r3, r2
 800561a:	d100      	bne.n	800561e <memset+0xa>
 800561c:	4770      	bx	lr
 800561e:	f803 1b01 	strb.w	r1, [r3], #1
 8005622:	e7f9      	b.n	8005618 <memset+0x4>

08005624 <__malloc_lock>:
 8005624:	4801      	ldr	r0, [pc, #4]	; (800562c <__malloc_lock+0x8>)
 8005626:	f003 bfbf 	b.w	80095a8 <__retarget_lock_acquire_recursive>
 800562a:	bf00      	nop
 800562c:	20000fe0 	.word	0x20000fe0

08005630 <__malloc_unlock>:
 8005630:	4801      	ldr	r0, [pc, #4]	; (8005638 <__malloc_unlock+0x8>)
 8005632:	f003 bfba 	b.w	80095aa <__retarget_lock_release_recursive>
 8005636:	bf00      	nop
 8005638:	20000fe0 	.word	0x20000fe0

0800563c <printf>:
 800563c:	b40f      	push	{r0, r1, r2, r3}
 800563e:	b507      	push	{r0, r1, r2, lr}
 8005640:	4906      	ldr	r1, [pc, #24]	; (800565c <printf+0x20>)
 8005642:	ab04      	add	r3, sp, #16
 8005644:	6808      	ldr	r0, [r1, #0]
 8005646:	f853 2b04 	ldr.w	r2, [r3], #4
 800564a:	6881      	ldr	r1, [r0, #8]
 800564c:	9301      	str	r3, [sp, #4]
 800564e:	f001 faa3 	bl	8006b98 <_vfprintf_r>
 8005652:	b003      	add	sp, #12
 8005654:	f85d eb04 	ldr.w	lr, [sp], #4
 8005658:	b004      	add	sp, #16
 800565a:	4770      	bx	lr
 800565c:	20000034 	.word	0x20000034

08005660 <setvbuf>:
 8005660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005664:	461d      	mov	r5, r3
 8005666:	4b59      	ldr	r3, [pc, #356]	; (80057cc <setvbuf+0x16c>)
 8005668:	4604      	mov	r4, r0
 800566a:	681f      	ldr	r7, [r3, #0]
 800566c:	460e      	mov	r6, r1
 800566e:	4690      	mov	r8, r2
 8005670:	b127      	cbz	r7, 800567c <setvbuf+0x1c>
 8005672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005674:	b913      	cbnz	r3, 800567c <setvbuf+0x1c>
 8005676:	4638      	mov	r0, r7
 8005678:	f003 fcd6 	bl	8009028 <__sinit>
 800567c:	f1b8 0f02 	cmp.w	r8, #2
 8005680:	d006      	beq.n	8005690 <setvbuf+0x30>
 8005682:	f1b8 0f01 	cmp.w	r8, #1
 8005686:	f200 809b 	bhi.w	80057c0 <setvbuf+0x160>
 800568a:	2d00      	cmp	r5, #0
 800568c:	f2c0 8098 	blt.w	80057c0 <setvbuf+0x160>
 8005690:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005692:	07db      	lsls	r3, r3, #31
 8005694:	d405      	bmi.n	80056a2 <setvbuf+0x42>
 8005696:	89a3      	ldrh	r3, [r4, #12]
 8005698:	0598      	lsls	r0, r3, #22
 800569a:	d402      	bmi.n	80056a2 <setvbuf+0x42>
 800569c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800569e:	f003 ff83 	bl	80095a8 <__retarget_lock_acquire_recursive>
 80056a2:	4621      	mov	r1, r4
 80056a4:	4638      	mov	r0, r7
 80056a6:	f003 fc53 	bl	8008f50 <_fflush_r>
 80056aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80056ac:	b141      	cbz	r1, 80056c0 <setvbuf+0x60>
 80056ae:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80056b2:	4299      	cmp	r1, r3
 80056b4:	d002      	beq.n	80056bc <setvbuf+0x5c>
 80056b6:	4638      	mov	r0, r7
 80056b8:	f003 fd46 	bl	8009148 <_free_r>
 80056bc:	2300      	movs	r3, #0
 80056be:	6323      	str	r3, [r4, #48]	; 0x30
 80056c0:	2300      	movs	r3, #0
 80056c2:	61a3      	str	r3, [r4, #24]
 80056c4:	6063      	str	r3, [r4, #4]
 80056c6:	89a3      	ldrh	r3, [r4, #12]
 80056c8:	0619      	lsls	r1, r3, #24
 80056ca:	d503      	bpl.n	80056d4 <setvbuf+0x74>
 80056cc:	4638      	mov	r0, r7
 80056ce:	6921      	ldr	r1, [r4, #16]
 80056d0:	f003 fd3a 	bl	8009148 <_free_r>
 80056d4:	89a3      	ldrh	r3, [r4, #12]
 80056d6:	f1b8 0f02 	cmp.w	r8, #2
 80056da:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80056de:	f023 0303 	bic.w	r3, r3, #3
 80056e2:	81a3      	strh	r3, [r4, #12]
 80056e4:	d068      	beq.n	80057b8 <setvbuf+0x158>
 80056e6:	ab01      	add	r3, sp, #4
 80056e8:	466a      	mov	r2, sp
 80056ea:	4621      	mov	r1, r4
 80056ec:	4638      	mov	r0, r7
 80056ee:	f003 ff5d 	bl	80095ac <__swhatbuf_r>
 80056f2:	89a3      	ldrh	r3, [r4, #12]
 80056f4:	4318      	orrs	r0, r3
 80056f6:	81a0      	strh	r0, [r4, #12]
 80056f8:	bb35      	cbnz	r5, 8005748 <setvbuf+0xe8>
 80056fa:	9d00      	ldr	r5, [sp, #0]
 80056fc:	4628      	mov	r0, r5
 80056fe:	f7ff fd3f 	bl	8005180 <malloc>
 8005702:	4606      	mov	r6, r0
 8005704:	2800      	cmp	r0, #0
 8005706:	d152      	bne.n	80057ae <setvbuf+0x14e>
 8005708:	f8dd 9000 	ldr.w	r9, [sp]
 800570c:	45a9      	cmp	r9, r5
 800570e:	d147      	bne.n	80057a0 <setvbuf+0x140>
 8005710:	f04f 35ff 	mov.w	r5, #4294967295
 8005714:	2200      	movs	r2, #0
 8005716:	60a2      	str	r2, [r4, #8]
 8005718:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800571c:	6022      	str	r2, [r4, #0]
 800571e:	6122      	str	r2, [r4, #16]
 8005720:	2201      	movs	r2, #1
 8005722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005726:	6162      	str	r2, [r4, #20]
 8005728:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800572a:	f043 0302 	orr.w	r3, r3, #2
 800572e:	07d2      	lsls	r2, r2, #31
 8005730:	81a3      	strh	r3, [r4, #12]
 8005732:	d405      	bmi.n	8005740 <setvbuf+0xe0>
 8005734:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005738:	d102      	bne.n	8005740 <setvbuf+0xe0>
 800573a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800573c:	f003 ff35 	bl	80095aa <__retarget_lock_release_recursive>
 8005740:	4628      	mov	r0, r5
 8005742:	b003      	add	sp, #12
 8005744:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005748:	2e00      	cmp	r6, #0
 800574a:	d0d7      	beq.n	80056fc <setvbuf+0x9c>
 800574c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800574e:	b913      	cbnz	r3, 8005756 <setvbuf+0xf6>
 8005750:	4638      	mov	r0, r7
 8005752:	f003 fc69 	bl	8009028 <__sinit>
 8005756:	9b00      	ldr	r3, [sp, #0]
 8005758:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800575c:	42ab      	cmp	r3, r5
 800575e:	bf18      	it	ne
 8005760:	89a3      	ldrhne	r3, [r4, #12]
 8005762:	6026      	str	r6, [r4, #0]
 8005764:	bf1c      	itt	ne
 8005766:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800576a:	81a3      	strhne	r3, [r4, #12]
 800576c:	f1b8 0f01 	cmp.w	r8, #1
 8005770:	bf02      	ittt	eq
 8005772:	89a3      	ldrheq	r3, [r4, #12]
 8005774:	f043 0301 	orreq.w	r3, r3, #1
 8005778:	81a3      	strheq	r3, [r4, #12]
 800577a:	89a2      	ldrh	r2, [r4, #12]
 800577c:	f012 0308 	ands.w	r3, r2, #8
 8005780:	d01c      	beq.n	80057bc <setvbuf+0x15c>
 8005782:	07d3      	lsls	r3, r2, #31
 8005784:	bf41      	itttt	mi
 8005786:	2300      	movmi	r3, #0
 8005788:	426d      	negmi	r5, r5
 800578a:	60a3      	strmi	r3, [r4, #8]
 800578c:	61a5      	strmi	r5, [r4, #24]
 800578e:	bf58      	it	pl
 8005790:	60a5      	strpl	r5, [r4, #8]
 8005792:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005794:	f015 0501 	ands.w	r5, r5, #1
 8005798:	d115      	bne.n	80057c6 <setvbuf+0x166>
 800579a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800579e:	e7cb      	b.n	8005738 <setvbuf+0xd8>
 80057a0:	4648      	mov	r0, r9
 80057a2:	f7ff fced 	bl	8005180 <malloc>
 80057a6:	4606      	mov	r6, r0
 80057a8:	2800      	cmp	r0, #0
 80057aa:	d0b1      	beq.n	8005710 <setvbuf+0xb0>
 80057ac:	464d      	mov	r5, r9
 80057ae:	89a3      	ldrh	r3, [r4, #12]
 80057b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057b4:	81a3      	strh	r3, [r4, #12]
 80057b6:	e7c9      	b.n	800574c <setvbuf+0xec>
 80057b8:	2500      	movs	r5, #0
 80057ba:	e7ab      	b.n	8005714 <setvbuf+0xb4>
 80057bc:	60a3      	str	r3, [r4, #8]
 80057be:	e7e8      	b.n	8005792 <setvbuf+0x132>
 80057c0:	f04f 35ff 	mov.w	r5, #4294967295
 80057c4:	e7bc      	b.n	8005740 <setvbuf+0xe0>
 80057c6:	2500      	movs	r5, #0
 80057c8:	e7ba      	b.n	8005740 <setvbuf+0xe0>
 80057ca:	bf00      	nop
 80057cc:	20000034 	.word	0x20000034

080057d0 <_svfprintf_r>:
 80057d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d4:	b0d3      	sub	sp, #332	; 0x14c
 80057d6:	468b      	mov	fp, r1
 80057d8:	9207      	str	r2, [sp, #28]
 80057da:	461e      	mov	r6, r3
 80057dc:	4681      	mov	r9, r0
 80057de:	f003 fedd 	bl	800959c <_localeconv_r>
 80057e2:	6803      	ldr	r3, [r0, #0]
 80057e4:	4618      	mov	r0, r3
 80057e6:	9318      	str	r3, [sp, #96]	; 0x60
 80057e8:	f7fa fcb2 	bl	8000150 <strlen>
 80057ec:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80057f0:	9012      	str	r0, [sp, #72]	; 0x48
 80057f2:	061a      	lsls	r2, r3, #24
 80057f4:	d518      	bpl.n	8005828 <_svfprintf_r+0x58>
 80057f6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80057fa:	b9ab      	cbnz	r3, 8005828 <_svfprintf_r+0x58>
 80057fc:	2140      	movs	r1, #64	; 0x40
 80057fe:	4648      	mov	r0, r9
 8005800:	f7ff fcc6 	bl	8005190 <_malloc_r>
 8005804:	f8cb 0000 	str.w	r0, [fp]
 8005808:	f8cb 0010 	str.w	r0, [fp, #16]
 800580c:	b948      	cbnz	r0, 8005822 <_svfprintf_r+0x52>
 800580e:	230c      	movs	r3, #12
 8005810:	f8c9 3000 	str.w	r3, [r9]
 8005814:	f04f 33ff 	mov.w	r3, #4294967295
 8005818:	9313      	str	r3, [sp, #76]	; 0x4c
 800581a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800581c:	b053      	add	sp, #332	; 0x14c
 800581e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005822:	2340      	movs	r3, #64	; 0x40
 8005824:	f8cb 3014 	str.w	r3, [fp, #20]
 8005828:	2500      	movs	r5, #0
 800582a:	2200      	movs	r2, #0
 800582c:	2300      	movs	r3, #0
 800582e:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8005832:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005836:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800583a:	ac29      	add	r4, sp, #164	; 0xa4
 800583c:	9426      	str	r4, [sp, #152]	; 0x98
 800583e:	9508      	str	r5, [sp, #32]
 8005840:	950e      	str	r5, [sp, #56]	; 0x38
 8005842:	9516      	str	r5, [sp, #88]	; 0x58
 8005844:	9519      	str	r5, [sp, #100]	; 0x64
 8005846:	9513      	str	r5, [sp, #76]	; 0x4c
 8005848:	9b07      	ldr	r3, [sp, #28]
 800584a:	461d      	mov	r5, r3
 800584c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005850:	b10a      	cbz	r2, 8005856 <_svfprintf_r+0x86>
 8005852:	2a25      	cmp	r2, #37	; 0x25
 8005854:	d1f9      	bne.n	800584a <_svfprintf_r+0x7a>
 8005856:	9b07      	ldr	r3, [sp, #28]
 8005858:	1aef      	subs	r7, r5, r3
 800585a:	d00d      	beq.n	8005878 <_svfprintf_r+0xa8>
 800585c:	e9c4 3700 	strd	r3, r7, [r4]
 8005860:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005862:	443b      	add	r3, r7
 8005864:	9328      	str	r3, [sp, #160]	; 0xa0
 8005866:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005868:	3301      	adds	r3, #1
 800586a:	2b07      	cmp	r3, #7
 800586c:	9327      	str	r3, [sp, #156]	; 0x9c
 800586e:	dc78      	bgt.n	8005962 <_svfprintf_r+0x192>
 8005870:	3408      	adds	r4, #8
 8005872:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005874:	443b      	add	r3, r7
 8005876:	9313      	str	r3, [sp, #76]	; 0x4c
 8005878:	782b      	ldrb	r3, [r5, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	f001 8142 	beq.w	8006b04 <_svfprintf_r+0x1334>
 8005880:	2300      	movs	r3, #0
 8005882:	f04f 38ff 	mov.w	r8, #4294967295
 8005886:	469a      	mov	sl, r3
 8005888:	270a      	movs	r7, #10
 800588a:	212b      	movs	r1, #43	; 0x2b
 800588c:	3501      	adds	r5, #1
 800588e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005892:	9314      	str	r3, [sp, #80]	; 0x50
 8005894:	462a      	mov	r2, r5
 8005896:	f812 3b01 	ldrb.w	r3, [r2], #1
 800589a:	930b      	str	r3, [sp, #44]	; 0x2c
 800589c:	920f      	str	r2, [sp, #60]	; 0x3c
 800589e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058a0:	3b20      	subs	r3, #32
 80058a2:	2b5a      	cmp	r3, #90	; 0x5a
 80058a4:	f200 85a0 	bhi.w	80063e8 <_svfprintf_r+0xc18>
 80058a8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80058ac:	059e007e 	.word	0x059e007e
 80058b0:	0086059e 	.word	0x0086059e
 80058b4:	059e059e 	.word	0x059e059e
 80058b8:	0065059e 	.word	0x0065059e
 80058bc:	059e059e 	.word	0x059e059e
 80058c0:	00930089 	.word	0x00930089
 80058c4:	0090059e 	.word	0x0090059e
 80058c8:	059e0096 	.word	0x059e0096
 80058cc:	00b300b0 	.word	0x00b300b0
 80058d0:	00b300b3 	.word	0x00b300b3
 80058d4:	00b300b3 	.word	0x00b300b3
 80058d8:	00b300b3 	.word	0x00b300b3
 80058dc:	00b300b3 	.word	0x00b300b3
 80058e0:	059e059e 	.word	0x059e059e
 80058e4:	059e059e 	.word	0x059e059e
 80058e8:	059e059e 	.word	0x059e059e
 80058ec:	011d059e 	.word	0x011d059e
 80058f0:	00e0059e 	.word	0x00e0059e
 80058f4:	011d00f3 	.word	0x011d00f3
 80058f8:	011d011d 	.word	0x011d011d
 80058fc:	059e059e 	.word	0x059e059e
 8005900:	059e059e 	.word	0x059e059e
 8005904:	059e00c3 	.word	0x059e00c3
 8005908:	0471059e 	.word	0x0471059e
 800590c:	059e059e 	.word	0x059e059e
 8005910:	04b8059e 	.word	0x04b8059e
 8005914:	04da059e 	.word	0x04da059e
 8005918:	059e059e 	.word	0x059e059e
 800591c:	059e04f9 	.word	0x059e04f9
 8005920:	059e059e 	.word	0x059e059e
 8005924:	059e059e 	.word	0x059e059e
 8005928:	059e059e 	.word	0x059e059e
 800592c:	011d059e 	.word	0x011d059e
 8005930:	00e0059e 	.word	0x00e0059e
 8005934:	011d00f5 	.word	0x011d00f5
 8005938:	011d011d 	.word	0x011d011d
 800593c:	00f500c6 	.word	0x00f500c6
 8005940:	059e00da 	.word	0x059e00da
 8005944:	059e00d3 	.word	0x059e00d3
 8005948:	0473044e 	.word	0x0473044e
 800594c:	00da04a7 	.word	0x00da04a7
 8005950:	04b8059e 	.word	0x04b8059e
 8005954:	04dc007c 	.word	0x04dc007c
 8005958:	059e059e 	.word	0x059e059e
 800595c:	059e0516 	.word	0x059e0516
 8005960:	007c      	.short	0x007c
 8005962:	4659      	mov	r1, fp
 8005964:	4648      	mov	r0, r9
 8005966:	aa26      	add	r2, sp, #152	; 0x98
 8005968:	f004 fc2a 	bl	800a1c0 <__ssprint_r>
 800596c:	2800      	cmp	r0, #0
 800596e:	f040 8128 	bne.w	8005bc2 <_svfprintf_r+0x3f2>
 8005972:	ac29      	add	r4, sp, #164	; 0xa4
 8005974:	e77d      	b.n	8005872 <_svfprintf_r+0xa2>
 8005976:	4648      	mov	r0, r9
 8005978:	f003 fe10 	bl	800959c <_localeconv_r>
 800597c:	6843      	ldr	r3, [r0, #4]
 800597e:	4618      	mov	r0, r3
 8005980:	9319      	str	r3, [sp, #100]	; 0x64
 8005982:	f7fa fbe5 	bl	8000150 <strlen>
 8005986:	9016      	str	r0, [sp, #88]	; 0x58
 8005988:	4648      	mov	r0, r9
 800598a:	f003 fe07 	bl	800959c <_localeconv_r>
 800598e:	6883      	ldr	r3, [r0, #8]
 8005990:	212b      	movs	r1, #43	; 0x2b
 8005992:	930e      	str	r3, [sp, #56]	; 0x38
 8005994:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005996:	b12b      	cbz	r3, 80059a4 <_svfprintf_r+0x1d4>
 8005998:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800599a:	b11b      	cbz	r3, 80059a4 <_svfprintf_r+0x1d4>
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	b10b      	cbz	r3, 80059a4 <_svfprintf_r+0x1d4>
 80059a0:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80059a4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80059a6:	e775      	b.n	8005894 <_svfprintf_r+0xc4>
 80059a8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1f9      	bne.n	80059a4 <_svfprintf_r+0x1d4>
 80059b0:	2320      	movs	r3, #32
 80059b2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80059b6:	e7f5      	b.n	80059a4 <_svfprintf_r+0x1d4>
 80059b8:	f04a 0a01 	orr.w	sl, sl, #1
 80059bc:	e7f2      	b.n	80059a4 <_svfprintf_r+0x1d4>
 80059be:	f856 3b04 	ldr.w	r3, [r6], #4
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	9314      	str	r3, [sp, #80]	; 0x50
 80059c6:	daed      	bge.n	80059a4 <_svfprintf_r+0x1d4>
 80059c8:	425b      	negs	r3, r3
 80059ca:	9314      	str	r3, [sp, #80]	; 0x50
 80059cc:	f04a 0a04 	orr.w	sl, sl, #4
 80059d0:	e7e8      	b.n	80059a4 <_svfprintf_r+0x1d4>
 80059d2:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80059d6:	e7e5      	b.n	80059a4 <_svfprintf_r+0x1d4>
 80059d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80059da:	f812 3b01 	ldrb.w	r3, [r2], #1
 80059de:	2b2a      	cmp	r3, #42	; 0x2a
 80059e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80059e2:	d110      	bne.n	8005a06 <_svfprintf_r+0x236>
 80059e4:	f856 0b04 	ldr.w	r0, [r6], #4
 80059e8:	920f      	str	r2, [sp, #60]	; 0x3c
 80059ea:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80059ee:	e7d9      	b.n	80059a4 <_svfprintf_r+0x1d4>
 80059f0:	fb07 3808 	mla	r8, r7, r8, r3
 80059f4:	f812 3b01 	ldrb.w	r3, [r2], #1
 80059f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80059fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059fc:	3b30      	subs	r3, #48	; 0x30
 80059fe:	2b09      	cmp	r3, #9
 8005a00:	d9f6      	bls.n	80059f0 <_svfprintf_r+0x220>
 8005a02:	920f      	str	r2, [sp, #60]	; 0x3c
 8005a04:	e74b      	b.n	800589e <_svfprintf_r+0xce>
 8005a06:	f04f 0800 	mov.w	r8, #0
 8005a0a:	e7f6      	b.n	80059fa <_svfprintf_r+0x22a>
 8005a0c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8005a10:	e7c8      	b.n	80059a4 <_svfprintf_r+0x1d4>
 8005a12:	2300      	movs	r3, #0
 8005a14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a16:	9314      	str	r3, [sp, #80]	; 0x50
 8005a18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a1a:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005a1c:	3b30      	subs	r3, #48	; 0x30
 8005a1e:	fb07 3300 	mla	r3, r7, r0, r3
 8005a22:	9314      	str	r3, [sp, #80]	; 0x50
 8005a24:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005a28:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a2a:	3b30      	subs	r3, #48	; 0x30
 8005a2c:	2b09      	cmp	r3, #9
 8005a2e:	d9f3      	bls.n	8005a18 <_svfprintf_r+0x248>
 8005a30:	e7e7      	b.n	8005a02 <_svfprintf_r+0x232>
 8005a32:	f04a 0a08 	orr.w	sl, sl, #8
 8005a36:	e7b5      	b.n	80059a4 <_svfprintf_r+0x1d4>
 8005a38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	2b68      	cmp	r3, #104	; 0x68
 8005a3e:	bf01      	itttt	eq
 8005a40:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8005a42:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8005a46:	3301      	addeq	r3, #1
 8005a48:	930f      	streq	r3, [sp, #60]	; 0x3c
 8005a4a:	bf18      	it	ne
 8005a4c:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8005a50:	e7a8      	b.n	80059a4 <_svfprintf_r+0x1d4>
 8005a52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	2b6c      	cmp	r3, #108	; 0x6c
 8005a58:	d105      	bne.n	8005a66 <_svfprintf_r+0x296>
 8005a5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a60:	f04a 0a20 	orr.w	sl, sl, #32
 8005a64:	e79e      	b.n	80059a4 <_svfprintf_r+0x1d4>
 8005a66:	f04a 0a10 	orr.w	sl, sl, #16
 8005a6a:	e79b      	b.n	80059a4 <_svfprintf_r+0x1d4>
 8005a6c:	4632      	mov	r2, r6
 8005a6e:	2000      	movs	r0, #0
 8005a70:	f852 3b04 	ldr.w	r3, [r2], #4
 8005a74:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8005a78:	920a      	str	r2, [sp, #40]	; 0x28
 8005a7a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005a7e:	ab39      	add	r3, sp, #228	; 0xe4
 8005a80:	4607      	mov	r7, r0
 8005a82:	f04f 0801 	mov.w	r8, #1
 8005a86:	4606      	mov	r6, r0
 8005a88:	4605      	mov	r5, r0
 8005a8a:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8005a8e:	9307      	str	r3, [sp, #28]
 8005a90:	e1a9      	b.n	8005de6 <_svfprintf_r+0x616>
 8005a92:	f04a 0a10 	orr.w	sl, sl, #16
 8005a96:	f01a 0f20 	tst.w	sl, #32
 8005a9a:	d011      	beq.n	8005ac0 <_svfprintf_r+0x2f0>
 8005a9c:	3607      	adds	r6, #7
 8005a9e:	f026 0307 	bic.w	r3, r6, #7
 8005aa2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005aa6:	930a      	str	r3, [sp, #40]	; 0x28
 8005aa8:	2e00      	cmp	r6, #0
 8005aaa:	f177 0300 	sbcs.w	r3, r7, #0
 8005aae:	da05      	bge.n	8005abc <_svfprintf_r+0x2ec>
 8005ab0:	232d      	movs	r3, #45	; 0x2d
 8005ab2:	4276      	negs	r6, r6
 8005ab4:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005ab8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005abc:	2301      	movs	r3, #1
 8005abe:	e377      	b.n	80061b0 <_svfprintf_r+0x9e0>
 8005ac0:	1d33      	adds	r3, r6, #4
 8005ac2:	f01a 0f10 	tst.w	sl, #16
 8005ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ac8:	d002      	beq.n	8005ad0 <_svfprintf_r+0x300>
 8005aca:	6836      	ldr	r6, [r6, #0]
 8005acc:	17f7      	asrs	r7, r6, #31
 8005ace:	e7eb      	b.n	8005aa8 <_svfprintf_r+0x2d8>
 8005ad0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005ad4:	6836      	ldr	r6, [r6, #0]
 8005ad6:	d001      	beq.n	8005adc <_svfprintf_r+0x30c>
 8005ad8:	b236      	sxth	r6, r6
 8005ada:	e7f7      	b.n	8005acc <_svfprintf_r+0x2fc>
 8005adc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005ae0:	bf18      	it	ne
 8005ae2:	b276      	sxtbne	r6, r6
 8005ae4:	e7f2      	b.n	8005acc <_svfprintf_r+0x2fc>
 8005ae6:	3607      	adds	r6, #7
 8005ae8:	f026 0307 	bic.w	r3, r6, #7
 8005aec:	4619      	mov	r1, r3
 8005aee:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005af2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005af6:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8005afa:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005afe:	910a      	str	r1, [sp, #40]	; 0x28
 8005b00:	f04f 32ff 	mov.w	r2, #4294967295
 8005b04:	4630      	mov	r0, r6
 8005b06:	4629      	mov	r1, r5
 8005b08:	4b32      	ldr	r3, [pc, #200]	; (8005bd4 <_svfprintf_r+0x404>)
 8005b0a:	f7fa ff7f 	bl	8000a0c <__aeabi_dcmpun>
 8005b0e:	bb08      	cbnz	r0, 8005b54 <_svfprintf_r+0x384>
 8005b10:	f04f 32ff 	mov.w	r2, #4294967295
 8005b14:	4630      	mov	r0, r6
 8005b16:	4629      	mov	r1, r5
 8005b18:	4b2e      	ldr	r3, [pc, #184]	; (8005bd4 <_svfprintf_r+0x404>)
 8005b1a:	f7fa ff59 	bl	80009d0 <__aeabi_dcmple>
 8005b1e:	b9c8      	cbnz	r0, 8005b54 <_svfprintf_r+0x384>
 8005b20:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b24:	2200      	movs	r2, #0
 8005b26:	2300      	movs	r3, #0
 8005b28:	f7fa ff48 	bl	80009bc <__aeabi_dcmplt>
 8005b2c:	b110      	cbz	r0, 8005b34 <_svfprintf_r+0x364>
 8005b2e:	232d      	movs	r3, #45	; 0x2d
 8005b30:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005b34:	4a28      	ldr	r2, [pc, #160]	; (8005bd8 <_svfprintf_r+0x408>)
 8005b36:	4829      	ldr	r0, [pc, #164]	; (8005bdc <_svfprintf_r+0x40c>)
 8005b38:	4613      	mov	r3, r2
 8005b3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b3c:	2700      	movs	r7, #0
 8005b3e:	2947      	cmp	r1, #71	; 0x47
 8005b40:	bfc8      	it	gt
 8005b42:	4603      	movgt	r3, r0
 8005b44:	f04f 0803 	mov.w	r8, #3
 8005b48:	9307      	str	r3, [sp, #28]
 8005b4a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8005b4e:	463e      	mov	r6, r7
 8005b50:	f000 bc24 	b.w	800639c <_svfprintf_r+0xbcc>
 8005b54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b58:	4610      	mov	r0, r2
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	f7fa ff56 	bl	8000a0c <__aeabi_dcmpun>
 8005b60:	4607      	mov	r7, r0
 8005b62:	b148      	cbz	r0, 8005b78 <_svfprintf_r+0x3a8>
 8005b64:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b66:	4a1e      	ldr	r2, [pc, #120]	; (8005be0 <_svfprintf_r+0x410>)
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	bfb8      	it	lt
 8005b6c:	232d      	movlt	r3, #45	; 0x2d
 8005b6e:	481d      	ldr	r0, [pc, #116]	; (8005be4 <_svfprintf_r+0x414>)
 8005b70:	bfb8      	it	lt
 8005b72:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8005b76:	e7df      	b.n	8005b38 <_svfprintf_r+0x368>
 8005b78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b7a:	f023 0320 	bic.w	r3, r3, #32
 8005b7e:	2b41      	cmp	r3, #65	; 0x41
 8005b80:	930c      	str	r3, [sp, #48]	; 0x30
 8005b82:	d131      	bne.n	8005be8 <_svfprintf_r+0x418>
 8005b84:	2330      	movs	r3, #48	; 0x30
 8005b86:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b8c:	f04a 0a02 	orr.w	sl, sl, #2
 8005b90:	2b61      	cmp	r3, #97	; 0x61
 8005b92:	bf0c      	ite	eq
 8005b94:	2378      	moveq	r3, #120	; 0x78
 8005b96:	2358      	movne	r3, #88	; 0x58
 8005b98:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8005b9c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005ba0:	f340 81fa 	ble.w	8005f98 <_svfprintf_r+0x7c8>
 8005ba4:	4648      	mov	r0, r9
 8005ba6:	f108 0101 	add.w	r1, r8, #1
 8005baa:	f7ff faf1 	bl	8005190 <_malloc_r>
 8005bae:	9007      	str	r0, [sp, #28]
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	f040 81f4 	bne.w	8005f9e <_svfprintf_r+0x7ce>
 8005bb6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005bba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bbe:	f8ab 300c 	strh.w	r3, [fp, #12]
 8005bc2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005bc6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005bca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005bcc:	bf18      	it	ne
 8005bce:	f04f 33ff 	movne.w	r3, #4294967295
 8005bd2:	e621      	b.n	8005818 <_svfprintf_r+0x48>
 8005bd4:	7fefffff 	.word	0x7fefffff
 8005bd8:	0800c990 	.word	0x0800c990
 8005bdc:	0800c994 	.word	0x0800c994
 8005be0:	0800c998 	.word	0x0800c998
 8005be4:	0800c99c 	.word	0x0800c99c
 8005be8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005bec:	f000 81d9 	beq.w	8005fa2 <_svfprintf_r+0x7d2>
 8005bf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bf2:	2b47      	cmp	r3, #71	; 0x47
 8005bf4:	d105      	bne.n	8005c02 <_svfprintf_r+0x432>
 8005bf6:	f1b8 0f00 	cmp.w	r8, #0
 8005bfa:	d102      	bne.n	8005c02 <_svfprintf_r+0x432>
 8005bfc:	4647      	mov	r7, r8
 8005bfe:	f04f 0801 	mov.w	r8, #1
 8005c02:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8005c06:	9315      	str	r3, [sp, #84]	; 0x54
 8005c08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c0a:	1e1d      	subs	r5, r3, #0
 8005c0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c0e:	9308      	str	r3, [sp, #32]
 8005c10:	bfb7      	itett	lt
 8005c12:	462b      	movlt	r3, r5
 8005c14:	2300      	movge	r3, #0
 8005c16:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8005c1a:	232d      	movlt	r3, #45	; 0x2d
 8005c1c:	931c      	str	r3, [sp, #112]	; 0x70
 8005c1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c20:	2b41      	cmp	r3, #65	; 0x41
 8005c22:	f040 81d7 	bne.w	8005fd4 <_svfprintf_r+0x804>
 8005c26:	aa20      	add	r2, sp, #128	; 0x80
 8005c28:	4629      	mov	r1, r5
 8005c2a:	9808      	ldr	r0, [sp, #32]
 8005c2c:	f004 fa3e 	bl	800a0ac <frexp>
 8005c30:	2200      	movs	r2, #0
 8005c32:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005c36:	f7fa fc4f 	bl	80004d8 <__aeabi_dmul>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005c42:	2200      	movs	r2, #0
 8005c44:	2300      	movs	r3, #0
 8005c46:	f7fa feaf 	bl	80009a8 <__aeabi_dcmpeq>
 8005c4a:	b108      	cbz	r0, 8005c50 <_svfprintf_r+0x480>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	9320      	str	r3, [sp, #128]	; 0x80
 8005c50:	4eb4      	ldr	r6, [pc, #720]	; (8005f24 <_svfprintf_r+0x754>)
 8005c52:	4bb5      	ldr	r3, [pc, #724]	; (8005f28 <_svfprintf_r+0x758>)
 8005c54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c56:	9d07      	ldr	r5, [sp, #28]
 8005c58:	2a61      	cmp	r2, #97	; 0x61
 8005c5a:	bf18      	it	ne
 8005c5c:	461e      	movne	r6, r3
 8005c5e:	9617      	str	r6, [sp, #92]	; 0x5c
 8005c60:	f108 36ff 	add.w	r6, r8, #4294967295
 8005c64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	4bb0      	ldr	r3, [pc, #704]	; (8005f2c <_svfprintf_r+0x75c>)
 8005c6c:	f7fa fc34 	bl	80004d8 <__aeabi_dmul>
 8005c70:	4602      	mov	r2, r0
 8005c72:	460b      	mov	r3, r1
 8005c74:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005c78:	f7fa fede 	bl	8000a38 <__aeabi_d2iz>
 8005c7c:	901d      	str	r0, [sp, #116]	; 0x74
 8005c7e:	f7fa fbc1 	bl	8000404 <__aeabi_i2d>
 8005c82:	4602      	mov	r2, r0
 8005c84:	460b      	mov	r3, r1
 8005c86:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005c8a:	f7fa fa6d 	bl	8000168 <__aeabi_dsub>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	460b      	mov	r3, r1
 8005c92:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005c96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005c98:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005c9a:	960d      	str	r6, [sp, #52]	; 0x34
 8005c9c:	5c9b      	ldrb	r3, [r3, r2]
 8005c9e:	f805 3b01 	strb.w	r3, [r5], #1
 8005ca2:	1c73      	adds	r3, r6, #1
 8005ca4:	d006      	beq.n	8005cb4 <_svfprintf_r+0x4e4>
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	2300      	movs	r3, #0
 8005caa:	3e01      	subs	r6, #1
 8005cac:	f7fa fe7c 	bl	80009a8 <__aeabi_dcmpeq>
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	d0d7      	beq.n	8005c64 <_svfprintf_r+0x494>
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005cba:	4b9d      	ldr	r3, [pc, #628]	; (8005f30 <_svfprintf_r+0x760>)
 8005cbc:	f7fa fe9c 	bl	80009f8 <__aeabi_dcmpgt>
 8005cc0:	b960      	cbnz	r0, 8005cdc <_svfprintf_r+0x50c>
 8005cc2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	4b99      	ldr	r3, [pc, #612]	; (8005f30 <_svfprintf_r+0x760>)
 8005cca:	f7fa fe6d 	bl	80009a8 <__aeabi_dcmpeq>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	f000 817b 	beq.w	8005fca <_svfprintf_r+0x7fa>
 8005cd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005cd6:	07d8      	lsls	r0, r3, #31
 8005cd8:	f140 8177 	bpl.w	8005fca <_svfprintf_r+0x7fa>
 8005cdc:	2030      	movs	r0, #48	; 0x30
 8005cde:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ce0:	9524      	str	r5, [sp, #144]	; 0x90
 8005ce2:	7bd9      	ldrb	r1, [r3, #15]
 8005ce4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005ce6:	1e53      	subs	r3, r2, #1
 8005ce8:	9324      	str	r3, [sp, #144]	; 0x90
 8005cea:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005cee:	428b      	cmp	r3, r1
 8005cf0:	f000 815a 	beq.w	8005fa8 <_svfprintf_r+0x7d8>
 8005cf4:	2b39      	cmp	r3, #57	; 0x39
 8005cf6:	bf0b      	itete	eq
 8005cf8:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8005cfa:	3301      	addne	r3, #1
 8005cfc:	7a9b      	ldrbeq	r3, [r3, #10]
 8005cfe:	b2db      	uxtbne	r3, r3
 8005d00:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d04:	9b07      	ldr	r3, [sp, #28]
 8005d06:	1aeb      	subs	r3, r5, r3
 8005d08:	9308      	str	r3, [sp, #32]
 8005d0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d0c:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005d0e:	2b47      	cmp	r3, #71	; 0x47
 8005d10:	f040 81ad 	bne.w	800606e <_svfprintf_r+0x89e>
 8005d14:	1ce9      	adds	r1, r5, #3
 8005d16:	db02      	blt.n	8005d1e <_svfprintf_r+0x54e>
 8005d18:	45a8      	cmp	r8, r5
 8005d1a:	f280 81cf 	bge.w	80060bc <_svfprintf_r+0x8ec>
 8005d1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d20:	3b02      	subs	r3, #2
 8005d22:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d26:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8005d2a:	f021 0120 	bic.w	r1, r1, #32
 8005d2e:	2941      	cmp	r1, #65	; 0x41
 8005d30:	bf08      	it	eq
 8005d32:	320f      	addeq	r2, #15
 8005d34:	f105 33ff 	add.w	r3, r5, #4294967295
 8005d38:	bf06      	itte	eq
 8005d3a:	b2d2      	uxtbeq	r2, r2
 8005d3c:	2101      	moveq	r1, #1
 8005d3e:	2100      	movne	r1, #0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8005d46:	bfb4      	ite	lt
 8005d48:	222d      	movlt	r2, #45	; 0x2d
 8005d4a:	222b      	movge	r2, #43	; 0x2b
 8005d4c:	9320      	str	r3, [sp, #128]	; 0x80
 8005d4e:	bfb8      	it	lt
 8005d50:	f1c5 0301 	rsblt	r3, r5, #1
 8005d54:	2b09      	cmp	r3, #9
 8005d56:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8005d5a:	f340 819e 	ble.w	800609a <_svfprintf_r+0x8ca>
 8005d5e:	260a      	movs	r6, #10
 8005d60:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005d64:	fb93 f5f6 	sdiv	r5, r3, r6
 8005d68:	4611      	mov	r1, r2
 8005d6a:	fb06 3015 	mls	r0, r6, r5, r3
 8005d6e:	3030      	adds	r0, #48	; 0x30
 8005d70:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005d74:	4618      	mov	r0, r3
 8005d76:	2863      	cmp	r0, #99	; 0x63
 8005d78:	462b      	mov	r3, r5
 8005d7a:	f102 32ff 	add.w	r2, r2, #4294967295
 8005d7e:	dcf1      	bgt.n	8005d64 <_svfprintf_r+0x594>
 8005d80:	3330      	adds	r3, #48	; 0x30
 8005d82:	1e88      	subs	r0, r1, #2
 8005d84:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d88:	4603      	mov	r3, r0
 8005d8a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005d8e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8005d92:	42ab      	cmp	r3, r5
 8005d94:	f0c0 817c 	bcc.w	8006090 <_svfprintf_r+0x8c0>
 8005d98:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005d9c:	1a52      	subs	r2, r2, r1
 8005d9e:	42a8      	cmp	r0, r5
 8005da0:	bf88      	it	hi
 8005da2:	2200      	movhi	r2, #0
 8005da4:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8005da8:	441a      	add	r2, r3
 8005daa:	ab22      	add	r3, sp, #136	; 0x88
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	9a08      	ldr	r2, [sp, #32]
 8005db0:	931a      	str	r3, [sp, #104]	; 0x68
 8005db2:	2a01      	cmp	r2, #1
 8005db4:	eb03 0802 	add.w	r8, r3, r2
 8005db8:	dc02      	bgt.n	8005dc0 <_svfprintf_r+0x5f0>
 8005dba:	f01a 0f01 	tst.w	sl, #1
 8005dbe:	d001      	beq.n	8005dc4 <_svfprintf_r+0x5f4>
 8005dc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005dc2:	4498      	add	r8, r3
 8005dc4:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8005dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dcc:	9315      	str	r3, [sp, #84]	; 0x54
 8005dce:	2300      	movs	r3, #0
 8005dd0:	461d      	mov	r5, r3
 8005dd2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005dd6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005dd8:	b113      	cbz	r3, 8005de0 <_svfprintf_r+0x610>
 8005dda:	232d      	movs	r3, #45	; 0x2d
 8005ddc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005de0:	2600      	movs	r6, #0
 8005de2:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8005de6:	4546      	cmp	r6, r8
 8005de8:	4633      	mov	r3, r6
 8005dea:	bfb8      	it	lt
 8005dec:	4643      	movlt	r3, r8
 8005dee:	9315      	str	r3, [sp, #84]	; 0x54
 8005df0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005df4:	b113      	cbz	r3, 8005dfc <_svfprintf_r+0x62c>
 8005df6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005df8:	3301      	adds	r3, #1
 8005dfa:	9315      	str	r3, [sp, #84]	; 0x54
 8005dfc:	f01a 0302 	ands.w	r3, sl, #2
 8005e00:	931c      	str	r3, [sp, #112]	; 0x70
 8005e02:	bf1e      	ittt	ne
 8005e04:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8005e06:	3302      	addne	r3, #2
 8005e08:	9315      	strne	r3, [sp, #84]	; 0x54
 8005e0a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8005e0e:	931d      	str	r3, [sp, #116]	; 0x74
 8005e10:	d121      	bne.n	8005e56 <_svfprintf_r+0x686>
 8005e12:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005e16:	1a9b      	subs	r3, r3, r2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	9317      	str	r3, [sp, #92]	; 0x5c
 8005e1c:	dd1b      	ble.n	8005e56 <_svfprintf_r+0x686>
 8005e1e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005e22:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005e24:	3301      	adds	r3, #1
 8005e26:	2810      	cmp	r0, #16
 8005e28:	4842      	ldr	r0, [pc, #264]	; (8005f34 <_svfprintf_r+0x764>)
 8005e2a:	f104 0108 	add.w	r1, r4, #8
 8005e2e:	6020      	str	r0, [r4, #0]
 8005e30:	f300 82e6 	bgt.w	8006400 <_svfprintf_r+0xc30>
 8005e34:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005e36:	2b07      	cmp	r3, #7
 8005e38:	4402      	add	r2, r0
 8005e3a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005e3e:	6060      	str	r0, [r4, #4]
 8005e40:	f340 82f3 	ble.w	800642a <_svfprintf_r+0xc5a>
 8005e44:	4659      	mov	r1, fp
 8005e46:	4648      	mov	r0, r9
 8005e48:	aa26      	add	r2, sp, #152	; 0x98
 8005e4a:	f004 f9b9 	bl	800a1c0 <__ssprint_r>
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	f040 8636 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8005e54:	ac29      	add	r4, sp, #164	; 0xa4
 8005e56:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005e5a:	b173      	cbz	r3, 8005e7a <_svfprintf_r+0x6aa>
 8005e5c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005e60:	6023      	str	r3, [r4, #0]
 8005e62:	2301      	movs	r3, #1
 8005e64:	6063      	str	r3, [r4, #4]
 8005e66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005e68:	3301      	adds	r3, #1
 8005e6a:	9328      	str	r3, [sp, #160]	; 0xa0
 8005e6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005e6e:	3301      	adds	r3, #1
 8005e70:	2b07      	cmp	r3, #7
 8005e72:	9327      	str	r3, [sp, #156]	; 0x9c
 8005e74:	f300 82db 	bgt.w	800642e <_svfprintf_r+0xc5e>
 8005e78:	3408      	adds	r4, #8
 8005e7a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005e7c:	b16b      	cbz	r3, 8005e9a <_svfprintf_r+0x6ca>
 8005e7e:	ab1f      	add	r3, sp, #124	; 0x7c
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	2302      	movs	r3, #2
 8005e84:	6063      	str	r3, [r4, #4]
 8005e86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005e88:	3302      	adds	r3, #2
 8005e8a:	9328      	str	r3, [sp, #160]	; 0xa0
 8005e8c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005e8e:	3301      	adds	r3, #1
 8005e90:	2b07      	cmp	r3, #7
 8005e92:	9327      	str	r3, [sp, #156]	; 0x9c
 8005e94:	f300 82d5 	bgt.w	8006442 <_svfprintf_r+0xc72>
 8005e98:	3408      	adds	r4, #8
 8005e9a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005e9c:	2b80      	cmp	r3, #128	; 0x80
 8005e9e:	d121      	bne.n	8005ee4 <_svfprintf_r+0x714>
 8005ea0:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005ea4:	1a9b      	subs	r3, r3, r2
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	9317      	str	r3, [sp, #92]	; 0x5c
 8005eaa:	dd1b      	ble.n	8005ee4 <_svfprintf_r+0x714>
 8005eac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005eb0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	2810      	cmp	r0, #16
 8005eb6:	4820      	ldr	r0, [pc, #128]	; (8005f38 <_svfprintf_r+0x768>)
 8005eb8:	f104 0108 	add.w	r1, r4, #8
 8005ebc:	6020      	str	r0, [r4, #0]
 8005ebe:	f300 82ca 	bgt.w	8006456 <_svfprintf_r+0xc86>
 8005ec2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005ec4:	2b07      	cmp	r3, #7
 8005ec6:	4402      	add	r2, r0
 8005ec8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005ecc:	6060      	str	r0, [r4, #4]
 8005ece:	f340 82d7 	ble.w	8006480 <_svfprintf_r+0xcb0>
 8005ed2:	4659      	mov	r1, fp
 8005ed4:	4648      	mov	r0, r9
 8005ed6:	aa26      	add	r2, sp, #152	; 0x98
 8005ed8:	f004 f972 	bl	800a1c0 <__ssprint_r>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f040 85ef 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8005ee2:	ac29      	add	r4, sp, #164	; 0xa4
 8005ee4:	eba6 0608 	sub.w	r6, r6, r8
 8005ee8:	2e00      	cmp	r6, #0
 8005eea:	dd27      	ble.n	8005f3c <_svfprintf_r+0x76c>
 8005eec:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005ef0:	4811      	ldr	r0, [pc, #68]	; (8005f38 <_svfprintf_r+0x768>)
 8005ef2:	2e10      	cmp	r6, #16
 8005ef4:	f103 0301 	add.w	r3, r3, #1
 8005ef8:	f104 0108 	add.w	r1, r4, #8
 8005efc:	6020      	str	r0, [r4, #0]
 8005efe:	f300 82c1 	bgt.w	8006484 <_svfprintf_r+0xcb4>
 8005f02:	6066      	str	r6, [r4, #4]
 8005f04:	2b07      	cmp	r3, #7
 8005f06:	4416      	add	r6, r2
 8005f08:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005f0c:	f340 82cd 	ble.w	80064aa <_svfprintf_r+0xcda>
 8005f10:	4659      	mov	r1, fp
 8005f12:	4648      	mov	r0, r9
 8005f14:	aa26      	add	r2, sp, #152	; 0x98
 8005f16:	f004 f953 	bl	800a1c0 <__ssprint_r>
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	f040 85d0 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8005f20:	ac29      	add	r4, sp, #164	; 0xa4
 8005f22:	e00b      	b.n	8005f3c <_svfprintf_r+0x76c>
 8005f24:	0800c9a0 	.word	0x0800c9a0
 8005f28:	0800c9b1 	.word	0x0800c9b1
 8005f2c:	40300000 	.word	0x40300000
 8005f30:	3fe00000 	.word	0x3fe00000
 8005f34:	0800c9c4 	.word	0x0800c9c4
 8005f38:	0800c9d4 	.word	0x0800c9d4
 8005f3c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005f40:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005f42:	f040 82b9 	bne.w	80064b8 <_svfprintf_r+0xce8>
 8005f46:	9b07      	ldr	r3, [sp, #28]
 8005f48:	4446      	add	r6, r8
 8005f4a:	e9c4 3800 	strd	r3, r8, [r4]
 8005f4e:	9628      	str	r6, [sp, #160]	; 0xa0
 8005f50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005f52:	3301      	adds	r3, #1
 8005f54:	2b07      	cmp	r3, #7
 8005f56:	9327      	str	r3, [sp, #156]	; 0x9c
 8005f58:	f300 82f4 	bgt.w	8006544 <_svfprintf_r+0xd74>
 8005f5c:	3408      	adds	r4, #8
 8005f5e:	f01a 0f04 	tst.w	sl, #4
 8005f62:	f040 858e 	bne.w	8006a82 <_svfprintf_r+0x12b2>
 8005f66:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005f6a:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005f6c:	428a      	cmp	r2, r1
 8005f6e:	bfac      	ite	ge
 8005f70:	189b      	addge	r3, r3, r2
 8005f72:	185b      	addlt	r3, r3, r1
 8005f74:	9313      	str	r3, [sp, #76]	; 0x4c
 8005f76:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005f78:	b13b      	cbz	r3, 8005f8a <_svfprintf_r+0x7ba>
 8005f7a:	4659      	mov	r1, fp
 8005f7c:	4648      	mov	r0, r9
 8005f7e:	aa26      	add	r2, sp, #152	; 0x98
 8005f80:	f004 f91e 	bl	800a1c0 <__ssprint_r>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	f040 859b 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	9327      	str	r3, [sp, #156]	; 0x9c
 8005f8e:	2f00      	cmp	r7, #0
 8005f90:	f040 85b2 	bne.w	8006af8 <_svfprintf_r+0x1328>
 8005f94:	ac29      	add	r4, sp, #164	; 0xa4
 8005f96:	e0e3      	b.n	8006160 <_svfprintf_r+0x990>
 8005f98:	ab39      	add	r3, sp, #228	; 0xe4
 8005f9a:	9307      	str	r3, [sp, #28]
 8005f9c:	e631      	b.n	8005c02 <_svfprintf_r+0x432>
 8005f9e:	9f07      	ldr	r7, [sp, #28]
 8005fa0:	e62f      	b.n	8005c02 <_svfprintf_r+0x432>
 8005fa2:	f04f 0806 	mov.w	r8, #6
 8005fa6:	e62c      	b.n	8005c02 <_svfprintf_r+0x432>
 8005fa8:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005fac:	e69a      	b.n	8005ce4 <_svfprintf_r+0x514>
 8005fae:	f803 0b01 	strb.w	r0, [r3], #1
 8005fb2:	1aca      	subs	r2, r1, r3
 8005fb4:	2a00      	cmp	r2, #0
 8005fb6:	dafa      	bge.n	8005fae <_svfprintf_r+0x7de>
 8005fb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005fba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fbc:	3201      	adds	r2, #1
 8005fbe:	f103 0301 	add.w	r3, r3, #1
 8005fc2:	bfb8      	it	lt
 8005fc4:	2300      	movlt	r3, #0
 8005fc6:	441d      	add	r5, r3
 8005fc8:	e69c      	b.n	8005d04 <_svfprintf_r+0x534>
 8005fca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005fcc:	462b      	mov	r3, r5
 8005fce:	2030      	movs	r0, #48	; 0x30
 8005fd0:	18a9      	adds	r1, r5, r2
 8005fd2:	e7ee      	b.n	8005fb2 <_svfprintf_r+0x7e2>
 8005fd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fd6:	2b46      	cmp	r3, #70	; 0x46
 8005fd8:	d005      	beq.n	8005fe6 <_svfprintf_r+0x816>
 8005fda:	2b45      	cmp	r3, #69	; 0x45
 8005fdc:	d11b      	bne.n	8006016 <_svfprintf_r+0x846>
 8005fde:	f108 0601 	add.w	r6, r8, #1
 8005fe2:	2302      	movs	r3, #2
 8005fe4:	e001      	b.n	8005fea <_svfprintf_r+0x81a>
 8005fe6:	4646      	mov	r6, r8
 8005fe8:	2303      	movs	r3, #3
 8005fea:	aa24      	add	r2, sp, #144	; 0x90
 8005fec:	9204      	str	r2, [sp, #16]
 8005fee:	aa21      	add	r2, sp, #132	; 0x84
 8005ff0:	9203      	str	r2, [sp, #12]
 8005ff2:	aa20      	add	r2, sp, #128	; 0x80
 8005ff4:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005ff8:	9300      	str	r3, [sp, #0]
 8005ffa:	4648      	mov	r0, r9
 8005ffc:	462b      	mov	r3, r5
 8005ffe:	9a08      	ldr	r2, [sp, #32]
 8006000:	f002 f95a 	bl	80082b8 <_dtoa_r>
 8006004:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006006:	9007      	str	r0, [sp, #28]
 8006008:	2b47      	cmp	r3, #71	; 0x47
 800600a:	d106      	bne.n	800601a <_svfprintf_r+0x84a>
 800600c:	f01a 0f01 	tst.w	sl, #1
 8006010:	d103      	bne.n	800601a <_svfprintf_r+0x84a>
 8006012:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006014:	e676      	b.n	8005d04 <_svfprintf_r+0x534>
 8006016:	4646      	mov	r6, r8
 8006018:	e7e3      	b.n	8005fe2 <_svfprintf_r+0x812>
 800601a:	9b07      	ldr	r3, [sp, #28]
 800601c:	4433      	add	r3, r6
 800601e:	930d      	str	r3, [sp, #52]	; 0x34
 8006020:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006022:	2b46      	cmp	r3, #70	; 0x46
 8006024:	d111      	bne.n	800604a <_svfprintf_r+0x87a>
 8006026:	9b07      	ldr	r3, [sp, #28]
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	2b30      	cmp	r3, #48	; 0x30
 800602c:	d109      	bne.n	8006042 <_svfprintf_r+0x872>
 800602e:	2200      	movs	r2, #0
 8006030:	2300      	movs	r3, #0
 8006032:	4629      	mov	r1, r5
 8006034:	9808      	ldr	r0, [sp, #32]
 8006036:	f7fa fcb7 	bl	80009a8 <__aeabi_dcmpeq>
 800603a:	b910      	cbnz	r0, 8006042 <_svfprintf_r+0x872>
 800603c:	f1c6 0601 	rsb	r6, r6, #1
 8006040:	9620      	str	r6, [sp, #128]	; 0x80
 8006042:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006044:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006046:	441a      	add	r2, r3
 8006048:	920d      	str	r2, [sp, #52]	; 0x34
 800604a:	2200      	movs	r2, #0
 800604c:	2300      	movs	r3, #0
 800604e:	4629      	mov	r1, r5
 8006050:	9808      	ldr	r0, [sp, #32]
 8006052:	f7fa fca9 	bl	80009a8 <__aeabi_dcmpeq>
 8006056:	b108      	cbz	r0, 800605c <_svfprintf_r+0x88c>
 8006058:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800605a:	9324      	str	r3, [sp, #144]	; 0x90
 800605c:	2230      	movs	r2, #48	; 0x30
 800605e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006060:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006062:	4299      	cmp	r1, r3
 8006064:	d9d5      	bls.n	8006012 <_svfprintf_r+0x842>
 8006066:	1c59      	adds	r1, r3, #1
 8006068:	9124      	str	r1, [sp, #144]	; 0x90
 800606a:	701a      	strb	r2, [r3, #0]
 800606c:	e7f7      	b.n	800605e <_svfprintf_r+0x88e>
 800606e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006070:	2b46      	cmp	r3, #70	; 0x46
 8006072:	f47f ae57 	bne.w	8005d24 <_svfprintf_r+0x554>
 8006076:	f00a 0301 	and.w	r3, sl, #1
 800607a:	2d00      	cmp	r5, #0
 800607c:	ea43 0308 	orr.w	r3, r3, r8
 8006080:	dd18      	ble.n	80060b4 <_svfprintf_r+0x8e4>
 8006082:	b383      	cbz	r3, 80060e6 <_svfprintf_r+0x916>
 8006084:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006086:	18eb      	adds	r3, r5, r3
 8006088:	4498      	add	r8, r3
 800608a:	2366      	movs	r3, #102	; 0x66
 800608c:	930b      	str	r3, [sp, #44]	; 0x2c
 800608e:	e030      	b.n	80060f2 <_svfprintf_r+0x922>
 8006090:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006094:	f802 6b01 	strb.w	r6, [r2], #1
 8006098:	e67b      	b.n	8005d92 <_svfprintf_r+0x5c2>
 800609a:	b941      	cbnz	r1, 80060ae <_svfprintf_r+0x8de>
 800609c:	2230      	movs	r2, #48	; 0x30
 800609e:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80060a2:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80060a6:	3330      	adds	r3, #48	; 0x30
 80060a8:	f802 3b01 	strb.w	r3, [r2], #1
 80060ac:	e67d      	b.n	8005daa <_svfprintf_r+0x5da>
 80060ae:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80060b2:	e7f8      	b.n	80060a6 <_svfprintf_r+0x8d6>
 80060b4:	b1cb      	cbz	r3, 80060ea <_svfprintf_r+0x91a>
 80060b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80060b8:	3301      	adds	r3, #1
 80060ba:	e7e5      	b.n	8006088 <_svfprintf_r+0x8b8>
 80060bc:	9b08      	ldr	r3, [sp, #32]
 80060be:	429d      	cmp	r5, r3
 80060c0:	db07      	blt.n	80060d2 <_svfprintf_r+0x902>
 80060c2:	f01a 0f01 	tst.w	sl, #1
 80060c6:	d029      	beq.n	800611c <_svfprintf_r+0x94c>
 80060c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80060ca:	eb05 0803 	add.w	r8, r5, r3
 80060ce:	2367      	movs	r3, #103	; 0x67
 80060d0:	e7dc      	b.n	800608c <_svfprintf_r+0x8bc>
 80060d2:	9b08      	ldr	r3, [sp, #32]
 80060d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060d6:	2d00      	cmp	r5, #0
 80060d8:	eb03 0802 	add.w	r8, r3, r2
 80060dc:	dcf7      	bgt.n	80060ce <_svfprintf_r+0x8fe>
 80060de:	f1c5 0301 	rsb	r3, r5, #1
 80060e2:	4498      	add	r8, r3
 80060e4:	e7f3      	b.n	80060ce <_svfprintf_r+0x8fe>
 80060e6:	46a8      	mov	r8, r5
 80060e8:	e7cf      	b.n	800608a <_svfprintf_r+0x8ba>
 80060ea:	2366      	movs	r3, #102	; 0x66
 80060ec:	f04f 0801 	mov.w	r8, #1
 80060f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80060f2:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80060f6:	930d      	str	r3, [sp, #52]	; 0x34
 80060f8:	d023      	beq.n	8006142 <_svfprintf_r+0x972>
 80060fa:	2300      	movs	r3, #0
 80060fc:	2d00      	cmp	r5, #0
 80060fe:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8006102:	f77f ae68 	ble.w	8005dd6 <_svfprintf_r+0x606>
 8006106:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	2bff      	cmp	r3, #255	; 0xff
 800610c:	d108      	bne.n	8006120 <_svfprintf_r+0x950>
 800610e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006112:	4413      	add	r3, r2
 8006114:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006116:	fb02 8803 	mla	r8, r2, r3, r8
 800611a:	e65c      	b.n	8005dd6 <_svfprintf_r+0x606>
 800611c:	46a8      	mov	r8, r5
 800611e:	e7d6      	b.n	80060ce <_svfprintf_r+0x8fe>
 8006120:	42ab      	cmp	r3, r5
 8006122:	daf4      	bge.n	800610e <_svfprintf_r+0x93e>
 8006124:	1aed      	subs	r5, r5, r3
 8006126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006128:	785b      	ldrb	r3, [r3, #1]
 800612a:	b133      	cbz	r3, 800613a <_svfprintf_r+0x96a>
 800612c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800612e:	3301      	adds	r3, #1
 8006130:	930d      	str	r3, [sp, #52]	; 0x34
 8006132:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006134:	3301      	adds	r3, #1
 8006136:	930e      	str	r3, [sp, #56]	; 0x38
 8006138:	e7e5      	b.n	8006106 <_svfprintf_r+0x936>
 800613a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800613c:	3301      	adds	r3, #1
 800613e:	930c      	str	r3, [sp, #48]	; 0x30
 8006140:	e7e1      	b.n	8006106 <_svfprintf_r+0x936>
 8006142:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006144:	930c      	str	r3, [sp, #48]	; 0x30
 8006146:	e646      	b.n	8005dd6 <_svfprintf_r+0x606>
 8006148:	4632      	mov	r2, r6
 800614a:	f852 3b04 	ldr.w	r3, [r2], #4
 800614e:	f01a 0f20 	tst.w	sl, #32
 8006152:	920a      	str	r2, [sp, #40]	; 0x28
 8006154:	d009      	beq.n	800616a <_svfprintf_r+0x99a>
 8006156:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006158:	4610      	mov	r0, r2
 800615a:	17d1      	asrs	r1, r2, #31
 800615c:	e9c3 0100 	strd	r0, r1, [r3]
 8006160:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006162:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006164:	9307      	str	r3, [sp, #28]
 8006166:	f7ff bb6f 	b.w	8005848 <_svfprintf_r+0x78>
 800616a:	f01a 0f10 	tst.w	sl, #16
 800616e:	d002      	beq.n	8006176 <_svfprintf_r+0x9a6>
 8006170:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006172:	601a      	str	r2, [r3, #0]
 8006174:	e7f4      	b.n	8006160 <_svfprintf_r+0x990>
 8006176:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800617a:	d002      	beq.n	8006182 <_svfprintf_r+0x9b2>
 800617c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800617e:	801a      	strh	r2, [r3, #0]
 8006180:	e7ee      	b.n	8006160 <_svfprintf_r+0x990>
 8006182:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006186:	d0f3      	beq.n	8006170 <_svfprintf_r+0x9a0>
 8006188:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800618a:	701a      	strb	r2, [r3, #0]
 800618c:	e7e8      	b.n	8006160 <_svfprintf_r+0x990>
 800618e:	f04a 0a10 	orr.w	sl, sl, #16
 8006192:	f01a 0f20 	tst.w	sl, #32
 8006196:	d01e      	beq.n	80061d6 <_svfprintf_r+0xa06>
 8006198:	3607      	adds	r6, #7
 800619a:	f026 0307 	bic.w	r3, r6, #7
 800619e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80061a2:	930a      	str	r3, [sp, #40]	; 0x28
 80061a4:	2300      	movs	r3, #0
 80061a6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80061aa:	2200      	movs	r2, #0
 80061ac:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80061b0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80061b4:	f000 84b1 	beq.w	8006b1a <_svfprintf_r+0x134a>
 80061b8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80061bc:	920c      	str	r2, [sp, #48]	; 0x30
 80061be:	ea56 0207 	orrs.w	r2, r6, r7
 80061c2:	f040 84b0 	bne.w	8006b26 <_svfprintf_r+0x1356>
 80061c6:	f1b8 0f00 	cmp.w	r8, #0
 80061ca:	f000 8103 	beq.w	80063d4 <_svfprintf_r+0xc04>
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	f040 84ac 	bne.w	8006b2c <_svfprintf_r+0x135c>
 80061d4:	e098      	b.n	8006308 <_svfprintf_r+0xb38>
 80061d6:	1d33      	adds	r3, r6, #4
 80061d8:	f01a 0f10 	tst.w	sl, #16
 80061dc:	930a      	str	r3, [sp, #40]	; 0x28
 80061de:	d001      	beq.n	80061e4 <_svfprintf_r+0xa14>
 80061e0:	6836      	ldr	r6, [r6, #0]
 80061e2:	e003      	b.n	80061ec <_svfprintf_r+0xa1c>
 80061e4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80061e8:	d002      	beq.n	80061f0 <_svfprintf_r+0xa20>
 80061ea:	8836      	ldrh	r6, [r6, #0]
 80061ec:	2700      	movs	r7, #0
 80061ee:	e7d9      	b.n	80061a4 <_svfprintf_r+0x9d4>
 80061f0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80061f4:	d0f4      	beq.n	80061e0 <_svfprintf_r+0xa10>
 80061f6:	7836      	ldrb	r6, [r6, #0]
 80061f8:	e7f8      	b.n	80061ec <_svfprintf_r+0xa1c>
 80061fa:	4633      	mov	r3, r6
 80061fc:	f853 6b04 	ldr.w	r6, [r3], #4
 8006200:	2278      	movs	r2, #120	; 0x78
 8006202:	930a      	str	r3, [sp, #40]	; 0x28
 8006204:	f647 0330 	movw	r3, #30768	; 0x7830
 8006208:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800620c:	4ba8      	ldr	r3, [pc, #672]	; (80064b0 <_svfprintf_r+0xce0>)
 800620e:	2700      	movs	r7, #0
 8006210:	931b      	str	r3, [sp, #108]	; 0x6c
 8006212:	f04a 0a02 	orr.w	sl, sl, #2
 8006216:	2302      	movs	r3, #2
 8006218:	920b      	str	r2, [sp, #44]	; 0x2c
 800621a:	e7c6      	b.n	80061aa <_svfprintf_r+0x9da>
 800621c:	4632      	mov	r2, r6
 800621e:	2500      	movs	r5, #0
 8006220:	f852 3b04 	ldr.w	r3, [r2], #4
 8006224:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006228:	9307      	str	r3, [sp, #28]
 800622a:	920a      	str	r2, [sp, #40]	; 0x28
 800622c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8006230:	d010      	beq.n	8006254 <_svfprintf_r+0xa84>
 8006232:	4642      	mov	r2, r8
 8006234:	4629      	mov	r1, r5
 8006236:	9807      	ldr	r0, [sp, #28]
 8006238:	f003 fa24 	bl	8009684 <memchr>
 800623c:	4607      	mov	r7, r0
 800623e:	2800      	cmp	r0, #0
 8006240:	f43f ac85 	beq.w	8005b4e <_svfprintf_r+0x37e>
 8006244:	9b07      	ldr	r3, [sp, #28]
 8006246:	462f      	mov	r7, r5
 8006248:	462e      	mov	r6, r5
 800624a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800624e:	eba0 0803 	sub.w	r8, r0, r3
 8006252:	e5c8      	b.n	8005de6 <_svfprintf_r+0x616>
 8006254:	9807      	ldr	r0, [sp, #28]
 8006256:	f7f9 ff7b 	bl	8000150 <strlen>
 800625a:	462f      	mov	r7, r5
 800625c:	4680      	mov	r8, r0
 800625e:	e476      	b.n	8005b4e <_svfprintf_r+0x37e>
 8006260:	f04a 0a10 	orr.w	sl, sl, #16
 8006264:	f01a 0f20 	tst.w	sl, #32
 8006268:	d007      	beq.n	800627a <_svfprintf_r+0xaaa>
 800626a:	3607      	adds	r6, #7
 800626c:	f026 0307 	bic.w	r3, r6, #7
 8006270:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006274:	930a      	str	r3, [sp, #40]	; 0x28
 8006276:	2301      	movs	r3, #1
 8006278:	e797      	b.n	80061aa <_svfprintf_r+0x9da>
 800627a:	1d33      	adds	r3, r6, #4
 800627c:	f01a 0f10 	tst.w	sl, #16
 8006280:	930a      	str	r3, [sp, #40]	; 0x28
 8006282:	d001      	beq.n	8006288 <_svfprintf_r+0xab8>
 8006284:	6836      	ldr	r6, [r6, #0]
 8006286:	e003      	b.n	8006290 <_svfprintf_r+0xac0>
 8006288:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800628c:	d002      	beq.n	8006294 <_svfprintf_r+0xac4>
 800628e:	8836      	ldrh	r6, [r6, #0]
 8006290:	2700      	movs	r7, #0
 8006292:	e7f0      	b.n	8006276 <_svfprintf_r+0xaa6>
 8006294:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006298:	d0f4      	beq.n	8006284 <_svfprintf_r+0xab4>
 800629a:	7836      	ldrb	r6, [r6, #0]
 800629c:	e7f8      	b.n	8006290 <_svfprintf_r+0xac0>
 800629e:	4b85      	ldr	r3, [pc, #532]	; (80064b4 <_svfprintf_r+0xce4>)
 80062a0:	f01a 0f20 	tst.w	sl, #32
 80062a4:	931b      	str	r3, [sp, #108]	; 0x6c
 80062a6:	d019      	beq.n	80062dc <_svfprintf_r+0xb0c>
 80062a8:	3607      	adds	r6, #7
 80062aa:	f026 0307 	bic.w	r3, r6, #7
 80062ae:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80062b2:	930a      	str	r3, [sp, #40]	; 0x28
 80062b4:	f01a 0f01 	tst.w	sl, #1
 80062b8:	d00a      	beq.n	80062d0 <_svfprintf_r+0xb00>
 80062ba:	ea56 0307 	orrs.w	r3, r6, r7
 80062be:	d007      	beq.n	80062d0 <_svfprintf_r+0xb00>
 80062c0:	2330      	movs	r3, #48	; 0x30
 80062c2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80062c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062c8:	f04a 0a02 	orr.w	sl, sl, #2
 80062cc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80062d0:	2302      	movs	r3, #2
 80062d2:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80062d6:	e768      	b.n	80061aa <_svfprintf_r+0x9da>
 80062d8:	4b75      	ldr	r3, [pc, #468]	; (80064b0 <_svfprintf_r+0xce0>)
 80062da:	e7e1      	b.n	80062a0 <_svfprintf_r+0xad0>
 80062dc:	1d33      	adds	r3, r6, #4
 80062de:	f01a 0f10 	tst.w	sl, #16
 80062e2:	930a      	str	r3, [sp, #40]	; 0x28
 80062e4:	d001      	beq.n	80062ea <_svfprintf_r+0xb1a>
 80062e6:	6836      	ldr	r6, [r6, #0]
 80062e8:	e003      	b.n	80062f2 <_svfprintf_r+0xb22>
 80062ea:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80062ee:	d002      	beq.n	80062f6 <_svfprintf_r+0xb26>
 80062f0:	8836      	ldrh	r6, [r6, #0]
 80062f2:	2700      	movs	r7, #0
 80062f4:	e7de      	b.n	80062b4 <_svfprintf_r+0xae4>
 80062f6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80062fa:	d0f4      	beq.n	80062e6 <_svfprintf_r+0xb16>
 80062fc:	7836      	ldrb	r6, [r6, #0]
 80062fe:	e7f8      	b.n	80062f2 <_svfprintf_r+0xb22>
 8006300:	2f00      	cmp	r7, #0
 8006302:	bf08      	it	eq
 8006304:	2e0a      	cmpeq	r6, #10
 8006306:	d206      	bcs.n	8006316 <_svfprintf_r+0xb46>
 8006308:	3630      	adds	r6, #48	; 0x30
 800630a:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800630e:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8006312:	f000 bc2d 	b.w	8006b70 <_svfprintf_r+0x13a0>
 8006316:	2300      	movs	r3, #0
 8006318:	9308      	str	r3, [sp, #32]
 800631a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800631c:	ad52      	add	r5, sp, #328	; 0x148
 800631e:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8006322:	1e6b      	subs	r3, r5, #1
 8006324:	9307      	str	r3, [sp, #28]
 8006326:	220a      	movs	r2, #10
 8006328:	2300      	movs	r3, #0
 800632a:	4630      	mov	r0, r6
 800632c:	4639      	mov	r1, r7
 800632e:	f7fa fbab 	bl	8000a88 <__aeabi_uldivmod>
 8006332:	9b08      	ldr	r3, [sp, #32]
 8006334:	3230      	adds	r2, #48	; 0x30
 8006336:	3301      	adds	r3, #1
 8006338:	f805 2c01 	strb.w	r2, [r5, #-1]
 800633c:	9308      	str	r3, [sp, #32]
 800633e:	f1ba 0f00 	cmp.w	sl, #0
 8006342:	d019      	beq.n	8006378 <_svfprintf_r+0xba8>
 8006344:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006346:	9a08      	ldr	r2, [sp, #32]
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d114      	bne.n	8006378 <_svfprintf_r+0xba8>
 800634e:	2aff      	cmp	r2, #255	; 0xff
 8006350:	d012      	beq.n	8006378 <_svfprintf_r+0xba8>
 8006352:	2f00      	cmp	r7, #0
 8006354:	bf08      	it	eq
 8006356:	2e0a      	cmpeq	r6, #10
 8006358:	d30e      	bcc.n	8006378 <_svfprintf_r+0xba8>
 800635a:	9b07      	ldr	r3, [sp, #28]
 800635c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800635e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8006360:	1a9b      	subs	r3, r3, r2
 8006362:	4618      	mov	r0, r3
 8006364:	9307      	str	r3, [sp, #28]
 8006366:	f003 ff18 	bl	800a19a <strncpy>
 800636a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800636c:	785d      	ldrb	r5, [r3, #1]
 800636e:	b1ed      	cbz	r5, 80063ac <_svfprintf_r+0xbdc>
 8006370:	3301      	adds	r3, #1
 8006372:	930e      	str	r3, [sp, #56]	; 0x38
 8006374:	2300      	movs	r3, #0
 8006376:	9308      	str	r3, [sp, #32]
 8006378:	220a      	movs	r2, #10
 800637a:	2300      	movs	r3, #0
 800637c:	4630      	mov	r0, r6
 800637e:	4639      	mov	r1, r7
 8006380:	f7fa fb82 	bl	8000a88 <__aeabi_uldivmod>
 8006384:	2f00      	cmp	r7, #0
 8006386:	bf08      	it	eq
 8006388:	2e0a      	cmpeq	r6, #10
 800638a:	d20b      	bcs.n	80063a4 <_svfprintf_r+0xbd4>
 800638c:	2700      	movs	r7, #0
 800638e:	9b07      	ldr	r3, [sp, #28]
 8006390:	aa52      	add	r2, sp, #328	; 0x148
 8006392:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006396:	4646      	mov	r6, r8
 8006398:	eba2 0803 	sub.w	r8, r2, r3
 800639c:	463d      	mov	r5, r7
 800639e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80063a2:	e520      	b.n	8005de6 <_svfprintf_r+0x616>
 80063a4:	4606      	mov	r6, r0
 80063a6:	460f      	mov	r7, r1
 80063a8:	9d07      	ldr	r5, [sp, #28]
 80063aa:	e7ba      	b.n	8006322 <_svfprintf_r+0xb52>
 80063ac:	9508      	str	r5, [sp, #32]
 80063ae:	e7e3      	b.n	8006378 <_svfprintf_r+0xba8>
 80063b0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80063b2:	f006 030f 	and.w	r3, r6, #15
 80063b6:	5cd3      	ldrb	r3, [r2, r3]
 80063b8:	9a07      	ldr	r2, [sp, #28]
 80063ba:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80063be:	0933      	lsrs	r3, r6, #4
 80063c0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80063c4:	9207      	str	r2, [sp, #28]
 80063c6:	093a      	lsrs	r2, r7, #4
 80063c8:	461e      	mov	r6, r3
 80063ca:	4617      	mov	r7, r2
 80063cc:	ea56 0307 	orrs.w	r3, r6, r7
 80063d0:	d1ee      	bne.n	80063b0 <_svfprintf_r+0xbe0>
 80063d2:	e7db      	b.n	800638c <_svfprintf_r+0xbbc>
 80063d4:	b933      	cbnz	r3, 80063e4 <_svfprintf_r+0xc14>
 80063d6:	f01a 0f01 	tst.w	sl, #1
 80063da:	d003      	beq.n	80063e4 <_svfprintf_r+0xc14>
 80063dc:	2330      	movs	r3, #48	; 0x30
 80063de:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80063e2:	e794      	b.n	800630e <_svfprintf_r+0xb3e>
 80063e4:	ab52      	add	r3, sp, #328	; 0x148
 80063e6:	e3c3      	b.n	8006b70 <_svfprintf_r+0x13a0>
 80063e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 838a 	beq.w	8006b04 <_svfprintf_r+0x1334>
 80063f0:	2000      	movs	r0, #0
 80063f2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80063f6:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80063fa:	960a      	str	r6, [sp, #40]	; 0x28
 80063fc:	f7ff bb3f 	b.w	8005a7e <_svfprintf_r+0x2ae>
 8006400:	2010      	movs	r0, #16
 8006402:	2b07      	cmp	r3, #7
 8006404:	4402      	add	r2, r0
 8006406:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800640a:	6060      	str	r0, [r4, #4]
 800640c:	dd08      	ble.n	8006420 <_svfprintf_r+0xc50>
 800640e:	4659      	mov	r1, fp
 8006410:	4648      	mov	r0, r9
 8006412:	aa26      	add	r2, sp, #152	; 0x98
 8006414:	f003 fed4 	bl	800a1c0 <__ssprint_r>
 8006418:	2800      	cmp	r0, #0
 800641a:	f040 8351 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 800641e:	a929      	add	r1, sp, #164	; 0xa4
 8006420:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006422:	460c      	mov	r4, r1
 8006424:	3b10      	subs	r3, #16
 8006426:	9317      	str	r3, [sp, #92]	; 0x5c
 8006428:	e4f9      	b.n	8005e1e <_svfprintf_r+0x64e>
 800642a:	460c      	mov	r4, r1
 800642c:	e513      	b.n	8005e56 <_svfprintf_r+0x686>
 800642e:	4659      	mov	r1, fp
 8006430:	4648      	mov	r0, r9
 8006432:	aa26      	add	r2, sp, #152	; 0x98
 8006434:	f003 fec4 	bl	800a1c0 <__ssprint_r>
 8006438:	2800      	cmp	r0, #0
 800643a:	f040 8341 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 800643e:	ac29      	add	r4, sp, #164	; 0xa4
 8006440:	e51b      	b.n	8005e7a <_svfprintf_r+0x6aa>
 8006442:	4659      	mov	r1, fp
 8006444:	4648      	mov	r0, r9
 8006446:	aa26      	add	r2, sp, #152	; 0x98
 8006448:	f003 feba 	bl	800a1c0 <__ssprint_r>
 800644c:	2800      	cmp	r0, #0
 800644e:	f040 8337 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006452:	ac29      	add	r4, sp, #164	; 0xa4
 8006454:	e521      	b.n	8005e9a <_svfprintf_r+0x6ca>
 8006456:	2010      	movs	r0, #16
 8006458:	2b07      	cmp	r3, #7
 800645a:	4402      	add	r2, r0
 800645c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006460:	6060      	str	r0, [r4, #4]
 8006462:	dd08      	ble.n	8006476 <_svfprintf_r+0xca6>
 8006464:	4659      	mov	r1, fp
 8006466:	4648      	mov	r0, r9
 8006468:	aa26      	add	r2, sp, #152	; 0x98
 800646a:	f003 fea9 	bl	800a1c0 <__ssprint_r>
 800646e:	2800      	cmp	r0, #0
 8006470:	f040 8326 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006474:	a929      	add	r1, sp, #164	; 0xa4
 8006476:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006478:	460c      	mov	r4, r1
 800647a:	3b10      	subs	r3, #16
 800647c:	9317      	str	r3, [sp, #92]	; 0x5c
 800647e:	e515      	b.n	8005eac <_svfprintf_r+0x6dc>
 8006480:	460c      	mov	r4, r1
 8006482:	e52f      	b.n	8005ee4 <_svfprintf_r+0x714>
 8006484:	2010      	movs	r0, #16
 8006486:	2b07      	cmp	r3, #7
 8006488:	4402      	add	r2, r0
 800648a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800648e:	6060      	str	r0, [r4, #4]
 8006490:	dd08      	ble.n	80064a4 <_svfprintf_r+0xcd4>
 8006492:	4659      	mov	r1, fp
 8006494:	4648      	mov	r0, r9
 8006496:	aa26      	add	r2, sp, #152	; 0x98
 8006498:	f003 fe92 	bl	800a1c0 <__ssprint_r>
 800649c:	2800      	cmp	r0, #0
 800649e:	f040 830f 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 80064a2:	a929      	add	r1, sp, #164	; 0xa4
 80064a4:	460c      	mov	r4, r1
 80064a6:	3e10      	subs	r6, #16
 80064a8:	e520      	b.n	8005eec <_svfprintf_r+0x71c>
 80064aa:	460c      	mov	r4, r1
 80064ac:	e546      	b.n	8005f3c <_svfprintf_r+0x76c>
 80064ae:	bf00      	nop
 80064b0:	0800c9a0 	.word	0x0800c9a0
 80064b4:	0800c9b1 	.word	0x0800c9b1
 80064b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064ba:	2b65      	cmp	r3, #101	; 0x65
 80064bc:	f340 824a 	ble.w	8006954 <_svfprintf_r+0x1184>
 80064c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80064c4:	2200      	movs	r2, #0
 80064c6:	2300      	movs	r3, #0
 80064c8:	f7fa fa6e 	bl	80009a8 <__aeabi_dcmpeq>
 80064cc:	2800      	cmp	r0, #0
 80064ce:	d06a      	beq.n	80065a6 <_svfprintf_r+0xdd6>
 80064d0:	4b6f      	ldr	r3, [pc, #444]	; (8006690 <_svfprintf_r+0xec0>)
 80064d2:	6023      	str	r3, [r4, #0]
 80064d4:	2301      	movs	r3, #1
 80064d6:	441e      	add	r6, r3
 80064d8:	6063      	str	r3, [r4, #4]
 80064da:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80064dc:	9628      	str	r6, [sp, #160]	; 0xa0
 80064de:	3301      	adds	r3, #1
 80064e0:	2b07      	cmp	r3, #7
 80064e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80064e4:	dc38      	bgt.n	8006558 <_svfprintf_r+0xd88>
 80064e6:	3408      	adds	r4, #8
 80064e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064ea:	9a08      	ldr	r2, [sp, #32]
 80064ec:	4293      	cmp	r3, r2
 80064ee:	db03      	blt.n	80064f8 <_svfprintf_r+0xd28>
 80064f0:	f01a 0f01 	tst.w	sl, #1
 80064f4:	f43f ad33 	beq.w	8005f5e <_svfprintf_r+0x78e>
 80064f8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80064fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064fc:	6023      	str	r3, [r4, #0]
 80064fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006500:	6063      	str	r3, [r4, #4]
 8006502:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006504:	4413      	add	r3, r2
 8006506:	9328      	str	r3, [sp, #160]	; 0xa0
 8006508:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800650a:	3301      	adds	r3, #1
 800650c:	2b07      	cmp	r3, #7
 800650e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006510:	dc2c      	bgt.n	800656c <_svfprintf_r+0xd9c>
 8006512:	3408      	adds	r4, #8
 8006514:	9b08      	ldr	r3, [sp, #32]
 8006516:	1e5d      	subs	r5, r3, #1
 8006518:	2d00      	cmp	r5, #0
 800651a:	f77f ad20 	ble.w	8005f5e <_svfprintf_r+0x78e>
 800651e:	f04f 0810 	mov.w	r8, #16
 8006522:	4e5c      	ldr	r6, [pc, #368]	; (8006694 <_svfprintf_r+0xec4>)
 8006524:	2d10      	cmp	r5, #16
 8006526:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800652a:	f104 0108 	add.w	r1, r4, #8
 800652e:	f103 0301 	add.w	r3, r3, #1
 8006532:	6026      	str	r6, [r4, #0]
 8006534:	dc24      	bgt.n	8006580 <_svfprintf_r+0xdb0>
 8006536:	6065      	str	r5, [r4, #4]
 8006538:	2b07      	cmp	r3, #7
 800653a:	4415      	add	r5, r2
 800653c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006540:	f340 829c 	ble.w	8006a7c <_svfprintf_r+0x12ac>
 8006544:	4659      	mov	r1, fp
 8006546:	4648      	mov	r0, r9
 8006548:	aa26      	add	r2, sp, #152	; 0x98
 800654a:	f003 fe39 	bl	800a1c0 <__ssprint_r>
 800654e:	2800      	cmp	r0, #0
 8006550:	f040 82b6 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006554:	ac29      	add	r4, sp, #164	; 0xa4
 8006556:	e502      	b.n	8005f5e <_svfprintf_r+0x78e>
 8006558:	4659      	mov	r1, fp
 800655a:	4648      	mov	r0, r9
 800655c:	aa26      	add	r2, sp, #152	; 0x98
 800655e:	f003 fe2f 	bl	800a1c0 <__ssprint_r>
 8006562:	2800      	cmp	r0, #0
 8006564:	f040 82ac 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006568:	ac29      	add	r4, sp, #164	; 0xa4
 800656a:	e7bd      	b.n	80064e8 <_svfprintf_r+0xd18>
 800656c:	4659      	mov	r1, fp
 800656e:	4648      	mov	r0, r9
 8006570:	aa26      	add	r2, sp, #152	; 0x98
 8006572:	f003 fe25 	bl	800a1c0 <__ssprint_r>
 8006576:	2800      	cmp	r0, #0
 8006578:	f040 82a2 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 800657c:	ac29      	add	r4, sp, #164	; 0xa4
 800657e:	e7c9      	b.n	8006514 <_svfprintf_r+0xd44>
 8006580:	3210      	adds	r2, #16
 8006582:	2b07      	cmp	r3, #7
 8006584:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006588:	f8c4 8004 	str.w	r8, [r4, #4]
 800658c:	dd08      	ble.n	80065a0 <_svfprintf_r+0xdd0>
 800658e:	4659      	mov	r1, fp
 8006590:	4648      	mov	r0, r9
 8006592:	aa26      	add	r2, sp, #152	; 0x98
 8006594:	f003 fe14 	bl	800a1c0 <__ssprint_r>
 8006598:	2800      	cmp	r0, #0
 800659a:	f040 8291 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 800659e:	a929      	add	r1, sp, #164	; 0xa4
 80065a0:	460c      	mov	r4, r1
 80065a2:	3d10      	subs	r5, #16
 80065a4:	e7be      	b.n	8006524 <_svfprintf_r+0xd54>
 80065a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	dc75      	bgt.n	8006698 <_svfprintf_r+0xec8>
 80065ac:	4b38      	ldr	r3, [pc, #224]	; (8006690 <_svfprintf_r+0xec0>)
 80065ae:	6023      	str	r3, [r4, #0]
 80065b0:	2301      	movs	r3, #1
 80065b2:	441e      	add	r6, r3
 80065b4:	6063      	str	r3, [r4, #4]
 80065b6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065b8:	9628      	str	r6, [sp, #160]	; 0xa0
 80065ba:	3301      	adds	r3, #1
 80065bc:	2b07      	cmp	r3, #7
 80065be:	9327      	str	r3, [sp, #156]	; 0x9c
 80065c0:	dc3e      	bgt.n	8006640 <_svfprintf_r+0xe70>
 80065c2:	3408      	adds	r4, #8
 80065c4:	9908      	ldr	r1, [sp, #32]
 80065c6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80065c8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065ca:	430a      	orrs	r2, r1
 80065cc:	f00a 0101 	and.w	r1, sl, #1
 80065d0:	430a      	orrs	r2, r1
 80065d2:	f43f acc4 	beq.w	8005f5e <_svfprintf_r+0x78e>
 80065d6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80065d8:	6022      	str	r2, [r4, #0]
 80065da:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065dc:	4413      	add	r3, r2
 80065de:	9328      	str	r3, [sp, #160]	; 0xa0
 80065e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065e2:	6062      	str	r2, [r4, #4]
 80065e4:	3301      	adds	r3, #1
 80065e6:	2b07      	cmp	r3, #7
 80065e8:	9327      	str	r3, [sp, #156]	; 0x9c
 80065ea:	dc33      	bgt.n	8006654 <_svfprintf_r+0xe84>
 80065ec:	3408      	adds	r4, #8
 80065ee:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80065f0:	2d00      	cmp	r5, #0
 80065f2:	da1c      	bge.n	800662e <_svfprintf_r+0xe5e>
 80065f4:	4623      	mov	r3, r4
 80065f6:	f04f 0810 	mov.w	r8, #16
 80065fa:	4e26      	ldr	r6, [pc, #152]	; (8006694 <_svfprintf_r+0xec4>)
 80065fc:	426d      	negs	r5, r5
 80065fe:	2d10      	cmp	r5, #16
 8006600:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006604:	f104 0408 	add.w	r4, r4, #8
 8006608:	f102 0201 	add.w	r2, r2, #1
 800660c:	601e      	str	r6, [r3, #0]
 800660e:	dc2b      	bgt.n	8006668 <_svfprintf_r+0xe98>
 8006610:	605d      	str	r5, [r3, #4]
 8006612:	2a07      	cmp	r2, #7
 8006614:	440d      	add	r5, r1
 8006616:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800661a:	dd08      	ble.n	800662e <_svfprintf_r+0xe5e>
 800661c:	4659      	mov	r1, fp
 800661e:	4648      	mov	r0, r9
 8006620:	aa26      	add	r2, sp, #152	; 0x98
 8006622:	f003 fdcd 	bl	800a1c0 <__ssprint_r>
 8006626:	2800      	cmp	r0, #0
 8006628:	f040 824a 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 800662c:	ac29      	add	r4, sp, #164	; 0xa4
 800662e:	9b07      	ldr	r3, [sp, #28]
 8006630:	9a08      	ldr	r2, [sp, #32]
 8006632:	6023      	str	r3, [r4, #0]
 8006634:	9b08      	ldr	r3, [sp, #32]
 8006636:	6063      	str	r3, [r4, #4]
 8006638:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800663a:	4413      	add	r3, r2
 800663c:	9328      	str	r3, [sp, #160]	; 0xa0
 800663e:	e487      	b.n	8005f50 <_svfprintf_r+0x780>
 8006640:	4659      	mov	r1, fp
 8006642:	4648      	mov	r0, r9
 8006644:	aa26      	add	r2, sp, #152	; 0x98
 8006646:	f003 fdbb 	bl	800a1c0 <__ssprint_r>
 800664a:	2800      	cmp	r0, #0
 800664c:	f040 8238 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006650:	ac29      	add	r4, sp, #164	; 0xa4
 8006652:	e7b7      	b.n	80065c4 <_svfprintf_r+0xdf4>
 8006654:	4659      	mov	r1, fp
 8006656:	4648      	mov	r0, r9
 8006658:	aa26      	add	r2, sp, #152	; 0x98
 800665a:	f003 fdb1 	bl	800a1c0 <__ssprint_r>
 800665e:	2800      	cmp	r0, #0
 8006660:	f040 822e 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006664:	ac29      	add	r4, sp, #164	; 0xa4
 8006666:	e7c2      	b.n	80065ee <_svfprintf_r+0xe1e>
 8006668:	3110      	adds	r1, #16
 800666a:	2a07      	cmp	r2, #7
 800666c:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006670:	f8c3 8004 	str.w	r8, [r3, #4]
 8006674:	dd08      	ble.n	8006688 <_svfprintf_r+0xeb8>
 8006676:	4659      	mov	r1, fp
 8006678:	4648      	mov	r0, r9
 800667a:	aa26      	add	r2, sp, #152	; 0x98
 800667c:	f003 fda0 	bl	800a1c0 <__ssprint_r>
 8006680:	2800      	cmp	r0, #0
 8006682:	f040 821d 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006686:	ac29      	add	r4, sp, #164	; 0xa4
 8006688:	4623      	mov	r3, r4
 800668a:	3d10      	subs	r5, #16
 800668c:	e7b7      	b.n	80065fe <_svfprintf_r+0xe2e>
 800668e:	bf00      	nop
 8006690:	0800c9c2 	.word	0x0800c9c2
 8006694:	0800c9d4 	.word	0x0800c9d4
 8006698:	9b08      	ldr	r3, [sp, #32]
 800669a:	42ab      	cmp	r3, r5
 800669c:	bfa8      	it	ge
 800669e:	462b      	movge	r3, r5
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	4698      	mov	r8, r3
 80066a4:	dd0b      	ble.n	80066be <_svfprintf_r+0xeee>
 80066a6:	9b07      	ldr	r3, [sp, #28]
 80066a8:	4446      	add	r6, r8
 80066aa:	e9c4 3800 	strd	r3, r8, [r4]
 80066ae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066b0:	9628      	str	r6, [sp, #160]	; 0xa0
 80066b2:	3301      	adds	r3, #1
 80066b4:	2b07      	cmp	r3, #7
 80066b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80066b8:	f300 808f 	bgt.w	80067da <_svfprintf_r+0x100a>
 80066bc:	3408      	adds	r4, #8
 80066be:	f1b8 0f00 	cmp.w	r8, #0
 80066c2:	bfb4      	ite	lt
 80066c4:	462e      	movlt	r6, r5
 80066c6:	eba5 0608 	subge.w	r6, r5, r8
 80066ca:	2e00      	cmp	r6, #0
 80066cc:	dd1c      	ble.n	8006708 <_svfprintf_r+0xf38>
 80066ce:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8006950 <_svfprintf_r+0x1180>
 80066d2:	2e10      	cmp	r6, #16
 80066d4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80066d8:	f104 0108 	add.w	r1, r4, #8
 80066dc:	f103 0301 	add.w	r3, r3, #1
 80066e0:	f8c4 8000 	str.w	r8, [r4]
 80066e4:	f300 8083 	bgt.w	80067ee <_svfprintf_r+0x101e>
 80066e8:	6066      	str	r6, [r4, #4]
 80066ea:	2b07      	cmp	r3, #7
 80066ec:	4416      	add	r6, r2
 80066ee:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80066f2:	f340 808f 	ble.w	8006814 <_svfprintf_r+0x1044>
 80066f6:	4659      	mov	r1, fp
 80066f8:	4648      	mov	r0, r9
 80066fa:	aa26      	add	r2, sp, #152	; 0x98
 80066fc:	f003 fd60 	bl	800a1c0 <__ssprint_r>
 8006700:	2800      	cmp	r0, #0
 8006702:	f040 81dd 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006706:	ac29      	add	r4, sp, #164	; 0xa4
 8006708:	9b07      	ldr	r3, [sp, #28]
 800670a:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800670e:	441d      	add	r5, r3
 8006710:	d00c      	beq.n	800672c <_svfprintf_r+0xf5c>
 8006712:	4e8f      	ldr	r6, [pc, #572]	; (8006950 <_svfprintf_r+0x1180>)
 8006714:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006716:	2b00      	cmp	r3, #0
 8006718:	d17e      	bne.n	8006818 <_svfprintf_r+0x1048>
 800671a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800671c:	2b00      	cmp	r3, #0
 800671e:	d17e      	bne.n	800681e <_svfprintf_r+0x104e>
 8006720:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006724:	4413      	add	r3, r2
 8006726:	429d      	cmp	r5, r3
 8006728:	bf28      	it	cs
 800672a:	461d      	movcs	r5, r3
 800672c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800672e:	9a08      	ldr	r2, [sp, #32]
 8006730:	4293      	cmp	r3, r2
 8006732:	db02      	blt.n	800673a <_svfprintf_r+0xf6a>
 8006734:	f01a 0f01 	tst.w	sl, #1
 8006738:	d00e      	beq.n	8006758 <_svfprintf_r+0xf88>
 800673a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800673c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800673e:	6023      	str	r3, [r4, #0]
 8006740:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006742:	6063      	str	r3, [r4, #4]
 8006744:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006746:	4413      	add	r3, r2
 8006748:	9328      	str	r3, [sp, #160]	; 0xa0
 800674a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800674c:	3301      	adds	r3, #1
 800674e:	2b07      	cmp	r3, #7
 8006750:	9327      	str	r3, [sp, #156]	; 0x9c
 8006752:	f300 80e8 	bgt.w	8006926 <_svfprintf_r+0x1156>
 8006756:	3408      	adds	r4, #8
 8006758:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800675a:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800675e:	440b      	add	r3, r1
 8006760:	1b8e      	subs	r6, r1, r6
 8006762:	1b5a      	subs	r2, r3, r5
 8006764:	4296      	cmp	r6, r2
 8006766:	bfa8      	it	ge
 8006768:	4616      	movge	r6, r2
 800676a:	2e00      	cmp	r6, #0
 800676c:	dd0b      	ble.n	8006786 <_svfprintf_r+0xfb6>
 800676e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006770:	e9c4 5600 	strd	r5, r6, [r4]
 8006774:	4433      	add	r3, r6
 8006776:	9328      	str	r3, [sp, #160]	; 0xa0
 8006778:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800677a:	3301      	adds	r3, #1
 800677c:	2b07      	cmp	r3, #7
 800677e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006780:	f300 80db 	bgt.w	800693a <_svfprintf_r+0x116a>
 8006784:	3408      	adds	r4, #8
 8006786:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006788:	9b08      	ldr	r3, [sp, #32]
 800678a:	2e00      	cmp	r6, #0
 800678c:	eba3 0505 	sub.w	r5, r3, r5
 8006790:	bfa8      	it	ge
 8006792:	1bad      	subge	r5, r5, r6
 8006794:	2d00      	cmp	r5, #0
 8006796:	f77f abe2 	ble.w	8005f5e <_svfprintf_r+0x78e>
 800679a:	f04f 0810 	mov.w	r8, #16
 800679e:	4e6c      	ldr	r6, [pc, #432]	; (8006950 <_svfprintf_r+0x1180>)
 80067a0:	2d10      	cmp	r5, #16
 80067a2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80067a6:	f104 0108 	add.w	r1, r4, #8
 80067aa:	f103 0301 	add.w	r3, r3, #1
 80067ae:	6026      	str	r6, [r4, #0]
 80067b0:	f77f aec1 	ble.w	8006536 <_svfprintf_r+0xd66>
 80067b4:	3210      	adds	r2, #16
 80067b6:	2b07      	cmp	r3, #7
 80067b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80067bc:	f8c4 8004 	str.w	r8, [r4, #4]
 80067c0:	dd08      	ble.n	80067d4 <_svfprintf_r+0x1004>
 80067c2:	4659      	mov	r1, fp
 80067c4:	4648      	mov	r0, r9
 80067c6:	aa26      	add	r2, sp, #152	; 0x98
 80067c8:	f003 fcfa 	bl	800a1c0 <__ssprint_r>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	f040 8177 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 80067d2:	a929      	add	r1, sp, #164	; 0xa4
 80067d4:	460c      	mov	r4, r1
 80067d6:	3d10      	subs	r5, #16
 80067d8:	e7e2      	b.n	80067a0 <_svfprintf_r+0xfd0>
 80067da:	4659      	mov	r1, fp
 80067dc:	4648      	mov	r0, r9
 80067de:	aa26      	add	r2, sp, #152	; 0x98
 80067e0:	f003 fcee 	bl	800a1c0 <__ssprint_r>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	f040 816b 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 80067ea:	ac29      	add	r4, sp, #164	; 0xa4
 80067ec:	e767      	b.n	80066be <_svfprintf_r+0xeee>
 80067ee:	2010      	movs	r0, #16
 80067f0:	2b07      	cmp	r3, #7
 80067f2:	4402      	add	r2, r0
 80067f4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80067f8:	6060      	str	r0, [r4, #4]
 80067fa:	dd08      	ble.n	800680e <_svfprintf_r+0x103e>
 80067fc:	4659      	mov	r1, fp
 80067fe:	4648      	mov	r0, r9
 8006800:	aa26      	add	r2, sp, #152	; 0x98
 8006802:	f003 fcdd 	bl	800a1c0 <__ssprint_r>
 8006806:	2800      	cmp	r0, #0
 8006808:	f040 815a 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 800680c:	a929      	add	r1, sp, #164	; 0xa4
 800680e:	460c      	mov	r4, r1
 8006810:	3e10      	subs	r6, #16
 8006812:	e75e      	b.n	80066d2 <_svfprintf_r+0xf02>
 8006814:	460c      	mov	r4, r1
 8006816:	e777      	b.n	8006708 <_svfprintf_r+0xf38>
 8006818:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800681a:	2b00      	cmp	r3, #0
 800681c:	d052      	beq.n	80068c4 <_svfprintf_r+0x10f4>
 800681e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006820:	3b01      	subs	r3, #1
 8006822:	930c      	str	r3, [sp, #48]	; 0x30
 8006824:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006826:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006828:	6023      	str	r3, [r4, #0]
 800682a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800682c:	6063      	str	r3, [r4, #4]
 800682e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006830:	4413      	add	r3, r2
 8006832:	9328      	str	r3, [sp, #160]	; 0xa0
 8006834:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006836:	3301      	adds	r3, #1
 8006838:	2b07      	cmp	r3, #7
 800683a:	9327      	str	r3, [sp, #156]	; 0x9c
 800683c:	dc49      	bgt.n	80068d2 <_svfprintf_r+0x1102>
 800683e:	3408      	adds	r4, #8
 8006840:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006844:	eb03 0802 	add.w	r8, r3, r2
 8006848:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800684a:	eba8 0805 	sub.w	r8, r8, r5
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	4598      	cmp	r8, r3
 8006852:	bfa8      	it	ge
 8006854:	4698      	movge	r8, r3
 8006856:	f1b8 0f00 	cmp.w	r8, #0
 800685a:	dd0a      	ble.n	8006872 <_svfprintf_r+0x10a2>
 800685c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800685e:	e9c4 5800 	strd	r5, r8, [r4]
 8006862:	4443      	add	r3, r8
 8006864:	9328      	str	r3, [sp, #160]	; 0xa0
 8006866:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006868:	3301      	adds	r3, #1
 800686a:	2b07      	cmp	r3, #7
 800686c:	9327      	str	r3, [sp, #156]	; 0x9c
 800686e:	dc3a      	bgt.n	80068e6 <_svfprintf_r+0x1116>
 8006870:	3408      	adds	r4, #8
 8006872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006874:	f1b8 0f00 	cmp.w	r8, #0
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	bfb4      	ite	lt
 800687c:	4698      	movlt	r8, r3
 800687e:	eba3 0808 	subge.w	r8, r3, r8
 8006882:	f1b8 0f00 	cmp.w	r8, #0
 8006886:	dd19      	ble.n	80068bc <_svfprintf_r+0x10ec>
 8006888:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800688c:	f1b8 0f10 	cmp.w	r8, #16
 8006890:	f102 0201 	add.w	r2, r2, #1
 8006894:	f104 0108 	add.w	r1, r4, #8
 8006898:	6026      	str	r6, [r4, #0]
 800689a:	dc2e      	bgt.n	80068fa <_svfprintf_r+0x112a>
 800689c:	4443      	add	r3, r8
 800689e:	2a07      	cmp	r2, #7
 80068a0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80068a4:	f8c4 8004 	str.w	r8, [r4, #4]
 80068a8:	dd3b      	ble.n	8006922 <_svfprintf_r+0x1152>
 80068aa:	4659      	mov	r1, fp
 80068ac:	4648      	mov	r0, r9
 80068ae:	aa26      	add	r2, sp, #152	; 0x98
 80068b0:	f003 fc86 	bl	800a1c0 <__ssprint_r>
 80068b4:	2800      	cmp	r0, #0
 80068b6:	f040 8103 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 80068ba:	ac29      	add	r4, sp, #164	; 0xa4
 80068bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	441d      	add	r5, r3
 80068c2:	e727      	b.n	8006714 <_svfprintf_r+0xf44>
 80068c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068c6:	3b01      	subs	r3, #1
 80068c8:	930e      	str	r3, [sp, #56]	; 0x38
 80068ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068cc:	3b01      	subs	r3, #1
 80068ce:	930d      	str	r3, [sp, #52]	; 0x34
 80068d0:	e7a8      	b.n	8006824 <_svfprintf_r+0x1054>
 80068d2:	4659      	mov	r1, fp
 80068d4:	4648      	mov	r0, r9
 80068d6:	aa26      	add	r2, sp, #152	; 0x98
 80068d8:	f003 fc72 	bl	800a1c0 <__ssprint_r>
 80068dc:	2800      	cmp	r0, #0
 80068de:	f040 80ef 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 80068e2:	ac29      	add	r4, sp, #164	; 0xa4
 80068e4:	e7ac      	b.n	8006840 <_svfprintf_r+0x1070>
 80068e6:	4659      	mov	r1, fp
 80068e8:	4648      	mov	r0, r9
 80068ea:	aa26      	add	r2, sp, #152	; 0x98
 80068ec:	f003 fc68 	bl	800a1c0 <__ssprint_r>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	f040 80e5 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 80068f6:	ac29      	add	r4, sp, #164	; 0xa4
 80068f8:	e7bb      	b.n	8006872 <_svfprintf_r+0x10a2>
 80068fa:	2010      	movs	r0, #16
 80068fc:	2a07      	cmp	r2, #7
 80068fe:	4403      	add	r3, r0
 8006900:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006904:	6060      	str	r0, [r4, #4]
 8006906:	dd08      	ble.n	800691a <_svfprintf_r+0x114a>
 8006908:	4659      	mov	r1, fp
 800690a:	4648      	mov	r0, r9
 800690c:	aa26      	add	r2, sp, #152	; 0x98
 800690e:	f003 fc57 	bl	800a1c0 <__ssprint_r>
 8006912:	2800      	cmp	r0, #0
 8006914:	f040 80d4 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006918:	a929      	add	r1, sp, #164	; 0xa4
 800691a:	460c      	mov	r4, r1
 800691c:	f1a8 0810 	sub.w	r8, r8, #16
 8006920:	e7b2      	b.n	8006888 <_svfprintf_r+0x10b8>
 8006922:	460c      	mov	r4, r1
 8006924:	e7ca      	b.n	80068bc <_svfprintf_r+0x10ec>
 8006926:	4659      	mov	r1, fp
 8006928:	4648      	mov	r0, r9
 800692a:	aa26      	add	r2, sp, #152	; 0x98
 800692c:	f003 fc48 	bl	800a1c0 <__ssprint_r>
 8006930:	2800      	cmp	r0, #0
 8006932:	f040 80c5 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006936:	ac29      	add	r4, sp, #164	; 0xa4
 8006938:	e70e      	b.n	8006758 <_svfprintf_r+0xf88>
 800693a:	4659      	mov	r1, fp
 800693c:	4648      	mov	r0, r9
 800693e:	aa26      	add	r2, sp, #152	; 0x98
 8006940:	f003 fc3e 	bl	800a1c0 <__ssprint_r>
 8006944:	2800      	cmp	r0, #0
 8006946:	f040 80bb 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 800694a:	ac29      	add	r4, sp, #164	; 0xa4
 800694c:	e71b      	b.n	8006786 <_svfprintf_r+0xfb6>
 800694e:	bf00      	nop
 8006950:	0800c9d4 	.word	0x0800c9d4
 8006954:	9a08      	ldr	r2, [sp, #32]
 8006956:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006958:	2a01      	cmp	r2, #1
 800695a:	9a07      	ldr	r2, [sp, #28]
 800695c:	f106 0601 	add.w	r6, r6, #1
 8006960:	6022      	str	r2, [r4, #0]
 8006962:	f04f 0201 	mov.w	r2, #1
 8006966:	f103 0301 	add.w	r3, r3, #1
 800696a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800696e:	f104 0508 	add.w	r5, r4, #8
 8006972:	6062      	str	r2, [r4, #4]
 8006974:	dc02      	bgt.n	800697c <_svfprintf_r+0x11ac>
 8006976:	f01a 0f01 	tst.w	sl, #1
 800697a:	d07a      	beq.n	8006a72 <_svfprintf_r+0x12a2>
 800697c:	2b07      	cmp	r3, #7
 800697e:	dd08      	ble.n	8006992 <_svfprintf_r+0x11c2>
 8006980:	4659      	mov	r1, fp
 8006982:	4648      	mov	r0, r9
 8006984:	aa26      	add	r2, sp, #152	; 0x98
 8006986:	f003 fc1b 	bl	800a1c0 <__ssprint_r>
 800698a:	2800      	cmp	r0, #0
 800698c:	f040 8098 	bne.w	8006ac0 <_svfprintf_r+0x12f0>
 8006990:	ad29      	add	r5, sp, #164	; 0xa4
 8006992:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006994:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006996:	602b      	str	r3, [r5, #0]
 8006998:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800699a:	606b      	str	r3, [r5, #4]
 800699c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800699e:	4413      	add	r3, r2
 80069a0:	9328      	str	r3, [sp, #160]	; 0xa0
 80069a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80069a4:	3301      	adds	r3, #1
 80069a6:	2b07      	cmp	r3, #7
 80069a8:	9327      	str	r3, [sp, #156]	; 0x9c
 80069aa:	dc32      	bgt.n	8006a12 <_svfprintf_r+0x1242>
 80069ac:	3508      	adds	r5, #8
 80069ae:	9b08      	ldr	r3, [sp, #32]
 80069b0:	2200      	movs	r2, #0
 80069b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80069b6:	1e5c      	subs	r4, r3, #1
 80069b8:	2300      	movs	r3, #0
 80069ba:	f7f9 fff5 	bl	80009a8 <__aeabi_dcmpeq>
 80069be:	2800      	cmp	r0, #0
 80069c0:	d130      	bne.n	8006a24 <_svfprintf_r+0x1254>
 80069c2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80069c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80069c6:	9807      	ldr	r0, [sp, #28]
 80069c8:	9a08      	ldr	r2, [sp, #32]
 80069ca:	3101      	adds	r1, #1
 80069cc:	3b01      	subs	r3, #1
 80069ce:	3001      	adds	r0, #1
 80069d0:	4413      	add	r3, r2
 80069d2:	2907      	cmp	r1, #7
 80069d4:	e9c5 0400 	strd	r0, r4, [r5]
 80069d8:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80069dc:	dd4c      	ble.n	8006a78 <_svfprintf_r+0x12a8>
 80069de:	4659      	mov	r1, fp
 80069e0:	4648      	mov	r0, r9
 80069e2:	aa26      	add	r2, sp, #152	; 0x98
 80069e4:	f003 fbec 	bl	800a1c0 <__ssprint_r>
 80069e8:	2800      	cmp	r0, #0
 80069ea:	d169      	bne.n	8006ac0 <_svfprintf_r+0x12f0>
 80069ec:	ad29      	add	r5, sp, #164	; 0xa4
 80069ee:	ab22      	add	r3, sp, #136	; 0x88
 80069f0:	602b      	str	r3, [r5, #0]
 80069f2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80069f4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80069f6:	606b      	str	r3, [r5, #4]
 80069f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80069fa:	4413      	add	r3, r2
 80069fc:	9328      	str	r3, [sp, #160]	; 0xa0
 80069fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a00:	3301      	adds	r3, #1
 8006a02:	2b07      	cmp	r3, #7
 8006a04:	9327      	str	r3, [sp, #156]	; 0x9c
 8006a06:	f73f ad9d 	bgt.w	8006544 <_svfprintf_r+0xd74>
 8006a0a:	f105 0408 	add.w	r4, r5, #8
 8006a0e:	f7ff baa6 	b.w	8005f5e <_svfprintf_r+0x78e>
 8006a12:	4659      	mov	r1, fp
 8006a14:	4648      	mov	r0, r9
 8006a16:	aa26      	add	r2, sp, #152	; 0x98
 8006a18:	f003 fbd2 	bl	800a1c0 <__ssprint_r>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	d14f      	bne.n	8006ac0 <_svfprintf_r+0x12f0>
 8006a20:	ad29      	add	r5, sp, #164	; 0xa4
 8006a22:	e7c4      	b.n	80069ae <_svfprintf_r+0x11de>
 8006a24:	2c00      	cmp	r4, #0
 8006a26:	dde2      	ble.n	80069ee <_svfprintf_r+0x121e>
 8006a28:	f04f 0810 	mov.w	r8, #16
 8006a2c:	4e51      	ldr	r6, [pc, #324]	; (8006b74 <_svfprintf_r+0x13a4>)
 8006a2e:	2c10      	cmp	r4, #16
 8006a30:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006a34:	f105 0108 	add.w	r1, r5, #8
 8006a38:	f103 0301 	add.w	r3, r3, #1
 8006a3c:	602e      	str	r6, [r5, #0]
 8006a3e:	dc07      	bgt.n	8006a50 <_svfprintf_r+0x1280>
 8006a40:	606c      	str	r4, [r5, #4]
 8006a42:	2b07      	cmp	r3, #7
 8006a44:	4414      	add	r4, r2
 8006a46:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8006a4a:	dcc8      	bgt.n	80069de <_svfprintf_r+0x120e>
 8006a4c:	460d      	mov	r5, r1
 8006a4e:	e7ce      	b.n	80069ee <_svfprintf_r+0x121e>
 8006a50:	3210      	adds	r2, #16
 8006a52:	2b07      	cmp	r3, #7
 8006a54:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006a58:	f8c5 8004 	str.w	r8, [r5, #4]
 8006a5c:	dd06      	ble.n	8006a6c <_svfprintf_r+0x129c>
 8006a5e:	4659      	mov	r1, fp
 8006a60:	4648      	mov	r0, r9
 8006a62:	aa26      	add	r2, sp, #152	; 0x98
 8006a64:	f003 fbac 	bl	800a1c0 <__ssprint_r>
 8006a68:	bb50      	cbnz	r0, 8006ac0 <_svfprintf_r+0x12f0>
 8006a6a:	a929      	add	r1, sp, #164	; 0xa4
 8006a6c:	460d      	mov	r5, r1
 8006a6e:	3c10      	subs	r4, #16
 8006a70:	e7dd      	b.n	8006a2e <_svfprintf_r+0x125e>
 8006a72:	2b07      	cmp	r3, #7
 8006a74:	ddbb      	ble.n	80069ee <_svfprintf_r+0x121e>
 8006a76:	e7b2      	b.n	80069de <_svfprintf_r+0x120e>
 8006a78:	3508      	adds	r5, #8
 8006a7a:	e7b8      	b.n	80069ee <_svfprintf_r+0x121e>
 8006a7c:	460c      	mov	r4, r1
 8006a7e:	f7ff ba6e 	b.w	8005f5e <_svfprintf_r+0x78e>
 8006a82:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006a86:	1a9d      	subs	r5, r3, r2
 8006a88:	2d00      	cmp	r5, #0
 8006a8a:	f77f aa6c 	ble.w	8005f66 <_svfprintf_r+0x796>
 8006a8e:	f04f 0810 	mov.w	r8, #16
 8006a92:	4e39      	ldr	r6, [pc, #228]	; (8006b78 <_svfprintf_r+0x13a8>)
 8006a94:	2d10      	cmp	r5, #16
 8006a96:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006a9a:	6026      	str	r6, [r4, #0]
 8006a9c:	f103 0301 	add.w	r3, r3, #1
 8006aa0:	dc17      	bgt.n	8006ad2 <_svfprintf_r+0x1302>
 8006aa2:	6065      	str	r5, [r4, #4]
 8006aa4:	2b07      	cmp	r3, #7
 8006aa6:	4415      	add	r5, r2
 8006aa8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006aac:	f77f aa5b 	ble.w	8005f66 <_svfprintf_r+0x796>
 8006ab0:	4659      	mov	r1, fp
 8006ab2:	4648      	mov	r0, r9
 8006ab4:	aa26      	add	r2, sp, #152	; 0x98
 8006ab6:	f003 fb83 	bl	800a1c0 <__ssprint_r>
 8006aba:	2800      	cmp	r0, #0
 8006abc:	f43f aa53 	beq.w	8005f66 <_svfprintf_r+0x796>
 8006ac0:	2f00      	cmp	r7, #0
 8006ac2:	f43f a87e 	beq.w	8005bc2 <_svfprintf_r+0x3f2>
 8006ac6:	4639      	mov	r1, r7
 8006ac8:	4648      	mov	r0, r9
 8006aca:	f002 fb3d 	bl	8009148 <_free_r>
 8006ace:	f7ff b878 	b.w	8005bc2 <_svfprintf_r+0x3f2>
 8006ad2:	3210      	adds	r2, #16
 8006ad4:	2b07      	cmp	r3, #7
 8006ad6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006ada:	f8c4 8004 	str.w	r8, [r4, #4]
 8006ade:	dc02      	bgt.n	8006ae6 <_svfprintf_r+0x1316>
 8006ae0:	3408      	adds	r4, #8
 8006ae2:	3d10      	subs	r5, #16
 8006ae4:	e7d6      	b.n	8006a94 <_svfprintf_r+0x12c4>
 8006ae6:	4659      	mov	r1, fp
 8006ae8:	4648      	mov	r0, r9
 8006aea:	aa26      	add	r2, sp, #152	; 0x98
 8006aec:	f003 fb68 	bl	800a1c0 <__ssprint_r>
 8006af0:	2800      	cmp	r0, #0
 8006af2:	d1e5      	bne.n	8006ac0 <_svfprintf_r+0x12f0>
 8006af4:	ac29      	add	r4, sp, #164	; 0xa4
 8006af6:	e7f4      	b.n	8006ae2 <_svfprintf_r+0x1312>
 8006af8:	4639      	mov	r1, r7
 8006afa:	4648      	mov	r0, r9
 8006afc:	f002 fb24 	bl	8009148 <_free_r>
 8006b00:	f7ff ba48 	b.w	8005f94 <_svfprintf_r+0x7c4>
 8006b04:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	f43f a85b 	beq.w	8005bc2 <_svfprintf_r+0x3f2>
 8006b0c:	4659      	mov	r1, fp
 8006b0e:	4648      	mov	r0, r9
 8006b10:	aa26      	add	r2, sp, #152	; 0x98
 8006b12:	f003 fb55 	bl	800a1c0 <__ssprint_r>
 8006b16:	f7ff b854 	b.w	8005bc2 <_svfprintf_r+0x3f2>
 8006b1a:	ea56 0207 	orrs.w	r2, r6, r7
 8006b1e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006b22:	f43f ab54 	beq.w	80061ce <_svfprintf_r+0x9fe>
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	f43f abea 	beq.w	8006300 <_svfprintf_r+0xb30>
 8006b2c:	2b02      	cmp	r3, #2
 8006b2e:	ab52      	add	r3, sp, #328	; 0x148
 8006b30:	9307      	str	r3, [sp, #28]
 8006b32:	f43f ac3d 	beq.w	80063b0 <_svfprintf_r+0xbe0>
 8006b36:	9907      	ldr	r1, [sp, #28]
 8006b38:	f006 0307 	and.w	r3, r6, #7
 8006b3c:	460a      	mov	r2, r1
 8006b3e:	3330      	adds	r3, #48	; 0x30
 8006b40:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006b44:	9207      	str	r2, [sp, #28]
 8006b46:	08f2      	lsrs	r2, r6, #3
 8006b48:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8006b4c:	08f8      	lsrs	r0, r7, #3
 8006b4e:	4616      	mov	r6, r2
 8006b50:	4607      	mov	r7, r0
 8006b52:	ea56 0207 	orrs.w	r2, r6, r7
 8006b56:	d1ee      	bne.n	8006b36 <_svfprintf_r+0x1366>
 8006b58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b5a:	07d2      	lsls	r2, r2, #31
 8006b5c:	f57f ac16 	bpl.w	800638c <_svfprintf_r+0xbbc>
 8006b60:	2b30      	cmp	r3, #48	; 0x30
 8006b62:	f43f ac13 	beq.w	800638c <_svfprintf_r+0xbbc>
 8006b66:	2330      	movs	r3, #48	; 0x30
 8006b68:	9a07      	ldr	r2, [sp, #28]
 8006b6a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b6e:	1e8b      	subs	r3, r1, #2
 8006b70:	9307      	str	r3, [sp, #28]
 8006b72:	e40b      	b.n	800638c <_svfprintf_r+0xbbc>
 8006b74:	0800c9d4 	.word	0x0800c9d4
 8006b78:	0800c9c4 	.word	0x0800c9c4

08006b7c <sysconf>:
 8006b7c:	2808      	cmp	r0, #8
 8006b7e:	b508      	push	{r3, lr}
 8006b80:	d006      	beq.n	8006b90 <sysconf+0x14>
 8006b82:	f7fe fad3 	bl	800512c <__errno>
 8006b86:	2316      	movs	r3, #22
 8006b88:	6003      	str	r3, [r0, #0]
 8006b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b8e:	bd08      	pop	{r3, pc}
 8006b90:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006b94:	e7fb      	b.n	8006b8e <sysconf+0x12>
	...

08006b98 <_vfprintf_r>:
 8006b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9c:	b0d3      	sub	sp, #332	; 0x14c
 8006b9e:	468a      	mov	sl, r1
 8006ba0:	4691      	mov	r9, r2
 8006ba2:	461c      	mov	r4, r3
 8006ba4:	461e      	mov	r6, r3
 8006ba6:	4683      	mov	fp, r0
 8006ba8:	f002 fcf8 	bl	800959c <_localeconv_r>
 8006bac:	6803      	ldr	r3, [r0, #0]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	9318      	str	r3, [sp, #96]	; 0x60
 8006bb2:	f7f9 facd 	bl	8000150 <strlen>
 8006bb6:	9012      	str	r0, [sp, #72]	; 0x48
 8006bb8:	f1bb 0f00 	cmp.w	fp, #0
 8006bbc:	d005      	beq.n	8006bca <_vfprintf_r+0x32>
 8006bbe:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8006bc2:	b913      	cbnz	r3, 8006bca <_vfprintf_r+0x32>
 8006bc4:	4658      	mov	r0, fp
 8006bc6:	f002 fa2f 	bl	8009028 <__sinit>
 8006bca:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006bce:	07da      	lsls	r2, r3, #31
 8006bd0:	d407      	bmi.n	8006be2 <_vfprintf_r+0x4a>
 8006bd2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006bd6:	059b      	lsls	r3, r3, #22
 8006bd8:	d403      	bmi.n	8006be2 <_vfprintf_r+0x4a>
 8006bda:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006bde:	f002 fce3 	bl	80095a8 <__retarget_lock_acquire_recursive>
 8006be2:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8006be6:	049f      	lsls	r7, r3, #18
 8006be8:	d409      	bmi.n	8006bfe <_vfprintf_r+0x66>
 8006bea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006bee:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006bf2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006bf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bfa:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8006bfe:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006c02:	071d      	lsls	r5, r3, #28
 8006c04:	d502      	bpl.n	8006c0c <_vfprintf_r+0x74>
 8006c06:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006c0a:	b9c3      	cbnz	r3, 8006c3e <_vfprintf_r+0xa6>
 8006c0c:	4651      	mov	r1, sl
 8006c0e:	4658      	mov	r0, fp
 8006c10:	f001 fa5c 	bl	80080cc <__swsetup_r>
 8006c14:	b198      	cbz	r0, 8006c3e <_vfprintf_r+0xa6>
 8006c16:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006c1a:	07dc      	lsls	r4, r3, #31
 8006c1c:	d506      	bpl.n	8006c2c <_vfprintf_r+0x94>
 8006c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006c22:	9313      	str	r3, [sp, #76]	; 0x4c
 8006c24:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006c26:	b053      	add	sp, #332	; 0x14c
 8006c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c2c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006c30:	0598      	lsls	r0, r3, #22
 8006c32:	d4f4      	bmi.n	8006c1e <_vfprintf_r+0x86>
 8006c34:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006c38:	f002 fcb7 	bl	80095aa <__retarget_lock_release_recursive>
 8006c3c:	e7ef      	b.n	8006c1e <_vfprintf_r+0x86>
 8006c3e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006c42:	f003 021a 	and.w	r2, r3, #26
 8006c46:	2a0a      	cmp	r2, #10
 8006c48:	d115      	bne.n	8006c76 <_vfprintf_r+0xde>
 8006c4a:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8006c4e:	2a00      	cmp	r2, #0
 8006c50:	db11      	blt.n	8006c76 <_vfprintf_r+0xde>
 8006c52:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8006c56:	07d1      	lsls	r1, r2, #31
 8006c58:	d405      	bmi.n	8006c66 <_vfprintf_r+0xce>
 8006c5a:	059a      	lsls	r2, r3, #22
 8006c5c:	d403      	bmi.n	8006c66 <_vfprintf_r+0xce>
 8006c5e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006c62:	f002 fca2 	bl	80095aa <__retarget_lock_release_recursive>
 8006c66:	4623      	mov	r3, r4
 8006c68:	464a      	mov	r2, r9
 8006c6a:	4651      	mov	r1, sl
 8006c6c:	4658      	mov	r0, fp
 8006c6e:	f001 f9b3 	bl	8007fd8 <__sbprintf>
 8006c72:	9013      	str	r0, [sp, #76]	; 0x4c
 8006c74:	e7d6      	b.n	8006c24 <_vfprintf_r+0x8c>
 8006c76:	2500      	movs	r5, #0
 8006c78:	2200      	movs	r2, #0
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006c80:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006c84:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8006c88:	ac29      	add	r4, sp, #164	; 0xa4
 8006c8a:	9426      	str	r4, [sp, #152]	; 0x98
 8006c8c:	9508      	str	r5, [sp, #32]
 8006c8e:	950e      	str	r5, [sp, #56]	; 0x38
 8006c90:	9516      	str	r5, [sp, #88]	; 0x58
 8006c92:	9519      	str	r5, [sp, #100]	; 0x64
 8006c94:	9513      	str	r5, [sp, #76]	; 0x4c
 8006c96:	464b      	mov	r3, r9
 8006c98:	461d      	mov	r5, r3
 8006c9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c9e:	b10a      	cbz	r2, 8006ca4 <_vfprintf_r+0x10c>
 8006ca0:	2a25      	cmp	r2, #37	; 0x25
 8006ca2:	d1f9      	bne.n	8006c98 <_vfprintf_r+0x100>
 8006ca4:	ebb5 0709 	subs.w	r7, r5, r9
 8006ca8:	d00d      	beq.n	8006cc6 <_vfprintf_r+0x12e>
 8006caa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006cac:	e9c4 9700 	strd	r9, r7, [r4]
 8006cb0:	443b      	add	r3, r7
 8006cb2:	9328      	str	r3, [sp, #160]	; 0xa0
 8006cb4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	2b07      	cmp	r3, #7
 8006cba:	9327      	str	r3, [sp, #156]	; 0x9c
 8006cbc:	dc7a      	bgt.n	8006db4 <_vfprintf_r+0x21c>
 8006cbe:	3408      	adds	r4, #8
 8006cc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cc2:	443b      	add	r3, r7
 8006cc4:	9313      	str	r3, [sp, #76]	; 0x4c
 8006cc6:	782b      	ldrb	r3, [r5, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f001 813d 	beq.w	8007f48 <_vfprintf_r+0x13b0>
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd4:	4698      	mov	r8, r3
 8006cd6:	270a      	movs	r7, #10
 8006cd8:	212b      	movs	r1, #43	; 0x2b
 8006cda:	3501      	adds	r5, #1
 8006cdc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006ce0:	9207      	str	r2, [sp, #28]
 8006ce2:	9314      	str	r3, [sp, #80]	; 0x50
 8006ce4:	462a      	mov	r2, r5
 8006ce6:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006cea:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cec:	4613      	mov	r3, r2
 8006cee:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cf2:	3b20      	subs	r3, #32
 8006cf4:	2b5a      	cmp	r3, #90	; 0x5a
 8006cf6:	f200 85a6 	bhi.w	8007846 <_vfprintf_r+0xcae>
 8006cfa:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006cfe:	007e      	.short	0x007e
 8006d00:	05a405a4 	.word	0x05a405a4
 8006d04:	05a40086 	.word	0x05a40086
 8006d08:	05a405a4 	.word	0x05a405a4
 8006d0c:	05a40065 	.word	0x05a40065
 8006d10:	008905a4 	.word	0x008905a4
 8006d14:	05a40093 	.word	0x05a40093
 8006d18:	00960090 	.word	0x00960090
 8006d1c:	00b205a4 	.word	0x00b205a4
 8006d20:	00b500b5 	.word	0x00b500b5
 8006d24:	00b500b5 	.word	0x00b500b5
 8006d28:	00b500b5 	.word	0x00b500b5
 8006d2c:	00b500b5 	.word	0x00b500b5
 8006d30:	05a400b5 	.word	0x05a400b5
 8006d34:	05a405a4 	.word	0x05a405a4
 8006d38:	05a405a4 	.word	0x05a405a4
 8006d3c:	05a405a4 	.word	0x05a405a4
 8006d40:	05a4011f 	.word	0x05a4011f
 8006d44:	00f500e2 	.word	0x00f500e2
 8006d48:	011f011f 	.word	0x011f011f
 8006d4c:	05a4011f 	.word	0x05a4011f
 8006d50:	05a405a4 	.word	0x05a405a4
 8006d54:	00c505a4 	.word	0x00c505a4
 8006d58:	05a405a4 	.word	0x05a405a4
 8006d5c:	05a40484 	.word	0x05a40484
 8006d60:	05a405a4 	.word	0x05a405a4
 8006d64:	05a404cb 	.word	0x05a404cb
 8006d68:	05a404ec 	.word	0x05a404ec
 8006d6c:	050b05a4 	.word	0x050b05a4
 8006d70:	05a405a4 	.word	0x05a405a4
 8006d74:	05a405a4 	.word	0x05a405a4
 8006d78:	05a405a4 	.word	0x05a405a4
 8006d7c:	05a405a4 	.word	0x05a405a4
 8006d80:	05a4011f 	.word	0x05a4011f
 8006d84:	00f700e2 	.word	0x00f700e2
 8006d88:	011f011f 	.word	0x011f011f
 8006d8c:	00c8011f 	.word	0x00c8011f
 8006d90:	00dc00f7 	.word	0x00dc00f7
 8006d94:	00d505a4 	.word	0x00d505a4
 8006d98:	046105a4 	.word	0x046105a4
 8006d9c:	04ba0486 	.word	0x04ba0486
 8006da0:	05a400dc 	.word	0x05a400dc
 8006da4:	007c04cb 	.word	0x007c04cb
 8006da8:	05a404ee 	.word	0x05a404ee
 8006dac:	052805a4 	.word	0x052805a4
 8006db0:	007c05a4 	.word	0x007c05a4
 8006db4:	4651      	mov	r1, sl
 8006db6:	4658      	mov	r0, fp
 8006db8:	aa26      	add	r2, sp, #152	; 0x98
 8006dba:	f003 fa7c 	bl	800a2b6 <__sprint_r>
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	f040 8127 	bne.w	8007012 <_vfprintf_r+0x47a>
 8006dc4:	ac29      	add	r4, sp, #164	; 0xa4
 8006dc6:	e77b      	b.n	8006cc0 <_vfprintf_r+0x128>
 8006dc8:	4658      	mov	r0, fp
 8006dca:	f002 fbe7 	bl	800959c <_localeconv_r>
 8006dce:	6843      	ldr	r3, [r0, #4]
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	9319      	str	r3, [sp, #100]	; 0x64
 8006dd4:	f7f9 f9bc 	bl	8000150 <strlen>
 8006dd8:	9016      	str	r0, [sp, #88]	; 0x58
 8006dda:	4658      	mov	r0, fp
 8006ddc:	f002 fbde 	bl	800959c <_localeconv_r>
 8006de0:	6883      	ldr	r3, [r0, #8]
 8006de2:	212b      	movs	r1, #43	; 0x2b
 8006de4:	930e      	str	r3, [sp, #56]	; 0x38
 8006de6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006de8:	b12b      	cbz	r3, 8006df6 <_vfprintf_r+0x25e>
 8006dea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dec:	b11b      	cbz	r3, 8006df6 <_vfprintf_r+0x25e>
 8006dee:	781b      	ldrb	r3, [r3, #0]
 8006df0:	b10b      	cbz	r3, 8006df6 <_vfprintf_r+0x25e>
 8006df2:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8006df6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006df8:	e774      	b.n	8006ce4 <_vfprintf_r+0x14c>
 8006dfa:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1f9      	bne.n	8006df6 <_vfprintf_r+0x25e>
 8006e02:	2320      	movs	r3, #32
 8006e04:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006e08:	e7f5      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006e0a:	f048 0801 	orr.w	r8, r8, #1
 8006e0e:	e7f2      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006e10:	f856 3b04 	ldr.w	r3, [r6], #4
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	9314      	str	r3, [sp, #80]	; 0x50
 8006e18:	daed      	bge.n	8006df6 <_vfprintf_r+0x25e>
 8006e1a:	425b      	negs	r3, r3
 8006e1c:	9314      	str	r3, [sp, #80]	; 0x50
 8006e1e:	f048 0804 	orr.w	r8, r8, #4
 8006e22:	e7e8      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006e24:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006e28:	e7e5      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006e2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e30:	2a2a      	cmp	r2, #42	; 0x2a
 8006e32:	920b      	str	r2, [sp, #44]	; 0x2c
 8006e34:	d112      	bne.n	8006e5c <_vfprintf_r+0x2c4>
 8006e36:	f856 0b04 	ldr.w	r0, [r6], #4
 8006e3a:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e3c:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8006e40:	9207      	str	r2, [sp, #28]
 8006e42:	e7d8      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006e44:	9807      	ldr	r0, [sp, #28]
 8006e46:	fb07 2200 	mla	r2, r7, r0, r2
 8006e4a:	9207      	str	r2, [sp, #28]
 8006e4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e50:	920b      	str	r2, [sp, #44]	; 0x2c
 8006e52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e54:	3a30      	subs	r2, #48	; 0x30
 8006e56:	2a09      	cmp	r2, #9
 8006e58:	d9f4      	bls.n	8006e44 <_vfprintf_r+0x2ac>
 8006e5a:	e748      	b.n	8006cee <_vfprintf_r+0x156>
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	9207      	str	r2, [sp, #28]
 8006e60:	e7f7      	b.n	8006e52 <_vfprintf_r+0x2ba>
 8006e62:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8006e66:	e7c6      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006e68:	2200      	movs	r2, #0
 8006e6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e6c:	9214      	str	r2, [sp, #80]	; 0x50
 8006e6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e70:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006e72:	3a30      	subs	r2, #48	; 0x30
 8006e74:	fb07 2200 	mla	r2, r7, r0, r2
 8006e78:	9214      	str	r2, [sp, #80]	; 0x50
 8006e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e7e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006e80:	3a30      	subs	r2, #48	; 0x30
 8006e82:	2a09      	cmp	r2, #9
 8006e84:	d9f3      	bls.n	8006e6e <_vfprintf_r+0x2d6>
 8006e86:	e732      	b.n	8006cee <_vfprintf_r+0x156>
 8006e88:	f048 0808 	orr.w	r8, r8, #8
 8006e8c:	e7b3      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006e8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	2b68      	cmp	r3, #104	; 0x68
 8006e94:	bf01      	itttt	eq
 8006e96:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006e98:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8006e9c:	3301      	addeq	r3, #1
 8006e9e:	930f      	streq	r3, [sp, #60]	; 0x3c
 8006ea0:	bf18      	it	ne
 8006ea2:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8006ea6:	e7a6      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006ea8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	2b6c      	cmp	r3, #108	; 0x6c
 8006eae:	d105      	bne.n	8006ebc <_vfprintf_r+0x324>
 8006eb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	930f      	str	r3, [sp, #60]	; 0x3c
 8006eb6:	f048 0820 	orr.w	r8, r8, #32
 8006eba:	e79c      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006ebc:	f048 0810 	orr.w	r8, r8, #16
 8006ec0:	e799      	b.n	8006df6 <_vfprintf_r+0x25e>
 8006ec2:	4632      	mov	r2, r6
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	f852 3b04 	ldr.w	r3, [r2], #4
 8006eca:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006ece:	920a      	str	r2, [sp, #40]	; 0x28
 8006ed0:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	4607      	mov	r7, r0
 8006ed8:	4606      	mov	r6, r0
 8006eda:	4605      	mov	r5, r0
 8006edc:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8006ee0:	9307      	str	r3, [sp, #28]
 8006ee2:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8006ee6:	e1b4      	b.n	8007252 <_vfprintf_r+0x6ba>
 8006ee8:	f048 0810 	orr.w	r8, r8, #16
 8006eec:	f018 0f20 	tst.w	r8, #32
 8006ef0:	d011      	beq.n	8006f16 <_vfprintf_r+0x37e>
 8006ef2:	3607      	adds	r6, #7
 8006ef4:	f026 0307 	bic.w	r3, r6, #7
 8006ef8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006efc:	930a      	str	r3, [sp, #40]	; 0x28
 8006efe:	2e00      	cmp	r6, #0
 8006f00:	f177 0300 	sbcs.w	r3, r7, #0
 8006f04:	da05      	bge.n	8006f12 <_vfprintf_r+0x37a>
 8006f06:	232d      	movs	r3, #45	; 0x2d
 8006f08:	4276      	negs	r6, r6
 8006f0a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006f0e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006f12:	2301      	movs	r3, #1
 8006f14:	e388      	b.n	8007628 <_vfprintf_r+0xa90>
 8006f16:	1d33      	adds	r3, r6, #4
 8006f18:	f018 0f10 	tst.w	r8, #16
 8006f1c:	930a      	str	r3, [sp, #40]	; 0x28
 8006f1e:	d002      	beq.n	8006f26 <_vfprintf_r+0x38e>
 8006f20:	6836      	ldr	r6, [r6, #0]
 8006f22:	17f7      	asrs	r7, r6, #31
 8006f24:	e7eb      	b.n	8006efe <_vfprintf_r+0x366>
 8006f26:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006f2a:	6836      	ldr	r6, [r6, #0]
 8006f2c:	d001      	beq.n	8006f32 <_vfprintf_r+0x39a>
 8006f2e:	b236      	sxth	r6, r6
 8006f30:	e7f7      	b.n	8006f22 <_vfprintf_r+0x38a>
 8006f32:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006f36:	bf18      	it	ne
 8006f38:	b276      	sxtbne	r6, r6
 8006f3a:	e7f2      	b.n	8006f22 <_vfprintf_r+0x38a>
 8006f3c:	3607      	adds	r6, #7
 8006f3e:	f026 0307 	bic.w	r3, r6, #7
 8006f42:	4619      	mov	r1, r3
 8006f44:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006f48:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006f4c:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8006f50:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006f54:	910a      	str	r1, [sp, #40]	; 0x28
 8006f56:	f04f 32ff 	mov.w	r2, #4294967295
 8006f5a:	4630      	mov	r0, r6
 8006f5c:	4629      	mov	r1, r5
 8006f5e:	4b3c      	ldr	r3, [pc, #240]	; (8007050 <_vfprintf_r+0x4b8>)
 8006f60:	f7f9 fd54 	bl	8000a0c <__aeabi_dcmpun>
 8006f64:	bb00      	cbnz	r0, 8006fa8 <_vfprintf_r+0x410>
 8006f66:	f04f 32ff 	mov.w	r2, #4294967295
 8006f6a:	4630      	mov	r0, r6
 8006f6c:	4629      	mov	r1, r5
 8006f6e:	4b38      	ldr	r3, [pc, #224]	; (8007050 <_vfprintf_r+0x4b8>)
 8006f70:	f7f9 fd2e 	bl	80009d0 <__aeabi_dcmple>
 8006f74:	b9c0      	cbnz	r0, 8006fa8 <_vfprintf_r+0x410>
 8006f76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	f7f9 fd1d 	bl	80009bc <__aeabi_dcmplt>
 8006f82:	b110      	cbz	r0, 8006f8a <_vfprintf_r+0x3f2>
 8006f84:	232d      	movs	r3, #45	; 0x2d
 8006f86:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006f8a:	4a32      	ldr	r2, [pc, #200]	; (8007054 <_vfprintf_r+0x4bc>)
 8006f8c:	4832      	ldr	r0, [pc, #200]	; (8007058 <_vfprintf_r+0x4c0>)
 8006f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f90:	2700      	movs	r7, #0
 8006f92:	2b47      	cmp	r3, #71	; 0x47
 8006f94:	bfd4      	ite	le
 8006f96:	4691      	movle	r9, r2
 8006f98:	4681      	movgt	r9, r0
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8006fa0:	9307      	str	r3, [sp, #28]
 8006fa2:	463e      	mov	r6, r7
 8006fa4:	f001 b80e 	b.w	8007fc4 <_vfprintf_r+0x142c>
 8006fa8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006fac:	4610      	mov	r0, r2
 8006fae:	4619      	mov	r1, r3
 8006fb0:	f7f9 fd2c 	bl	8000a0c <__aeabi_dcmpun>
 8006fb4:	4607      	mov	r7, r0
 8006fb6:	b148      	cbz	r0, 8006fcc <_vfprintf_r+0x434>
 8006fb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fba:	4a28      	ldr	r2, [pc, #160]	; (800705c <_vfprintf_r+0x4c4>)
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	bfb8      	it	lt
 8006fc0:	232d      	movlt	r3, #45	; 0x2d
 8006fc2:	4827      	ldr	r0, [pc, #156]	; (8007060 <_vfprintf_r+0x4c8>)
 8006fc4:	bfb8      	it	lt
 8006fc6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006fca:	e7e0      	b.n	8006f8e <_vfprintf_r+0x3f6>
 8006fcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fce:	f023 0320 	bic.w	r3, r3, #32
 8006fd2:	2b41      	cmp	r3, #65	; 0x41
 8006fd4:	930c      	str	r3, [sp, #48]	; 0x30
 8006fd6:	d12e      	bne.n	8007036 <_vfprintf_r+0x49e>
 8006fd8:	2330      	movs	r3, #48	; 0x30
 8006fda:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006fde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fe0:	f048 0802 	orr.w	r8, r8, #2
 8006fe4:	2b61      	cmp	r3, #97	; 0x61
 8006fe6:	bf0c      	ite	eq
 8006fe8:	2378      	moveq	r3, #120	; 0x78
 8006fea:	2358      	movne	r3, #88	; 0x58
 8006fec:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006ff0:	9b07      	ldr	r3, [sp, #28]
 8006ff2:	2b63      	cmp	r3, #99	; 0x63
 8006ff4:	dd36      	ble.n	8007064 <_vfprintf_r+0x4cc>
 8006ff6:	4658      	mov	r0, fp
 8006ff8:	1c59      	adds	r1, r3, #1
 8006ffa:	f7fe f8c9 	bl	8005190 <_malloc_r>
 8006ffe:	4681      	mov	r9, r0
 8007000:	2800      	cmp	r0, #0
 8007002:	f040 8201 	bne.w	8007408 <_vfprintf_r+0x870>
 8007006:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800700a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800700e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007012:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007016:	07d9      	lsls	r1, r3, #31
 8007018:	d407      	bmi.n	800702a <_vfprintf_r+0x492>
 800701a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800701e:	059a      	lsls	r2, r3, #22
 8007020:	d403      	bmi.n	800702a <_vfprintf_r+0x492>
 8007022:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007026:	f002 fac0 	bl	80095aa <__retarget_lock_release_recursive>
 800702a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800702e:	065b      	lsls	r3, r3, #25
 8007030:	f57f adf8 	bpl.w	8006c24 <_vfprintf_r+0x8c>
 8007034:	e5f3      	b.n	8006c1e <_vfprintf_r+0x86>
 8007036:	9b07      	ldr	r3, [sp, #28]
 8007038:	3301      	adds	r3, #1
 800703a:	f000 81e7 	beq.w	800740c <_vfprintf_r+0x874>
 800703e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007040:	2b47      	cmp	r3, #71	; 0x47
 8007042:	d111      	bne.n	8007068 <_vfprintf_r+0x4d0>
 8007044:	9b07      	ldr	r3, [sp, #28]
 8007046:	b97b      	cbnz	r3, 8007068 <_vfprintf_r+0x4d0>
 8007048:	461f      	mov	r7, r3
 800704a:	2301      	movs	r3, #1
 800704c:	9307      	str	r3, [sp, #28]
 800704e:	e00b      	b.n	8007068 <_vfprintf_r+0x4d0>
 8007050:	7fefffff 	.word	0x7fefffff
 8007054:	0800c990 	.word	0x0800c990
 8007058:	0800c994 	.word	0x0800c994
 800705c:	0800c998 	.word	0x0800c998
 8007060:	0800c99c 	.word	0x0800c99c
 8007064:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8007068:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800706c:	9315      	str	r3, [sp, #84]	; 0x54
 800706e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007070:	1e1d      	subs	r5, r3, #0
 8007072:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007074:	9308      	str	r3, [sp, #32]
 8007076:	bfb7      	itett	lt
 8007078:	462b      	movlt	r3, r5
 800707a:	2300      	movge	r3, #0
 800707c:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007080:	232d      	movlt	r3, #45	; 0x2d
 8007082:	931c      	str	r3, [sp, #112]	; 0x70
 8007084:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007086:	2b41      	cmp	r3, #65	; 0x41
 8007088:	f040 81d8 	bne.w	800743c <_vfprintf_r+0x8a4>
 800708c:	aa20      	add	r2, sp, #128	; 0x80
 800708e:	4629      	mov	r1, r5
 8007090:	9808      	ldr	r0, [sp, #32]
 8007092:	f003 f80b 	bl	800a0ac <frexp>
 8007096:	2200      	movs	r2, #0
 8007098:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800709c:	f7f9 fa1c 	bl	80004d8 <__aeabi_dmul>
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80070a8:	2200      	movs	r2, #0
 80070aa:	2300      	movs	r3, #0
 80070ac:	f7f9 fc7c 	bl	80009a8 <__aeabi_dcmpeq>
 80070b0:	b108      	cbz	r0, 80070b6 <_vfprintf_r+0x51e>
 80070b2:	2301      	movs	r3, #1
 80070b4:	9320      	str	r3, [sp, #128]	; 0x80
 80070b6:	4bb2      	ldr	r3, [pc, #712]	; (8007380 <_vfprintf_r+0x7e8>)
 80070b8:	4eb2      	ldr	r6, [pc, #712]	; (8007384 <_vfprintf_r+0x7ec>)
 80070ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070bc:	464d      	mov	r5, r9
 80070be:	2a61      	cmp	r2, #97	; 0x61
 80070c0:	bf18      	it	ne
 80070c2:	461e      	movne	r6, r3
 80070c4:	9b07      	ldr	r3, [sp, #28]
 80070c6:	9617      	str	r6, [sp, #92]	; 0x5c
 80070c8:	1e5e      	subs	r6, r3, #1
 80070ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80070ce:	2200      	movs	r2, #0
 80070d0:	4bad      	ldr	r3, [pc, #692]	; (8007388 <_vfprintf_r+0x7f0>)
 80070d2:	f7f9 fa01 	bl	80004d8 <__aeabi_dmul>
 80070d6:	4602      	mov	r2, r0
 80070d8:	460b      	mov	r3, r1
 80070da:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80070de:	f7f9 fcab 	bl	8000a38 <__aeabi_d2iz>
 80070e2:	901d      	str	r0, [sp, #116]	; 0x74
 80070e4:	f7f9 f98e 	bl	8000404 <__aeabi_i2d>
 80070e8:	4602      	mov	r2, r0
 80070ea:	460b      	mov	r3, r1
 80070ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80070f0:	f7f9 f83a 	bl	8000168 <__aeabi_dsub>
 80070f4:	4602      	mov	r2, r0
 80070f6:	460b      	mov	r3, r1
 80070f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80070fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070fe:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007100:	960d      	str	r6, [sp, #52]	; 0x34
 8007102:	5c9b      	ldrb	r3, [r3, r2]
 8007104:	f805 3b01 	strb.w	r3, [r5], #1
 8007108:	1c73      	adds	r3, r6, #1
 800710a:	d006      	beq.n	800711a <_vfprintf_r+0x582>
 800710c:	2200      	movs	r2, #0
 800710e:	2300      	movs	r3, #0
 8007110:	3e01      	subs	r6, #1
 8007112:	f7f9 fc49 	bl	80009a8 <__aeabi_dcmpeq>
 8007116:	2800      	cmp	r0, #0
 8007118:	d0d7      	beq.n	80070ca <_vfprintf_r+0x532>
 800711a:	2200      	movs	r2, #0
 800711c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007120:	4b9a      	ldr	r3, [pc, #616]	; (800738c <_vfprintf_r+0x7f4>)
 8007122:	f7f9 fc69 	bl	80009f8 <__aeabi_dcmpgt>
 8007126:	b960      	cbnz	r0, 8007142 <_vfprintf_r+0x5aa>
 8007128:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800712c:	2200      	movs	r2, #0
 800712e:	4b97      	ldr	r3, [pc, #604]	; (800738c <_vfprintf_r+0x7f4>)
 8007130:	f7f9 fc3a 	bl	80009a8 <__aeabi_dcmpeq>
 8007134:	2800      	cmp	r0, #0
 8007136:	f000 817c 	beq.w	8007432 <_vfprintf_r+0x89a>
 800713a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800713c:	07da      	lsls	r2, r3, #31
 800713e:	f140 8178 	bpl.w	8007432 <_vfprintf_r+0x89a>
 8007142:	2030      	movs	r0, #48	; 0x30
 8007144:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007146:	9524      	str	r5, [sp, #144]	; 0x90
 8007148:	7bd9      	ldrb	r1, [r3, #15]
 800714a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800714c:	1e53      	subs	r3, r2, #1
 800714e:	9324      	str	r3, [sp, #144]	; 0x90
 8007150:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007154:	428b      	cmp	r3, r1
 8007156:	f000 815b 	beq.w	8007410 <_vfprintf_r+0x878>
 800715a:	2b39      	cmp	r3, #57	; 0x39
 800715c:	bf0b      	itete	eq
 800715e:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007160:	3301      	addne	r3, #1
 8007162:	7a9b      	ldrbeq	r3, [r3, #10]
 8007164:	b2db      	uxtbne	r3, r3
 8007166:	f802 3c01 	strb.w	r3, [r2, #-1]
 800716a:	eba5 0309 	sub.w	r3, r5, r9
 800716e:	9308      	str	r3, [sp, #32]
 8007170:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007172:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007174:	2b47      	cmp	r3, #71	; 0x47
 8007176:	f040 81ae 	bne.w	80074d6 <_vfprintf_r+0x93e>
 800717a:	1ceb      	adds	r3, r5, #3
 800717c:	db03      	blt.n	8007186 <_vfprintf_r+0x5ee>
 800717e:	9b07      	ldr	r3, [sp, #28]
 8007180:	429d      	cmp	r5, r3
 8007182:	f340 81d3 	ble.w	800752c <_vfprintf_r+0x994>
 8007186:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007188:	3b02      	subs	r3, #2
 800718a:	930b      	str	r3, [sp, #44]	; 0x2c
 800718c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800718e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007192:	f021 0120 	bic.w	r1, r1, #32
 8007196:	2941      	cmp	r1, #65	; 0x41
 8007198:	bf08      	it	eq
 800719a:	320f      	addeq	r2, #15
 800719c:	f105 33ff 	add.w	r3, r5, #4294967295
 80071a0:	bf06      	itte	eq
 80071a2:	b2d2      	uxtbeq	r2, r2
 80071a4:	2101      	moveq	r1, #1
 80071a6:	2100      	movne	r1, #0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80071ae:	bfb4      	ite	lt
 80071b0:	222d      	movlt	r2, #45	; 0x2d
 80071b2:	222b      	movge	r2, #43	; 0x2b
 80071b4:	9320      	str	r3, [sp, #128]	; 0x80
 80071b6:	bfb8      	it	lt
 80071b8:	f1c5 0301 	rsblt	r3, r5, #1
 80071bc:	2b09      	cmp	r3, #9
 80071be:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80071c2:	f340 81a1 	ble.w	8007508 <_vfprintf_r+0x970>
 80071c6:	260a      	movs	r6, #10
 80071c8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80071cc:	fb93 f5f6 	sdiv	r5, r3, r6
 80071d0:	4611      	mov	r1, r2
 80071d2:	fb06 3015 	mls	r0, r6, r5, r3
 80071d6:	3030      	adds	r0, #48	; 0x30
 80071d8:	f801 0c01 	strb.w	r0, [r1, #-1]
 80071dc:	4618      	mov	r0, r3
 80071de:	2863      	cmp	r0, #99	; 0x63
 80071e0:	462b      	mov	r3, r5
 80071e2:	f102 32ff 	add.w	r2, r2, #4294967295
 80071e6:	dcf1      	bgt.n	80071cc <_vfprintf_r+0x634>
 80071e8:	3330      	adds	r3, #48	; 0x30
 80071ea:	1e88      	subs	r0, r1, #2
 80071ec:	f802 3c01 	strb.w	r3, [r2, #-1]
 80071f0:	4603      	mov	r3, r0
 80071f2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80071f6:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80071fa:	42ab      	cmp	r3, r5
 80071fc:	f0c0 817f 	bcc.w	80074fe <_vfprintf_r+0x966>
 8007200:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007204:	1a52      	subs	r2, r2, r1
 8007206:	42a8      	cmp	r0, r5
 8007208:	bf88      	it	hi
 800720a:	2200      	movhi	r2, #0
 800720c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007210:	441a      	add	r2, r3
 8007212:	ab22      	add	r3, sp, #136	; 0x88
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	9a08      	ldr	r2, [sp, #32]
 8007218:	931a      	str	r3, [sp, #104]	; 0x68
 800721a:	2a01      	cmp	r2, #1
 800721c:	4413      	add	r3, r2
 800721e:	9307      	str	r3, [sp, #28]
 8007220:	dc02      	bgt.n	8007228 <_vfprintf_r+0x690>
 8007222:	f018 0f01 	tst.w	r8, #1
 8007226:	d003      	beq.n	8007230 <_vfprintf_r+0x698>
 8007228:	9b07      	ldr	r3, [sp, #28]
 800722a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800722c:	4413      	add	r3, r2
 800722e:	9307      	str	r3, [sp, #28]
 8007230:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007234:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007238:	9315      	str	r3, [sp, #84]	; 0x54
 800723a:	2300      	movs	r3, #0
 800723c:	461d      	mov	r5, r3
 800723e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007242:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007244:	b113      	cbz	r3, 800724c <_vfprintf_r+0x6b4>
 8007246:	232d      	movs	r3, #45	; 0x2d
 8007248:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800724c:	2600      	movs	r6, #0
 800724e:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8007252:	9b07      	ldr	r3, [sp, #28]
 8007254:	42b3      	cmp	r3, r6
 8007256:	bfb8      	it	lt
 8007258:	4633      	movlt	r3, r6
 800725a:	9315      	str	r3, [sp, #84]	; 0x54
 800725c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007260:	b113      	cbz	r3, 8007268 <_vfprintf_r+0x6d0>
 8007262:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007264:	3301      	adds	r3, #1
 8007266:	9315      	str	r3, [sp, #84]	; 0x54
 8007268:	f018 0302 	ands.w	r3, r8, #2
 800726c:	931c      	str	r3, [sp, #112]	; 0x70
 800726e:	bf1e      	ittt	ne
 8007270:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007272:	3302      	addne	r3, #2
 8007274:	9315      	strne	r3, [sp, #84]	; 0x54
 8007276:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800727a:	931d      	str	r3, [sp, #116]	; 0x74
 800727c:	d121      	bne.n	80072c2 <_vfprintf_r+0x72a>
 800727e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007282:	1a9b      	subs	r3, r3, r2
 8007284:	2b00      	cmp	r3, #0
 8007286:	9317      	str	r3, [sp, #92]	; 0x5c
 8007288:	dd1b      	ble.n	80072c2 <_vfprintf_r+0x72a>
 800728a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800728e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007290:	3301      	adds	r3, #1
 8007292:	2810      	cmp	r0, #16
 8007294:	483e      	ldr	r0, [pc, #248]	; (8007390 <_vfprintf_r+0x7f8>)
 8007296:	f104 0108 	add.w	r1, r4, #8
 800729a:	6020      	str	r0, [r4, #0]
 800729c:	f300 82df 	bgt.w	800785e <_vfprintf_r+0xcc6>
 80072a0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80072a2:	2b07      	cmp	r3, #7
 80072a4:	4402      	add	r2, r0
 80072a6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80072aa:	6060      	str	r0, [r4, #4]
 80072ac:	f340 82ec 	ble.w	8007888 <_vfprintf_r+0xcf0>
 80072b0:	4651      	mov	r1, sl
 80072b2:	4658      	mov	r0, fp
 80072b4:	aa26      	add	r2, sp, #152	; 0x98
 80072b6:	f002 fffe 	bl	800a2b6 <__sprint_r>
 80072ba:	2800      	cmp	r0, #0
 80072bc:	f040 8622 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80072c0:	ac29      	add	r4, sp, #164	; 0xa4
 80072c2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80072c6:	b173      	cbz	r3, 80072e6 <_vfprintf_r+0x74e>
 80072c8:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80072cc:	6023      	str	r3, [r4, #0]
 80072ce:	2301      	movs	r3, #1
 80072d0:	6063      	str	r3, [r4, #4]
 80072d2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80072d4:	3301      	adds	r3, #1
 80072d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80072d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80072da:	3301      	adds	r3, #1
 80072dc:	2b07      	cmp	r3, #7
 80072de:	9327      	str	r3, [sp, #156]	; 0x9c
 80072e0:	f300 82d4 	bgt.w	800788c <_vfprintf_r+0xcf4>
 80072e4:	3408      	adds	r4, #8
 80072e6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80072e8:	b16b      	cbz	r3, 8007306 <_vfprintf_r+0x76e>
 80072ea:	ab1f      	add	r3, sp, #124	; 0x7c
 80072ec:	6023      	str	r3, [r4, #0]
 80072ee:	2302      	movs	r3, #2
 80072f0:	6063      	str	r3, [r4, #4]
 80072f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80072f4:	3302      	adds	r3, #2
 80072f6:	9328      	str	r3, [sp, #160]	; 0xa0
 80072f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80072fa:	3301      	adds	r3, #1
 80072fc:	2b07      	cmp	r3, #7
 80072fe:	9327      	str	r3, [sp, #156]	; 0x9c
 8007300:	f300 82ce 	bgt.w	80078a0 <_vfprintf_r+0xd08>
 8007304:	3408      	adds	r4, #8
 8007306:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007308:	2b80      	cmp	r3, #128	; 0x80
 800730a:	d121      	bne.n	8007350 <_vfprintf_r+0x7b8>
 800730c:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007310:	1a9b      	subs	r3, r3, r2
 8007312:	2b00      	cmp	r3, #0
 8007314:	9317      	str	r3, [sp, #92]	; 0x5c
 8007316:	dd1b      	ble.n	8007350 <_vfprintf_r+0x7b8>
 8007318:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800731c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800731e:	3301      	adds	r3, #1
 8007320:	2810      	cmp	r0, #16
 8007322:	481c      	ldr	r0, [pc, #112]	; (8007394 <_vfprintf_r+0x7fc>)
 8007324:	f104 0108 	add.w	r1, r4, #8
 8007328:	6020      	str	r0, [r4, #0]
 800732a:	f300 82c3 	bgt.w	80078b4 <_vfprintf_r+0xd1c>
 800732e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007330:	2b07      	cmp	r3, #7
 8007332:	4402      	add	r2, r0
 8007334:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007338:	6060      	str	r0, [r4, #4]
 800733a:	f340 82d0 	ble.w	80078de <_vfprintf_r+0xd46>
 800733e:	4651      	mov	r1, sl
 8007340:	4658      	mov	r0, fp
 8007342:	aa26      	add	r2, sp, #152	; 0x98
 8007344:	f002 ffb7 	bl	800a2b6 <__sprint_r>
 8007348:	2800      	cmp	r0, #0
 800734a:	f040 85db 	bne.w	8007f04 <_vfprintf_r+0x136c>
 800734e:	ac29      	add	r4, sp, #164	; 0xa4
 8007350:	9b07      	ldr	r3, [sp, #28]
 8007352:	1af6      	subs	r6, r6, r3
 8007354:	2e00      	cmp	r6, #0
 8007356:	dd28      	ble.n	80073aa <_vfprintf_r+0x812>
 8007358:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800735c:	480d      	ldr	r0, [pc, #52]	; (8007394 <_vfprintf_r+0x7fc>)
 800735e:	2e10      	cmp	r6, #16
 8007360:	f103 0301 	add.w	r3, r3, #1
 8007364:	f104 0108 	add.w	r1, r4, #8
 8007368:	6020      	str	r0, [r4, #0]
 800736a:	f300 82ba 	bgt.w	80078e2 <_vfprintf_r+0xd4a>
 800736e:	6066      	str	r6, [r4, #4]
 8007370:	2b07      	cmp	r3, #7
 8007372:	4416      	add	r6, r2
 8007374:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007378:	f340 82c6 	ble.w	8007908 <_vfprintf_r+0xd70>
 800737c:	e00c      	b.n	8007398 <_vfprintf_r+0x800>
 800737e:	bf00      	nop
 8007380:	0800c9b1 	.word	0x0800c9b1
 8007384:	0800c9a0 	.word	0x0800c9a0
 8007388:	40300000 	.word	0x40300000
 800738c:	3fe00000 	.word	0x3fe00000
 8007390:	0800c9e4 	.word	0x0800c9e4
 8007394:	0800c9f4 	.word	0x0800c9f4
 8007398:	4651      	mov	r1, sl
 800739a:	4658      	mov	r0, fp
 800739c:	aa26      	add	r2, sp, #152	; 0x98
 800739e:	f002 ff8a 	bl	800a2b6 <__sprint_r>
 80073a2:	2800      	cmp	r0, #0
 80073a4:	f040 85ae 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80073a8:	ac29      	add	r4, sp, #164	; 0xa4
 80073aa:	f418 7f80 	tst.w	r8, #256	; 0x100
 80073ae:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80073b0:	f040 82b0 	bne.w	8007914 <_vfprintf_r+0xd7c>
 80073b4:	9b07      	ldr	r3, [sp, #28]
 80073b6:	f8c4 9000 	str.w	r9, [r4]
 80073ba:	441e      	add	r6, r3
 80073bc:	6063      	str	r3, [r4, #4]
 80073be:	9628      	str	r6, [sp, #160]	; 0xa0
 80073c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80073c2:	3301      	adds	r3, #1
 80073c4:	2b07      	cmp	r3, #7
 80073c6:	9327      	str	r3, [sp, #156]	; 0x9c
 80073c8:	f300 82ea 	bgt.w	80079a0 <_vfprintf_r+0xe08>
 80073cc:	3408      	adds	r4, #8
 80073ce:	f018 0f04 	tst.w	r8, #4
 80073d2:	f040 8578 	bne.w	8007ec6 <_vfprintf_r+0x132e>
 80073d6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80073da:	9915      	ldr	r1, [sp, #84]	; 0x54
 80073dc:	428a      	cmp	r2, r1
 80073de:	bfac      	ite	ge
 80073e0:	189b      	addge	r3, r3, r2
 80073e2:	185b      	addlt	r3, r3, r1
 80073e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80073e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80073e8:	b13b      	cbz	r3, 80073fa <_vfprintf_r+0x862>
 80073ea:	4651      	mov	r1, sl
 80073ec:	4658      	mov	r0, fp
 80073ee:	aa26      	add	r2, sp, #152	; 0x98
 80073f0:	f002 ff61 	bl	800a2b6 <__sprint_r>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	f040 8585 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80073fa:	2300      	movs	r3, #0
 80073fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80073fe:	2f00      	cmp	r7, #0
 8007400:	f040 859c 	bne.w	8007f3c <_vfprintf_r+0x13a4>
 8007404:	ac29      	add	r4, sp, #164	; 0xa4
 8007406:	e0e7      	b.n	80075d8 <_vfprintf_r+0xa40>
 8007408:	4607      	mov	r7, r0
 800740a:	e62d      	b.n	8007068 <_vfprintf_r+0x4d0>
 800740c:	2306      	movs	r3, #6
 800740e:	e61d      	b.n	800704c <_vfprintf_r+0x4b4>
 8007410:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007414:	e699      	b.n	800714a <_vfprintf_r+0x5b2>
 8007416:	f803 0b01 	strb.w	r0, [r3], #1
 800741a:	1aca      	subs	r2, r1, r3
 800741c:	2a00      	cmp	r2, #0
 800741e:	dafa      	bge.n	8007416 <_vfprintf_r+0x87e>
 8007420:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007422:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007424:	3201      	adds	r2, #1
 8007426:	f103 0301 	add.w	r3, r3, #1
 800742a:	bfb8      	it	lt
 800742c:	2300      	movlt	r3, #0
 800742e:	441d      	add	r5, r3
 8007430:	e69b      	b.n	800716a <_vfprintf_r+0x5d2>
 8007432:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007434:	462b      	mov	r3, r5
 8007436:	2030      	movs	r0, #48	; 0x30
 8007438:	18a9      	adds	r1, r5, r2
 800743a:	e7ee      	b.n	800741a <_vfprintf_r+0x882>
 800743c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800743e:	2b46      	cmp	r3, #70	; 0x46
 8007440:	d005      	beq.n	800744e <_vfprintf_r+0x8b6>
 8007442:	2b45      	cmp	r3, #69	; 0x45
 8007444:	d11b      	bne.n	800747e <_vfprintf_r+0x8e6>
 8007446:	9b07      	ldr	r3, [sp, #28]
 8007448:	1c5e      	adds	r6, r3, #1
 800744a:	2302      	movs	r3, #2
 800744c:	e001      	b.n	8007452 <_vfprintf_r+0x8ba>
 800744e:	2303      	movs	r3, #3
 8007450:	9e07      	ldr	r6, [sp, #28]
 8007452:	aa24      	add	r2, sp, #144	; 0x90
 8007454:	9204      	str	r2, [sp, #16]
 8007456:	aa21      	add	r2, sp, #132	; 0x84
 8007458:	9203      	str	r2, [sp, #12]
 800745a:	aa20      	add	r2, sp, #128	; 0x80
 800745c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	4658      	mov	r0, fp
 8007464:	462b      	mov	r3, r5
 8007466:	9a08      	ldr	r2, [sp, #32]
 8007468:	f000 ff26 	bl	80082b8 <_dtoa_r>
 800746c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800746e:	4681      	mov	r9, r0
 8007470:	2b47      	cmp	r3, #71	; 0x47
 8007472:	d106      	bne.n	8007482 <_vfprintf_r+0x8ea>
 8007474:	f018 0f01 	tst.w	r8, #1
 8007478:	d103      	bne.n	8007482 <_vfprintf_r+0x8ea>
 800747a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800747c:	e675      	b.n	800716a <_vfprintf_r+0x5d2>
 800747e:	9e07      	ldr	r6, [sp, #28]
 8007480:	e7e3      	b.n	800744a <_vfprintf_r+0x8b2>
 8007482:	eb09 0306 	add.w	r3, r9, r6
 8007486:	930d      	str	r3, [sp, #52]	; 0x34
 8007488:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800748a:	2b46      	cmp	r3, #70	; 0x46
 800748c:	d111      	bne.n	80074b2 <_vfprintf_r+0x91a>
 800748e:	f899 3000 	ldrb.w	r3, [r9]
 8007492:	2b30      	cmp	r3, #48	; 0x30
 8007494:	d109      	bne.n	80074aa <_vfprintf_r+0x912>
 8007496:	2200      	movs	r2, #0
 8007498:	2300      	movs	r3, #0
 800749a:	4629      	mov	r1, r5
 800749c:	9808      	ldr	r0, [sp, #32]
 800749e:	f7f9 fa83 	bl	80009a8 <__aeabi_dcmpeq>
 80074a2:	b910      	cbnz	r0, 80074aa <_vfprintf_r+0x912>
 80074a4:	f1c6 0601 	rsb	r6, r6, #1
 80074a8:	9620      	str	r6, [sp, #128]	; 0x80
 80074aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80074ae:	441a      	add	r2, r3
 80074b0:	920d      	str	r2, [sp, #52]	; 0x34
 80074b2:	2200      	movs	r2, #0
 80074b4:	2300      	movs	r3, #0
 80074b6:	4629      	mov	r1, r5
 80074b8:	9808      	ldr	r0, [sp, #32]
 80074ba:	f7f9 fa75 	bl	80009a8 <__aeabi_dcmpeq>
 80074be:	b108      	cbz	r0, 80074c4 <_vfprintf_r+0x92c>
 80074c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074c2:	9324      	str	r3, [sp, #144]	; 0x90
 80074c4:	2230      	movs	r2, #48	; 0x30
 80074c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80074c8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80074ca:	4299      	cmp	r1, r3
 80074cc:	d9d5      	bls.n	800747a <_vfprintf_r+0x8e2>
 80074ce:	1c59      	adds	r1, r3, #1
 80074d0:	9124      	str	r1, [sp, #144]	; 0x90
 80074d2:	701a      	strb	r2, [r3, #0]
 80074d4:	e7f7      	b.n	80074c6 <_vfprintf_r+0x92e>
 80074d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074d8:	2b46      	cmp	r3, #70	; 0x46
 80074da:	f47f ae57 	bne.w	800718c <_vfprintf_r+0x5f4>
 80074de:	9a07      	ldr	r2, [sp, #28]
 80074e0:	f008 0301 	and.w	r3, r8, #1
 80074e4:	2d00      	cmp	r5, #0
 80074e6:	ea43 0302 	orr.w	r3, r3, r2
 80074ea:	dd1a      	ble.n	8007522 <_vfprintf_r+0x98a>
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d034      	beq.n	800755a <_vfprintf_r+0x9c2>
 80074f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074f2:	18eb      	adds	r3, r5, r3
 80074f4:	441a      	add	r2, r3
 80074f6:	9207      	str	r2, [sp, #28]
 80074f8:	2366      	movs	r3, #102	; 0x66
 80074fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80074fc:	e033      	b.n	8007566 <_vfprintf_r+0x9ce>
 80074fe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007502:	f802 6b01 	strb.w	r6, [r2], #1
 8007506:	e678      	b.n	80071fa <_vfprintf_r+0x662>
 8007508:	b941      	cbnz	r1, 800751c <_vfprintf_r+0x984>
 800750a:	2230      	movs	r2, #48	; 0x30
 800750c:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007510:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007514:	3330      	adds	r3, #48	; 0x30
 8007516:	f802 3b01 	strb.w	r3, [r2], #1
 800751a:	e67a      	b.n	8007212 <_vfprintf_r+0x67a>
 800751c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007520:	e7f8      	b.n	8007514 <_vfprintf_r+0x97c>
 8007522:	b1e3      	cbz	r3, 800755e <_vfprintf_r+0x9c6>
 8007524:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007526:	9a07      	ldr	r2, [sp, #28]
 8007528:	3301      	adds	r3, #1
 800752a:	e7e3      	b.n	80074f4 <_vfprintf_r+0x95c>
 800752c:	9b08      	ldr	r3, [sp, #32]
 800752e:	429d      	cmp	r5, r3
 8007530:	db07      	blt.n	8007542 <_vfprintf_r+0x9aa>
 8007532:	f018 0f01 	tst.w	r8, #1
 8007536:	d02d      	beq.n	8007594 <_vfprintf_r+0x9fc>
 8007538:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800753a:	18eb      	adds	r3, r5, r3
 800753c:	9307      	str	r3, [sp, #28]
 800753e:	2367      	movs	r3, #103	; 0x67
 8007540:	e7db      	b.n	80074fa <_vfprintf_r+0x962>
 8007542:	9b08      	ldr	r3, [sp, #32]
 8007544:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007546:	2d00      	cmp	r5, #0
 8007548:	4413      	add	r3, r2
 800754a:	9307      	str	r3, [sp, #28]
 800754c:	dcf7      	bgt.n	800753e <_vfprintf_r+0x9a6>
 800754e:	9a07      	ldr	r2, [sp, #28]
 8007550:	f1c5 0301 	rsb	r3, r5, #1
 8007554:	441a      	add	r2, r3
 8007556:	4613      	mov	r3, r2
 8007558:	e7f0      	b.n	800753c <_vfprintf_r+0x9a4>
 800755a:	9507      	str	r5, [sp, #28]
 800755c:	e7cc      	b.n	80074f8 <_vfprintf_r+0x960>
 800755e:	2366      	movs	r3, #102	; 0x66
 8007560:	930b      	str	r3, [sp, #44]	; 0x2c
 8007562:	2301      	movs	r3, #1
 8007564:	9307      	str	r3, [sp, #28]
 8007566:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800756a:	930d      	str	r3, [sp, #52]	; 0x34
 800756c:	d025      	beq.n	80075ba <_vfprintf_r+0xa22>
 800756e:	2300      	movs	r3, #0
 8007570:	2d00      	cmp	r5, #0
 8007572:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007576:	f77f ae64 	ble.w	8007242 <_vfprintf_r+0x6aa>
 800757a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800757c:	781b      	ldrb	r3, [r3, #0]
 800757e:	2bff      	cmp	r3, #255	; 0xff
 8007580:	d10a      	bne.n	8007598 <_vfprintf_r+0xa00>
 8007582:	9907      	ldr	r1, [sp, #28]
 8007584:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007588:	4413      	add	r3, r2
 800758a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800758c:	fb02 1303 	mla	r3, r2, r3, r1
 8007590:	9307      	str	r3, [sp, #28]
 8007592:	e656      	b.n	8007242 <_vfprintf_r+0x6aa>
 8007594:	9507      	str	r5, [sp, #28]
 8007596:	e7d2      	b.n	800753e <_vfprintf_r+0x9a6>
 8007598:	42ab      	cmp	r3, r5
 800759a:	daf2      	bge.n	8007582 <_vfprintf_r+0x9ea>
 800759c:	1aed      	subs	r5, r5, r3
 800759e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075a0:	785b      	ldrb	r3, [r3, #1]
 80075a2:	b133      	cbz	r3, 80075b2 <_vfprintf_r+0xa1a>
 80075a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075a6:	3301      	adds	r3, #1
 80075a8:	930d      	str	r3, [sp, #52]	; 0x34
 80075aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075ac:	3301      	adds	r3, #1
 80075ae:	930e      	str	r3, [sp, #56]	; 0x38
 80075b0:	e7e3      	b.n	800757a <_vfprintf_r+0x9e2>
 80075b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075b4:	3301      	adds	r3, #1
 80075b6:	930c      	str	r3, [sp, #48]	; 0x30
 80075b8:	e7df      	b.n	800757a <_vfprintf_r+0x9e2>
 80075ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075bc:	930c      	str	r3, [sp, #48]	; 0x30
 80075be:	e640      	b.n	8007242 <_vfprintf_r+0x6aa>
 80075c0:	4632      	mov	r2, r6
 80075c2:	f852 3b04 	ldr.w	r3, [r2], #4
 80075c6:	f018 0f20 	tst.w	r8, #32
 80075ca:	920a      	str	r2, [sp, #40]	; 0x28
 80075cc:	d009      	beq.n	80075e2 <_vfprintf_r+0xa4a>
 80075ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80075d0:	4610      	mov	r0, r2
 80075d2:	17d1      	asrs	r1, r2, #31
 80075d4:	e9c3 0100 	strd	r0, r1, [r3]
 80075d8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80075da:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 80075de:	f7ff bb5a 	b.w	8006c96 <_vfprintf_r+0xfe>
 80075e2:	f018 0f10 	tst.w	r8, #16
 80075e6:	d002      	beq.n	80075ee <_vfprintf_r+0xa56>
 80075e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80075ea:	601a      	str	r2, [r3, #0]
 80075ec:	e7f4      	b.n	80075d8 <_vfprintf_r+0xa40>
 80075ee:	f018 0f40 	tst.w	r8, #64	; 0x40
 80075f2:	d002      	beq.n	80075fa <_vfprintf_r+0xa62>
 80075f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80075f6:	801a      	strh	r2, [r3, #0]
 80075f8:	e7ee      	b.n	80075d8 <_vfprintf_r+0xa40>
 80075fa:	f418 7f00 	tst.w	r8, #512	; 0x200
 80075fe:	d0f3      	beq.n	80075e8 <_vfprintf_r+0xa50>
 8007600:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007602:	701a      	strb	r2, [r3, #0]
 8007604:	e7e8      	b.n	80075d8 <_vfprintf_r+0xa40>
 8007606:	f048 0810 	orr.w	r8, r8, #16
 800760a:	f018 0f20 	tst.w	r8, #32
 800760e:	d01e      	beq.n	800764e <_vfprintf_r+0xab6>
 8007610:	3607      	adds	r6, #7
 8007612:	f026 0307 	bic.w	r3, r6, #7
 8007616:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800761a:	930a      	str	r3, [sp, #40]	; 0x28
 800761c:	2300      	movs	r3, #0
 800761e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007622:	2200      	movs	r2, #0
 8007624:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007628:	9a07      	ldr	r2, [sp, #28]
 800762a:	3201      	adds	r2, #1
 800762c:	f000 849b 	beq.w	8007f66 <_vfprintf_r+0x13ce>
 8007630:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007634:	920c      	str	r2, [sp, #48]	; 0x30
 8007636:	ea56 0207 	orrs.w	r2, r6, r7
 800763a:	f040 849a 	bne.w	8007f72 <_vfprintf_r+0x13da>
 800763e:	9a07      	ldr	r2, [sp, #28]
 8007640:	2a00      	cmp	r2, #0
 8007642:	f000 80f5 	beq.w	8007830 <_vfprintf_r+0xc98>
 8007646:	2b01      	cmp	r3, #1
 8007648:	f040 8496 	bne.w	8007f78 <_vfprintf_r+0x13e0>
 800764c:	e097      	b.n	800777e <_vfprintf_r+0xbe6>
 800764e:	1d33      	adds	r3, r6, #4
 8007650:	f018 0f10 	tst.w	r8, #16
 8007654:	930a      	str	r3, [sp, #40]	; 0x28
 8007656:	d001      	beq.n	800765c <_vfprintf_r+0xac4>
 8007658:	6836      	ldr	r6, [r6, #0]
 800765a:	e003      	b.n	8007664 <_vfprintf_r+0xacc>
 800765c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007660:	d002      	beq.n	8007668 <_vfprintf_r+0xad0>
 8007662:	8836      	ldrh	r6, [r6, #0]
 8007664:	2700      	movs	r7, #0
 8007666:	e7d9      	b.n	800761c <_vfprintf_r+0xa84>
 8007668:	f418 7f00 	tst.w	r8, #512	; 0x200
 800766c:	d0f4      	beq.n	8007658 <_vfprintf_r+0xac0>
 800766e:	7836      	ldrb	r6, [r6, #0]
 8007670:	e7f8      	b.n	8007664 <_vfprintf_r+0xacc>
 8007672:	4633      	mov	r3, r6
 8007674:	f853 6b04 	ldr.w	r6, [r3], #4
 8007678:	2278      	movs	r2, #120	; 0x78
 800767a:	930a      	str	r3, [sp, #40]	; 0x28
 800767c:	f647 0330 	movw	r3, #30768	; 0x7830
 8007680:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007684:	4ba1      	ldr	r3, [pc, #644]	; (800790c <_vfprintf_r+0xd74>)
 8007686:	2700      	movs	r7, #0
 8007688:	931b      	str	r3, [sp, #108]	; 0x6c
 800768a:	f048 0802 	orr.w	r8, r8, #2
 800768e:	2302      	movs	r3, #2
 8007690:	920b      	str	r2, [sp, #44]	; 0x2c
 8007692:	e7c6      	b.n	8007622 <_vfprintf_r+0xa8a>
 8007694:	4633      	mov	r3, r6
 8007696:	2500      	movs	r5, #0
 8007698:	f853 9b04 	ldr.w	r9, [r3], #4
 800769c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80076a0:	930a      	str	r3, [sp, #40]	; 0x28
 80076a2:	9b07      	ldr	r3, [sp, #28]
 80076a4:	1c5e      	adds	r6, r3, #1
 80076a6:	d010      	beq.n	80076ca <_vfprintf_r+0xb32>
 80076a8:	461a      	mov	r2, r3
 80076aa:	4629      	mov	r1, r5
 80076ac:	4648      	mov	r0, r9
 80076ae:	f001 ffe9 	bl	8009684 <memchr>
 80076b2:	4607      	mov	r7, r0
 80076b4:	2800      	cmp	r0, #0
 80076b6:	f43f ac74 	beq.w	8006fa2 <_vfprintf_r+0x40a>
 80076ba:	eba0 0309 	sub.w	r3, r0, r9
 80076be:	462f      	mov	r7, r5
 80076c0:	462e      	mov	r6, r5
 80076c2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80076c6:	9307      	str	r3, [sp, #28]
 80076c8:	e5c3      	b.n	8007252 <_vfprintf_r+0x6ba>
 80076ca:	4648      	mov	r0, r9
 80076cc:	f7f8 fd40 	bl	8000150 <strlen>
 80076d0:	462f      	mov	r7, r5
 80076d2:	9007      	str	r0, [sp, #28]
 80076d4:	e465      	b.n	8006fa2 <_vfprintf_r+0x40a>
 80076d6:	f048 0810 	orr.w	r8, r8, #16
 80076da:	f018 0f20 	tst.w	r8, #32
 80076de:	d007      	beq.n	80076f0 <_vfprintf_r+0xb58>
 80076e0:	3607      	adds	r6, #7
 80076e2:	f026 0307 	bic.w	r3, r6, #7
 80076e6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80076ea:	930a      	str	r3, [sp, #40]	; 0x28
 80076ec:	2301      	movs	r3, #1
 80076ee:	e798      	b.n	8007622 <_vfprintf_r+0xa8a>
 80076f0:	1d33      	adds	r3, r6, #4
 80076f2:	f018 0f10 	tst.w	r8, #16
 80076f6:	930a      	str	r3, [sp, #40]	; 0x28
 80076f8:	d001      	beq.n	80076fe <_vfprintf_r+0xb66>
 80076fa:	6836      	ldr	r6, [r6, #0]
 80076fc:	e003      	b.n	8007706 <_vfprintf_r+0xb6e>
 80076fe:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007702:	d002      	beq.n	800770a <_vfprintf_r+0xb72>
 8007704:	8836      	ldrh	r6, [r6, #0]
 8007706:	2700      	movs	r7, #0
 8007708:	e7f0      	b.n	80076ec <_vfprintf_r+0xb54>
 800770a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800770e:	d0f4      	beq.n	80076fa <_vfprintf_r+0xb62>
 8007710:	7836      	ldrb	r6, [r6, #0]
 8007712:	e7f8      	b.n	8007706 <_vfprintf_r+0xb6e>
 8007714:	4b7e      	ldr	r3, [pc, #504]	; (8007910 <_vfprintf_r+0xd78>)
 8007716:	f018 0f20 	tst.w	r8, #32
 800771a:	931b      	str	r3, [sp, #108]	; 0x6c
 800771c:	d019      	beq.n	8007752 <_vfprintf_r+0xbba>
 800771e:	3607      	adds	r6, #7
 8007720:	f026 0307 	bic.w	r3, r6, #7
 8007724:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007728:	930a      	str	r3, [sp, #40]	; 0x28
 800772a:	f018 0f01 	tst.w	r8, #1
 800772e:	d00a      	beq.n	8007746 <_vfprintf_r+0xbae>
 8007730:	ea56 0307 	orrs.w	r3, r6, r7
 8007734:	d007      	beq.n	8007746 <_vfprintf_r+0xbae>
 8007736:	2330      	movs	r3, #48	; 0x30
 8007738:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800773c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800773e:	f048 0802 	orr.w	r8, r8, #2
 8007742:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007746:	2302      	movs	r3, #2
 8007748:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800774c:	e769      	b.n	8007622 <_vfprintf_r+0xa8a>
 800774e:	4b6f      	ldr	r3, [pc, #444]	; (800790c <_vfprintf_r+0xd74>)
 8007750:	e7e1      	b.n	8007716 <_vfprintf_r+0xb7e>
 8007752:	1d33      	adds	r3, r6, #4
 8007754:	f018 0f10 	tst.w	r8, #16
 8007758:	930a      	str	r3, [sp, #40]	; 0x28
 800775a:	d001      	beq.n	8007760 <_vfprintf_r+0xbc8>
 800775c:	6836      	ldr	r6, [r6, #0]
 800775e:	e003      	b.n	8007768 <_vfprintf_r+0xbd0>
 8007760:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007764:	d002      	beq.n	800776c <_vfprintf_r+0xbd4>
 8007766:	8836      	ldrh	r6, [r6, #0]
 8007768:	2700      	movs	r7, #0
 800776a:	e7de      	b.n	800772a <_vfprintf_r+0xb92>
 800776c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007770:	d0f4      	beq.n	800775c <_vfprintf_r+0xbc4>
 8007772:	7836      	ldrb	r6, [r6, #0]
 8007774:	e7f8      	b.n	8007768 <_vfprintf_r+0xbd0>
 8007776:	2f00      	cmp	r7, #0
 8007778:	bf08      	it	eq
 800777a:	2e0a      	cmpeq	r6, #10
 800777c:	d206      	bcs.n	800778c <_vfprintf_r+0xbf4>
 800777e:	3630      	adds	r6, #48	; 0x30
 8007780:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007784:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8007788:	f000 bc14 	b.w	8007fb4 <_vfprintf_r+0x141c>
 800778c:	2300      	movs	r3, #0
 800778e:	9308      	str	r3, [sp, #32]
 8007790:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007792:	ad52      	add	r5, sp, #328	; 0x148
 8007794:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8007798:	220a      	movs	r2, #10
 800779a:	2300      	movs	r3, #0
 800779c:	4630      	mov	r0, r6
 800779e:	4639      	mov	r1, r7
 80077a0:	f7f9 f972 	bl	8000a88 <__aeabi_uldivmod>
 80077a4:	9b08      	ldr	r3, [sp, #32]
 80077a6:	3230      	adds	r2, #48	; 0x30
 80077a8:	3301      	adds	r3, #1
 80077aa:	f105 39ff 	add.w	r9, r5, #4294967295
 80077ae:	f805 2c01 	strb.w	r2, [r5, #-1]
 80077b2:	9308      	str	r3, [sp, #32]
 80077b4:	f1b8 0f00 	cmp.w	r8, #0
 80077b8:	d019      	beq.n	80077ee <_vfprintf_r+0xc56>
 80077ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077bc:	9a08      	ldr	r2, [sp, #32]
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d114      	bne.n	80077ee <_vfprintf_r+0xc56>
 80077c4:	2aff      	cmp	r2, #255	; 0xff
 80077c6:	d012      	beq.n	80077ee <_vfprintf_r+0xc56>
 80077c8:	2f00      	cmp	r7, #0
 80077ca:	bf08      	it	eq
 80077cc:	2e0a      	cmpeq	r6, #10
 80077ce:	d30e      	bcc.n	80077ee <_vfprintf_r+0xc56>
 80077d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80077d2:	9919      	ldr	r1, [sp, #100]	; 0x64
 80077d4:	eba9 0903 	sub.w	r9, r9, r3
 80077d8:	461a      	mov	r2, r3
 80077da:	4648      	mov	r0, r9
 80077dc:	f002 fcdd 	bl	800a19a <strncpy>
 80077e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077e2:	785d      	ldrb	r5, [r3, #1]
 80077e4:	b195      	cbz	r5, 800780c <_vfprintf_r+0xc74>
 80077e6:	3301      	adds	r3, #1
 80077e8:	930e      	str	r3, [sp, #56]	; 0x38
 80077ea:	2300      	movs	r3, #0
 80077ec:	9308      	str	r3, [sp, #32]
 80077ee:	220a      	movs	r2, #10
 80077f0:	2300      	movs	r3, #0
 80077f2:	4630      	mov	r0, r6
 80077f4:	4639      	mov	r1, r7
 80077f6:	f7f9 f947 	bl	8000a88 <__aeabi_uldivmod>
 80077fa:	2f00      	cmp	r7, #0
 80077fc:	bf08      	it	eq
 80077fe:	2e0a      	cmpeq	r6, #10
 8007800:	f0c0 83d8 	bcc.w	8007fb4 <_vfprintf_r+0x141c>
 8007804:	4606      	mov	r6, r0
 8007806:	460f      	mov	r7, r1
 8007808:	464d      	mov	r5, r9
 800780a:	e7c5      	b.n	8007798 <_vfprintf_r+0xc00>
 800780c:	9508      	str	r5, [sp, #32]
 800780e:	e7ee      	b.n	80077ee <_vfprintf_r+0xc56>
 8007810:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007812:	f006 030f 	and.w	r3, r6, #15
 8007816:	5cd3      	ldrb	r3, [r2, r3]
 8007818:	093a      	lsrs	r2, r7, #4
 800781a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800781e:	0933      	lsrs	r3, r6, #4
 8007820:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007824:	461e      	mov	r6, r3
 8007826:	4617      	mov	r7, r2
 8007828:	ea56 0307 	orrs.w	r3, r6, r7
 800782c:	d1f0      	bne.n	8007810 <_vfprintf_r+0xc78>
 800782e:	e3c1      	b.n	8007fb4 <_vfprintf_r+0x141c>
 8007830:	b933      	cbnz	r3, 8007840 <_vfprintf_r+0xca8>
 8007832:	f018 0f01 	tst.w	r8, #1
 8007836:	d003      	beq.n	8007840 <_vfprintf_r+0xca8>
 8007838:	2330      	movs	r3, #48	; 0x30
 800783a:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800783e:	e7a1      	b.n	8007784 <_vfprintf_r+0xbec>
 8007840:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007844:	e3b6      	b.n	8007fb4 <_vfprintf_r+0x141c>
 8007846:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007848:	2b00      	cmp	r3, #0
 800784a:	f000 837d 	beq.w	8007f48 <_vfprintf_r+0x13b0>
 800784e:	2000      	movs	r0, #0
 8007850:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007854:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007858:	960a      	str	r6, [sp, #40]	; 0x28
 800785a:	f7ff bb3b 	b.w	8006ed4 <_vfprintf_r+0x33c>
 800785e:	2010      	movs	r0, #16
 8007860:	2b07      	cmp	r3, #7
 8007862:	4402      	add	r2, r0
 8007864:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007868:	6060      	str	r0, [r4, #4]
 800786a:	dd08      	ble.n	800787e <_vfprintf_r+0xce6>
 800786c:	4651      	mov	r1, sl
 800786e:	4658      	mov	r0, fp
 8007870:	aa26      	add	r2, sp, #152	; 0x98
 8007872:	f002 fd20 	bl	800a2b6 <__sprint_r>
 8007876:	2800      	cmp	r0, #0
 8007878:	f040 8344 	bne.w	8007f04 <_vfprintf_r+0x136c>
 800787c:	a929      	add	r1, sp, #164	; 0xa4
 800787e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007880:	460c      	mov	r4, r1
 8007882:	3b10      	subs	r3, #16
 8007884:	9317      	str	r3, [sp, #92]	; 0x5c
 8007886:	e500      	b.n	800728a <_vfprintf_r+0x6f2>
 8007888:	460c      	mov	r4, r1
 800788a:	e51a      	b.n	80072c2 <_vfprintf_r+0x72a>
 800788c:	4651      	mov	r1, sl
 800788e:	4658      	mov	r0, fp
 8007890:	aa26      	add	r2, sp, #152	; 0x98
 8007892:	f002 fd10 	bl	800a2b6 <__sprint_r>
 8007896:	2800      	cmp	r0, #0
 8007898:	f040 8334 	bne.w	8007f04 <_vfprintf_r+0x136c>
 800789c:	ac29      	add	r4, sp, #164	; 0xa4
 800789e:	e522      	b.n	80072e6 <_vfprintf_r+0x74e>
 80078a0:	4651      	mov	r1, sl
 80078a2:	4658      	mov	r0, fp
 80078a4:	aa26      	add	r2, sp, #152	; 0x98
 80078a6:	f002 fd06 	bl	800a2b6 <__sprint_r>
 80078aa:	2800      	cmp	r0, #0
 80078ac:	f040 832a 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80078b0:	ac29      	add	r4, sp, #164	; 0xa4
 80078b2:	e528      	b.n	8007306 <_vfprintf_r+0x76e>
 80078b4:	2010      	movs	r0, #16
 80078b6:	2b07      	cmp	r3, #7
 80078b8:	4402      	add	r2, r0
 80078ba:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80078be:	6060      	str	r0, [r4, #4]
 80078c0:	dd08      	ble.n	80078d4 <_vfprintf_r+0xd3c>
 80078c2:	4651      	mov	r1, sl
 80078c4:	4658      	mov	r0, fp
 80078c6:	aa26      	add	r2, sp, #152	; 0x98
 80078c8:	f002 fcf5 	bl	800a2b6 <__sprint_r>
 80078cc:	2800      	cmp	r0, #0
 80078ce:	f040 8319 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80078d2:	a929      	add	r1, sp, #164	; 0xa4
 80078d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078d6:	460c      	mov	r4, r1
 80078d8:	3b10      	subs	r3, #16
 80078da:	9317      	str	r3, [sp, #92]	; 0x5c
 80078dc:	e51c      	b.n	8007318 <_vfprintf_r+0x780>
 80078de:	460c      	mov	r4, r1
 80078e0:	e536      	b.n	8007350 <_vfprintf_r+0x7b8>
 80078e2:	2010      	movs	r0, #16
 80078e4:	2b07      	cmp	r3, #7
 80078e6:	4402      	add	r2, r0
 80078e8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80078ec:	6060      	str	r0, [r4, #4]
 80078ee:	dd08      	ble.n	8007902 <_vfprintf_r+0xd6a>
 80078f0:	4651      	mov	r1, sl
 80078f2:	4658      	mov	r0, fp
 80078f4:	aa26      	add	r2, sp, #152	; 0x98
 80078f6:	f002 fcde 	bl	800a2b6 <__sprint_r>
 80078fa:	2800      	cmp	r0, #0
 80078fc:	f040 8302 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007900:	a929      	add	r1, sp, #164	; 0xa4
 8007902:	460c      	mov	r4, r1
 8007904:	3e10      	subs	r6, #16
 8007906:	e527      	b.n	8007358 <_vfprintf_r+0x7c0>
 8007908:	460c      	mov	r4, r1
 800790a:	e54e      	b.n	80073aa <_vfprintf_r+0x812>
 800790c:	0800c9a0 	.word	0x0800c9a0
 8007910:	0800c9b1 	.word	0x0800c9b1
 8007914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007916:	2b65      	cmp	r3, #101	; 0x65
 8007918:	f340 8238 	ble.w	8007d8c <_vfprintf_r+0x11f4>
 800791c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007920:	2200      	movs	r2, #0
 8007922:	2300      	movs	r3, #0
 8007924:	f7f9 f840 	bl	80009a8 <__aeabi_dcmpeq>
 8007928:	2800      	cmp	r0, #0
 800792a:	d06a      	beq.n	8007a02 <_vfprintf_r+0xe6a>
 800792c:	4b6e      	ldr	r3, [pc, #440]	; (8007ae8 <_vfprintf_r+0xf50>)
 800792e:	6023      	str	r3, [r4, #0]
 8007930:	2301      	movs	r3, #1
 8007932:	441e      	add	r6, r3
 8007934:	6063      	str	r3, [r4, #4]
 8007936:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007938:	9628      	str	r6, [sp, #160]	; 0xa0
 800793a:	3301      	adds	r3, #1
 800793c:	2b07      	cmp	r3, #7
 800793e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007940:	dc38      	bgt.n	80079b4 <_vfprintf_r+0xe1c>
 8007942:	3408      	adds	r4, #8
 8007944:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007946:	9a08      	ldr	r2, [sp, #32]
 8007948:	4293      	cmp	r3, r2
 800794a:	db03      	blt.n	8007954 <_vfprintf_r+0xdbc>
 800794c:	f018 0f01 	tst.w	r8, #1
 8007950:	f43f ad3d 	beq.w	80073ce <_vfprintf_r+0x836>
 8007954:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007956:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007958:	6023      	str	r3, [r4, #0]
 800795a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800795c:	6063      	str	r3, [r4, #4]
 800795e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007960:	4413      	add	r3, r2
 8007962:	9328      	str	r3, [sp, #160]	; 0xa0
 8007964:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007966:	3301      	adds	r3, #1
 8007968:	2b07      	cmp	r3, #7
 800796a:	9327      	str	r3, [sp, #156]	; 0x9c
 800796c:	dc2c      	bgt.n	80079c8 <_vfprintf_r+0xe30>
 800796e:	3408      	adds	r4, #8
 8007970:	9b08      	ldr	r3, [sp, #32]
 8007972:	1e5d      	subs	r5, r3, #1
 8007974:	2d00      	cmp	r5, #0
 8007976:	f77f ad2a 	ble.w	80073ce <_vfprintf_r+0x836>
 800797a:	f04f 0910 	mov.w	r9, #16
 800797e:	4e5b      	ldr	r6, [pc, #364]	; (8007aec <_vfprintf_r+0xf54>)
 8007980:	2d10      	cmp	r5, #16
 8007982:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007986:	f104 0108 	add.w	r1, r4, #8
 800798a:	f103 0301 	add.w	r3, r3, #1
 800798e:	6026      	str	r6, [r4, #0]
 8007990:	dc24      	bgt.n	80079dc <_vfprintf_r+0xe44>
 8007992:	6065      	str	r5, [r4, #4]
 8007994:	2b07      	cmp	r3, #7
 8007996:	4415      	add	r5, r2
 8007998:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800799c:	f340 8290 	ble.w	8007ec0 <_vfprintf_r+0x1328>
 80079a0:	4651      	mov	r1, sl
 80079a2:	4658      	mov	r0, fp
 80079a4:	aa26      	add	r2, sp, #152	; 0x98
 80079a6:	f002 fc86 	bl	800a2b6 <__sprint_r>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	f040 82aa 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80079b0:	ac29      	add	r4, sp, #164	; 0xa4
 80079b2:	e50c      	b.n	80073ce <_vfprintf_r+0x836>
 80079b4:	4651      	mov	r1, sl
 80079b6:	4658      	mov	r0, fp
 80079b8:	aa26      	add	r2, sp, #152	; 0x98
 80079ba:	f002 fc7c 	bl	800a2b6 <__sprint_r>
 80079be:	2800      	cmp	r0, #0
 80079c0:	f040 82a0 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80079c4:	ac29      	add	r4, sp, #164	; 0xa4
 80079c6:	e7bd      	b.n	8007944 <_vfprintf_r+0xdac>
 80079c8:	4651      	mov	r1, sl
 80079ca:	4658      	mov	r0, fp
 80079cc:	aa26      	add	r2, sp, #152	; 0x98
 80079ce:	f002 fc72 	bl	800a2b6 <__sprint_r>
 80079d2:	2800      	cmp	r0, #0
 80079d4:	f040 8296 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80079d8:	ac29      	add	r4, sp, #164	; 0xa4
 80079da:	e7c9      	b.n	8007970 <_vfprintf_r+0xdd8>
 80079dc:	3210      	adds	r2, #16
 80079de:	2b07      	cmp	r3, #7
 80079e0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80079e4:	f8c4 9004 	str.w	r9, [r4, #4]
 80079e8:	dd08      	ble.n	80079fc <_vfprintf_r+0xe64>
 80079ea:	4651      	mov	r1, sl
 80079ec:	4658      	mov	r0, fp
 80079ee:	aa26      	add	r2, sp, #152	; 0x98
 80079f0:	f002 fc61 	bl	800a2b6 <__sprint_r>
 80079f4:	2800      	cmp	r0, #0
 80079f6:	f040 8285 	bne.w	8007f04 <_vfprintf_r+0x136c>
 80079fa:	a929      	add	r1, sp, #164	; 0xa4
 80079fc:	460c      	mov	r4, r1
 80079fe:	3d10      	subs	r5, #16
 8007a00:	e7be      	b.n	8007980 <_vfprintf_r+0xde8>
 8007a02:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	dc73      	bgt.n	8007af0 <_vfprintf_r+0xf58>
 8007a08:	4b37      	ldr	r3, [pc, #220]	; (8007ae8 <_vfprintf_r+0xf50>)
 8007a0a:	6023      	str	r3, [r4, #0]
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	441e      	add	r6, r3
 8007a10:	6063      	str	r3, [r4, #4]
 8007a12:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a14:	9628      	str	r6, [sp, #160]	; 0xa0
 8007a16:	3301      	adds	r3, #1
 8007a18:	2b07      	cmp	r3, #7
 8007a1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a1c:	dc3c      	bgt.n	8007a98 <_vfprintf_r+0xf00>
 8007a1e:	3408      	adds	r4, #8
 8007a20:	9908      	ldr	r1, [sp, #32]
 8007a22:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007a24:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a26:	430a      	orrs	r2, r1
 8007a28:	f008 0101 	and.w	r1, r8, #1
 8007a2c:	430a      	orrs	r2, r1
 8007a2e:	f43f acce 	beq.w	80073ce <_vfprintf_r+0x836>
 8007a32:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007a34:	6022      	str	r2, [r4, #0]
 8007a36:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a38:	4413      	add	r3, r2
 8007a3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a3c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a3e:	6062      	str	r2, [r4, #4]
 8007a40:	3301      	adds	r3, #1
 8007a42:	2b07      	cmp	r3, #7
 8007a44:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a46:	dc31      	bgt.n	8007aac <_vfprintf_r+0xf14>
 8007a48:	3408      	adds	r4, #8
 8007a4a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007a4c:	2d00      	cmp	r5, #0
 8007a4e:	da1a      	bge.n	8007a86 <_vfprintf_r+0xeee>
 8007a50:	4623      	mov	r3, r4
 8007a52:	4e26      	ldr	r6, [pc, #152]	; (8007aec <_vfprintf_r+0xf54>)
 8007a54:	426d      	negs	r5, r5
 8007a56:	2d10      	cmp	r5, #16
 8007a58:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007a5c:	f104 0408 	add.w	r4, r4, #8
 8007a60:	f102 0201 	add.w	r2, r2, #1
 8007a64:	601e      	str	r6, [r3, #0]
 8007a66:	dc2b      	bgt.n	8007ac0 <_vfprintf_r+0xf28>
 8007a68:	605d      	str	r5, [r3, #4]
 8007a6a:	2a07      	cmp	r2, #7
 8007a6c:	440d      	add	r5, r1
 8007a6e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007a72:	dd08      	ble.n	8007a86 <_vfprintf_r+0xeee>
 8007a74:	4651      	mov	r1, sl
 8007a76:	4658      	mov	r0, fp
 8007a78:	aa26      	add	r2, sp, #152	; 0x98
 8007a7a:	f002 fc1c 	bl	800a2b6 <__sprint_r>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	f040 8240 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007a84:	ac29      	add	r4, sp, #164	; 0xa4
 8007a86:	9b08      	ldr	r3, [sp, #32]
 8007a88:	9a08      	ldr	r2, [sp, #32]
 8007a8a:	6063      	str	r3, [r4, #4]
 8007a8c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a8e:	f8c4 9000 	str.w	r9, [r4]
 8007a92:	4413      	add	r3, r2
 8007a94:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a96:	e493      	b.n	80073c0 <_vfprintf_r+0x828>
 8007a98:	4651      	mov	r1, sl
 8007a9a:	4658      	mov	r0, fp
 8007a9c:	aa26      	add	r2, sp, #152	; 0x98
 8007a9e:	f002 fc0a 	bl	800a2b6 <__sprint_r>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	f040 822e 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007aa8:	ac29      	add	r4, sp, #164	; 0xa4
 8007aaa:	e7b9      	b.n	8007a20 <_vfprintf_r+0xe88>
 8007aac:	4651      	mov	r1, sl
 8007aae:	4658      	mov	r0, fp
 8007ab0:	aa26      	add	r2, sp, #152	; 0x98
 8007ab2:	f002 fc00 	bl	800a2b6 <__sprint_r>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f040 8224 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007abc:	ac29      	add	r4, sp, #164	; 0xa4
 8007abe:	e7c4      	b.n	8007a4a <_vfprintf_r+0xeb2>
 8007ac0:	2010      	movs	r0, #16
 8007ac2:	2a07      	cmp	r2, #7
 8007ac4:	4401      	add	r1, r0
 8007ac6:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8007aca:	6058      	str	r0, [r3, #4]
 8007acc:	dd08      	ble.n	8007ae0 <_vfprintf_r+0xf48>
 8007ace:	4651      	mov	r1, sl
 8007ad0:	4658      	mov	r0, fp
 8007ad2:	aa26      	add	r2, sp, #152	; 0x98
 8007ad4:	f002 fbef 	bl	800a2b6 <__sprint_r>
 8007ad8:	2800      	cmp	r0, #0
 8007ada:	f040 8213 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007ade:	ac29      	add	r4, sp, #164	; 0xa4
 8007ae0:	4623      	mov	r3, r4
 8007ae2:	3d10      	subs	r5, #16
 8007ae4:	e7b7      	b.n	8007a56 <_vfprintf_r+0xebe>
 8007ae6:	bf00      	nop
 8007ae8:	0800c9c2 	.word	0x0800c9c2
 8007aec:	0800c9f4 	.word	0x0800c9f4
 8007af0:	9b08      	ldr	r3, [sp, #32]
 8007af2:	42ab      	cmp	r3, r5
 8007af4:	bfa8      	it	ge
 8007af6:	462b      	movge	r3, r5
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	9307      	str	r3, [sp, #28]
 8007afc:	dd0a      	ble.n	8007b14 <_vfprintf_r+0xf7c>
 8007afe:	441e      	add	r6, r3
 8007b00:	e9c4 9300 	strd	r9, r3, [r4]
 8007b04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b06:	9628      	str	r6, [sp, #160]	; 0xa0
 8007b08:	3301      	adds	r3, #1
 8007b0a:	2b07      	cmp	r3, #7
 8007b0c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b0e:	f300 8088 	bgt.w	8007c22 <_vfprintf_r+0x108a>
 8007b12:	3408      	adds	r4, #8
 8007b14:	9b07      	ldr	r3, [sp, #28]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	bfb4      	ite	lt
 8007b1a:	462e      	movlt	r6, r5
 8007b1c:	1aee      	subge	r6, r5, r3
 8007b1e:	2e00      	cmp	r6, #0
 8007b20:	dd19      	ble.n	8007b56 <_vfprintf_r+0xfbe>
 8007b22:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007b26:	4898      	ldr	r0, [pc, #608]	; (8007d88 <_vfprintf_r+0x11f0>)
 8007b28:	2e10      	cmp	r6, #16
 8007b2a:	f103 0301 	add.w	r3, r3, #1
 8007b2e:	f104 0108 	add.w	r1, r4, #8
 8007b32:	6020      	str	r0, [r4, #0]
 8007b34:	dc7f      	bgt.n	8007c36 <_vfprintf_r+0x109e>
 8007b36:	6066      	str	r6, [r4, #4]
 8007b38:	2b07      	cmp	r3, #7
 8007b3a:	4416      	add	r6, r2
 8007b3c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007b40:	f340 808c 	ble.w	8007c5c <_vfprintf_r+0x10c4>
 8007b44:	4651      	mov	r1, sl
 8007b46:	4658      	mov	r0, fp
 8007b48:	aa26      	add	r2, sp, #152	; 0x98
 8007b4a:	f002 fbb4 	bl	800a2b6 <__sprint_r>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	f040 81d8 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007b54:	ac29      	add	r4, sp, #164	; 0xa4
 8007b56:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8007b5a:	444d      	add	r5, r9
 8007b5c:	d00a      	beq.n	8007b74 <_vfprintf_r+0xfdc>
 8007b5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d17d      	bne.n	8007c60 <_vfprintf_r+0x10c8>
 8007b64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d17d      	bne.n	8007c66 <_vfprintf_r+0x10ce>
 8007b6a:	9b08      	ldr	r3, [sp, #32]
 8007b6c:	444b      	add	r3, r9
 8007b6e:	429d      	cmp	r5, r3
 8007b70:	bf28      	it	cs
 8007b72:	461d      	movcs	r5, r3
 8007b74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007b76:	9a08      	ldr	r2, [sp, #32]
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	db02      	blt.n	8007b82 <_vfprintf_r+0xfea>
 8007b7c:	f018 0f01 	tst.w	r8, #1
 8007b80:	d00e      	beq.n	8007ba0 <_vfprintf_r+0x1008>
 8007b82:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007b84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007b86:	6023      	str	r3, [r4, #0]
 8007b88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b8a:	6063      	str	r3, [r4, #4]
 8007b8c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b8e:	4413      	add	r3, r2
 8007b90:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b94:	3301      	adds	r3, #1
 8007b96:	2b07      	cmp	r3, #7
 8007b98:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b9a:	f300 80e0 	bgt.w	8007d5e <_vfprintf_r+0x11c6>
 8007b9e:	3408      	adds	r4, #8
 8007ba0:	9b08      	ldr	r3, [sp, #32]
 8007ba2:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007ba4:	eb09 0203 	add.w	r2, r9, r3
 8007ba8:	1b9e      	subs	r6, r3, r6
 8007baa:	1b52      	subs	r2, r2, r5
 8007bac:	4296      	cmp	r6, r2
 8007bae:	bfa8      	it	ge
 8007bb0:	4616      	movge	r6, r2
 8007bb2:	2e00      	cmp	r6, #0
 8007bb4:	dd0b      	ble.n	8007bce <_vfprintf_r+0x1036>
 8007bb6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007bb8:	e9c4 5600 	strd	r5, r6, [r4]
 8007bbc:	4433      	add	r3, r6
 8007bbe:	9328      	str	r3, [sp, #160]	; 0xa0
 8007bc0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	2b07      	cmp	r3, #7
 8007bc6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007bc8:	f300 80d3 	bgt.w	8007d72 <_vfprintf_r+0x11da>
 8007bcc:	3408      	adds	r4, #8
 8007bce:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007bd0:	9b08      	ldr	r3, [sp, #32]
 8007bd2:	2e00      	cmp	r6, #0
 8007bd4:	eba3 0505 	sub.w	r5, r3, r5
 8007bd8:	bfa8      	it	ge
 8007bda:	1bad      	subge	r5, r5, r6
 8007bdc:	2d00      	cmp	r5, #0
 8007bde:	f77f abf6 	ble.w	80073ce <_vfprintf_r+0x836>
 8007be2:	f04f 0910 	mov.w	r9, #16
 8007be6:	4e68      	ldr	r6, [pc, #416]	; (8007d88 <_vfprintf_r+0x11f0>)
 8007be8:	2d10      	cmp	r5, #16
 8007bea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007bee:	f104 0108 	add.w	r1, r4, #8
 8007bf2:	f103 0301 	add.w	r3, r3, #1
 8007bf6:	6026      	str	r6, [r4, #0]
 8007bf8:	f77f aecb 	ble.w	8007992 <_vfprintf_r+0xdfa>
 8007bfc:	3210      	adds	r2, #16
 8007bfe:	2b07      	cmp	r3, #7
 8007c00:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c04:	f8c4 9004 	str.w	r9, [r4, #4]
 8007c08:	dd08      	ble.n	8007c1c <_vfprintf_r+0x1084>
 8007c0a:	4651      	mov	r1, sl
 8007c0c:	4658      	mov	r0, fp
 8007c0e:	aa26      	add	r2, sp, #152	; 0x98
 8007c10:	f002 fb51 	bl	800a2b6 <__sprint_r>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	f040 8175 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007c1a:	a929      	add	r1, sp, #164	; 0xa4
 8007c1c:	460c      	mov	r4, r1
 8007c1e:	3d10      	subs	r5, #16
 8007c20:	e7e2      	b.n	8007be8 <_vfprintf_r+0x1050>
 8007c22:	4651      	mov	r1, sl
 8007c24:	4658      	mov	r0, fp
 8007c26:	aa26      	add	r2, sp, #152	; 0x98
 8007c28:	f002 fb45 	bl	800a2b6 <__sprint_r>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	f040 8169 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007c32:	ac29      	add	r4, sp, #164	; 0xa4
 8007c34:	e76e      	b.n	8007b14 <_vfprintf_r+0xf7c>
 8007c36:	2010      	movs	r0, #16
 8007c38:	2b07      	cmp	r3, #7
 8007c3a:	4402      	add	r2, r0
 8007c3c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c40:	6060      	str	r0, [r4, #4]
 8007c42:	dd08      	ble.n	8007c56 <_vfprintf_r+0x10be>
 8007c44:	4651      	mov	r1, sl
 8007c46:	4658      	mov	r0, fp
 8007c48:	aa26      	add	r2, sp, #152	; 0x98
 8007c4a:	f002 fb34 	bl	800a2b6 <__sprint_r>
 8007c4e:	2800      	cmp	r0, #0
 8007c50:	f040 8158 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007c54:	a929      	add	r1, sp, #164	; 0xa4
 8007c56:	460c      	mov	r4, r1
 8007c58:	3e10      	subs	r6, #16
 8007c5a:	e762      	b.n	8007b22 <_vfprintf_r+0xf8a>
 8007c5c:	460c      	mov	r4, r1
 8007c5e:	e77a      	b.n	8007b56 <_vfprintf_r+0xfbe>
 8007c60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d04b      	beq.n	8007cfe <_vfprintf_r+0x1166>
 8007c66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	930c      	str	r3, [sp, #48]	; 0x30
 8007c6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007c70:	6023      	str	r3, [r4, #0]
 8007c72:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007c74:	6063      	str	r3, [r4, #4]
 8007c76:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c78:	4413      	add	r3, r2
 8007c7a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c7c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c7e:	3301      	adds	r3, #1
 8007c80:	2b07      	cmp	r3, #7
 8007c82:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c84:	dc42      	bgt.n	8007d0c <_vfprintf_r+0x1174>
 8007c86:	3408      	adds	r4, #8
 8007c88:	9b08      	ldr	r3, [sp, #32]
 8007c8a:	444b      	add	r3, r9
 8007c8c:	1b5a      	subs	r2, r3, r5
 8007c8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	4293      	cmp	r3, r2
 8007c94:	bfa8      	it	ge
 8007c96:	4613      	movge	r3, r2
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	461e      	mov	r6, r3
 8007c9c:	dd0a      	ble.n	8007cb4 <_vfprintf_r+0x111c>
 8007c9e:	e9c4 5300 	strd	r5, r3, [r4]
 8007ca2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ca4:	4433      	add	r3, r6
 8007ca6:	9328      	str	r3, [sp, #160]	; 0xa0
 8007ca8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007caa:	3301      	adds	r3, #1
 8007cac:	2b07      	cmp	r3, #7
 8007cae:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cb0:	dc36      	bgt.n	8007d20 <_vfprintf_r+0x1188>
 8007cb2:	3408      	adds	r4, #8
 8007cb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cb6:	2e00      	cmp	r6, #0
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	bfb4      	ite	lt
 8007cbc:	461e      	movlt	r6, r3
 8007cbe:	1b9e      	subge	r6, r3, r6
 8007cc0:	2e00      	cmp	r6, #0
 8007cc2:	dd18      	ble.n	8007cf6 <_vfprintf_r+0x115e>
 8007cc4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007cc8:	482f      	ldr	r0, [pc, #188]	; (8007d88 <_vfprintf_r+0x11f0>)
 8007cca:	2e10      	cmp	r6, #16
 8007ccc:	f102 0201 	add.w	r2, r2, #1
 8007cd0:	f104 0108 	add.w	r1, r4, #8
 8007cd4:	6020      	str	r0, [r4, #0]
 8007cd6:	dc2d      	bgt.n	8007d34 <_vfprintf_r+0x119c>
 8007cd8:	4433      	add	r3, r6
 8007cda:	2a07      	cmp	r2, #7
 8007cdc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007ce0:	6066      	str	r6, [r4, #4]
 8007ce2:	dd3a      	ble.n	8007d5a <_vfprintf_r+0x11c2>
 8007ce4:	4651      	mov	r1, sl
 8007ce6:	4658      	mov	r0, fp
 8007ce8:	aa26      	add	r2, sp, #152	; 0x98
 8007cea:	f002 fae4 	bl	800a2b6 <__sprint_r>
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	f040 8108 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007cf4:	ac29      	add	r4, sp, #164	; 0xa4
 8007cf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	441d      	add	r5, r3
 8007cfc:	e72f      	b.n	8007b5e <_vfprintf_r+0xfc6>
 8007cfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d00:	3b01      	subs	r3, #1
 8007d02:	930e      	str	r3, [sp, #56]	; 0x38
 8007d04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d06:	3b01      	subs	r3, #1
 8007d08:	930d      	str	r3, [sp, #52]	; 0x34
 8007d0a:	e7af      	b.n	8007c6c <_vfprintf_r+0x10d4>
 8007d0c:	4651      	mov	r1, sl
 8007d0e:	4658      	mov	r0, fp
 8007d10:	aa26      	add	r2, sp, #152	; 0x98
 8007d12:	f002 fad0 	bl	800a2b6 <__sprint_r>
 8007d16:	2800      	cmp	r0, #0
 8007d18:	f040 80f4 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007d1c:	ac29      	add	r4, sp, #164	; 0xa4
 8007d1e:	e7b3      	b.n	8007c88 <_vfprintf_r+0x10f0>
 8007d20:	4651      	mov	r1, sl
 8007d22:	4658      	mov	r0, fp
 8007d24:	aa26      	add	r2, sp, #152	; 0x98
 8007d26:	f002 fac6 	bl	800a2b6 <__sprint_r>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	f040 80ea 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007d30:	ac29      	add	r4, sp, #164	; 0xa4
 8007d32:	e7bf      	b.n	8007cb4 <_vfprintf_r+0x111c>
 8007d34:	2010      	movs	r0, #16
 8007d36:	2a07      	cmp	r2, #7
 8007d38:	4403      	add	r3, r0
 8007d3a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007d3e:	6060      	str	r0, [r4, #4]
 8007d40:	dd08      	ble.n	8007d54 <_vfprintf_r+0x11bc>
 8007d42:	4651      	mov	r1, sl
 8007d44:	4658      	mov	r0, fp
 8007d46:	aa26      	add	r2, sp, #152	; 0x98
 8007d48:	f002 fab5 	bl	800a2b6 <__sprint_r>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	f040 80d9 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007d52:	a929      	add	r1, sp, #164	; 0xa4
 8007d54:	460c      	mov	r4, r1
 8007d56:	3e10      	subs	r6, #16
 8007d58:	e7b4      	b.n	8007cc4 <_vfprintf_r+0x112c>
 8007d5a:	460c      	mov	r4, r1
 8007d5c:	e7cb      	b.n	8007cf6 <_vfprintf_r+0x115e>
 8007d5e:	4651      	mov	r1, sl
 8007d60:	4658      	mov	r0, fp
 8007d62:	aa26      	add	r2, sp, #152	; 0x98
 8007d64:	f002 faa7 	bl	800a2b6 <__sprint_r>
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	f040 80cb 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007d6e:	ac29      	add	r4, sp, #164	; 0xa4
 8007d70:	e716      	b.n	8007ba0 <_vfprintf_r+0x1008>
 8007d72:	4651      	mov	r1, sl
 8007d74:	4658      	mov	r0, fp
 8007d76:	aa26      	add	r2, sp, #152	; 0x98
 8007d78:	f002 fa9d 	bl	800a2b6 <__sprint_r>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	f040 80c1 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007d82:	ac29      	add	r4, sp, #164	; 0xa4
 8007d84:	e723      	b.n	8007bce <_vfprintf_r+0x1036>
 8007d86:	bf00      	nop
 8007d88:	0800c9f4 	.word	0x0800c9f4
 8007d8c:	9a08      	ldr	r2, [sp, #32]
 8007d8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d90:	2a01      	cmp	r2, #1
 8007d92:	f106 0601 	add.w	r6, r6, #1
 8007d96:	f103 0301 	add.w	r3, r3, #1
 8007d9a:	f104 0508 	add.w	r5, r4, #8
 8007d9e:	dc03      	bgt.n	8007da8 <_vfprintf_r+0x1210>
 8007da0:	f018 0f01 	tst.w	r8, #1
 8007da4:	f000 8081 	beq.w	8007eaa <_vfprintf_r+0x1312>
 8007da8:	2201      	movs	r2, #1
 8007daa:	2b07      	cmp	r3, #7
 8007dac:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007db0:	f8c4 9000 	str.w	r9, [r4]
 8007db4:	6062      	str	r2, [r4, #4]
 8007db6:	dd08      	ble.n	8007dca <_vfprintf_r+0x1232>
 8007db8:	4651      	mov	r1, sl
 8007dba:	4658      	mov	r0, fp
 8007dbc:	aa26      	add	r2, sp, #152	; 0x98
 8007dbe:	f002 fa7a 	bl	800a2b6 <__sprint_r>
 8007dc2:	2800      	cmp	r0, #0
 8007dc4:	f040 809e 	bne.w	8007f04 <_vfprintf_r+0x136c>
 8007dc8:	ad29      	add	r5, sp, #164	; 0xa4
 8007dca:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007dcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007dce:	602b      	str	r3, [r5, #0]
 8007dd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007dd2:	606b      	str	r3, [r5, #4]
 8007dd4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007dd6:	4413      	add	r3, r2
 8007dd8:	9328      	str	r3, [sp, #160]	; 0xa0
 8007dda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ddc:	3301      	adds	r3, #1
 8007dde:	2b07      	cmp	r3, #7
 8007de0:	9327      	str	r3, [sp, #156]	; 0x9c
 8007de2:	dc32      	bgt.n	8007e4a <_vfprintf_r+0x12b2>
 8007de4:	3508      	adds	r5, #8
 8007de6:	9b08      	ldr	r3, [sp, #32]
 8007de8:	2200      	movs	r2, #0
 8007dea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007dee:	1e5c      	subs	r4, r3, #1
 8007df0:	2300      	movs	r3, #0
 8007df2:	f7f8 fdd9 	bl	80009a8 <__aeabi_dcmpeq>
 8007df6:	2800      	cmp	r0, #0
 8007df8:	d130      	bne.n	8007e5c <_vfprintf_r+0x12c4>
 8007dfa:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007dfc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007dfe:	9a08      	ldr	r2, [sp, #32]
 8007e00:	3101      	adds	r1, #1
 8007e02:	3b01      	subs	r3, #1
 8007e04:	f109 0001 	add.w	r0, r9, #1
 8007e08:	4413      	add	r3, r2
 8007e0a:	2907      	cmp	r1, #7
 8007e0c:	e9c5 0400 	strd	r0, r4, [r5]
 8007e10:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007e14:	dd52      	ble.n	8007ebc <_vfprintf_r+0x1324>
 8007e16:	4651      	mov	r1, sl
 8007e18:	4658      	mov	r0, fp
 8007e1a:	aa26      	add	r2, sp, #152	; 0x98
 8007e1c:	f002 fa4b 	bl	800a2b6 <__sprint_r>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d16f      	bne.n	8007f04 <_vfprintf_r+0x136c>
 8007e24:	ad29      	add	r5, sp, #164	; 0xa4
 8007e26:	ab22      	add	r3, sp, #136	; 0x88
 8007e28:	602b      	str	r3, [r5, #0]
 8007e2a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007e2c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007e2e:	606b      	str	r3, [r5, #4]
 8007e30:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007e32:	4413      	add	r3, r2
 8007e34:	9328      	str	r3, [sp, #160]	; 0xa0
 8007e36:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007e38:	3301      	adds	r3, #1
 8007e3a:	2b07      	cmp	r3, #7
 8007e3c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007e3e:	f73f adaf 	bgt.w	80079a0 <_vfprintf_r+0xe08>
 8007e42:	f105 0408 	add.w	r4, r5, #8
 8007e46:	f7ff bac2 	b.w	80073ce <_vfprintf_r+0x836>
 8007e4a:	4651      	mov	r1, sl
 8007e4c:	4658      	mov	r0, fp
 8007e4e:	aa26      	add	r2, sp, #152	; 0x98
 8007e50:	f002 fa31 	bl	800a2b6 <__sprint_r>
 8007e54:	2800      	cmp	r0, #0
 8007e56:	d155      	bne.n	8007f04 <_vfprintf_r+0x136c>
 8007e58:	ad29      	add	r5, sp, #164	; 0xa4
 8007e5a:	e7c4      	b.n	8007de6 <_vfprintf_r+0x124e>
 8007e5c:	2c00      	cmp	r4, #0
 8007e5e:	dde2      	ble.n	8007e26 <_vfprintf_r+0x128e>
 8007e60:	f04f 0910 	mov.w	r9, #16
 8007e64:	4e5a      	ldr	r6, [pc, #360]	; (8007fd0 <_vfprintf_r+0x1438>)
 8007e66:	2c10      	cmp	r4, #16
 8007e68:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007e6c:	f105 0108 	add.w	r1, r5, #8
 8007e70:	f103 0301 	add.w	r3, r3, #1
 8007e74:	602e      	str	r6, [r5, #0]
 8007e76:	dc07      	bgt.n	8007e88 <_vfprintf_r+0x12f0>
 8007e78:	606c      	str	r4, [r5, #4]
 8007e7a:	2b07      	cmp	r3, #7
 8007e7c:	4414      	add	r4, r2
 8007e7e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007e82:	dcc8      	bgt.n	8007e16 <_vfprintf_r+0x127e>
 8007e84:	460d      	mov	r5, r1
 8007e86:	e7ce      	b.n	8007e26 <_vfprintf_r+0x128e>
 8007e88:	3210      	adds	r2, #16
 8007e8a:	2b07      	cmp	r3, #7
 8007e8c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007e90:	f8c5 9004 	str.w	r9, [r5, #4]
 8007e94:	dd06      	ble.n	8007ea4 <_vfprintf_r+0x130c>
 8007e96:	4651      	mov	r1, sl
 8007e98:	4658      	mov	r0, fp
 8007e9a:	aa26      	add	r2, sp, #152	; 0x98
 8007e9c:	f002 fa0b 	bl	800a2b6 <__sprint_r>
 8007ea0:	bb80      	cbnz	r0, 8007f04 <_vfprintf_r+0x136c>
 8007ea2:	a929      	add	r1, sp, #164	; 0xa4
 8007ea4:	460d      	mov	r5, r1
 8007ea6:	3c10      	subs	r4, #16
 8007ea8:	e7dd      	b.n	8007e66 <_vfprintf_r+0x12ce>
 8007eaa:	2201      	movs	r2, #1
 8007eac:	2b07      	cmp	r3, #7
 8007eae:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007eb2:	f8c4 9000 	str.w	r9, [r4]
 8007eb6:	6062      	str	r2, [r4, #4]
 8007eb8:	ddb5      	ble.n	8007e26 <_vfprintf_r+0x128e>
 8007eba:	e7ac      	b.n	8007e16 <_vfprintf_r+0x127e>
 8007ebc:	3508      	adds	r5, #8
 8007ebe:	e7b2      	b.n	8007e26 <_vfprintf_r+0x128e>
 8007ec0:	460c      	mov	r4, r1
 8007ec2:	f7ff ba84 	b.w	80073ce <_vfprintf_r+0x836>
 8007ec6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007eca:	1a9d      	subs	r5, r3, r2
 8007ecc:	2d00      	cmp	r5, #0
 8007ece:	f77f aa82 	ble.w	80073d6 <_vfprintf_r+0x83e>
 8007ed2:	f04f 0810 	mov.w	r8, #16
 8007ed6:	4e3f      	ldr	r6, [pc, #252]	; (8007fd4 <_vfprintf_r+0x143c>)
 8007ed8:	2d10      	cmp	r5, #16
 8007eda:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007ede:	6026      	str	r6, [r4, #0]
 8007ee0:	f103 0301 	add.w	r3, r3, #1
 8007ee4:	dc17      	bgt.n	8007f16 <_vfprintf_r+0x137e>
 8007ee6:	6065      	str	r5, [r4, #4]
 8007ee8:	2b07      	cmp	r3, #7
 8007eea:	4415      	add	r5, r2
 8007eec:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007ef0:	f77f aa71 	ble.w	80073d6 <_vfprintf_r+0x83e>
 8007ef4:	4651      	mov	r1, sl
 8007ef6:	4658      	mov	r0, fp
 8007ef8:	aa26      	add	r2, sp, #152	; 0x98
 8007efa:	f002 f9dc 	bl	800a2b6 <__sprint_r>
 8007efe:	2800      	cmp	r0, #0
 8007f00:	f43f aa69 	beq.w	80073d6 <_vfprintf_r+0x83e>
 8007f04:	2f00      	cmp	r7, #0
 8007f06:	f43f a884 	beq.w	8007012 <_vfprintf_r+0x47a>
 8007f0a:	4639      	mov	r1, r7
 8007f0c:	4658      	mov	r0, fp
 8007f0e:	f001 f91b 	bl	8009148 <_free_r>
 8007f12:	f7ff b87e 	b.w	8007012 <_vfprintf_r+0x47a>
 8007f16:	3210      	adds	r2, #16
 8007f18:	2b07      	cmp	r3, #7
 8007f1a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007f1e:	f8c4 8004 	str.w	r8, [r4, #4]
 8007f22:	dc02      	bgt.n	8007f2a <_vfprintf_r+0x1392>
 8007f24:	3408      	adds	r4, #8
 8007f26:	3d10      	subs	r5, #16
 8007f28:	e7d6      	b.n	8007ed8 <_vfprintf_r+0x1340>
 8007f2a:	4651      	mov	r1, sl
 8007f2c:	4658      	mov	r0, fp
 8007f2e:	aa26      	add	r2, sp, #152	; 0x98
 8007f30:	f002 f9c1 	bl	800a2b6 <__sprint_r>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d1e5      	bne.n	8007f04 <_vfprintf_r+0x136c>
 8007f38:	ac29      	add	r4, sp, #164	; 0xa4
 8007f3a:	e7f4      	b.n	8007f26 <_vfprintf_r+0x138e>
 8007f3c:	4639      	mov	r1, r7
 8007f3e:	4658      	mov	r0, fp
 8007f40:	f001 f902 	bl	8009148 <_free_r>
 8007f44:	f7ff ba5e 	b.w	8007404 <_vfprintf_r+0x86c>
 8007f48:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f4a:	b91b      	cbnz	r3, 8007f54 <_vfprintf_r+0x13bc>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f50:	f7ff b85f 	b.w	8007012 <_vfprintf_r+0x47a>
 8007f54:	4651      	mov	r1, sl
 8007f56:	4658      	mov	r0, fp
 8007f58:	aa26      	add	r2, sp, #152	; 0x98
 8007f5a:	f002 f9ac 	bl	800a2b6 <__sprint_r>
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	d0f4      	beq.n	8007f4c <_vfprintf_r+0x13b4>
 8007f62:	f7ff b856 	b.w	8007012 <_vfprintf_r+0x47a>
 8007f66:	ea56 0207 	orrs.w	r2, r6, r7
 8007f6a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8007f6e:	f43f ab6a 	beq.w	8007646 <_vfprintf_r+0xaae>
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	f43f abff 	beq.w	8007776 <_vfprintf_r+0xbde>
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007f7e:	f43f ac47 	beq.w	8007810 <_vfprintf_r+0xc78>
 8007f82:	08f2      	lsrs	r2, r6, #3
 8007f84:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8007f88:	08f8      	lsrs	r0, r7, #3
 8007f8a:	f006 0307 	and.w	r3, r6, #7
 8007f8e:	4607      	mov	r7, r0
 8007f90:	4616      	mov	r6, r2
 8007f92:	3330      	adds	r3, #48	; 0x30
 8007f94:	ea56 0207 	orrs.w	r2, r6, r7
 8007f98:	4649      	mov	r1, r9
 8007f9a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007f9e:	d1f0      	bne.n	8007f82 <_vfprintf_r+0x13ea>
 8007fa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fa2:	07d0      	lsls	r0, r2, #31
 8007fa4:	d506      	bpl.n	8007fb4 <_vfprintf_r+0x141c>
 8007fa6:	2b30      	cmp	r3, #48	; 0x30
 8007fa8:	d004      	beq.n	8007fb4 <_vfprintf_r+0x141c>
 8007faa:	2330      	movs	r3, #48	; 0x30
 8007fac:	f809 3c01 	strb.w	r3, [r9, #-1]
 8007fb0:	f1a1 0902 	sub.w	r9, r1, #2
 8007fb4:	2700      	movs	r7, #0
 8007fb6:	ab52      	add	r3, sp, #328	; 0x148
 8007fb8:	eba3 0309 	sub.w	r3, r3, r9
 8007fbc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8007fc0:	9e07      	ldr	r6, [sp, #28]
 8007fc2:	9307      	str	r3, [sp, #28]
 8007fc4:	463d      	mov	r5, r7
 8007fc6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8007fca:	f7ff b942 	b.w	8007252 <_vfprintf_r+0x6ba>
 8007fce:	bf00      	nop
 8007fd0:	0800c9f4 	.word	0x0800c9f4
 8007fd4:	0800c9e4 	.word	0x0800c9e4

08007fd8 <__sbprintf>:
 8007fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fda:	461f      	mov	r7, r3
 8007fdc:	898b      	ldrh	r3, [r1, #12]
 8007fde:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8007fe2:	f023 0302 	bic.w	r3, r3, #2
 8007fe6:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007fea:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007fec:	4615      	mov	r5, r2
 8007fee:	9319      	str	r3, [sp, #100]	; 0x64
 8007ff0:	89cb      	ldrh	r3, [r1, #14]
 8007ff2:	4606      	mov	r6, r0
 8007ff4:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007ff8:	69cb      	ldr	r3, [r1, #28]
 8007ffa:	a816      	add	r0, sp, #88	; 0x58
 8007ffc:	9307      	str	r3, [sp, #28]
 8007ffe:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8008000:	460c      	mov	r4, r1
 8008002:	9309      	str	r3, [sp, #36]	; 0x24
 8008004:	ab1a      	add	r3, sp, #104	; 0x68
 8008006:	9300      	str	r3, [sp, #0]
 8008008:	9304      	str	r3, [sp, #16]
 800800a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800800e:	9302      	str	r3, [sp, #8]
 8008010:	9305      	str	r3, [sp, #20]
 8008012:	2300      	movs	r3, #0
 8008014:	9306      	str	r3, [sp, #24]
 8008016:	f001 fac5 	bl	80095a4 <__retarget_lock_init_recursive>
 800801a:	462a      	mov	r2, r5
 800801c:	463b      	mov	r3, r7
 800801e:	4669      	mov	r1, sp
 8008020:	4630      	mov	r0, r6
 8008022:	f7fe fdb9 	bl	8006b98 <_vfprintf_r>
 8008026:	1e05      	subs	r5, r0, #0
 8008028:	db07      	blt.n	800803a <__sbprintf+0x62>
 800802a:	4669      	mov	r1, sp
 800802c:	4630      	mov	r0, r6
 800802e:	f000 ff8f 	bl	8008f50 <_fflush_r>
 8008032:	2800      	cmp	r0, #0
 8008034:	bf18      	it	ne
 8008036:	f04f 35ff 	movne.w	r5, #4294967295
 800803a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800803e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008040:	065b      	lsls	r3, r3, #25
 8008042:	bf42      	ittt	mi
 8008044:	89a3      	ldrhmi	r3, [r4, #12]
 8008046:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800804a:	81a3      	strhmi	r3, [r4, #12]
 800804c:	f001 faab 	bl	80095a6 <__retarget_lock_close_recursive>
 8008050:	4628      	mov	r0, r5
 8008052:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008056:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008058 <_vsnprintf_r>:
 8008058:	b530      	push	{r4, r5, lr}
 800805a:	1e14      	subs	r4, r2, #0
 800805c:	4605      	mov	r5, r0
 800805e:	b09b      	sub	sp, #108	; 0x6c
 8008060:	4618      	mov	r0, r3
 8008062:	da05      	bge.n	8008070 <_vsnprintf_r+0x18>
 8008064:	238b      	movs	r3, #139	; 0x8b
 8008066:	f04f 30ff 	mov.w	r0, #4294967295
 800806a:	602b      	str	r3, [r5, #0]
 800806c:	b01b      	add	sp, #108	; 0x6c
 800806e:	bd30      	pop	{r4, r5, pc}
 8008070:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008074:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008078:	bf0c      	ite	eq
 800807a:	4623      	moveq	r3, r4
 800807c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008080:	9302      	str	r3, [sp, #8]
 8008082:	9305      	str	r3, [sp, #20]
 8008084:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008088:	4602      	mov	r2, r0
 800808a:	9100      	str	r1, [sp, #0]
 800808c:	9104      	str	r1, [sp, #16]
 800808e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008092:	4669      	mov	r1, sp
 8008094:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008096:	4628      	mov	r0, r5
 8008098:	f7fd fb9a 	bl	80057d0 <_svfprintf_r>
 800809c:	1c43      	adds	r3, r0, #1
 800809e:	bfbc      	itt	lt
 80080a0:	238b      	movlt	r3, #139	; 0x8b
 80080a2:	602b      	strlt	r3, [r5, #0]
 80080a4:	2c00      	cmp	r4, #0
 80080a6:	d0e1      	beq.n	800806c <_vsnprintf_r+0x14>
 80080a8:	2200      	movs	r2, #0
 80080aa:	9b00      	ldr	r3, [sp, #0]
 80080ac:	701a      	strb	r2, [r3, #0]
 80080ae:	e7dd      	b.n	800806c <_vsnprintf_r+0x14>

080080b0 <vsnprintf>:
 80080b0:	b507      	push	{r0, r1, r2, lr}
 80080b2:	9300      	str	r3, [sp, #0]
 80080b4:	4613      	mov	r3, r2
 80080b6:	460a      	mov	r2, r1
 80080b8:	4601      	mov	r1, r0
 80080ba:	4803      	ldr	r0, [pc, #12]	; (80080c8 <vsnprintf+0x18>)
 80080bc:	6800      	ldr	r0, [r0, #0]
 80080be:	f7ff ffcb 	bl	8008058 <_vsnprintf_r>
 80080c2:	b003      	add	sp, #12
 80080c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80080c8:	20000034 	.word	0x20000034

080080cc <__swsetup_r>:
 80080cc:	b538      	push	{r3, r4, r5, lr}
 80080ce:	4b2a      	ldr	r3, [pc, #168]	; (8008178 <__swsetup_r+0xac>)
 80080d0:	4605      	mov	r5, r0
 80080d2:	6818      	ldr	r0, [r3, #0]
 80080d4:	460c      	mov	r4, r1
 80080d6:	b118      	cbz	r0, 80080e0 <__swsetup_r+0x14>
 80080d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80080da:	b90b      	cbnz	r3, 80080e0 <__swsetup_r+0x14>
 80080dc:	f000 ffa4 	bl	8009028 <__sinit>
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080e6:	0718      	lsls	r0, r3, #28
 80080e8:	d422      	bmi.n	8008130 <__swsetup_r+0x64>
 80080ea:	06d9      	lsls	r1, r3, #27
 80080ec:	d407      	bmi.n	80080fe <__swsetup_r+0x32>
 80080ee:	2309      	movs	r3, #9
 80080f0:	602b      	str	r3, [r5, #0]
 80080f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80080f6:	f04f 30ff 	mov.w	r0, #4294967295
 80080fa:	81a3      	strh	r3, [r4, #12]
 80080fc:	e034      	b.n	8008168 <__swsetup_r+0x9c>
 80080fe:	0758      	lsls	r0, r3, #29
 8008100:	d512      	bpl.n	8008128 <__swsetup_r+0x5c>
 8008102:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008104:	b141      	cbz	r1, 8008118 <__swsetup_r+0x4c>
 8008106:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800810a:	4299      	cmp	r1, r3
 800810c:	d002      	beq.n	8008114 <__swsetup_r+0x48>
 800810e:	4628      	mov	r0, r5
 8008110:	f001 f81a 	bl	8009148 <_free_r>
 8008114:	2300      	movs	r3, #0
 8008116:	6323      	str	r3, [r4, #48]	; 0x30
 8008118:	89a3      	ldrh	r3, [r4, #12]
 800811a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800811e:	81a3      	strh	r3, [r4, #12]
 8008120:	2300      	movs	r3, #0
 8008122:	6063      	str	r3, [r4, #4]
 8008124:	6923      	ldr	r3, [r4, #16]
 8008126:	6023      	str	r3, [r4, #0]
 8008128:	89a3      	ldrh	r3, [r4, #12]
 800812a:	f043 0308 	orr.w	r3, r3, #8
 800812e:	81a3      	strh	r3, [r4, #12]
 8008130:	6923      	ldr	r3, [r4, #16]
 8008132:	b94b      	cbnz	r3, 8008148 <__swsetup_r+0x7c>
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800813a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800813e:	d003      	beq.n	8008148 <__swsetup_r+0x7c>
 8008140:	4621      	mov	r1, r4
 8008142:	4628      	mov	r0, r5
 8008144:	f001 fa5e 	bl	8009604 <__smakebuf_r>
 8008148:	89a0      	ldrh	r0, [r4, #12]
 800814a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800814e:	f010 0301 	ands.w	r3, r0, #1
 8008152:	d00a      	beq.n	800816a <__swsetup_r+0x9e>
 8008154:	2300      	movs	r3, #0
 8008156:	60a3      	str	r3, [r4, #8]
 8008158:	6963      	ldr	r3, [r4, #20]
 800815a:	425b      	negs	r3, r3
 800815c:	61a3      	str	r3, [r4, #24]
 800815e:	6923      	ldr	r3, [r4, #16]
 8008160:	b943      	cbnz	r3, 8008174 <__swsetup_r+0xa8>
 8008162:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008166:	d1c4      	bne.n	80080f2 <__swsetup_r+0x26>
 8008168:	bd38      	pop	{r3, r4, r5, pc}
 800816a:	0781      	lsls	r1, r0, #30
 800816c:	bf58      	it	pl
 800816e:	6963      	ldrpl	r3, [r4, #20]
 8008170:	60a3      	str	r3, [r4, #8]
 8008172:	e7f4      	b.n	800815e <__swsetup_r+0x92>
 8008174:	2000      	movs	r0, #0
 8008176:	e7f7      	b.n	8008168 <__swsetup_r+0x9c>
 8008178:	20000034 	.word	0x20000034

0800817c <register_fini>:
 800817c:	4b02      	ldr	r3, [pc, #8]	; (8008188 <register_fini+0xc>)
 800817e:	b113      	cbz	r3, 8008186 <register_fini+0xa>
 8008180:	4802      	ldr	r0, [pc, #8]	; (800818c <register_fini+0x10>)
 8008182:	f000 b805 	b.w	8008190 <atexit>
 8008186:	4770      	bx	lr
 8008188:	00000000 	.word	0x00000000
 800818c:	08009079 	.word	0x08009079

08008190 <atexit>:
 8008190:	2300      	movs	r3, #0
 8008192:	4601      	mov	r1, r0
 8008194:	461a      	mov	r2, r3
 8008196:	4618      	mov	r0, r3
 8008198:	f002 bddc 	b.w	800ad54 <__register_exitproc>

0800819c <quorem>:
 800819c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a0:	6903      	ldr	r3, [r0, #16]
 80081a2:	690c      	ldr	r4, [r1, #16]
 80081a4:	4607      	mov	r7, r0
 80081a6:	42a3      	cmp	r3, r4
 80081a8:	f2c0 8083 	blt.w	80082b2 <quorem+0x116>
 80081ac:	3c01      	subs	r4, #1
 80081ae:	f100 0514 	add.w	r5, r0, #20
 80081b2:	f101 0814 	add.w	r8, r1, #20
 80081b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081ba:	9301      	str	r3, [sp, #4]
 80081bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081c4:	3301      	adds	r3, #1
 80081c6:	429a      	cmp	r2, r3
 80081c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80081cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80081d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80081d4:	d332      	bcc.n	800823c <quorem+0xa0>
 80081d6:	f04f 0e00 	mov.w	lr, #0
 80081da:	4640      	mov	r0, r8
 80081dc:	46ac      	mov	ip, r5
 80081de:	46f2      	mov	sl, lr
 80081e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80081e4:	b293      	uxth	r3, r2
 80081e6:	fb06 e303 	mla	r3, r6, r3, lr
 80081ea:	0c12      	lsrs	r2, r2, #16
 80081ec:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80081f0:	fb06 e202 	mla	r2, r6, r2, lr
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	ebaa 0303 	sub.w	r3, sl, r3
 80081fa:	f8dc a000 	ldr.w	sl, [ip]
 80081fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008202:	fa1f fa8a 	uxth.w	sl, sl
 8008206:	4453      	add	r3, sl
 8008208:	fa1f fa82 	uxth.w	sl, r2
 800820c:	f8dc 2000 	ldr.w	r2, [ip]
 8008210:	4581      	cmp	r9, r0
 8008212:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008216:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800821a:	b29b      	uxth	r3, r3
 800821c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008220:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008224:	f84c 3b04 	str.w	r3, [ip], #4
 8008228:	d2da      	bcs.n	80081e0 <quorem+0x44>
 800822a:	f855 300b 	ldr.w	r3, [r5, fp]
 800822e:	b92b      	cbnz	r3, 800823c <quorem+0xa0>
 8008230:	9b01      	ldr	r3, [sp, #4]
 8008232:	3b04      	subs	r3, #4
 8008234:	429d      	cmp	r5, r3
 8008236:	461a      	mov	r2, r3
 8008238:	d32f      	bcc.n	800829a <quorem+0xfe>
 800823a:	613c      	str	r4, [r7, #16]
 800823c:	4638      	mov	r0, r7
 800823e:	f001 fc83 	bl	8009b48 <__mcmp>
 8008242:	2800      	cmp	r0, #0
 8008244:	db25      	blt.n	8008292 <quorem+0xf6>
 8008246:	4628      	mov	r0, r5
 8008248:	f04f 0c00 	mov.w	ip, #0
 800824c:	3601      	adds	r6, #1
 800824e:	f858 1b04 	ldr.w	r1, [r8], #4
 8008252:	f8d0 e000 	ldr.w	lr, [r0]
 8008256:	b28b      	uxth	r3, r1
 8008258:	ebac 0303 	sub.w	r3, ip, r3
 800825c:	fa1f f28e 	uxth.w	r2, lr
 8008260:	4413      	add	r3, r2
 8008262:	0c0a      	lsrs	r2, r1, #16
 8008264:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008268:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800826c:	b29b      	uxth	r3, r3
 800826e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008272:	45c1      	cmp	r9, r8
 8008274:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008278:	f840 3b04 	str.w	r3, [r0], #4
 800827c:	d2e7      	bcs.n	800824e <quorem+0xb2>
 800827e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008282:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008286:	b922      	cbnz	r2, 8008292 <quorem+0xf6>
 8008288:	3b04      	subs	r3, #4
 800828a:	429d      	cmp	r5, r3
 800828c:	461a      	mov	r2, r3
 800828e:	d30a      	bcc.n	80082a6 <quorem+0x10a>
 8008290:	613c      	str	r4, [r7, #16]
 8008292:	4630      	mov	r0, r6
 8008294:	b003      	add	sp, #12
 8008296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800829a:	6812      	ldr	r2, [r2, #0]
 800829c:	3b04      	subs	r3, #4
 800829e:	2a00      	cmp	r2, #0
 80082a0:	d1cb      	bne.n	800823a <quorem+0x9e>
 80082a2:	3c01      	subs	r4, #1
 80082a4:	e7c6      	b.n	8008234 <quorem+0x98>
 80082a6:	6812      	ldr	r2, [r2, #0]
 80082a8:	3b04      	subs	r3, #4
 80082aa:	2a00      	cmp	r2, #0
 80082ac:	d1f0      	bne.n	8008290 <quorem+0xf4>
 80082ae:	3c01      	subs	r4, #1
 80082b0:	e7eb      	b.n	800828a <quorem+0xee>
 80082b2:	2000      	movs	r0, #0
 80082b4:	e7ee      	b.n	8008294 <quorem+0xf8>
	...

080082b8 <_dtoa_r>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80082be:	b097      	sub	sp, #92	; 0x5c
 80082c0:	4681      	mov	r9, r0
 80082c2:	4614      	mov	r4, r2
 80082c4:	461d      	mov	r5, r3
 80082c6:	4692      	mov	sl, r2
 80082c8:	469b      	mov	fp, r3
 80082ca:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80082cc:	b149      	cbz	r1, 80082e2 <_dtoa_r+0x2a>
 80082ce:	2301      	movs	r3, #1
 80082d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80082d2:	4093      	lsls	r3, r2
 80082d4:	608b      	str	r3, [r1, #8]
 80082d6:	604a      	str	r2, [r1, #4]
 80082d8:	f001 fa2f 	bl	800973a <_Bfree>
 80082dc:	2300      	movs	r3, #0
 80082de:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80082e2:	1e2b      	subs	r3, r5, #0
 80082e4:	bfad      	iteet	ge
 80082e6:	2300      	movge	r3, #0
 80082e8:	2201      	movlt	r2, #1
 80082ea:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80082ee:	6033      	strge	r3, [r6, #0]
 80082f0:	4ba3      	ldr	r3, [pc, #652]	; (8008580 <_dtoa_r+0x2c8>)
 80082f2:	bfb8      	it	lt
 80082f4:	6032      	strlt	r2, [r6, #0]
 80082f6:	ea33 030b 	bics.w	r3, r3, fp
 80082fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80082fe:	d119      	bne.n	8008334 <_dtoa_r+0x7c>
 8008300:	f242 730f 	movw	r3, #9999	; 0x270f
 8008304:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008306:	6013      	str	r3, [r2, #0]
 8008308:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800830c:	4323      	orrs	r3, r4
 800830e:	f000 857b 	beq.w	8008e08 <_dtoa_r+0xb50>
 8008312:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008314:	b90b      	cbnz	r3, 800831a <_dtoa_r+0x62>
 8008316:	4b9b      	ldr	r3, [pc, #620]	; (8008584 <_dtoa_r+0x2cc>)
 8008318:	e020      	b.n	800835c <_dtoa_r+0xa4>
 800831a:	4b9a      	ldr	r3, [pc, #616]	; (8008584 <_dtoa_r+0x2cc>)
 800831c:	9306      	str	r3, [sp, #24]
 800831e:	3303      	adds	r3, #3
 8008320:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008322:	6013      	str	r3, [r2, #0]
 8008324:	9806      	ldr	r0, [sp, #24]
 8008326:	b017      	add	sp, #92	; 0x5c
 8008328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800832c:	4b96      	ldr	r3, [pc, #600]	; (8008588 <_dtoa_r+0x2d0>)
 800832e:	9306      	str	r3, [sp, #24]
 8008330:	3308      	adds	r3, #8
 8008332:	e7f5      	b.n	8008320 <_dtoa_r+0x68>
 8008334:	2200      	movs	r2, #0
 8008336:	2300      	movs	r3, #0
 8008338:	4650      	mov	r0, sl
 800833a:	4659      	mov	r1, fp
 800833c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008340:	f7f8 fb32 	bl	80009a8 <__aeabi_dcmpeq>
 8008344:	4607      	mov	r7, r0
 8008346:	b158      	cbz	r0, 8008360 <_dtoa_r+0xa8>
 8008348:	2301      	movs	r3, #1
 800834a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800834c:	6013      	str	r3, [r2, #0]
 800834e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008350:	2b00      	cmp	r3, #0
 8008352:	f000 8556 	beq.w	8008e02 <_dtoa_r+0xb4a>
 8008356:	488d      	ldr	r0, [pc, #564]	; (800858c <_dtoa_r+0x2d4>)
 8008358:	6018      	str	r0, [r3, #0]
 800835a:	1e43      	subs	r3, r0, #1
 800835c:	9306      	str	r3, [sp, #24]
 800835e:	e7e1      	b.n	8008324 <_dtoa_r+0x6c>
 8008360:	ab14      	add	r3, sp, #80	; 0x50
 8008362:	9301      	str	r3, [sp, #4]
 8008364:	ab15      	add	r3, sp, #84	; 0x54
 8008366:	9300      	str	r3, [sp, #0]
 8008368:	4648      	mov	r0, r9
 800836a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800836e:	f001 fc97 	bl	8009ca0 <__d2b>
 8008372:	9b03      	ldr	r3, [sp, #12]
 8008374:	4680      	mov	r8, r0
 8008376:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800837a:	2e00      	cmp	r6, #0
 800837c:	d07f      	beq.n	800847e <_dtoa_r+0x1c6>
 800837e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008382:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008384:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8008388:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800838c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008390:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008394:	9713      	str	r7, [sp, #76]	; 0x4c
 8008396:	2200      	movs	r2, #0
 8008398:	4b7d      	ldr	r3, [pc, #500]	; (8008590 <_dtoa_r+0x2d8>)
 800839a:	f7f7 fee5 	bl	8000168 <__aeabi_dsub>
 800839e:	a372      	add	r3, pc, #456	; (adr r3, 8008568 <_dtoa_r+0x2b0>)
 80083a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a4:	f7f8 f898 	bl	80004d8 <__aeabi_dmul>
 80083a8:	a371      	add	r3, pc, #452	; (adr r3, 8008570 <_dtoa_r+0x2b8>)
 80083aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ae:	f7f7 fedd 	bl	800016c <__adddf3>
 80083b2:	4604      	mov	r4, r0
 80083b4:	4630      	mov	r0, r6
 80083b6:	460d      	mov	r5, r1
 80083b8:	f7f8 f824 	bl	8000404 <__aeabi_i2d>
 80083bc:	a36e      	add	r3, pc, #440	; (adr r3, 8008578 <_dtoa_r+0x2c0>)
 80083be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c2:	f7f8 f889 	bl	80004d8 <__aeabi_dmul>
 80083c6:	4602      	mov	r2, r0
 80083c8:	460b      	mov	r3, r1
 80083ca:	4620      	mov	r0, r4
 80083cc:	4629      	mov	r1, r5
 80083ce:	f7f7 fecd 	bl	800016c <__adddf3>
 80083d2:	4604      	mov	r4, r0
 80083d4:	460d      	mov	r5, r1
 80083d6:	f7f8 fb2f 	bl	8000a38 <__aeabi_d2iz>
 80083da:	2200      	movs	r2, #0
 80083dc:	9003      	str	r0, [sp, #12]
 80083de:	2300      	movs	r3, #0
 80083e0:	4620      	mov	r0, r4
 80083e2:	4629      	mov	r1, r5
 80083e4:	f7f8 faea 	bl	80009bc <__aeabi_dcmplt>
 80083e8:	b150      	cbz	r0, 8008400 <_dtoa_r+0x148>
 80083ea:	9803      	ldr	r0, [sp, #12]
 80083ec:	f7f8 f80a 	bl	8000404 <__aeabi_i2d>
 80083f0:	4622      	mov	r2, r4
 80083f2:	462b      	mov	r3, r5
 80083f4:	f7f8 fad8 	bl	80009a8 <__aeabi_dcmpeq>
 80083f8:	b910      	cbnz	r0, 8008400 <_dtoa_r+0x148>
 80083fa:	9b03      	ldr	r3, [sp, #12]
 80083fc:	3b01      	subs	r3, #1
 80083fe:	9303      	str	r3, [sp, #12]
 8008400:	9b03      	ldr	r3, [sp, #12]
 8008402:	2b16      	cmp	r3, #22
 8008404:	d858      	bhi.n	80084b8 <_dtoa_r+0x200>
 8008406:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800840a:	9a03      	ldr	r2, [sp, #12]
 800840c:	4b61      	ldr	r3, [pc, #388]	; (8008594 <_dtoa_r+0x2dc>)
 800840e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008416:	f7f8 fad1 	bl	80009bc <__aeabi_dcmplt>
 800841a:	2800      	cmp	r0, #0
 800841c:	d04e      	beq.n	80084bc <_dtoa_r+0x204>
 800841e:	9b03      	ldr	r3, [sp, #12]
 8008420:	3b01      	subs	r3, #1
 8008422:	9303      	str	r3, [sp, #12]
 8008424:	2300      	movs	r3, #0
 8008426:	930f      	str	r3, [sp, #60]	; 0x3c
 8008428:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800842a:	1b9e      	subs	r6, r3, r6
 800842c:	1e73      	subs	r3, r6, #1
 800842e:	9309      	str	r3, [sp, #36]	; 0x24
 8008430:	bf49      	itett	mi
 8008432:	f1c6 0301 	rsbmi	r3, r6, #1
 8008436:	2300      	movpl	r3, #0
 8008438:	9308      	strmi	r3, [sp, #32]
 800843a:	2300      	movmi	r3, #0
 800843c:	bf54      	ite	pl
 800843e:	9308      	strpl	r3, [sp, #32]
 8008440:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008442:	9b03      	ldr	r3, [sp, #12]
 8008444:	2b00      	cmp	r3, #0
 8008446:	db3b      	blt.n	80084c0 <_dtoa_r+0x208>
 8008448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800844a:	9a03      	ldr	r2, [sp, #12]
 800844c:	4413      	add	r3, r2
 800844e:	9309      	str	r3, [sp, #36]	; 0x24
 8008450:	2300      	movs	r3, #0
 8008452:	920e      	str	r2, [sp, #56]	; 0x38
 8008454:	930a      	str	r3, [sp, #40]	; 0x28
 8008456:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008458:	2b09      	cmp	r3, #9
 800845a:	d86b      	bhi.n	8008534 <_dtoa_r+0x27c>
 800845c:	2b05      	cmp	r3, #5
 800845e:	bfc4      	itt	gt
 8008460:	3b04      	subgt	r3, #4
 8008462:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008464:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008466:	bfc8      	it	gt
 8008468:	2400      	movgt	r4, #0
 800846a:	f1a3 0302 	sub.w	r3, r3, #2
 800846e:	bfd8      	it	le
 8008470:	2401      	movle	r4, #1
 8008472:	2b03      	cmp	r3, #3
 8008474:	d869      	bhi.n	800854a <_dtoa_r+0x292>
 8008476:	e8df f003 	tbb	[pc, r3]
 800847a:	392c      	.short	0x392c
 800847c:	5b37      	.short	0x5b37
 800847e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8008482:	441e      	add	r6, r3
 8008484:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008488:	2b20      	cmp	r3, #32
 800848a:	dd10      	ble.n	80084ae <_dtoa_r+0x1f6>
 800848c:	9a03      	ldr	r2, [sp, #12]
 800848e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008492:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8008496:	409a      	lsls	r2, r3
 8008498:	fa24 f000 	lsr.w	r0, r4, r0
 800849c:	4310      	orrs	r0, r2
 800849e:	f7f7 ffa1 	bl	80003e4 <__aeabi_ui2d>
 80084a2:	2301      	movs	r3, #1
 80084a4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80084a8:	3e01      	subs	r6, #1
 80084aa:	9313      	str	r3, [sp, #76]	; 0x4c
 80084ac:	e773      	b.n	8008396 <_dtoa_r+0xde>
 80084ae:	f1c3 0320 	rsb	r3, r3, #32
 80084b2:	fa04 f003 	lsl.w	r0, r4, r3
 80084b6:	e7f2      	b.n	800849e <_dtoa_r+0x1e6>
 80084b8:	2301      	movs	r3, #1
 80084ba:	e7b4      	b.n	8008426 <_dtoa_r+0x16e>
 80084bc:	900f      	str	r0, [sp, #60]	; 0x3c
 80084be:	e7b3      	b.n	8008428 <_dtoa_r+0x170>
 80084c0:	9b08      	ldr	r3, [sp, #32]
 80084c2:	9a03      	ldr	r2, [sp, #12]
 80084c4:	1a9b      	subs	r3, r3, r2
 80084c6:	9308      	str	r3, [sp, #32]
 80084c8:	4253      	negs	r3, r2
 80084ca:	930a      	str	r3, [sp, #40]	; 0x28
 80084cc:	2300      	movs	r3, #0
 80084ce:	930e      	str	r3, [sp, #56]	; 0x38
 80084d0:	e7c1      	b.n	8008456 <_dtoa_r+0x19e>
 80084d2:	2300      	movs	r3, #0
 80084d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084d8:	2b00      	cmp	r3, #0
 80084da:	dc39      	bgt.n	8008550 <_dtoa_r+0x298>
 80084dc:	2301      	movs	r3, #1
 80084de:	461a      	mov	r2, r3
 80084e0:	9304      	str	r3, [sp, #16]
 80084e2:	9307      	str	r3, [sp, #28]
 80084e4:	9221      	str	r2, [sp, #132]	; 0x84
 80084e6:	e00c      	b.n	8008502 <_dtoa_r+0x24a>
 80084e8:	2301      	movs	r3, #1
 80084ea:	e7f3      	b.n	80084d4 <_dtoa_r+0x21c>
 80084ec:	2300      	movs	r3, #0
 80084ee:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80084f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80084f2:	9b03      	ldr	r3, [sp, #12]
 80084f4:	4413      	add	r3, r2
 80084f6:	9304      	str	r3, [sp, #16]
 80084f8:	3301      	adds	r3, #1
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	9307      	str	r3, [sp, #28]
 80084fe:	bfb8      	it	lt
 8008500:	2301      	movlt	r3, #1
 8008502:	2200      	movs	r2, #0
 8008504:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8008508:	2204      	movs	r2, #4
 800850a:	f102 0014 	add.w	r0, r2, #20
 800850e:	4298      	cmp	r0, r3
 8008510:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008514:	d920      	bls.n	8008558 <_dtoa_r+0x2a0>
 8008516:	4648      	mov	r0, r9
 8008518:	f001 f8ea 	bl	80096f0 <_Balloc>
 800851c:	9006      	str	r0, [sp, #24]
 800851e:	2800      	cmp	r0, #0
 8008520:	d13e      	bne.n	80085a0 <_dtoa_r+0x2e8>
 8008522:	4602      	mov	r2, r0
 8008524:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008528:	4b1b      	ldr	r3, [pc, #108]	; (8008598 <_dtoa_r+0x2e0>)
 800852a:	481c      	ldr	r0, [pc, #112]	; (800859c <_dtoa_r+0x2e4>)
 800852c:	f002 fc52 	bl	800add4 <__assert_func>
 8008530:	2301      	movs	r3, #1
 8008532:	e7dc      	b.n	80084ee <_dtoa_r+0x236>
 8008534:	2401      	movs	r4, #1
 8008536:	2300      	movs	r3, #0
 8008538:	940b      	str	r4, [sp, #44]	; 0x2c
 800853a:	9320      	str	r3, [sp, #128]	; 0x80
 800853c:	f04f 33ff 	mov.w	r3, #4294967295
 8008540:	2200      	movs	r2, #0
 8008542:	9304      	str	r3, [sp, #16]
 8008544:	9307      	str	r3, [sp, #28]
 8008546:	2312      	movs	r3, #18
 8008548:	e7cc      	b.n	80084e4 <_dtoa_r+0x22c>
 800854a:	2301      	movs	r3, #1
 800854c:	930b      	str	r3, [sp, #44]	; 0x2c
 800854e:	e7f5      	b.n	800853c <_dtoa_r+0x284>
 8008550:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008552:	9304      	str	r3, [sp, #16]
 8008554:	9307      	str	r3, [sp, #28]
 8008556:	e7d4      	b.n	8008502 <_dtoa_r+0x24a>
 8008558:	3101      	adds	r1, #1
 800855a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800855e:	0052      	lsls	r2, r2, #1
 8008560:	e7d3      	b.n	800850a <_dtoa_r+0x252>
 8008562:	bf00      	nop
 8008564:	f3af 8000 	nop.w
 8008568:	636f4361 	.word	0x636f4361
 800856c:	3fd287a7 	.word	0x3fd287a7
 8008570:	8b60c8b3 	.word	0x8b60c8b3
 8008574:	3fc68a28 	.word	0x3fc68a28
 8008578:	509f79fb 	.word	0x509f79fb
 800857c:	3fd34413 	.word	0x3fd34413
 8008580:	7ff00000 	.word	0x7ff00000
 8008584:	0800ca04 	.word	0x0800ca04
 8008588:	0800ca08 	.word	0x0800ca08
 800858c:	0800c9c3 	.word	0x0800c9c3
 8008590:	3ff80000 	.word	0x3ff80000
 8008594:	0800cb10 	.word	0x0800cb10
 8008598:	0800ca11 	.word	0x0800ca11
 800859c:	0800ca22 	.word	0x0800ca22
 80085a0:	9b06      	ldr	r3, [sp, #24]
 80085a2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80085a6:	9b07      	ldr	r3, [sp, #28]
 80085a8:	2b0e      	cmp	r3, #14
 80085aa:	f200 80a1 	bhi.w	80086f0 <_dtoa_r+0x438>
 80085ae:	2c00      	cmp	r4, #0
 80085b0:	f000 809e 	beq.w	80086f0 <_dtoa_r+0x438>
 80085b4:	9b03      	ldr	r3, [sp, #12]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	dd34      	ble.n	8008624 <_dtoa_r+0x36c>
 80085ba:	4a96      	ldr	r2, [pc, #600]	; (8008814 <_dtoa_r+0x55c>)
 80085bc:	f003 030f 	and.w	r3, r3, #15
 80085c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80085c4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80085c8:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	05d8      	lsls	r0, r3, #23
 80085d0:	ea4f 1523 	mov.w	r5, r3, asr #4
 80085d4:	d516      	bpl.n	8008604 <_dtoa_r+0x34c>
 80085d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80085da:	4b8f      	ldr	r3, [pc, #572]	; (8008818 <_dtoa_r+0x560>)
 80085dc:	2603      	movs	r6, #3
 80085de:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80085e2:	f7f8 f8a3 	bl	800072c <__aeabi_ddiv>
 80085e6:	4682      	mov	sl, r0
 80085e8:	468b      	mov	fp, r1
 80085ea:	f005 050f 	and.w	r5, r5, #15
 80085ee:	4c8a      	ldr	r4, [pc, #552]	; (8008818 <_dtoa_r+0x560>)
 80085f0:	b955      	cbnz	r5, 8008608 <_dtoa_r+0x350>
 80085f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80085f6:	4650      	mov	r0, sl
 80085f8:	4659      	mov	r1, fp
 80085fa:	f7f8 f897 	bl	800072c <__aeabi_ddiv>
 80085fe:	4682      	mov	sl, r0
 8008600:	468b      	mov	fp, r1
 8008602:	e028      	b.n	8008656 <_dtoa_r+0x39e>
 8008604:	2602      	movs	r6, #2
 8008606:	e7f2      	b.n	80085ee <_dtoa_r+0x336>
 8008608:	07e9      	lsls	r1, r5, #31
 800860a:	d508      	bpl.n	800861e <_dtoa_r+0x366>
 800860c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008610:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008614:	f7f7 ff60 	bl	80004d8 <__aeabi_dmul>
 8008618:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800861c:	3601      	adds	r6, #1
 800861e:	106d      	asrs	r5, r5, #1
 8008620:	3408      	adds	r4, #8
 8008622:	e7e5      	b.n	80085f0 <_dtoa_r+0x338>
 8008624:	f000 809f 	beq.w	8008766 <_dtoa_r+0x4ae>
 8008628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800862c:	9b03      	ldr	r3, [sp, #12]
 800862e:	2602      	movs	r6, #2
 8008630:	425c      	negs	r4, r3
 8008632:	4b78      	ldr	r3, [pc, #480]	; (8008814 <_dtoa_r+0x55c>)
 8008634:	f004 020f 	and.w	r2, r4, #15
 8008638:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800863c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008640:	f7f7 ff4a 	bl	80004d8 <__aeabi_dmul>
 8008644:	2300      	movs	r3, #0
 8008646:	4682      	mov	sl, r0
 8008648:	468b      	mov	fp, r1
 800864a:	4d73      	ldr	r5, [pc, #460]	; (8008818 <_dtoa_r+0x560>)
 800864c:	1124      	asrs	r4, r4, #4
 800864e:	2c00      	cmp	r4, #0
 8008650:	d17e      	bne.n	8008750 <_dtoa_r+0x498>
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1d3      	bne.n	80085fe <_dtoa_r+0x346>
 8008656:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 8086 	beq.w	800876a <_dtoa_r+0x4b2>
 800865e:	2200      	movs	r2, #0
 8008660:	4650      	mov	r0, sl
 8008662:	4659      	mov	r1, fp
 8008664:	4b6d      	ldr	r3, [pc, #436]	; (800881c <_dtoa_r+0x564>)
 8008666:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800866a:	f7f8 f9a7 	bl	80009bc <__aeabi_dcmplt>
 800866e:	2800      	cmp	r0, #0
 8008670:	d07b      	beq.n	800876a <_dtoa_r+0x4b2>
 8008672:	9b07      	ldr	r3, [sp, #28]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d078      	beq.n	800876a <_dtoa_r+0x4b2>
 8008678:	9b04      	ldr	r3, [sp, #16]
 800867a:	2b00      	cmp	r3, #0
 800867c:	dd36      	ble.n	80086ec <_dtoa_r+0x434>
 800867e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008682:	9b03      	ldr	r3, [sp, #12]
 8008684:	2200      	movs	r2, #0
 8008686:	1e5d      	subs	r5, r3, #1
 8008688:	4b65      	ldr	r3, [pc, #404]	; (8008820 <_dtoa_r+0x568>)
 800868a:	f7f7 ff25 	bl	80004d8 <__aeabi_dmul>
 800868e:	4682      	mov	sl, r0
 8008690:	468b      	mov	fp, r1
 8008692:	9c04      	ldr	r4, [sp, #16]
 8008694:	3601      	adds	r6, #1
 8008696:	4630      	mov	r0, r6
 8008698:	f7f7 feb4 	bl	8000404 <__aeabi_i2d>
 800869c:	4652      	mov	r2, sl
 800869e:	465b      	mov	r3, fp
 80086a0:	f7f7 ff1a 	bl	80004d8 <__aeabi_dmul>
 80086a4:	2200      	movs	r2, #0
 80086a6:	4b5f      	ldr	r3, [pc, #380]	; (8008824 <_dtoa_r+0x56c>)
 80086a8:	f7f7 fd60 	bl	800016c <__adddf3>
 80086ac:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80086b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80086b4:	9611      	str	r6, [sp, #68]	; 0x44
 80086b6:	2c00      	cmp	r4, #0
 80086b8:	d15a      	bne.n	8008770 <_dtoa_r+0x4b8>
 80086ba:	2200      	movs	r2, #0
 80086bc:	4650      	mov	r0, sl
 80086be:	4659      	mov	r1, fp
 80086c0:	4b59      	ldr	r3, [pc, #356]	; (8008828 <_dtoa_r+0x570>)
 80086c2:	f7f7 fd51 	bl	8000168 <__aeabi_dsub>
 80086c6:	4633      	mov	r3, r6
 80086c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80086ca:	4682      	mov	sl, r0
 80086cc:	468b      	mov	fp, r1
 80086ce:	f7f8 f993 	bl	80009f8 <__aeabi_dcmpgt>
 80086d2:	2800      	cmp	r0, #0
 80086d4:	f040 828b 	bne.w	8008bee <_dtoa_r+0x936>
 80086d8:	4650      	mov	r0, sl
 80086da:	4659      	mov	r1, fp
 80086dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80086de:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80086e2:	f7f8 f96b 	bl	80009bc <__aeabi_dcmplt>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	f040 827f 	bne.w	8008bea <_dtoa_r+0x932>
 80086ec:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80086f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f2c0 814d 	blt.w	8008992 <_dtoa_r+0x6da>
 80086f8:	9a03      	ldr	r2, [sp, #12]
 80086fa:	2a0e      	cmp	r2, #14
 80086fc:	f300 8149 	bgt.w	8008992 <_dtoa_r+0x6da>
 8008700:	4b44      	ldr	r3, [pc, #272]	; (8008814 <_dtoa_r+0x55c>)
 8008702:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008706:	e9d3 3400 	ldrd	r3, r4, [r3]
 800870a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800870e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008710:	2b00      	cmp	r3, #0
 8008712:	f280 80d6 	bge.w	80088c2 <_dtoa_r+0x60a>
 8008716:	9b07      	ldr	r3, [sp, #28]
 8008718:	2b00      	cmp	r3, #0
 800871a:	f300 80d2 	bgt.w	80088c2 <_dtoa_r+0x60a>
 800871e:	f040 8263 	bne.w	8008be8 <_dtoa_r+0x930>
 8008722:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008726:	2200      	movs	r2, #0
 8008728:	4b3f      	ldr	r3, [pc, #252]	; (8008828 <_dtoa_r+0x570>)
 800872a:	f7f7 fed5 	bl	80004d8 <__aeabi_dmul>
 800872e:	4652      	mov	r2, sl
 8008730:	465b      	mov	r3, fp
 8008732:	f7f8 f957 	bl	80009e4 <__aeabi_dcmpge>
 8008736:	9c07      	ldr	r4, [sp, #28]
 8008738:	4625      	mov	r5, r4
 800873a:	2800      	cmp	r0, #0
 800873c:	f040 823c 	bne.w	8008bb8 <_dtoa_r+0x900>
 8008740:	2331      	movs	r3, #49	; 0x31
 8008742:	9e06      	ldr	r6, [sp, #24]
 8008744:	f806 3b01 	strb.w	r3, [r6], #1
 8008748:	9b03      	ldr	r3, [sp, #12]
 800874a:	3301      	adds	r3, #1
 800874c:	9303      	str	r3, [sp, #12]
 800874e:	e237      	b.n	8008bc0 <_dtoa_r+0x908>
 8008750:	07e2      	lsls	r2, r4, #31
 8008752:	d505      	bpl.n	8008760 <_dtoa_r+0x4a8>
 8008754:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008758:	f7f7 febe 	bl	80004d8 <__aeabi_dmul>
 800875c:	2301      	movs	r3, #1
 800875e:	3601      	adds	r6, #1
 8008760:	1064      	asrs	r4, r4, #1
 8008762:	3508      	adds	r5, #8
 8008764:	e773      	b.n	800864e <_dtoa_r+0x396>
 8008766:	2602      	movs	r6, #2
 8008768:	e775      	b.n	8008656 <_dtoa_r+0x39e>
 800876a:	9d03      	ldr	r5, [sp, #12]
 800876c:	9c07      	ldr	r4, [sp, #28]
 800876e:	e792      	b.n	8008696 <_dtoa_r+0x3de>
 8008770:	9906      	ldr	r1, [sp, #24]
 8008772:	4b28      	ldr	r3, [pc, #160]	; (8008814 <_dtoa_r+0x55c>)
 8008774:	4421      	add	r1, r4
 8008776:	9112      	str	r1, [sp, #72]	; 0x48
 8008778:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800877a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800877e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008782:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008786:	2900      	cmp	r1, #0
 8008788:	d052      	beq.n	8008830 <_dtoa_r+0x578>
 800878a:	2000      	movs	r0, #0
 800878c:	4927      	ldr	r1, [pc, #156]	; (800882c <_dtoa_r+0x574>)
 800878e:	f7f7 ffcd 	bl	800072c <__aeabi_ddiv>
 8008792:	4632      	mov	r2, r6
 8008794:	463b      	mov	r3, r7
 8008796:	f7f7 fce7 	bl	8000168 <__aeabi_dsub>
 800879a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800879e:	9e06      	ldr	r6, [sp, #24]
 80087a0:	4659      	mov	r1, fp
 80087a2:	4650      	mov	r0, sl
 80087a4:	f7f8 f948 	bl	8000a38 <__aeabi_d2iz>
 80087a8:	4604      	mov	r4, r0
 80087aa:	f7f7 fe2b 	bl	8000404 <__aeabi_i2d>
 80087ae:	4602      	mov	r2, r0
 80087b0:	460b      	mov	r3, r1
 80087b2:	4650      	mov	r0, sl
 80087b4:	4659      	mov	r1, fp
 80087b6:	f7f7 fcd7 	bl	8000168 <__aeabi_dsub>
 80087ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80087be:	3430      	adds	r4, #48	; 0x30
 80087c0:	f806 4b01 	strb.w	r4, [r6], #1
 80087c4:	4682      	mov	sl, r0
 80087c6:	468b      	mov	fp, r1
 80087c8:	f7f8 f8f8 	bl	80009bc <__aeabi_dcmplt>
 80087cc:	2800      	cmp	r0, #0
 80087ce:	d170      	bne.n	80088b2 <_dtoa_r+0x5fa>
 80087d0:	4652      	mov	r2, sl
 80087d2:	465b      	mov	r3, fp
 80087d4:	2000      	movs	r0, #0
 80087d6:	4911      	ldr	r1, [pc, #68]	; (800881c <_dtoa_r+0x564>)
 80087d8:	f7f7 fcc6 	bl	8000168 <__aeabi_dsub>
 80087dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80087e0:	f7f8 f8ec 	bl	80009bc <__aeabi_dcmplt>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	f040 80b6 	bne.w	8008956 <_dtoa_r+0x69e>
 80087ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80087ec:	429e      	cmp	r6, r3
 80087ee:	f43f af7d 	beq.w	80086ec <_dtoa_r+0x434>
 80087f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80087f6:	2200      	movs	r2, #0
 80087f8:	4b09      	ldr	r3, [pc, #36]	; (8008820 <_dtoa_r+0x568>)
 80087fa:	f7f7 fe6d 	bl	80004d8 <__aeabi_dmul>
 80087fe:	2200      	movs	r2, #0
 8008800:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008804:	4b06      	ldr	r3, [pc, #24]	; (8008820 <_dtoa_r+0x568>)
 8008806:	4650      	mov	r0, sl
 8008808:	4659      	mov	r1, fp
 800880a:	f7f7 fe65 	bl	80004d8 <__aeabi_dmul>
 800880e:	4682      	mov	sl, r0
 8008810:	468b      	mov	fp, r1
 8008812:	e7c5      	b.n	80087a0 <_dtoa_r+0x4e8>
 8008814:	0800cb10 	.word	0x0800cb10
 8008818:	0800cae8 	.word	0x0800cae8
 800881c:	3ff00000 	.word	0x3ff00000
 8008820:	40240000 	.word	0x40240000
 8008824:	401c0000 	.word	0x401c0000
 8008828:	40140000 	.word	0x40140000
 800882c:	3fe00000 	.word	0x3fe00000
 8008830:	4630      	mov	r0, r6
 8008832:	4639      	mov	r1, r7
 8008834:	f7f7 fe50 	bl	80004d8 <__aeabi_dmul>
 8008838:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800883c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800883e:	9e06      	ldr	r6, [sp, #24]
 8008840:	4659      	mov	r1, fp
 8008842:	4650      	mov	r0, sl
 8008844:	f7f8 f8f8 	bl	8000a38 <__aeabi_d2iz>
 8008848:	4604      	mov	r4, r0
 800884a:	f7f7 fddb 	bl	8000404 <__aeabi_i2d>
 800884e:	4602      	mov	r2, r0
 8008850:	460b      	mov	r3, r1
 8008852:	4650      	mov	r0, sl
 8008854:	4659      	mov	r1, fp
 8008856:	f7f7 fc87 	bl	8000168 <__aeabi_dsub>
 800885a:	3430      	adds	r4, #48	; 0x30
 800885c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800885e:	f806 4b01 	strb.w	r4, [r6], #1
 8008862:	429e      	cmp	r6, r3
 8008864:	4682      	mov	sl, r0
 8008866:	468b      	mov	fp, r1
 8008868:	f04f 0200 	mov.w	r2, #0
 800886c:	d123      	bne.n	80088b6 <_dtoa_r+0x5fe>
 800886e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008872:	4bb2      	ldr	r3, [pc, #712]	; (8008b3c <_dtoa_r+0x884>)
 8008874:	f7f7 fc7a 	bl	800016c <__adddf3>
 8008878:	4602      	mov	r2, r0
 800887a:	460b      	mov	r3, r1
 800887c:	4650      	mov	r0, sl
 800887e:	4659      	mov	r1, fp
 8008880:	f7f8 f8ba 	bl	80009f8 <__aeabi_dcmpgt>
 8008884:	2800      	cmp	r0, #0
 8008886:	d166      	bne.n	8008956 <_dtoa_r+0x69e>
 8008888:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800888c:	2000      	movs	r0, #0
 800888e:	49ab      	ldr	r1, [pc, #684]	; (8008b3c <_dtoa_r+0x884>)
 8008890:	f7f7 fc6a 	bl	8000168 <__aeabi_dsub>
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	4650      	mov	r0, sl
 800889a:	4659      	mov	r1, fp
 800889c:	f7f8 f88e 	bl	80009bc <__aeabi_dcmplt>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	f43f af23 	beq.w	80086ec <_dtoa_r+0x434>
 80088a6:	463e      	mov	r6, r7
 80088a8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80088ac:	3f01      	subs	r7, #1
 80088ae:	2b30      	cmp	r3, #48	; 0x30
 80088b0:	d0f9      	beq.n	80088a6 <_dtoa_r+0x5ee>
 80088b2:	9503      	str	r5, [sp, #12]
 80088b4:	e03e      	b.n	8008934 <_dtoa_r+0x67c>
 80088b6:	4ba2      	ldr	r3, [pc, #648]	; (8008b40 <_dtoa_r+0x888>)
 80088b8:	f7f7 fe0e 	bl	80004d8 <__aeabi_dmul>
 80088bc:	4682      	mov	sl, r0
 80088be:	468b      	mov	fp, r1
 80088c0:	e7be      	b.n	8008840 <_dtoa_r+0x588>
 80088c2:	4654      	mov	r4, sl
 80088c4:	f04f 0a00 	mov.w	sl, #0
 80088c8:	465d      	mov	r5, fp
 80088ca:	9e06      	ldr	r6, [sp, #24]
 80088cc:	f8df b270 	ldr.w	fp, [pc, #624]	; 8008b40 <_dtoa_r+0x888>
 80088d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088d4:	4620      	mov	r0, r4
 80088d6:	4629      	mov	r1, r5
 80088d8:	f7f7 ff28 	bl	800072c <__aeabi_ddiv>
 80088dc:	f7f8 f8ac 	bl	8000a38 <__aeabi_d2iz>
 80088e0:	4607      	mov	r7, r0
 80088e2:	f7f7 fd8f 	bl	8000404 <__aeabi_i2d>
 80088e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088ea:	f7f7 fdf5 	bl	80004d8 <__aeabi_dmul>
 80088ee:	4602      	mov	r2, r0
 80088f0:	460b      	mov	r3, r1
 80088f2:	4620      	mov	r0, r4
 80088f4:	4629      	mov	r1, r5
 80088f6:	f7f7 fc37 	bl	8000168 <__aeabi_dsub>
 80088fa:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80088fe:	f806 4b01 	strb.w	r4, [r6], #1
 8008902:	9c06      	ldr	r4, [sp, #24]
 8008904:	9d07      	ldr	r5, [sp, #28]
 8008906:	1b34      	subs	r4, r6, r4
 8008908:	42a5      	cmp	r5, r4
 800890a:	4602      	mov	r2, r0
 800890c:	460b      	mov	r3, r1
 800890e:	d133      	bne.n	8008978 <_dtoa_r+0x6c0>
 8008910:	f7f7 fc2c 	bl	800016c <__adddf3>
 8008914:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008918:	4604      	mov	r4, r0
 800891a:	460d      	mov	r5, r1
 800891c:	f7f8 f86c 	bl	80009f8 <__aeabi_dcmpgt>
 8008920:	b9c0      	cbnz	r0, 8008954 <_dtoa_r+0x69c>
 8008922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008926:	4620      	mov	r0, r4
 8008928:	4629      	mov	r1, r5
 800892a:	f7f8 f83d 	bl	80009a8 <__aeabi_dcmpeq>
 800892e:	b108      	cbz	r0, 8008934 <_dtoa_r+0x67c>
 8008930:	07fb      	lsls	r3, r7, #31
 8008932:	d40f      	bmi.n	8008954 <_dtoa_r+0x69c>
 8008934:	4648      	mov	r0, r9
 8008936:	4641      	mov	r1, r8
 8008938:	f000 feff 	bl	800973a <_Bfree>
 800893c:	2300      	movs	r3, #0
 800893e:	9803      	ldr	r0, [sp, #12]
 8008940:	7033      	strb	r3, [r6, #0]
 8008942:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008944:	3001      	adds	r0, #1
 8008946:	6018      	str	r0, [r3, #0]
 8008948:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800894a:	2b00      	cmp	r3, #0
 800894c:	f43f acea 	beq.w	8008324 <_dtoa_r+0x6c>
 8008950:	601e      	str	r6, [r3, #0]
 8008952:	e4e7      	b.n	8008324 <_dtoa_r+0x6c>
 8008954:	9d03      	ldr	r5, [sp, #12]
 8008956:	4633      	mov	r3, r6
 8008958:	461e      	mov	r6, r3
 800895a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800895e:	2a39      	cmp	r2, #57	; 0x39
 8008960:	d106      	bne.n	8008970 <_dtoa_r+0x6b8>
 8008962:	9a06      	ldr	r2, [sp, #24]
 8008964:	429a      	cmp	r2, r3
 8008966:	d1f7      	bne.n	8008958 <_dtoa_r+0x6a0>
 8008968:	2230      	movs	r2, #48	; 0x30
 800896a:	9906      	ldr	r1, [sp, #24]
 800896c:	3501      	adds	r5, #1
 800896e:	700a      	strb	r2, [r1, #0]
 8008970:	781a      	ldrb	r2, [r3, #0]
 8008972:	3201      	adds	r2, #1
 8008974:	701a      	strb	r2, [r3, #0]
 8008976:	e79c      	b.n	80088b2 <_dtoa_r+0x5fa>
 8008978:	4652      	mov	r2, sl
 800897a:	465b      	mov	r3, fp
 800897c:	f7f7 fdac 	bl	80004d8 <__aeabi_dmul>
 8008980:	2200      	movs	r2, #0
 8008982:	2300      	movs	r3, #0
 8008984:	4604      	mov	r4, r0
 8008986:	460d      	mov	r5, r1
 8008988:	f7f8 f80e 	bl	80009a8 <__aeabi_dcmpeq>
 800898c:	2800      	cmp	r0, #0
 800898e:	d09f      	beq.n	80088d0 <_dtoa_r+0x618>
 8008990:	e7d0      	b.n	8008934 <_dtoa_r+0x67c>
 8008992:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008994:	2a00      	cmp	r2, #0
 8008996:	f000 80cb 	beq.w	8008b30 <_dtoa_r+0x878>
 800899a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800899c:	2a01      	cmp	r2, #1
 800899e:	f300 80ae 	bgt.w	8008afe <_dtoa_r+0x846>
 80089a2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80089a4:	2a00      	cmp	r2, #0
 80089a6:	f000 80a6 	beq.w	8008af6 <_dtoa_r+0x83e>
 80089aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80089ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80089b0:	9e08      	ldr	r6, [sp, #32]
 80089b2:	9a08      	ldr	r2, [sp, #32]
 80089b4:	2101      	movs	r1, #1
 80089b6:	441a      	add	r2, r3
 80089b8:	9208      	str	r2, [sp, #32]
 80089ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089bc:	4648      	mov	r0, r9
 80089be:	441a      	add	r2, r3
 80089c0:	9209      	str	r2, [sp, #36]	; 0x24
 80089c2:	f000 ff5b 	bl	800987c <__i2b>
 80089c6:	4605      	mov	r5, r0
 80089c8:	2e00      	cmp	r6, #0
 80089ca:	dd0c      	ble.n	80089e6 <_dtoa_r+0x72e>
 80089cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	dd09      	ble.n	80089e6 <_dtoa_r+0x72e>
 80089d2:	42b3      	cmp	r3, r6
 80089d4:	bfa8      	it	ge
 80089d6:	4633      	movge	r3, r6
 80089d8:	9a08      	ldr	r2, [sp, #32]
 80089da:	1af6      	subs	r6, r6, r3
 80089dc:	1ad2      	subs	r2, r2, r3
 80089de:	9208      	str	r2, [sp, #32]
 80089e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089e2:	1ad3      	subs	r3, r2, r3
 80089e4:	9309      	str	r3, [sp, #36]	; 0x24
 80089e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e8:	b1f3      	cbz	r3, 8008a28 <_dtoa_r+0x770>
 80089ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	f000 80a3 	beq.w	8008b38 <_dtoa_r+0x880>
 80089f2:	2c00      	cmp	r4, #0
 80089f4:	dd10      	ble.n	8008a18 <_dtoa_r+0x760>
 80089f6:	4629      	mov	r1, r5
 80089f8:	4622      	mov	r2, r4
 80089fa:	4648      	mov	r0, r9
 80089fc:	f000 fff8 	bl	80099f0 <__pow5mult>
 8008a00:	4642      	mov	r2, r8
 8008a02:	4601      	mov	r1, r0
 8008a04:	4605      	mov	r5, r0
 8008a06:	4648      	mov	r0, r9
 8008a08:	f000 ff4e 	bl	80098a8 <__multiply>
 8008a0c:	4607      	mov	r7, r0
 8008a0e:	4641      	mov	r1, r8
 8008a10:	4648      	mov	r0, r9
 8008a12:	f000 fe92 	bl	800973a <_Bfree>
 8008a16:	46b8      	mov	r8, r7
 8008a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a1a:	1b1a      	subs	r2, r3, r4
 8008a1c:	d004      	beq.n	8008a28 <_dtoa_r+0x770>
 8008a1e:	4641      	mov	r1, r8
 8008a20:	4648      	mov	r0, r9
 8008a22:	f000 ffe5 	bl	80099f0 <__pow5mult>
 8008a26:	4680      	mov	r8, r0
 8008a28:	2101      	movs	r1, #1
 8008a2a:	4648      	mov	r0, r9
 8008a2c:	f000 ff26 	bl	800987c <__i2b>
 8008a30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a32:	4604      	mov	r4, r0
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f340 8085 	ble.w	8008b44 <_dtoa_r+0x88c>
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	4601      	mov	r1, r0
 8008a3e:	4648      	mov	r0, r9
 8008a40:	f000 ffd6 	bl	80099f0 <__pow5mult>
 8008a44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a46:	4604      	mov	r4, r0
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	dd7e      	ble.n	8008b4a <_dtoa_r+0x892>
 8008a4c:	2700      	movs	r7, #0
 8008a4e:	6923      	ldr	r3, [r4, #16]
 8008a50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a54:	6918      	ldr	r0, [r3, #16]
 8008a56:	f000 fec3 	bl	80097e0 <__hi0bits>
 8008a5a:	f1c0 0020 	rsb	r0, r0, #32
 8008a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a60:	4418      	add	r0, r3
 8008a62:	f010 001f 	ands.w	r0, r0, #31
 8008a66:	f000 808e 	beq.w	8008b86 <_dtoa_r+0x8ce>
 8008a6a:	f1c0 0320 	rsb	r3, r0, #32
 8008a6e:	2b04      	cmp	r3, #4
 8008a70:	f340 8087 	ble.w	8008b82 <_dtoa_r+0x8ca>
 8008a74:	f1c0 001c 	rsb	r0, r0, #28
 8008a78:	9b08      	ldr	r3, [sp, #32]
 8008a7a:	4406      	add	r6, r0
 8008a7c:	4403      	add	r3, r0
 8008a7e:	9308      	str	r3, [sp, #32]
 8008a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a82:	4403      	add	r3, r0
 8008a84:	9309      	str	r3, [sp, #36]	; 0x24
 8008a86:	9b08      	ldr	r3, [sp, #32]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	dd05      	ble.n	8008a98 <_dtoa_r+0x7e0>
 8008a8c:	4641      	mov	r1, r8
 8008a8e:	461a      	mov	r2, r3
 8008a90:	4648      	mov	r0, r9
 8008a92:	f000 ffed 	bl	8009a70 <__lshift>
 8008a96:	4680      	mov	r8, r0
 8008a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	dd05      	ble.n	8008aaa <_dtoa_r+0x7f2>
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	4648      	mov	r0, r9
 8008aa4:	f000 ffe4 	bl	8009a70 <__lshift>
 8008aa8:	4604      	mov	r4, r0
 8008aaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d06c      	beq.n	8008b8a <_dtoa_r+0x8d2>
 8008ab0:	4621      	mov	r1, r4
 8008ab2:	4640      	mov	r0, r8
 8008ab4:	f001 f848 	bl	8009b48 <__mcmp>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	da66      	bge.n	8008b8a <_dtoa_r+0x8d2>
 8008abc:	9b03      	ldr	r3, [sp, #12]
 8008abe:	4641      	mov	r1, r8
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	9303      	str	r3, [sp, #12]
 8008ac4:	220a      	movs	r2, #10
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	4648      	mov	r0, r9
 8008aca:	f000 fe3f 	bl	800974c <__multadd>
 8008ace:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ad0:	4680      	mov	r8, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f000 819f 	beq.w	8008e16 <_dtoa_r+0xb5e>
 8008ad8:	2300      	movs	r3, #0
 8008ada:	4629      	mov	r1, r5
 8008adc:	220a      	movs	r2, #10
 8008ade:	4648      	mov	r0, r9
 8008ae0:	f000 fe34 	bl	800974c <__multadd>
 8008ae4:	9b04      	ldr	r3, [sp, #16]
 8008ae6:	4605      	mov	r5, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	f300 8089 	bgt.w	8008c00 <_dtoa_r+0x948>
 8008aee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008af0:	2b02      	cmp	r3, #2
 8008af2:	dc52      	bgt.n	8008b9a <_dtoa_r+0x8e2>
 8008af4:	e084      	b.n	8008c00 <_dtoa_r+0x948>
 8008af6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008af8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008afc:	e757      	b.n	80089ae <_dtoa_r+0x6f6>
 8008afe:	9b07      	ldr	r3, [sp, #28]
 8008b00:	1e5c      	subs	r4, r3, #1
 8008b02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b04:	42a3      	cmp	r3, r4
 8008b06:	bfb7      	itett	lt
 8008b08:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008b0a:	1b1c      	subge	r4, r3, r4
 8008b0c:	1ae2      	sublt	r2, r4, r3
 8008b0e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008b10:	bfbe      	ittt	lt
 8008b12:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008b14:	189b      	addlt	r3, r3, r2
 8008b16:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008b18:	9b07      	ldr	r3, [sp, #28]
 8008b1a:	bfb8      	it	lt
 8008b1c:	2400      	movlt	r4, #0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	bfb7      	itett	lt
 8008b22:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8008b26:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8008b2a:	1a9e      	sublt	r6, r3, r2
 8008b2c:	2300      	movlt	r3, #0
 8008b2e:	e740      	b.n	80089b2 <_dtoa_r+0x6fa>
 8008b30:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008b32:	9e08      	ldr	r6, [sp, #32]
 8008b34:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008b36:	e747      	b.n	80089c8 <_dtoa_r+0x710>
 8008b38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b3a:	e770      	b.n	8008a1e <_dtoa_r+0x766>
 8008b3c:	3fe00000 	.word	0x3fe00000
 8008b40:	40240000 	.word	0x40240000
 8008b44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	dc17      	bgt.n	8008b7a <_dtoa_r+0x8c2>
 8008b4a:	f1ba 0f00 	cmp.w	sl, #0
 8008b4e:	d114      	bne.n	8008b7a <_dtoa_r+0x8c2>
 8008b50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b54:	b99b      	cbnz	r3, 8008b7e <_dtoa_r+0x8c6>
 8008b56:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8008b5a:	0d3f      	lsrs	r7, r7, #20
 8008b5c:	053f      	lsls	r7, r7, #20
 8008b5e:	b137      	cbz	r7, 8008b6e <_dtoa_r+0x8b6>
 8008b60:	2701      	movs	r7, #1
 8008b62:	9b08      	ldr	r3, [sp, #32]
 8008b64:	3301      	adds	r3, #1
 8008b66:	9308      	str	r3, [sp, #32]
 8008b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f47f af6c 	bne.w	8008a4e <_dtoa_r+0x796>
 8008b76:	2001      	movs	r0, #1
 8008b78:	e771      	b.n	8008a5e <_dtoa_r+0x7a6>
 8008b7a:	2700      	movs	r7, #0
 8008b7c:	e7f7      	b.n	8008b6e <_dtoa_r+0x8b6>
 8008b7e:	4657      	mov	r7, sl
 8008b80:	e7f5      	b.n	8008b6e <_dtoa_r+0x8b6>
 8008b82:	d080      	beq.n	8008a86 <_dtoa_r+0x7ce>
 8008b84:	4618      	mov	r0, r3
 8008b86:	301c      	adds	r0, #28
 8008b88:	e776      	b.n	8008a78 <_dtoa_r+0x7c0>
 8008b8a:	9b07      	ldr	r3, [sp, #28]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	dc31      	bgt.n	8008bf4 <_dtoa_r+0x93c>
 8008b90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b92:	2b02      	cmp	r3, #2
 8008b94:	dd2e      	ble.n	8008bf4 <_dtoa_r+0x93c>
 8008b96:	9b07      	ldr	r3, [sp, #28]
 8008b98:	9304      	str	r3, [sp, #16]
 8008b9a:	9b04      	ldr	r3, [sp, #16]
 8008b9c:	b963      	cbnz	r3, 8008bb8 <_dtoa_r+0x900>
 8008b9e:	4621      	mov	r1, r4
 8008ba0:	2205      	movs	r2, #5
 8008ba2:	4648      	mov	r0, r9
 8008ba4:	f000 fdd2 	bl	800974c <__multadd>
 8008ba8:	4601      	mov	r1, r0
 8008baa:	4604      	mov	r4, r0
 8008bac:	4640      	mov	r0, r8
 8008bae:	f000 ffcb 	bl	8009b48 <__mcmp>
 8008bb2:	2800      	cmp	r0, #0
 8008bb4:	f73f adc4 	bgt.w	8008740 <_dtoa_r+0x488>
 8008bb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bba:	9e06      	ldr	r6, [sp, #24]
 8008bbc:	43db      	mvns	r3, r3
 8008bbe:	9303      	str	r3, [sp, #12]
 8008bc0:	2700      	movs	r7, #0
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	4648      	mov	r0, r9
 8008bc6:	f000 fdb8 	bl	800973a <_Bfree>
 8008bca:	2d00      	cmp	r5, #0
 8008bcc:	f43f aeb2 	beq.w	8008934 <_dtoa_r+0x67c>
 8008bd0:	b12f      	cbz	r7, 8008bde <_dtoa_r+0x926>
 8008bd2:	42af      	cmp	r7, r5
 8008bd4:	d003      	beq.n	8008bde <_dtoa_r+0x926>
 8008bd6:	4639      	mov	r1, r7
 8008bd8:	4648      	mov	r0, r9
 8008bda:	f000 fdae 	bl	800973a <_Bfree>
 8008bde:	4629      	mov	r1, r5
 8008be0:	4648      	mov	r0, r9
 8008be2:	f000 fdaa 	bl	800973a <_Bfree>
 8008be6:	e6a5      	b.n	8008934 <_dtoa_r+0x67c>
 8008be8:	2400      	movs	r4, #0
 8008bea:	4625      	mov	r5, r4
 8008bec:	e7e4      	b.n	8008bb8 <_dtoa_r+0x900>
 8008bee:	9503      	str	r5, [sp, #12]
 8008bf0:	4625      	mov	r5, r4
 8008bf2:	e5a5      	b.n	8008740 <_dtoa_r+0x488>
 8008bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f000 80c4 	beq.w	8008d84 <_dtoa_r+0xacc>
 8008bfc:	9b07      	ldr	r3, [sp, #28]
 8008bfe:	9304      	str	r3, [sp, #16]
 8008c00:	2e00      	cmp	r6, #0
 8008c02:	dd05      	ble.n	8008c10 <_dtoa_r+0x958>
 8008c04:	4629      	mov	r1, r5
 8008c06:	4632      	mov	r2, r6
 8008c08:	4648      	mov	r0, r9
 8008c0a:	f000 ff31 	bl	8009a70 <__lshift>
 8008c0e:	4605      	mov	r5, r0
 8008c10:	2f00      	cmp	r7, #0
 8008c12:	d058      	beq.n	8008cc6 <_dtoa_r+0xa0e>
 8008c14:	4648      	mov	r0, r9
 8008c16:	6869      	ldr	r1, [r5, #4]
 8008c18:	f000 fd6a 	bl	80096f0 <_Balloc>
 8008c1c:	4606      	mov	r6, r0
 8008c1e:	b920      	cbnz	r0, 8008c2a <_dtoa_r+0x972>
 8008c20:	4602      	mov	r2, r0
 8008c22:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008c26:	4b80      	ldr	r3, [pc, #512]	; (8008e28 <_dtoa_r+0xb70>)
 8008c28:	e47f      	b.n	800852a <_dtoa_r+0x272>
 8008c2a:	692a      	ldr	r2, [r5, #16]
 8008c2c:	f105 010c 	add.w	r1, r5, #12
 8008c30:	3202      	adds	r2, #2
 8008c32:	0092      	lsls	r2, r2, #2
 8008c34:	300c      	adds	r0, #12
 8008c36:	f000 fd33 	bl	80096a0 <memcpy>
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	4631      	mov	r1, r6
 8008c3e:	4648      	mov	r0, r9
 8008c40:	f000 ff16 	bl	8009a70 <__lshift>
 8008c44:	462f      	mov	r7, r5
 8008c46:	4605      	mov	r5, r0
 8008c48:	9b06      	ldr	r3, [sp, #24]
 8008c4a:	9a06      	ldr	r2, [sp, #24]
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	9307      	str	r3, [sp, #28]
 8008c50:	9b04      	ldr	r3, [sp, #16]
 8008c52:	4413      	add	r3, r2
 8008c54:	930a      	str	r3, [sp, #40]	; 0x28
 8008c56:	f00a 0301 	and.w	r3, sl, #1
 8008c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8008c5c:	9b07      	ldr	r3, [sp, #28]
 8008c5e:	4621      	mov	r1, r4
 8008c60:	4640      	mov	r0, r8
 8008c62:	f103 3bff 	add.w	fp, r3, #4294967295
 8008c66:	f7ff fa99 	bl	800819c <quorem>
 8008c6a:	4639      	mov	r1, r7
 8008c6c:	9004      	str	r0, [sp, #16]
 8008c6e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008c72:	4640      	mov	r0, r8
 8008c74:	f000 ff68 	bl	8009b48 <__mcmp>
 8008c78:	462a      	mov	r2, r5
 8008c7a:	9008      	str	r0, [sp, #32]
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	4648      	mov	r0, r9
 8008c80:	f000 ff7e 	bl	8009b80 <__mdiff>
 8008c84:	68c2      	ldr	r2, [r0, #12]
 8008c86:	4606      	mov	r6, r0
 8008c88:	b9fa      	cbnz	r2, 8008cca <_dtoa_r+0xa12>
 8008c8a:	4601      	mov	r1, r0
 8008c8c:	4640      	mov	r0, r8
 8008c8e:	f000 ff5b 	bl	8009b48 <__mcmp>
 8008c92:	4602      	mov	r2, r0
 8008c94:	4631      	mov	r1, r6
 8008c96:	4648      	mov	r0, r9
 8008c98:	920b      	str	r2, [sp, #44]	; 0x2c
 8008c9a:	f000 fd4e 	bl	800973a <_Bfree>
 8008c9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ca0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ca2:	9e07      	ldr	r6, [sp, #28]
 8008ca4:	ea43 0102 	orr.w	r1, r3, r2
 8008ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008caa:	430b      	orrs	r3, r1
 8008cac:	d10f      	bne.n	8008cce <_dtoa_r+0xa16>
 8008cae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008cb2:	d028      	beq.n	8008d06 <_dtoa_r+0xa4e>
 8008cb4:	9b08      	ldr	r3, [sp, #32]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	dd02      	ble.n	8008cc0 <_dtoa_r+0xa08>
 8008cba:	9b04      	ldr	r3, [sp, #16]
 8008cbc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008cc0:	f88b a000 	strb.w	sl, [fp]
 8008cc4:	e77d      	b.n	8008bc2 <_dtoa_r+0x90a>
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	e7bc      	b.n	8008c44 <_dtoa_r+0x98c>
 8008cca:	2201      	movs	r2, #1
 8008ccc:	e7e2      	b.n	8008c94 <_dtoa_r+0x9dc>
 8008cce:	9b08      	ldr	r3, [sp, #32]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	db04      	blt.n	8008cde <_dtoa_r+0xa26>
 8008cd4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008cd6:	430b      	orrs	r3, r1
 8008cd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008cda:	430b      	orrs	r3, r1
 8008cdc:	d120      	bne.n	8008d20 <_dtoa_r+0xa68>
 8008cde:	2a00      	cmp	r2, #0
 8008ce0:	ddee      	ble.n	8008cc0 <_dtoa_r+0xa08>
 8008ce2:	4641      	mov	r1, r8
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	4648      	mov	r0, r9
 8008ce8:	f000 fec2 	bl	8009a70 <__lshift>
 8008cec:	4621      	mov	r1, r4
 8008cee:	4680      	mov	r8, r0
 8008cf0:	f000 ff2a 	bl	8009b48 <__mcmp>
 8008cf4:	2800      	cmp	r0, #0
 8008cf6:	dc03      	bgt.n	8008d00 <_dtoa_r+0xa48>
 8008cf8:	d1e2      	bne.n	8008cc0 <_dtoa_r+0xa08>
 8008cfa:	f01a 0f01 	tst.w	sl, #1
 8008cfe:	d0df      	beq.n	8008cc0 <_dtoa_r+0xa08>
 8008d00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d04:	d1d9      	bne.n	8008cba <_dtoa_r+0xa02>
 8008d06:	2339      	movs	r3, #57	; 0x39
 8008d08:	f88b 3000 	strb.w	r3, [fp]
 8008d0c:	4633      	mov	r3, r6
 8008d0e:	461e      	mov	r6, r3
 8008d10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008d14:	3b01      	subs	r3, #1
 8008d16:	2a39      	cmp	r2, #57	; 0x39
 8008d18:	d06a      	beq.n	8008df0 <_dtoa_r+0xb38>
 8008d1a:	3201      	adds	r2, #1
 8008d1c:	701a      	strb	r2, [r3, #0]
 8008d1e:	e750      	b.n	8008bc2 <_dtoa_r+0x90a>
 8008d20:	2a00      	cmp	r2, #0
 8008d22:	dd07      	ble.n	8008d34 <_dtoa_r+0xa7c>
 8008d24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d28:	d0ed      	beq.n	8008d06 <_dtoa_r+0xa4e>
 8008d2a:	f10a 0301 	add.w	r3, sl, #1
 8008d2e:	f88b 3000 	strb.w	r3, [fp]
 8008d32:	e746      	b.n	8008bc2 <_dtoa_r+0x90a>
 8008d34:	9b07      	ldr	r3, [sp, #28]
 8008d36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d38:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d041      	beq.n	8008dc4 <_dtoa_r+0xb0c>
 8008d40:	4641      	mov	r1, r8
 8008d42:	2300      	movs	r3, #0
 8008d44:	220a      	movs	r2, #10
 8008d46:	4648      	mov	r0, r9
 8008d48:	f000 fd00 	bl	800974c <__multadd>
 8008d4c:	42af      	cmp	r7, r5
 8008d4e:	4680      	mov	r8, r0
 8008d50:	f04f 0300 	mov.w	r3, #0
 8008d54:	f04f 020a 	mov.w	r2, #10
 8008d58:	4639      	mov	r1, r7
 8008d5a:	4648      	mov	r0, r9
 8008d5c:	d107      	bne.n	8008d6e <_dtoa_r+0xab6>
 8008d5e:	f000 fcf5 	bl	800974c <__multadd>
 8008d62:	4607      	mov	r7, r0
 8008d64:	4605      	mov	r5, r0
 8008d66:	9b07      	ldr	r3, [sp, #28]
 8008d68:	3301      	adds	r3, #1
 8008d6a:	9307      	str	r3, [sp, #28]
 8008d6c:	e776      	b.n	8008c5c <_dtoa_r+0x9a4>
 8008d6e:	f000 fced 	bl	800974c <__multadd>
 8008d72:	4629      	mov	r1, r5
 8008d74:	4607      	mov	r7, r0
 8008d76:	2300      	movs	r3, #0
 8008d78:	220a      	movs	r2, #10
 8008d7a:	4648      	mov	r0, r9
 8008d7c:	f000 fce6 	bl	800974c <__multadd>
 8008d80:	4605      	mov	r5, r0
 8008d82:	e7f0      	b.n	8008d66 <_dtoa_r+0xaae>
 8008d84:	9b07      	ldr	r3, [sp, #28]
 8008d86:	9304      	str	r3, [sp, #16]
 8008d88:	9e06      	ldr	r6, [sp, #24]
 8008d8a:	4621      	mov	r1, r4
 8008d8c:	4640      	mov	r0, r8
 8008d8e:	f7ff fa05 	bl	800819c <quorem>
 8008d92:	9b06      	ldr	r3, [sp, #24]
 8008d94:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d98:	f806 ab01 	strb.w	sl, [r6], #1
 8008d9c:	1af2      	subs	r2, r6, r3
 8008d9e:	9b04      	ldr	r3, [sp, #16]
 8008da0:	4293      	cmp	r3, r2
 8008da2:	dd07      	ble.n	8008db4 <_dtoa_r+0xafc>
 8008da4:	4641      	mov	r1, r8
 8008da6:	2300      	movs	r3, #0
 8008da8:	220a      	movs	r2, #10
 8008daa:	4648      	mov	r0, r9
 8008dac:	f000 fcce 	bl	800974c <__multadd>
 8008db0:	4680      	mov	r8, r0
 8008db2:	e7ea      	b.n	8008d8a <_dtoa_r+0xad2>
 8008db4:	9b04      	ldr	r3, [sp, #16]
 8008db6:	2700      	movs	r7, #0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	bfcc      	ite	gt
 8008dbc:	461e      	movgt	r6, r3
 8008dbe:	2601      	movle	r6, #1
 8008dc0:	9b06      	ldr	r3, [sp, #24]
 8008dc2:	441e      	add	r6, r3
 8008dc4:	4641      	mov	r1, r8
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	4648      	mov	r0, r9
 8008dca:	f000 fe51 	bl	8009a70 <__lshift>
 8008dce:	4621      	mov	r1, r4
 8008dd0:	4680      	mov	r8, r0
 8008dd2:	f000 feb9 	bl	8009b48 <__mcmp>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	dc98      	bgt.n	8008d0c <_dtoa_r+0xa54>
 8008dda:	d102      	bne.n	8008de2 <_dtoa_r+0xb2a>
 8008ddc:	f01a 0f01 	tst.w	sl, #1
 8008de0:	d194      	bne.n	8008d0c <_dtoa_r+0xa54>
 8008de2:	4633      	mov	r3, r6
 8008de4:	461e      	mov	r6, r3
 8008de6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008dea:	2a30      	cmp	r2, #48	; 0x30
 8008dec:	d0fa      	beq.n	8008de4 <_dtoa_r+0xb2c>
 8008dee:	e6e8      	b.n	8008bc2 <_dtoa_r+0x90a>
 8008df0:	9a06      	ldr	r2, [sp, #24]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d18b      	bne.n	8008d0e <_dtoa_r+0xa56>
 8008df6:	9b03      	ldr	r3, [sp, #12]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	9303      	str	r3, [sp, #12]
 8008dfc:	2331      	movs	r3, #49	; 0x31
 8008dfe:	7013      	strb	r3, [r2, #0]
 8008e00:	e6df      	b.n	8008bc2 <_dtoa_r+0x90a>
 8008e02:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <_dtoa_r+0xb74>)
 8008e04:	f7ff baaa 	b.w	800835c <_dtoa_r+0xa4>
 8008e08:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	f47f aa8e 	bne.w	800832c <_dtoa_r+0x74>
 8008e10:	4b07      	ldr	r3, [pc, #28]	; (8008e30 <_dtoa_r+0xb78>)
 8008e12:	f7ff baa3 	b.w	800835c <_dtoa_r+0xa4>
 8008e16:	9b04      	ldr	r3, [sp, #16]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	dcb5      	bgt.n	8008d88 <_dtoa_r+0xad0>
 8008e1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e1e:	2b02      	cmp	r3, #2
 8008e20:	f73f aebb 	bgt.w	8008b9a <_dtoa_r+0x8e2>
 8008e24:	e7b0      	b.n	8008d88 <_dtoa_r+0xad0>
 8008e26:	bf00      	nop
 8008e28:	0800ca11 	.word	0x0800ca11
 8008e2c:	0800c9c2 	.word	0x0800c9c2
 8008e30:	0800ca08 	.word	0x0800ca08

08008e34 <__sflush_r>:
 8008e34:	898b      	ldrh	r3, [r1, #12]
 8008e36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e3a:	4605      	mov	r5, r0
 8008e3c:	0718      	lsls	r0, r3, #28
 8008e3e:	460c      	mov	r4, r1
 8008e40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e44:	d45f      	bmi.n	8008f06 <__sflush_r+0xd2>
 8008e46:	684b      	ldr	r3, [r1, #4]
 8008e48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	818a      	strh	r2, [r1, #12]
 8008e50:	dc05      	bgt.n	8008e5e <__sflush_r+0x2a>
 8008e52:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	dc02      	bgt.n	8008e5e <__sflush_r+0x2a>
 8008e58:	2000      	movs	r0, #0
 8008e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e60:	2e00      	cmp	r6, #0
 8008e62:	d0f9      	beq.n	8008e58 <__sflush_r+0x24>
 8008e64:	2300      	movs	r3, #0
 8008e66:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e6a:	682f      	ldr	r7, [r5, #0]
 8008e6c:	602b      	str	r3, [r5, #0]
 8008e6e:	d036      	beq.n	8008ede <__sflush_r+0xaa>
 8008e70:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008e72:	89a3      	ldrh	r3, [r4, #12]
 8008e74:	075a      	lsls	r2, r3, #29
 8008e76:	d505      	bpl.n	8008e84 <__sflush_r+0x50>
 8008e78:	6863      	ldr	r3, [r4, #4]
 8008e7a:	1ac0      	subs	r0, r0, r3
 8008e7c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008e7e:	b10b      	cbz	r3, 8008e84 <__sflush_r+0x50>
 8008e80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008e82:	1ac0      	subs	r0, r0, r3
 8008e84:	2300      	movs	r3, #0
 8008e86:	4602      	mov	r2, r0
 8008e88:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e8a:	4628      	mov	r0, r5
 8008e8c:	69e1      	ldr	r1, [r4, #28]
 8008e8e:	47b0      	blx	r6
 8008e90:	1c43      	adds	r3, r0, #1
 8008e92:	89a3      	ldrh	r3, [r4, #12]
 8008e94:	d106      	bne.n	8008ea4 <__sflush_r+0x70>
 8008e96:	6829      	ldr	r1, [r5, #0]
 8008e98:	291d      	cmp	r1, #29
 8008e9a:	d830      	bhi.n	8008efe <__sflush_r+0xca>
 8008e9c:	4a2b      	ldr	r2, [pc, #172]	; (8008f4c <__sflush_r+0x118>)
 8008e9e:	40ca      	lsrs	r2, r1
 8008ea0:	07d6      	lsls	r6, r2, #31
 8008ea2:	d52c      	bpl.n	8008efe <__sflush_r+0xca>
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008eaa:	b21b      	sxth	r3, r3
 8008eac:	6062      	str	r2, [r4, #4]
 8008eae:	6922      	ldr	r2, [r4, #16]
 8008eb0:	04d9      	lsls	r1, r3, #19
 8008eb2:	81a3      	strh	r3, [r4, #12]
 8008eb4:	6022      	str	r2, [r4, #0]
 8008eb6:	d504      	bpl.n	8008ec2 <__sflush_r+0x8e>
 8008eb8:	1c42      	adds	r2, r0, #1
 8008eba:	d101      	bne.n	8008ec0 <__sflush_r+0x8c>
 8008ebc:	682b      	ldr	r3, [r5, #0]
 8008ebe:	b903      	cbnz	r3, 8008ec2 <__sflush_r+0x8e>
 8008ec0:	6520      	str	r0, [r4, #80]	; 0x50
 8008ec2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008ec4:	602f      	str	r7, [r5, #0]
 8008ec6:	2900      	cmp	r1, #0
 8008ec8:	d0c6      	beq.n	8008e58 <__sflush_r+0x24>
 8008eca:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008ece:	4299      	cmp	r1, r3
 8008ed0:	d002      	beq.n	8008ed8 <__sflush_r+0xa4>
 8008ed2:	4628      	mov	r0, r5
 8008ed4:	f000 f938 	bl	8009148 <_free_r>
 8008ed8:	2000      	movs	r0, #0
 8008eda:	6320      	str	r0, [r4, #48]	; 0x30
 8008edc:	e7bd      	b.n	8008e5a <__sflush_r+0x26>
 8008ede:	69e1      	ldr	r1, [r4, #28]
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	47b0      	blx	r6
 8008ee6:	1c41      	adds	r1, r0, #1
 8008ee8:	d1c3      	bne.n	8008e72 <__sflush_r+0x3e>
 8008eea:	682b      	ldr	r3, [r5, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d0c0      	beq.n	8008e72 <__sflush_r+0x3e>
 8008ef0:	2b1d      	cmp	r3, #29
 8008ef2:	d001      	beq.n	8008ef8 <__sflush_r+0xc4>
 8008ef4:	2b16      	cmp	r3, #22
 8008ef6:	d101      	bne.n	8008efc <__sflush_r+0xc8>
 8008ef8:	602f      	str	r7, [r5, #0]
 8008efa:	e7ad      	b.n	8008e58 <__sflush_r+0x24>
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f02:	81a3      	strh	r3, [r4, #12]
 8008f04:	e7a9      	b.n	8008e5a <__sflush_r+0x26>
 8008f06:	690f      	ldr	r7, [r1, #16]
 8008f08:	2f00      	cmp	r7, #0
 8008f0a:	d0a5      	beq.n	8008e58 <__sflush_r+0x24>
 8008f0c:	079b      	lsls	r3, r3, #30
 8008f0e:	bf18      	it	ne
 8008f10:	2300      	movne	r3, #0
 8008f12:	680e      	ldr	r6, [r1, #0]
 8008f14:	bf08      	it	eq
 8008f16:	694b      	ldreq	r3, [r1, #20]
 8008f18:	eba6 0807 	sub.w	r8, r6, r7
 8008f1c:	600f      	str	r7, [r1, #0]
 8008f1e:	608b      	str	r3, [r1, #8]
 8008f20:	f1b8 0f00 	cmp.w	r8, #0
 8008f24:	dd98      	ble.n	8008e58 <__sflush_r+0x24>
 8008f26:	4643      	mov	r3, r8
 8008f28:	463a      	mov	r2, r7
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	69e1      	ldr	r1, [r4, #28]
 8008f2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f30:	47b0      	blx	r6
 8008f32:	2800      	cmp	r0, #0
 8008f34:	dc06      	bgt.n	8008f44 <__sflush_r+0x110>
 8008f36:	89a3      	ldrh	r3, [r4, #12]
 8008f38:	f04f 30ff 	mov.w	r0, #4294967295
 8008f3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f40:	81a3      	strh	r3, [r4, #12]
 8008f42:	e78a      	b.n	8008e5a <__sflush_r+0x26>
 8008f44:	4407      	add	r7, r0
 8008f46:	eba8 0800 	sub.w	r8, r8, r0
 8008f4a:	e7e9      	b.n	8008f20 <__sflush_r+0xec>
 8008f4c:	20400001 	.word	0x20400001

08008f50 <_fflush_r>:
 8008f50:	b538      	push	{r3, r4, r5, lr}
 8008f52:	460c      	mov	r4, r1
 8008f54:	4605      	mov	r5, r0
 8008f56:	b118      	cbz	r0, 8008f60 <_fflush_r+0x10>
 8008f58:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008f5a:	b90b      	cbnz	r3, 8008f60 <_fflush_r+0x10>
 8008f5c:	f000 f864 	bl	8009028 <__sinit>
 8008f60:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008f64:	b1b8      	cbz	r0, 8008f96 <_fflush_r+0x46>
 8008f66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f68:	07db      	lsls	r3, r3, #31
 8008f6a:	d404      	bmi.n	8008f76 <_fflush_r+0x26>
 8008f6c:	0581      	lsls	r1, r0, #22
 8008f6e:	d402      	bmi.n	8008f76 <_fflush_r+0x26>
 8008f70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f72:	f000 fb19 	bl	80095a8 <__retarget_lock_acquire_recursive>
 8008f76:	4628      	mov	r0, r5
 8008f78:	4621      	mov	r1, r4
 8008f7a:	f7ff ff5b 	bl	8008e34 <__sflush_r>
 8008f7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f80:	4605      	mov	r5, r0
 8008f82:	07da      	lsls	r2, r3, #31
 8008f84:	d405      	bmi.n	8008f92 <_fflush_r+0x42>
 8008f86:	89a3      	ldrh	r3, [r4, #12]
 8008f88:	059b      	lsls	r3, r3, #22
 8008f8a:	d402      	bmi.n	8008f92 <_fflush_r+0x42>
 8008f8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f8e:	f000 fb0c 	bl	80095aa <__retarget_lock_release_recursive>
 8008f92:	4628      	mov	r0, r5
 8008f94:	bd38      	pop	{r3, r4, r5, pc}
 8008f96:	4605      	mov	r5, r0
 8008f98:	e7fb      	b.n	8008f92 <_fflush_r+0x42>
	...

08008f9c <std>:
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	b510      	push	{r4, lr}
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	e9c0 3300 	strd	r3, r3, [r0]
 8008fa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008faa:	6083      	str	r3, [r0, #8]
 8008fac:	8181      	strh	r1, [r0, #12]
 8008fae:	6643      	str	r3, [r0, #100]	; 0x64
 8008fb0:	81c2      	strh	r2, [r0, #14]
 8008fb2:	6183      	str	r3, [r0, #24]
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	2208      	movs	r2, #8
 8008fb8:	305c      	adds	r0, #92	; 0x5c
 8008fba:	f7fc fb2b 	bl	8005614 <memset>
 8008fbe:	4b07      	ldr	r3, [pc, #28]	; (8008fdc <std+0x40>)
 8008fc0:	61e4      	str	r4, [r4, #28]
 8008fc2:	6223      	str	r3, [r4, #32]
 8008fc4:	4b06      	ldr	r3, [pc, #24]	; (8008fe0 <std+0x44>)
 8008fc6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008fca:	6263      	str	r3, [r4, #36]	; 0x24
 8008fcc:	4b05      	ldr	r3, [pc, #20]	; (8008fe4 <std+0x48>)
 8008fce:	62a3      	str	r3, [r4, #40]	; 0x28
 8008fd0:	4b05      	ldr	r3, [pc, #20]	; (8008fe8 <std+0x4c>)
 8008fd2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fd8:	f000 bae4 	b.w	80095a4 <__retarget_lock_init_recursive>
 8008fdc:	0800a115 	.word	0x0800a115
 8008fe0:	0800a137 	.word	0x0800a137
 8008fe4:	0800a16f 	.word	0x0800a16f
 8008fe8:	0800a193 	.word	0x0800a193

08008fec <_cleanup_r>:
 8008fec:	4901      	ldr	r1, [pc, #4]	; (8008ff4 <_cleanup_r+0x8>)
 8008fee:	f000 bab5 	b.w	800955c <_fwalk_reent>
 8008ff2:	bf00      	nop
 8008ff4:	0800ae8d 	.word	0x0800ae8d

08008ff8 <__sfp_lock_acquire>:
 8008ff8:	4801      	ldr	r0, [pc, #4]	; (8009000 <__sfp_lock_acquire+0x8>)
 8008ffa:	f000 bad5 	b.w	80095a8 <__retarget_lock_acquire_recursive>
 8008ffe:	bf00      	nop
 8009000:	20000fe4 	.word	0x20000fe4

08009004 <__sfp_lock_release>:
 8009004:	4801      	ldr	r0, [pc, #4]	; (800900c <__sfp_lock_release+0x8>)
 8009006:	f000 bad0 	b.w	80095aa <__retarget_lock_release_recursive>
 800900a:	bf00      	nop
 800900c:	20000fe4 	.word	0x20000fe4

08009010 <__sinit_lock_acquire>:
 8009010:	4801      	ldr	r0, [pc, #4]	; (8009018 <__sinit_lock_acquire+0x8>)
 8009012:	f000 bac9 	b.w	80095a8 <__retarget_lock_acquire_recursive>
 8009016:	bf00      	nop
 8009018:	20000fdf 	.word	0x20000fdf

0800901c <__sinit_lock_release>:
 800901c:	4801      	ldr	r0, [pc, #4]	; (8009024 <__sinit_lock_release+0x8>)
 800901e:	f000 bac4 	b.w	80095aa <__retarget_lock_release_recursive>
 8009022:	bf00      	nop
 8009024:	20000fdf 	.word	0x20000fdf

08009028 <__sinit>:
 8009028:	b510      	push	{r4, lr}
 800902a:	4604      	mov	r4, r0
 800902c:	f7ff fff0 	bl	8009010 <__sinit_lock_acquire>
 8009030:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009032:	b11a      	cbz	r2, 800903c <__sinit+0x14>
 8009034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009038:	f7ff bff0 	b.w	800901c <__sinit_lock_release>
 800903c:	4b0d      	ldr	r3, [pc, #52]	; (8009074 <__sinit+0x4c>)
 800903e:	2104      	movs	r1, #4
 8009040:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009042:	2303      	movs	r3, #3
 8009044:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8009048:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800904c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009050:	6860      	ldr	r0, [r4, #4]
 8009052:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8009056:	f7ff ffa1 	bl	8008f9c <std>
 800905a:	2201      	movs	r2, #1
 800905c:	2109      	movs	r1, #9
 800905e:	68a0      	ldr	r0, [r4, #8]
 8009060:	f7ff ff9c 	bl	8008f9c <std>
 8009064:	2202      	movs	r2, #2
 8009066:	2112      	movs	r1, #18
 8009068:	68e0      	ldr	r0, [r4, #12]
 800906a:	f7ff ff97 	bl	8008f9c <std>
 800906e:	2301      	movs	r3, #1
 8009070:	63a3      	str	r3, [r4, #56]	; 0x38
 8009072:	e7df      	b.n	8009034 <__sinit+0xc>
 8009074:	08008fed 	.word	0x08008fed

08009078 <__libc_fini_array>:
 8009078:	b538      	push	{r3, r4, r5, lr}
 800907a:	4d07      	ldr	r5, [pc, #28]	; (8009098 <__libc_fini_array+0x20>)
 800907c:	4c07      	ldr	r4, [pc, #28]	; (800909c <__libc_fini_array+0x24>)
 800907e:	1b64      	subs	r4, r4, r5
 8009080:	10a4      	asrs	r4, r4, #2
 8009082:	b91c      	cbnz	r4, 800908c <__libc_fini_array+0x14>
 8009084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009088:	f002 b960 	b.w	800b34c <_fini>
 800908c:	3c01      	subs	r4, #1
 800908e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009092:	4798      	blx	r3
 8009094:	e7f5      	b.n	8009082 <__libc_fini_array+0xa>
 8009096:	bf00      	nop
 8009098:	0800cd5c 	.word	0x0800cd5c
 800909c:	0800cd60 	.word	0x0800cd60

080090a0 <_malloc_trim_r>:
 80090a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090a4:	4606      	mov	r6, r0
 80090a6:	2008      	movs	r0, #8
 80090a8:	460c      	mov	r4, r1
 80090aa:	f7fd fd67 	bl	8006b7c <sysconf>
 80090ae:	4680      	mov	r8, r0
 80090b0:	4f22      	ldr	r7, [pc, #136]	; (800913c <_malloc_trim_r+0x9c>)
 80090b2:	4630      	mov	r0, r6
 80090b4:	f7fc fab6 	bl	8005624 <__malloc_lock>
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	685d      	ldr	r5, [r3, #4]
 80090bc:	f025 0503 	bic.w	r5, r5, #3
 80090c0:	1b2c      	subs	r4, r5, r4
 80090c2:	3c11      	subs	r4, #17
 80090c4:	4444      	add	r4, r8
 80090c6:	fbb4 f4f8 	udiv	r4, r4, r8
 80090ca:	3c01      	subs	r4, #1
 80090cc:	fb08 f404 	mul.w	r4, r8, r4
 80090d0:	45a0      	cmp	r8, r4
 80090d2:	dd05      	ble.n	80090e0 <_malloc_trim_r+0x40>
 80090d4:	4630      	mov	r0, r6
 80090d6:	f7fc faab 	bl	8005630 <__malloc_unlock>
 80090da:	2000      	movs	r0, #0
 80090dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090e0:	2100      	movs	r1, #0
 80090e2:	4630      	mov	r0, r6
 80090e4:	f7f8 fa06 	bl	80014f4 <_sbrk_r>
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	442b      	add	r3, r5
 80090ec:	4298      	cmp	r0, r3
 80090ee:	d1f1      	bne.n	80090d4 <_malloc_trim_r+0x34>
 80090f0:	4630      	mov	r0, r6
 80090f2:	4261      	negs	r1, r4
 80090f4:	f7f8 f9fe 	bl	80014f4 <_sbrk_r>
 80090f8:	3001      	adds	r0, #1
 80090fa:	d110      	bne.n	800911e <_malloc_trim_r+0x7e>
 80090fc:	2100      	movs	r1, #0
 80090fe:	4630      	mov	r0, r6
 8009100:	f7f8 f9f8 	bl	80014f4 <_sbrk_r>
 8009104:	68ba      	ldr	r2, [r7, #8]
 8009106:	1a83      	subs	r3, r0, r2
 8009108:	2b0f      	cmp	r3, #15
 800910a:	dde3      	ble.n	80090d4 <_malloc_trim_r+0x34>
 800910c:	490c      	ldr	r1, [pc, #48]	; (8009140 <_malloc_trim_r+0xa0>)
 800910e:	f043 0301 	orr.w	r3, r3, #1
 8009112:	6809      	ldr	r1, [r1, #0]
 8009114:	6053      	str	r3, [r2, #4]
 8009116:	1a40      	subs	r0, r0, r1
 8009118:	490a      	ldr	r1, [pc, #40]	; (8009144 <_malloc_trim_r+0xa4>)
 800911a:	6008      	str	r0, [r1, #0]
 800911c:	e7da      	b.n	80090d4 <_malloc_trim_r+0x34>
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	4a08      	ldr	r2, [pc, #32]	; (8009144 <_malloc_trim_r+0xa4>)
 8009122:	1b2d      	subs	r5, r5, r4
 8009124:	f045 0501 	orr.w	r5, r5, #1
 8009128:	605d      	str	r5, [r3, #4]
 800912a:	6813      	ldr	r3, [r2, #0]
 800912c:	4630      	mov	r0, r6
 800912e:	1b1c      	subs	r4, r3, r4
 8009130:	6014      	str	r4, [r2, #0]
 8009132:	f7fc fa7d 	bl	8005630 <__malloc_unlock>
 8009136:	2001      	movs	r0, #1
 8009138:	e7d0      	b.n	80090dc <_malloc_trim_r+0x3c>
 800913a:	bf00      	nop
 800913c:	20000460 	.word	0x20000460
 8009140:	20000868 	.word	0x20000868
 8009144:	20000ef8 	.word	0x20000ef8

08009148 <_free_r>:
 8009148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800914a:	4605      	mov	r5, r0
 800914c:	460f      	mov	r7, r1
 800914e:	2900      	cmp	r1, #0
 8009150:	f000 80b1 	beq.w	80092b6 <_free_r+0x16e>
 8009154:	f7fc fa66 	bl	8005624 <__malloc_lock>
 8009158:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800915c:	4856      	ldr	r0, [pc, #344]	; (80092b8 <_free_r+0x170>)
 800915e:	f022 0401 	bic.w	r4, r2, #1
 8009162:	f1a7 0308 	sub.w	r3, r7, #8
 8009166:	eb03 0c04 	add.w	ip, r3, r4
 800916a:	6881      	ldr	r1, [r0, #8]
 800916c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009170:	4561      	cmp	r1, ip
 8009172:	f026 0603 	bic.w	r6, r6, #3
 8009176:	f002 0201 	and.w	r2, r2, #1
 800917a:	d11b      	bne.n	80091b4 <_free_r+0x6c>
 800917c:	4434      	add	r4, r6
 800917e:	b93a      	cbnz	r2, 8009190 <_free_r+0x48>
 8009180:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8009184:	1a9b      	subs	r3, r3, r2
 8009186:	4414      	add	r4, r2
 8009188:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800918c:	60ca      	str	r2, [r1, #12]
 800918e:	6091      	str	r1, [r2, #8]
 8009190:	f044 0201 	orr.w	r2, r4, #1
 8009194:	605a      	str	r2, [r3, #4]
 8009196:	6083      	str	r3, [r0, #8]
 8009198:	4b48      	ldr	r3, [pc, #288]	; (80092bc <_free_r+0x174>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	42a3      	cmp	r3, r4
 800919e:	d804      	bhi.n	80091aa <_free_r+0x62>
 80091a0:	4b47      	ldr	r3, [pc, #284]	; (80092c0 <_free_r+0x178>)
 80091a2:	4628      	mov	r0, r5
 80091a4:	6819      	ldr	r1, [r3, #0]
 80091a6:	f7ff ff7b 	bl	80090a0 <_malloc_trim_r>
 80091aa:	4628      	mov	r0, r5
 80091ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80091b0:	f7fc ba3e 	b.w	8005630 <__malloc_unlock>
 80091b4:	f8cc 6004 	str.w	r6, [ip, #4]
 80091b8:	2a00      	cmp	r2, #0
 80091ba:	d138      	bne.n	800922e <_free_r+0xe6>
 80091bc:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80091c0:	f100 0708 	add.w	r7, r0, #8
 80091c4:	1a5b      	subs	r3, r3, r1
 80091c6:	440c      	add	r4, r1
 80091c8:	6899      	ldr	r1, [r3, #8]
 80091ca:	42b9      	cmp	r1, r7
 80091cc:	d031      	beq.n	8009232 <_free_r+0xea>
 80091ce:	68df      	ldr	r7, [r3, #12]
 80091d0:	60cf      	str	r7, [r1, #12]
 80091d2:	60b9      	str	r1, [r7, #8]
 80091d4:	eb0c 0106 	add.w	r1, ip, r6
 80091d8:	6849      	ldr	r1, [r1, #4]
 80091da:	07c9      	lsls	r1, r1, #31
 80091dc:	d40b      	bmi.n	80091f6 <_free_r+0xae>
 80091de:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80091e2:	4434      	add	r4, r6
 80091e4:	bb3a      	cbnz	r2, 8009236 <_free_r+0xee>
 80091e6:	4e37      	ldr	r6, [pc, #220]	; (80092c4 <_free_r+0x17c>)
 80091e8:	42b1      	cmp	r1, r6
 80091ea:	d124      	bne.n	8009236 <_free_r+0xee>
 80091ec:	2201      	movs	r2, #1
 80091ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091f2:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80091f6:	f044 0101 	orr.w	r1, r4, #1
 80091fa:	6059      	str	r1, [r3, #4]
 80091fc:	511c      	str	r4, [r3, r4]
 80091fe:	2a00      	cmp	r2, #0
 8009200:	d1d3      	bne.n	80091aa <_free_r+0x62>
 8009202:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8009206:	d21b      	bcs.n	8009240 <_free_r+0xf8>
 8009208:	0961      	lsrs	r1, r4, #5
 800920a:	08e2      	lsrs	r2, r4, #3
 800920c:	2401      	movs	r4, #1
 800920e:	408c      	lsls	r4, r1
 8009210:	6841      	ldr	r1, [r0, #4]
 8009212:	3201      	adds	r2, #1
 8009214:	430c      	orrs	r4, r1
 8009216:	6044      	str	r4, [r0, #4]
 8009218:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800921c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009220:	3908      	subs	r1, #8
 8009222:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8009226:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800922a:	60e3      	str	r3, [r4, #12]
 800922c:	e7bd      	b.n	80091aa <_free_r+0x62>
 800922e:	2200      	movs	r2, #0
 8009230:	e7d0      	b.n	80091d4 <_free_r+0x8c>
 8009232:	2201      	movs	r2, #1
 8009234:	e7ce      	b.n	80091d4 <_free_r+0x8c>
 8009236:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800923a:	60ce      	str	r6, [r1, #12]
 800923c:	60b1      	str	r1, [r6, #8]
 800923e:	e7da      	b.n	80091f6 <_free_r+0xae>
 8009240:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009244:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009248:	d214      	bcs.n	8009274 <_free_r+0x12c>
 800924a:	09a2      	lsrs	r2, r4, #6
 800924c:	3238      	adds	r2, #56	; 0x38
 800924e:	1c51      	adds	r1, r2, #1
 8009250:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009254:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009258:	428e      	cmp	r6, r1
 800925a:	d125      	bne.n	80092a8 <_free_r+0x160>
 800925c:	2401      	movs	r4, #1
 800925e:	1092      	asrs	r2, r2, #2
 8009260:	fa04 f202 	lsl.w	r2, r4, r2
 8009264:	6844      	ldr	r4, [r0, #4]
 8009266:	4322      	orrs	r2, r4
 8009268:	6042      	str	r2, [r0, #4]
 800926a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800926e:	60b3      	str	r3, [r6, #8]
 8009270:	60cb      	str	r3, [r1, #12]
 8009272:	e79a      	b.n	80091aa <_free_r+0x62>
 8009274:	2a14      	cmp	r2, #20
 8009276:	d801      	bhi.n	800927c <_free_r+0x134>
 8009278:	325b      	adds	r2, #91	; 0x5b
 800927a:	e7e8      	b.n	800924e <_free_r+0x106>
 800927c:	2a54      	cmp	r2, #84	; 0x54
 800927e:	d802      	bhi.n	8009286 <_free_r+0x13e>
 8009280:	0b22      	lsrs	r2, r4, #12
 8009282:	326e      	adds	r2, #110	; 0x6e
 8009284:	e7e3      	b.n	800924e <_free_r+0x106>
 8009286:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800928a:	d802      	bhi.n	8009292 <_free_r+0x14a>
 800928c:	0be2      	lsrs	r2, r4, #15
 800928e:	3277      	adds	r2, #119	; 0x77
 8009290:	e7dd      	b.n	800924e <_free_r+0x106>
 8009292:	f240 5154 	movw	r1, #1364	; 0x554
 8009296:	428a      	cmp	r2, r1
 8009298:	bf96      	itet	ls
 800929a:	0ca2      	lsrls	r2, r4, #18
 800929c:	227e      	movhi	r2, #126	; 0x7e
 800929e:	327c      	addls	r2, #124	; 0x7c
 80092a0:	e7d5      	b.n	800924e <_free_r+0x106>
 80092a2:	6889      	ldr	r1, [r1, #8]
 80092a4:	428e      	cmp	r6, r1
 80092a6:	d004      	beq.n	80092b2 <_free_r+0x16a>
 80092a8:	684a      	ldr	r2, [r1, #4]
 80092aa:	f022 0203 	bic.w	r2, r2, #3
 80092ae:	42a2      	cmp	r2, r4
 80092b0:	d8f7      	bhi.n	80092a2 <_free_r+0x15a>
 80092b2:	68ce      	ldr	r6, [r1, #12]
 80092b4:	e7d9      	b.n	800926a <_free_r+0x122>
 80092b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092b8:	20000460 	.word	0x20000460
 80092bc:	2000086c 	.word	0x2000086c
 80092c0:	20000f28 	.word	0x20000f28
 80092c4:	20000468 	.word	0x20000468

080092c8 <__sfvwrite_r>:
 80092c8:	6893      	ldr	r3, [r2, #8]
 80092ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ce:	4606      	mov	r6, r0
 80092d0:	460c      	mov	r4, r1
 80092d2:	4690      	mov	r8, r2
 80092d4:	b91b      	cbnz	r3, 80092de <__sfvwrite_r+0x16>
 80092d6:	2000      	movs	r0, #0
 80092d8:	b003      	add	sp, #12
 80092da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092de:	898b      	ldrh	r3, [r1, #12]
 80092e0:	0718      	lsls	r0, r3, #28
 80092e2:	d550      	bpl.n	8009386 <__sfvwrite_r+0xbe>
 80092e4:	690b      	ldr	r3, [r1, #16]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d04d      	beq.n	8009386 <__sfvwrite_r+0xbe>
 80092ea:	89a3      	ldrh	r3, [r4, #12]
 80092ec:	f8d8 7000 	ldr.w	r7, [r8]
 80092f0:	f013 0902 	ands.w	r9, r3, #2
 80092f4:	d16c      	bne.n	80093d0 <__sfvwrite_r+0x108>
 80092f6:	f013 0301 	ands.w	r3, r3, #1
 80092fa:	f000 809c 	beq.w	8009436 <__sfvwrite_r+0x16e>
 80092fe:	4648      	mov	r0, r9
 8009300:	46ca      	mov	sl, r9
 8009302:	46cb      	mov	fp, r9
 8009304:	f1bb 0f00 	cmp.w	fp, #0
 8009308:	f000 8103 	beq.w	8009512 <__sfvwrite_r+0x24a>
 800930c:	b950      	cbnz	r0, 8009324 <__sfvwrite_r+0x5c>
 800930e:	465a      	mov	r2, fp
 8009310:	210a      	movs	r1, #10
 8009312:	4650      	mov	r0, sl
 8009314:	f000 f9b6 	bl	8009684 <memchr>
 8009318:	2800      	cmp	r0, #0
 800931a:	f000 80ff 	beq.w	800951c <__sfvwrite_r+0x254>
 800931e:	3001      	adds	r0, #1
 8009320:	eba0 090a 	sub.w	r9, r0, sl
 8009324:	6820      	ldr	r0, [r4, #0]
 8009326:	6921      	ldr	r1, [r4, #16]
 8009328:	45d9      	cmp	r9, fp
 800932a:	464a      	mov	r2, r9
 800932c:	bf28      	it	cs
 800932e:	465a      	movcs	r2, fp
 8009330:	4288      	cmp	r0, r1
 8009332:	6963      	ldr	r3, [r4, #20]
 8009334:	f240 80f5 	bls.w	8009522 <__sfvwrite_r+0x25a>
 8009338:	68a5      	ldr	r5, [r4, #8]
 800933a:	441d      	add	r5, r3
 800933c:	42aa      	cmp	r2, r5
 800933e:	f340 80f0 	ble.w	8009522 <__sfvwrite_r+0x25a>
 8009342:	4651      	mov	r1, sl
 8009344:	462a      	mov	r2, r5
 8009346:	f000 f9b9 	bl	80096bc <memmove>
 800934a:	6823      	ldr	r3, [r4, #0]
 800934c:	4621      	mov	r1, r4
 800934e:	442b      	add	r3, r5
 8009350:	4630      	mov	r0, r6
 8009352:	6023      	str	r3, [r4, #0]
 8009354:	f7ff fdfc 	bl	8008f50 <_fflush_r>
 8009358:	2800      	cmp	r0, #0
 800935a:	d167      	bne.n	800942c <__sfvwrite_r+0x164>
 800935c:	ebb9 0905 	subs.w	r9, r9, r5
 8009360:	f040 80f7 	bne.w	8009552 <__sfvwrite_r+0x28a>
 8009364:	4621      	mov	r1, r4
 8009366:	4630      	mov	r0, r6
 8009368:	f7ff fdf2 	bl	8008f50 <_fflush_r>
 800936c:	2800      	cmp	r0, #0
 800936e:	d15d      	bne.n	800942c <__sfvwrite_r+0x164>
 8009370:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009374:	44aa      	add	sl, r5
 8009376:	ebab 0b05 	sub.w	fp, fp, r5
 800937a:	1b55      	subs	r5, r2, r5
 800937c:	f8c8 5008 	str.w	r5, [r8, #8]
 8009380:	2d00      	cmp	r5, #0
 8009382:	d1bf      	bne.n	8009304 <__sfvwrite_r+0x3c>
 8009384:	e7a7      	b.n	80092d6 <__sfvwrite_r+0xe>
 8009386:	4621      	mov	r1, r4
 8009388:	4630      	mov	r0, r6
 800938a:	f7fe fe9f 	bl	80080cc <__swsetup_r>
 800938e:	2800      	cmp	r0, #0
 8009390:	d0ab      	beq.n	80092ea <__sfvwrite_r+0x22>
 8009392:	f04f 30ff 	mov.w	r0, #4294967295
 8009396:	e79f      	b.n	80092d8 <__sfvwrite_r+0x10>
 8009398:	e9d7 b900 	ldrd	fp, r9, [r7]
 800939c:	3708      	adds	r7, #8
 800939e:	f1b9 0f00 	cmp.w	r9, #0
 80093a2:	d0f9      	beq.n	8009398 <__sfvwrite_r+0xd0>
 80093a4:	45d1      	cmp	r9, sl
 80093a6:	464b      	mov	r3, r9
 80093a8:	465a      	mov	r2, fp
 80093aa:	bf28      	it	cs
 80093ac:	4653      	movcs	r3, sl
 80093ae:	4630      	mov	r0, r6
 80093b0:	69e1      	ldr	r1, [r4, #28]
 80093b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80093b4:	47a8      	blx	r5
 80093b6:	2800      	cmp	r0, #0
 80093b8:	dd38      	ble.n	800942c <__sfvwrite_r+0x164>
 80093ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093be:	4483      	add	fp, r0
 80093c0:	eba9 0900 	sub.w	r9, r9, r0
 80093c4:	1a18      	subs	r0, r3, r0
 80093c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80093ca:	2800      	cmp	r0, #0
 80093cc:	d1e7      	bne.n	800939e <__sfvwrite_r+0xd6>
 80093ce:	e782      	b.n	80092d6 <__sfvwrite_r+0xe>
 80093d0:	f04f 0b00 	mov.w	fp, #0
 80093d4:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009558 <__sfvwrite_r+0x290>
 80093d8:	46d9      	mov	r9, fp
 80093da:	e7e0      	b.n	800939e <__sfvwrite_r+0xd6>
 80093dc:	e9d7 9a00 	ldrd	r9, sl, [r7]
 80093e0:	3708      	adds	r7, #8
 80093e2:	f1ba 0f00 	cmp.w	sl, #0
 80093e6:	d0f9      	beq.n	80093dc <__sfvwrite_r+0x114>
 80093e8:	89a3      	ldrh	r3, [r4, #12]
 80093ea:	68a2      	ldr	r2, [r4, #8]
 80093ec:	0599      	lsls	r1, r3, #22
 80093ee:	6820      	ldr	r0, [r4, #0]
 80093f0:	d563      	bpl.n	80094ba <__sfvwrite_r+0x1f2>
 80093f2:	4552      	cmp	r2, sl
 80093f4:	d836      	bhi.n	8009464 <__sfvwrite_r+0x19c>
 80093f6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80093fa:	d033      	beq.n	8009464 <__sfvwrite_r+0x19c>
 80093fc:	6921      	ldr	r1, [r4, #16]
 80093fe:	6965      	ldr	r5, [r4, #20]
 8009400:	eba0 0b01 	sub.w	fp, r0, r1
 8009404:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009408:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800940c:	f10b 0201 	add.w	r2, fp, #1
 8009410:	106d      	asrs	r5, r5, #1
 8009412:	4452      	add	r2, sl
 8009414:	4295      	cmp	r5, r2
 8009416:	bf38      	it	cc
 8009418:	4615      	movcc	r5, r2
 800941a:	055b      	lsls	r3, r3, #21
 800941c:	d53d      	bpl.n	800949a <__sfvwrite_r+0x1d2>
 800941e:	4629      	mov	r1, r5
 8009420:	4630      	mov	r0, r6
 8009422:	f7fb feb5 	bl	8005190 <_malloc_r>
 8009426:	b948      	cbnz	r0, 800943c <__sfvwrite_r+0x174>
 8009428:	230c      	movs	r3, #12
 800942a:	6033      	str	r3, [r6, #0]
 800942c:	89a3      	ldrh	r3, [r4, #12]
 800942e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009432:	81a3      	strh	r3, [r4, #12]
 8009434:	e7ad      	b.n	8009392 <__sfvwrite_r+0xca>
 8009436:	4699      	mov	r9, r3
 8009438:	469a      	mov	sl, r3
 800943a:	e7d2      	b.n	80093e2 <__sfvwrite_r+0x11a>
 800943c:	465a      	mov	r2, fp
 800943e:	6921      	ldr	r1, [r4, #16]
 8009440:	9001      	str	r0, [sp, #4]
 8009442:	f000 f92d 	bl	80096a0 <memcpy>
 8009446:	89a2      	ldrh	r2, [r4, #12]
 8009448:	9b01      	ldr	r3, [sp, #4]
 800944a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800944e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009452:	81a2      	strh	r2, [r4, #12]
 8009454:	4652      	mov	r2, sl
 8009456:	6123      	str	r3, [r4, #16]
 8009458:	6165      	str	r5, [r4, #20]
 800945a:	445b      	add	r3, fp
 800945c:	eba5 050b 	sub.w	r5, r5, fp
 8009460:	6023      	str	r3, [r4, #0]
 8009462:	60a5      	str	r5, [r4, #8]
 8009464:	4552      	cmp	r2, sl
 8009466:	bf28      	it	cs
 8009468:	4652      	movcs	r2, sl
 800946a:	4655      	mov	r5, sl
 800946c:	4649      	mov	r1, r9
 800946e:	6820      	ldr	r0, [r4, #0]
 8009470:	9201      	str	r2, [sp, #4]
 8009472:	f000 f923 	bl	80096bc <memmove>
 8009476:	68a3      	ldr	r3, [r4, #8]
 8009478:	9a01      	ldr	r2, [sp, #4]
 800947a:	1a9b      	subs	r3, r3, r2
 800947c:	60a3      	str	r3, [r4, #8]
 800947e:	6823      	ldr	r3, [r4, #0]
 8009480:	441a      	add	r2, r3
 8009482:	6022      	str	r2, [r4, #0]
 8009484:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009488:	44a9      	add	r9, r5
 800948a:	ebaa 0a05 	sub.w	sl, sl, r5
 800948e:	1b45      	subs	r5, r0, r5
 8009490:	f8c8 5008 	str.w	r5, [r8, #8]
 8009494:	2d00      	cmp	r5, #0
 8009496:	d1a4      	bne.n	80093e2 <__sfvwrite_r+0x11a>
 8009498:	e71d      	b.n	80092d6 <__sfvwrite_r+0xe>
 800949a:	462a      	mov	r2, r5
 800949c:	4630      	mov	r0, r6
 800949e:	f000 fc5b 	bl	8009d58 <_realloc_r>
 80094a2:	4603      	mov	r3, r0
 80094a4:	2800      	cmp	r0, #0
 80094a6:	d1d5      	bne.n	8009454 <__sfvwrite_r+0x18c>
 80094a8:	4630      	mov	r0, r6
 80094aa:	6921      	ldr	r1, [r4, #16]
 80094ac:	f7ff fe4c 	bl	8009148 <_free_r>
 80094b0:	89a3      	ldrh	r3, [r4, #12]
 80094b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094b6:	81a3      	strh	r3, [r4, #12]
 80094b8:	e7b6      	b.n	8009428 <__sfvwrite_r+0x160>
 80094ba:	6923      	ldr	r3, [r4, #16]
 80094bc:	4283      	cmp	r3, r0
 80094be:	d302      	bcc.n	80094c6 <__sfvwrite_r+0x1fe>
 80094c0:	6961      	ldr	r1, [r4, #20]
 80094c2:	4551      	cmp	r1, sl
 80094c4:	d915      	bls.n	80094f2 <__sfvwrite_r+0x22a>
 80094c6:	4552      	cmp	r2, sl
 80094c8:	bf28      	it	cs
 80094ca:	4652      	movcs	r2, sl
 80094cc:	4615      	mov	r5, r2
 80094ce:	4649      	mov	r1, r9
 80094d0:	f000 f8f4 	bl	80096bc <memmove>
 80094d4:	68a3      	ldr	r3, [r4, #8]
 80094d6:	6822      	ldr	r2, [r4, #0]
 80094d8:	1b5b      	subs	r3, r3, r5
 80094da:	442a      	add	r2, r5
 80094dc:	60a3      	str	r3, [r4, #8]
 80094de:	6022      	str	r2, [r4, #0]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d1cf      	bne.n	8009484 <__sfvwrite_r+0x1bc>
 80094e4:	4621      	mov	r1, r4
 80094e6:	4630      	mov	r0, r6
 80094e8:	f7ff fd32 	bl	8008f50 <_fflush_r>
 80094ec:	2800      	cmp	r0, #0
 80094ee:	d0c9      	beq.n	8009484 <__sfvwrite_r+0x1bc>
 80094f0:	e79c      	b.n	800942c <__sfvwrite_r+0x164>
 80094f2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80094f6:	459a      	cmp	sl, r3
 80094f8:	bf38      	it	cc
 80094fa:	4653      	movcc	r3, sl
 80094fc:	fb93 f3f1 	sdiv	r3, r3, r1
 8009500:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009502:	434b      	muls	r3, r1
 8009504:	464a      	mov	r2, r9
 8009506:	4630      	mov	r0, r6
 8009508:	69e1      	ldr	r1, [r4, #28]
 800950a:	47a8      	blx	r5
 800950c:	1e05      	subs	r5, r0, #0
 800950e:	dcb9      	bgt.n	8009484 <__sfvwrite_r+0x1bc>
 8009510:	e78c      	b.n	800942c <__sfvwrite_r+0x164>
 8009512:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009516:	2000      	movs	r0, #0
 8009518:	3708      	adds	r7, #8
 800951a:	e6f3      	b.n	8009304 <__sfvwrite_r+0x3c>
 800951c:	f10b 0901 	add.w	r9, fp, #1
 8009520:	e700      	b.n	8009324 <__sfvwrite_r+0x5c>
 8009522:	4293      	cmp	r3, r2
 8009524:	dc08      	bgt.n	8009538 <__sfvwrite_r+0x270>
 8009526:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009528:	4652      	mov	r2, sl
 800952a:	4630      	mov	r0, r6
 800952c:	69e1      	ldr	r1, [r4, #28]
 800952e:	47a8      	blx	r5
 8009530:	1e05      	subs	r5, r0, #0
 8009532:	f73f af13 	bgt.w	800935c <__sfvwrite_r+0x94>
 8009536:	e779      	b.n	800942c <__sfvwrite_r+0x164>
 8009538:	4651      	mov	r1, sl
 800953a:	9201      	str	r2, [sp, #4]
 800953c:	f000 f8be 	bl	80096bc <memmove>
 8009540:	9a01      	ldr	r2, [sp, #4]
 8009542:	68a3      	ldr	r3, [r4, #8]
 8009544:	4615      	mov	r5, r2
 8009546:	1a9b      	subs	r3, r3, r2
 8009548:	60a3      	str	r3, [r4, #8]
 800954a:	6823      	ldr	r3, [r4, #0]
 800954c:	4413      	add	r3, r2
 800954e:	6023      	str	r3, [r4, #0]
 8009550:	e704      	b.n	800935c <__sfvwrite_r+0x94>
 8009552:	2001      	movs	r0, #1
 8009554:	e70c      	b.n	8009370 <__sfvwrite_r+0xa8>
 8009556:	bf00      	nop
 8009558:	7ffffc00 	.word	0x7ffffc00

0800955c <_fwalk_reent>:
 800955c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009560:	4606      	mov	r6, r0
 8009562:	4688      	mov	r8, r1
 8009564:	2700      	movs	r7, #0
 8009566:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800956a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800956e:	f1b9 0901 	subs.w	r9, r9, #1
 8009572:	d505      	bpl.n	8009580 <_fwalk_reent+0x24>
 8009574:	6824      	ldr	r4, [r4, #0]
 8009576:	2c00      	cmp	r4, #0
 8009578:	d1f7      	bne.n	800956a <_fwalk_reent+0xe>
 800957a:	4638      	mov	r0, r7
 800957c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009580:	89ab      	ldrh	r3, [r5, #12]
 8009582:	2b01      	cmp	r3, #1
 8009584:	d907      	bls.n	8009596 <_fwalk_reent+0x3a>
 8009586:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800958a:	3301      	adds	r3, #1
 800958c:	d003      	beq.n	8009596 <_fwalk_reent+0x3a>
 800958e:	4629      	mov	r1, r5
 8009590:	4630      	mov	r0, r6
 8009592:	47c0      	blx	r8
 8009594:	4307      	orrs	r7, r0
 8009596:	3568      	adds	r5, #104	; 0x68
 8009598:	e7e9      	b.n	800956e <_fwalk_reent+0x12>
	...

0800959c <_localeconv_r>:
 800959c:	4800      	ldr	r0, [pc, #0]	; (80095a0 <_localeconv_r+0x4>)
 800959e:	4770      	bx	lr
 80095a0:	20000964 	.word	0x20000964

080095a4 <__retarget_lock_init_recursive>:
 80095a4:	4770      	bx	lr

080095a6 <__retarget_lock_close_recursive>:
 80095a6:	4770      	bx	lr

080095a8 <__retarget_lock_acquire_recursive>:
 80095a8:	4770      	bx	lr

080095aa <__retarget_lock_release_recursive>:
 80095aa:	4770      	bx	lr

080095ac <__swhatbuf_r>:
 80095ac:	b570      	push	{r4, r5, r6, lr}
 80095ae:	460e      	mov	r6, r1
 80095b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095b4:	4614      	mov	r4, r2
 80095b6:	2900      	cmp	r1, #0
 80095b8:	461d      	mov	r5, r3
 80095ba:	b096      	sub	sp, #88	; 0x58
 80095bc:	da09      	bge.n	80095d2 <__swhatbuf_r+0x26>
 80095be:	2200      	movs	r2, #0
 80095c0:	89b3      	ldrh	r3, [r6, #12]
 80095c2:	602a      	str	r2, [r5, #0]
 80095c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80095c8:	d116      	bne.n	80095f8 <__swhatbuf_r+0x4c>
 80095ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095ce:	6023      	str	r3, [r4, #0]
 80095d0:	e015      	b.n	80095fe <__swhatbuf_r+0x52>
 80095d2:	466a      	mov	r2, sp
 80095d4:	f001 fd2e 	bl	800b034 <_fstat_r>
 80095d8:	2800      	cmp	r0, #0
 80095da:	dbf0      	blt.n	80095be <__swhatbuf_r+0x12>
 80095dc:	9a01      	ldr	r2, [sp, #4]
 80095de:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80095e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095ea:	425a      	negs	r2, r3
 80095ec:	415a      	adcs	r2, r3
 80095ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095f2:	602a      	str	r2, [r5, #0]
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	e002      	b.n	80095fe <__swhatbuf_r+0x52>
 80095f8:	2340      	movs	r3, #64	; 0x40
 80095fa:	4610      	mov	r0, r2
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	b016      	add	sp, #88	; 0x58
 8009600:	bd70      	pop	{r4, r5, r6, pc}
	...

08009604 <__smakebuf_r>:
 8009604:	898b      	ldrh	r3, [r1, #12]
 8009606:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009608:	079d      	lsls	r5, r3, #30
 800960a:	4606      	mov	r6, r0
 800960c:	460c      	mov	r4, r1
 800960e:	d507      	bpl.n	8009620 <__smakebuf_r+0x1c>
 8009610:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	6123      	str	r3, [r4, #16]
 8009618:	2301      	movs	r3, #1
 800961a:	6163      	str	r3, [r4, #20]
 800961c:	b002      	add	sp, #8
 800961e:	bd70      	pop	{r4, r5, r6, pc}
 8009620:	466a      	mov	r2, sp
 8009622:	ab01      	add	r3, sp, #4
 8009624:	f7ff ffc2 	bl	80095ac <__swhatbuf_r>
 8009628:	9900      	ldr	r1, [sp, #0]
 800962a:	4605      	mov	r5, r0
 800962c:	4630      	mov	r0, r6
 800962e:	f7fb fdaf 	bl	8005190 <_malloc_r>
 8009632:	b948      	cbnz	r0, 8009648 <__smakebuf_r+0x44>
 8009634:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009638:	059a      	lsls	r2, r3, #22
 800963a:	d4ef      	bmi.n	800961c <__smakebuf_r+0x18>
 800963c:	f023 0303 	bic.w	r3, r3, #3
 8009640:	f043 0302 	orr.w	r3, r3, #2
 8009644:	81a3      	strh	r3, [r4, #12]
 8009646:	e7e3      	b.n	8009610 <__smakebuf_r+0xc>
 8009648:	4b0d      	ldr	r3, [pc, #52]	; (8009680 <__smakebuf_r+0x7c>)
 800964a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800964c:	89a3      	ldrh	r3, [r4, #12]
 800964e:	6020      	str	r0, [r4, #0]
 8009650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009654:	81a3      	strh	r3, [r4, #12]
 8009656:	9b00      	ldr	r3, [sp, #0]
 8009658:	6120      	str	r0, [r4, #16]
 800965a:	6163      	str	r3, [r4, #20]
 800965c:	9b01      	ldr	r3, [sp, #4]
 800965e:	b15b      	cbz	r3, 8009678 <__smakebuf_r+0x74>
 8009660:	4630      	mov	r0, r6
 8009662:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009666:	f001 fcf7 	bl	800b058 <_isatty_r>
 800966a:	b128      	cbz	r0, 8009678 <__smakebuf_r+0x74>
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	f023 0303 	bic.w	r3, r3, #3
 8009672:	f043 0301 	orr.w	r3, r3, #1
 8009676:	81a3      	strh	r3, [r4, #12]
 8009678:	89a0      	ldrh	r0, [r4, #12]
 800967a:	4305      	orrs	r5, r0
 800967c:	81a5      	strh	r5, [r4, #12]
 800967e:	e7cd      	b.n	800961c <__smakebuf_r+0x18>
 8009680:	08008fed 	.word	0x08008fed

08009684 <memchr>:
 8009684:	4603      	mov	r3, r0
 8009686:	b510      	push	{r4, lr}
 8009688:	b2c9      	uxtb	r1, r1
 800968a:	4402      	add	r2, r0
 800968c:	4293      	cmp	r3, r2
 800968e:	4618      	mov	r0, r3
 8009690:	d101      	bne.n	8009696 <memchr+0x12>
 8009692:	2000      	movs	r0, #0
 8009694:	e003      	b.n	800969e <memchr+0x1a>
 8009696:	7804      	ldrb	r4, [r0, #0]
 8009698:	3301      	adds	r3, #1
 800969a:	428c      	cmp	r4, r1
 800969c:	d1f6      	bne.n	800968c <memchr+0x8>
 800969e:	bd10      	pop	{r4, pc}

080096a0 <memcpy>:
 80096a0:	440a      	add	r2, r1
 80096a2:	4291      	cmp	r1, r2
 80096a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80096a8:	d100      	bne.n	80096ac <memcpy+0xc>
 80096aa:	4770      	bx	lr
 80096ac:	b510      	push	{r4, lr}
 80096ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096b2:	4291      	cmp	r1, r2
 80096b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096b8:	d1f9      	bne.n	80096ae <memcpy+0xe>
 80096ba:	bd10      	pop	{r4, pc}

080096bc <memmove>:
 80096bc:	4288      	cmp	r0, r1
 80096be:	b510      	push	{r4, lr}
 80096c0:	eb01 0402 	add.w	r4, r1, r2
 80096c4:	d902      	bls.n	80096cc <memmove+0x10>
 80096c6:	4284      	cmp	r4, r0
 80096c8:	4623      	mov	r3, r4
 80096ca:	d807      	bhi.n	80096dc <memmove+0x20>
 80096cc:	1e43      	subs	r3, r0, #1
 80096ce:	42a1      	cmp	r1, r4
 80096d0:	d008      	beq.n	80096e4 <memmove+0x28>
 80096d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096da:	e7f8      	b.n	80096ce <memmove+0x12>
 80096dc:	4601      	mov	r1, r0
 80096de:	4402      	add	r2, r0
 80096e0:	428a      	cmp	r2, r1
 80096e2:	d100      	bne.n	80096e6 <memmove+0x2a>
 80096e4:	bd10      	pop	{r4, pc}
 80096e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80096ee:	e7f7      	b.n	80096e0 <memmove+0x24>

080096f0 <_Balloc>:
 80096f0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80096f2:	b570      	push	{r4, r5, r6, lr}
 80096f4:	4605      	mov	r5, r0
 80096f6:	460c      	mov	r4, r1
 80096f8:	b17b      	cbz	r3, 800971a <_Balloc+0x2a>
 80096fa:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80096fc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009700:	b9a0      	cbnz	r0, 800972c <_Balloc+0x3c>
 8009702:	2101      	movs	r1, #1
 8009704:	fa01 f604 	lsl.w	r6, r1, r4
 8009708:	1d72      	adds	r2, r6, #5
 800970a:	4628      	mov	r0, r5
 800970c:	0092      	lsls	r2, r2, #2
 800970e:	f001 fb7f 	bl	800ae10 <_calloc_r>
 8009712:	b148      	cbz	r0, 8009728 <_Balloc+0x38>
 8009714:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009718:	e00b      	b.n	8009732 <_Balloc+0x42>
 800971a:	2221      	movs	r2, #33	; 0x21
 800971c:	2104      	movs	r1, #4
 800971e:	f001 fb77 	bl	800ae10 <_calloc_r>
 8009722:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009724:	2800      	cmp	r0, #0
 8009726:	d1e8      	bne.n	80096fa <_Balloc+0xa>
 8009728:	2000      	movs	r0, #0
 800972a:	bd70      	pop	{r4, r5, r6, pc}
 800972c:	6802      	ldr	r2, [r0, #0]
 800972e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009732:	2300      	movs	r3, #0
 8009734:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009738:	e7f7      	b.n	800972a <_Balloc+0x3a>

0800973a <_Bfree>:
 800973a:	b131      	cbz	r1, 800974a <_Bfree+0x10>
 800973c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800973e:	684a      	ldr	r2, [r1, #4]
 8009740:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009744:	6008      	str	r0, [r1, #0]
 8009746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800974a:	4770      	bx	lr

0800974c <__multadd>:
 800974c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009750:	4698      	mov	r8, r3
 8009752:	460c      	mov	r4, r1
 8009754:	2300      	movs	r3, #0
 8009756:	690e      	ldr	r6, [r1, #16]
 8009758:	4607      	mov	r7, r0
 800975a:	f101 0014 	add.w	r0, r1, #20
 800975e:	6805      	ldr	r5, [r0, #0]
 8009760:	3301      	adds	r3, #1
 8009762:	b2a9      	uxth	r1, r5
 8009764:	fb02 8101 	mla	r1, r2, r1, r8
 8009768:	0c2d      	lsrs	r5, r5, #16
 800976a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800976e:	fb02 c505 	mla	r5, r2, r5, ip
 8009772:	b289      	uxth	r1, r1
 8009774:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009778:	429e      	cmp	r6, r3
 800977a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800977e:	f840 1b04 	str.w	r1, [r0], #4
 8009782:	dcec      	bgt.n	800975e <__multadd+0x12>
 8009784:	f1b8 0f00 	cmp.w	r8, #0
 8009788:	d022      	beq.n	80097d0 <__multadd+0x84>
 800978a:	68a3      	ldr	r3, [r4, #8]
 800978c:	42b3      	cmp	r3, r6
 800978e:	dc19      	bgt.n	80097c4 <__multadd+0x78>
 8009790:	6861      	ldr	r1, [r4, #4]
 8009792:	4638      	mov	r0, r7
 8009794:	3101      	adds	r1, #1
 8009796:	f7ff ffab 	bl	80096f0 <_Balloc>
 800979a:	4605      	mov	r5, r0
 800979c:	b928      	cbnz	r0, 80097aa <__multadd+0x5e>
 800979e:	4602      	mov	r2, r0
 80097a0:	21b5      	movs	r1, #181	; 0xb5
 80097a2:	4b0d      	ldr	r3, [pc, #52]	; (80097d8 <__multadd+0x8c>)
 80097a4:	480d      	ldr	r0, [pc, #52]	; (80097dc <__multadd+0x90>)
 80097a6:	f001 fb15 	bl	800add4 <__assert_func>
 80097aa:	6922      	ldr	r2, [r4, #16]
 80097ac:	f104 010c 	add.w	r1, r4, #12
 80097b0:	3202      	adds	r2, #2
 80097b2:	0092      	lsls	r2, r2, #2
 80097b4:	300c      	adds	r0, #12
 80097b6:	f7ff ff73 	bl	80096a0 <memcpy>
 80097ba:	4621      	mov	r1, r4
 80097bc:	4638      	mov	r0, r7
 80097be:	f7ff ffbc 	bl	800973a <_Bfree>
 80097c2:	462c      	mov	r4, r5
 80097c4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80097c8:	3601      	adds	r6, #1
 80097ca:	f8c3 8014 	str.w	r8, [r3, #20]
 80097ce:	6126      	str	r6, [r4, #16]
 80097d0:	4620      	mov	r0, r4
 80097d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097d6:	bf00      	nop
 80097d8:	0800ca11 	.word	0x0800ca11
 80097dc:	0800ca81 	.word	0x0800ca81

080097e0 <__hi0bits>:
 80097e0:	0c02      	lsrs	r2, r0, #16
 80097e2:	0412      	lsls	r2, r2, #16
 80097e4:	4603      	mov	r3, r0
 80097e6:	b9ca      	cbnz	r2, 800981c <__hi0bits+0x3c>
 80097e8:	0403      	lsls	r3, r0, #16
 80097ea:	2010      	movs	r0, #16
 80097ec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80097f0:	bf04      	itt	eq
 80097f2:	021b      	lsleq	r3, r3, #8
 80097f4:	3008      	addeq	r0, #8
 80097f6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80097fa:	bf04      	itt	eq
 80097fc:	011b      	lsleq	r3, r3, #4
 80097fe:	3004      	addeq	r0, #4
 8009800:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009804:	bf04      	itt	eq
 8009806:	009b      	lsleq	r3, r3, #2
 8009808:	3002      	addeq	r0, #2
 800980a:	2b00      	cmp	r3, #0
 800980c:	db05      	blt.n	800981a <__hi0bits+0x3a>
 800980e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009812:	f100 0001 	add.w	r0, r0, #1
 8009816:	bf08      	it	eq
 8009818:	2020      	moveq	r0, #32
 800981a:	4770      	bx	lr
 800981c:	2000      	movs	r0, #0
 800981e:	e7e5      	b.n	80097ec <__hi0bits+0xc>

08009820 <__lo0bits>:
 8009820:	6803      	ldr	r3, [r0, #0]
 8009822:	4602      	mov	r2, r0
 8009824:	f013 0007 	ands.w	r0, r3, #7
 8009828:	d00b      	beq.n	8009842 <__lo0bits+0x22>
 800982a:	07d9      	lsls	r1, r3, #31
 800982c:	d422      	bmi.n	8009874 <__lo0bits+0x54>
 800982e:	0798      	lsls	r0, r3, #30
 8009830:	bf49      	itett	mi
 8009832:	085b      	lsrmi	r3, r3, #1
 8009834:	089b      	lsrpl	r3, r3, #2
 8009836:	2001      	movmi	r0, #1
 8009838:	6013      	strmi	r3, [r2, #0]
 800983a:	bf5c      	itt	pl
 800983c:	2002      	movpl	r0, #2
 800983e:	6013      	strpl	r3, [r2, #0]
 8009840:	4770      	bx	lr
 8009842:	b299      	uxth	r1, r3
 8009844:	b909      	cbnz	r1, 800984a <__lo0bits+0x2a>
 8009846:	2010      	movs	r0, #16
 8009848:	0c1b      	lsrs	r3, r3, #16
 800984a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800984e:	bf04      	itt	eq
 8009850:	0a1b      	lsreq	r3, r3, #8
 8009852:	3008      	addeq	r0, #8
 8009854:	0719      	lsls	r1, r3, #28
 8009856:	bf04      	itt	eq
 8009858:	091b      	lsreq	r3, r3, #4
 800985a:	3004      	addeq	r0, #4
 800985c:	0799      	lsls	r1, r3, #30
 800985e:	bf04      	itt	eq
 8009860:	089b      	lsreq	r3, r3, #2
 8009862:	3002      	addeq	r0, #2
 8009864:	07d9      	lsls	r1, r3, #31
 8009866:	d403      	bmi.n	8009870 <__lo0bits+0x50>
 8009868:	085b      	lsrs	r3, r3, #1
 800986a:	f100 0001 	add.w	r0, r0, #1
 800986e:	d003      	beq.n	8009878 <__lo0bits+0x58>
 8009870:	6013      	str	r3, [r2, #0]
 8009872:	4770      	bx	lr
 8009874:	2000      	movs	r0, #0
 8009876:	4770      	bx	lr
 8009878:	2020      	movs	r0, #32
 800987a:	4770      	bx	lr

0800987c <__i2b>:
 800987c:	b510      	push	{r4, lr}
 800987e:	460c      	mov	r4, r1
 8009880:	2101      	movs	r1, #1
 8009882:	f7ff ff35 	bl	80096f0 <_Balloc>
 8009886:	4602      	mov	r2, r0
 8009888:	b928      	cbnz	r0, 8009896 <__i2b+0x1a>
 800988a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800988e:	4b04      	ldr	r3, [pc, #16]	; (80098a0 <__i2b+0x24>)
 8009890:	4804      	ldr	r0, [pc, #16]	; (80098a4 <__i2b+0x28>)
 8009892:	f001 fa9f 	bl	800add4 <__assert_func>
 8009896:	2301      	movs	r3, #1
 8009898:	6144      	str	r4, [r0, #20]
 800989a:	6103      	str	r3, [r0, #16]
 800989c:	bd10      	pop	{r4, pc}
 800989e:	bf00      	nop
 80098a0:	0800ca11 	.word	0x0800ca11
 80098a4:	0800ca81 	.word	0x0800ca81

080098a8 <__multiply>:
 80098a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ac:	4614      	mov	r4, r2
 80098ae:	690a      	ldr	r2, [r1, #16]
 80098b0:	6923      	ldr	r3, [r4, #16]
 80098b2:	460d      	mov	r5, r1
 80098b4:	429a      	cmp	r2, r3
 80098b6:	bfbe      	ittt	lt
 80098b8:	460b      	movlt	r3, r1
 80098ba:	4625      	movlt	r5, r4
 80098bc:	461c      	movlt	r4, r3
 80098be:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80098c2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80098c6:	68ab      	ldr	r3, [r5, #8]
 80098c8:	6869      	ldr	r1, [r5, #4]
 80098ca:	eb0a 0709 	add.w	r7, sl, r9
 80098ce:	42bb      	cmp	r3, r7
 80098d0:	b085      	sub	sp, #20
 80098d2:	bfb8      	it	lt
 80098d4:	3101      	addlt	r1, #1
 80098d6:	f7ff ff0b 	bl	80096f0 <_Balloc>
 80098da:	b930      	cbnz	r0, 80098ea <__multiply+0x42>
 80098dc:	4602      	mov	r2, r0
 80098de:	f240 115d 	movw	r1, #349	; 0x15d
 80098e2:	4b41      	ldr	r3, [pc, #260]	; (80099e8 <__multiply+0x140>)
 80098e4:	4841      	ldr	r0, [pc, #260]	; (80099ec <__multiply+0x144>)
 80098e6:	f001 fa75 	bl	800add4 <__assert_func>
 80098ea:	f100 0614 	add.w	r6, r0, #20
 80098ee:	4633      	mov	r3, r6
 80098f0:	2200      	movs	r2, #0
 80098f2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80098f6:	4543      	cmp	r3, r8
 80098f8:	d31e      	bcc.n	8009938 <__multiply+0x90>
 80098fa:	f105 0c14 	add.w	ip, r5, #20
 80098fe:	f104 0314 	add.w	r3, r4, #20
 8009902:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009906:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800990a:	9202      	str	r2, [sp, #8]
 800990c:	ebac 0205 	sub.w	r2, ip, r5
 8009910:	3a15      	subs	r2, #21
 8009912:	f022 0203 	bic.w	r2, r2, #3
 8009916:	3204      	adds	r2, #4
 8009918:	f105 0115 	add.w	r1, r5, #21
 800991c:	458c      	cmp	ip, r1
 800991e:	bf38      	it	cc
 8009920:	2204      	movcc	r2, #4
 8009922:	9201      	str	r2, [sp, #4]
 8009924:	9a02      	ldr	r2, [sp, #8]
 8009926:	9303      	str	r3, [sp, #12]
 8009928:	429a      	cmp	r2, r3
 800992a:	d808      	bhi.n	800993e <__multiply+0x96>
 800992c:	2f00      	cmp	r7, #0
 800992e:	dc55      	bgt.n	80099dc <__multiply+0x134>
 8009930:	6107      	str	r7, [r0, #16]
 8009932:	b005      	add	sp, #20
 8009934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009938:	f843 2b04 	str.w	r2, [r3], #4
 800993c:	e7db      	b.n	80098f6 <__multiply+0x4e>
 800993e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009942:	f1ba 0f00 	cmp.w	sl, #0
 8009946:	d020      	beq.n	800998a <__multiply+0xe2>
 8009948:	46b1      	mov	r9, r6
 800994a:	2200      	movs	r2, #0
 800994c:	f105 0e14 	add.w	lr, r5, #20
 8009950:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009954:	f8d9 b000 	ldr.w	fp, [r9]
 8009958:	b2a1      	uxth	r1, r4
 800995a:	fa1f fb8b 	uxth.w	fp, fp
 800995e:	fb0a b101 	mla	r1, sl, r1, fp
 8009962:	4411      	add	r1, r2
 8009964:	f8d9 2000 	ldr.w	r2, [r9]
 8009968:	0c24      	lsrs	r4, r4, #16
 800996a:	0c12      	lsrs	r2, r2, #16
 800996c:	fb0a 2404 	mla	r4, sl, r4, r2
 8009970:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009974:	b289      	uxth	r1, r1
 8009976:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800997a:	45f4      	cmp	ip, lr
 800997c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009980:	f849 1b04 	str.w	r1, [r9], #4
 8009984:	d8e4      	bhi.n	8009950 <__multiply+0xa8>
 8009986:	9901      	ldr	r1, [sp, #4]
 8009988:	5072      	str	r2, [r6, r1]
 800998a:	9a03      	ldr	r2, [sp, #12]
 800998c:	3304      	adds	r3, #4
 800998e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009992:	f1b9 0f00 	cmp.w	r9, #0
 8009996:	d01f      	beq.n	80099d8 <__multiply+0x130>
 8009998:	46b6      	mov	lr, r6
 800999a:	f04f 0a00 	mov.w	sl, #0
 800999e:	6834      	ldr	r4, [r6, #0]
 80099a0:	f105 0114 	add.w	r1, r5, #20
 80099a4:	880a      	ldrh	r2, [r1, #0]
 80099a6:	f8be b002 	ldrh.w	fp, [lr, #2]
 80099aa:	b2a4      	uxth	r4, r4
 80099ac:	fb09 b202 	mla	r2, r9, r2, fp
 80099b0:	4492      	add	sl, r2
 80099b2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80099b6:	f84e 4b04 	str.w	r4, [lr], #4
 80099ba:	f851 4b04 	ldr.w	r4, [r1], #4
 80099be:	f8be 2000 	ldrh.w	r2, [lr]
 80099c2:	0c24      	lsrs	r4, r4, #16
 80099c4:	fb09 2404 	mla	r4, r9, r4, r2
 80099c8:	458c      	cmp	ip, r1
 80099ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80099ce:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80099d2:	d8e7      	bhi.n	80099a4 <__multiply+0xfc>
 80099d4:	9a01      	ldr	r2, [sp, #4]
 80099d6:	50b4      	str	r4, [r6, r2]
 80099d8:	3604      	adds	r6, #4
 80099da:	e7a3      	b.n	8009924 <__multiply+0x7c>
 80099dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d1a5      	bne.n	8009930 <__multiply+0x88>
 80099e4:	3f01      	subs	r7, #1
 80099e6:	e7a1      	b.n	800992c <__multiply+0x84>
 80099e8:	0800ca11 	.word	0x0800ca11
 80099ec:	0800ca81 	.word	0x0800ca81

080099f0 <__pow5mult>:
 80099f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f4:	4615      	mov	r5, r2
 80099f6:	f012 0203 	ands.w	r2, r2, #3
 80099fa:	4606      	mov	r6, r0
 80099fc:	460f      	mov	r7, r1
 80099fe:	d007      	beq.n	8009a10 <__pow5mult+0x20>
 8009a00:	4c1a      	ldr	r4, [pc, #104]	; (8009a6c <__pow5mult+0x7c>)
 8009a02:	3a01      	subs	r2, #1
 8009a04:	2300      	movs	r3, #0
 8009a06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a0a:	f7ff fe9f 	bl	800974c <__multadd>
 8009a0e:	4607      	mov	r7, r0
 8009a10:	10ad      	asrs	r5, r5, #2
 8009a12:	d027      	beq.n	8009a64 <__pow5mult+0x74>
 8009a14:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8009a16:	b944      	cbnz	r4, 8009a2a <__pow5mult+0x3a>
 8009a18:	f240 2171 	movw	r1, #625	; 0x271
 8009a1c:	4630      	mov	r0, r6
 8009a1e:	f7ff ff2d 	bl	800987c <__i2b>
 8009a22:	2300      	movs	r3, #0
 8009a24:	4604      	mov	r4, r0
 8009a26:	64b0      	str	r0, [r6, #72]	; 0x48
 8009a28:	6003      	str	r3, [r0, #0]
 8009a2a:	f04f 0900 	mov.w	r9, #0
 8009a2e:	07eb      	lsls	r3, r5, #31
 8009a30:	d50a      	bpl.n	8009a48 <__pow5mult+0x58>
 8009a32:	4639      	mov	r1, r7
 8009a34:	4622      	mov	r2, r4
 8009a36:	4630      	mov	r0, r6
 8009a38:	f7ff ff36 	bl	80098a8 <__multiply>
 8009a3c:	4680      	mov	r8, r0
 8009a3e:	4639      	mov	r1, r7
 8009a40:	4630      	mov	r0, r6
 8009a42:	f7ff fe7a 	bl	800973a <_Bfree>
 8009a46:	4647      	mov	r7, r8
 8009a48:	106d      	asrs	r5, r5, #1
 8009a4a:	d00b      	beq.n	8009a64 <__pow5mult+0x74>
 8009a4c:	6820      	ldr	r0, [r4, #0]
 8009a4e:	b938      	cbnz	r0, 8009a60 <__pow5mult+0x70>
 8009a50:	4622      	mov	r2, r4
 8009a52:	4621      	mov	r1, r4
 8009a54:	4630      	mov	r0, r6
 8009a56:	f7ff ff27 	bl	80098a8 <__multiply>
 8009a5a:	6020      	str	r0, [r4, #0]
 8009a5c:	f8c0 9000 	str.w	r9, [r0]
 8009a60:	4604      	mov	r4, r0
 8009a62:	e7e4      	b.n	8009a2e <__pow5mult+0x3e>
 8009a64:	4638      	mov	r0, r7
 8009a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a6a:	bf00      	nop
 8009a6c:	0800cbd8 	.word	0x0800cbd8

08009a70 <__lshift>:
 8009a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a74:	460c      	mov	r4, r1
 8009a76:	4607      	mov	r7, r0
 8009a78:	4691      	mov	r9, r2
 8009a7a:	6923      	ldr	r3, [r4, #16]
 8009a7c:	6849      	ldr	r1, [r1, #4]
 8009a7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a82:	68a3      	ldr	r3, [r4, #8]
 8009a84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a88:	f108 0601 	add.w	r6, r8, #1
 8009a8c:	42b3      	cmp	r3, r6
 8009a8e:	db0b      	blt.n	8009aa8 <__lshift+0x38>
 8009a90:	4638      	mov	r0, r7
 8009a92:	f7ff fe2d 	bl	80096f0 <_Balloc>
 8009a96:	4605      	mov	r5, r0
 8009a98:	b948      	cbnz	r0, 8009aae <__lshift+0x3e>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009aa0:	4b27      	ldr	r3, [pc, #156]	; (8009b40 <__lshift+0xd0>)
 8009aa2:	4828      	ldr	r0, [pc, #160]	; (8009b44 <__lshift+0xd4>)
 8009aa4:	f001 f996 	bl	800add4 <__assert_func>
 8009aa8:	3101      	adds	r1, #1
 8009aaa:	005b      	lsls	r3, r3, #1
 8009aac:	e7ee      	b.n	8009a8c <__lshift+0x1c>
 8009aae:	2300      	movs	r3, #0
 8009ab0:	f100 0114 	add.w	r1, r0, #20
 8009ab4:	f100 0210 	add.w	r2, r0, #16
 8009ab8:	4618      	mov	r0, r3
 8009aba:	4553      	cmp	r3, sl
 8009abc:	db33      	blt.n	8009b26 <__lshift+0xb6>
 8009abe:	6920      	ldr	r0, [r4, #16]
 8009ac0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ac4:	f104 0314 	add.w	r3, r4, #20
 8009ac8:	f019 091f 	ands.w	r9, r9, #31
 8009acc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ad0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ad4:	d02b      	beq.n	8009b2e <__lshift+0xbe>
 8009ad6:	468a      	mov	sl, r1
 8009ad8:	2200      	movs	r2, #0
 8009ada:	f1c9 0e20 	rsb	lr, r9, #32
 8009ade:	6818      	ldr	r0, [r3, #0]
 8009ae0:	fa00 f009 	lsl.w	r0, r0, r9
 8009ae4:	4302      	orrs	r2, r0
 8009ae6:	f84a 2b04 	str.w	r2, [sl], #4
 8009aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8009aee:	459c      	cmp	ip, r3
 8009af0:	fa22 f20e 	lsr.w	r2, r2, lr
 8009af4:	d8f3      	bhi.n	8009ade <__lshift+0x6e>
 8009af6:	ebac 0304 	sub.w	r3, ip, r4
 8009afa:	3b15      	subs	r3, #21
 8009afc:	f023 0303 	bic.w	r3, r3, #3
 8009b00:	3304      	adds	r3, #4
 8009b02:	f104 0015 	add.w	r0, r4, #21
 8009b06:	4584      	cmp	ip, r0
 8009b08:	bf38      	it	cc
 8009b0a:	2304      	movcc	r3, #4
 8009b0c:	50ca      	str	r2, [r1, r3]
 8009b0e:	b10a      	cbz	r2, 8009b14 <__lshift+0xa4>
 8009b10:	f108 0602 	add.w	r6, r8, #2
 8009b14:	3e01      	subs	r6, #1
 8009b16:	4638      	mov	r0, r7
 8009b18:	4621      	mov	r1, r4
 8009b1a:	612e      	str	r6, [r5, #16]
 8009b1c:	f7ff fe0d 	bl	800973a <_Bfree>
 8009b20:	4628      	mov	r0, r5
 8009b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b26:	f842 0f04 	str.w	r0, [r2, #4]!
 8009b2a:	3301      	adds	r3, #1
 8009b2c:	e7c5      	b.n	8009aba <__lshift+0x4a>
 8009b2e:	3904      	subs	r1, #4
 8009b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b34:	459c      	cmp	ip, r3
 8009b36:	f841 2f04 	str.w	r2, [r1, #4]!
 8009b3a:	d8f9      	bhi.n	8009b30 <__lshift+0xc0>
 8009b3c:	e7ea      	b.n	8009b14 <__lshift+0xa4>
 8009b3e:	bf00      	nop
 8009b40:	0800ca11 	.word	0x0800ca11
 8009b44:	0800ca81 	.word	0x0800ca81

08009b48 <__mcmp>:
 8009b48:	4603      	mov	r3, r0
 8009b4a:	690a      	ldr	r2, [r1, #16]
 8009b4c:	6900      	ldr	r0, [r0, #16]
 8009b4e:	b530      	push	{r4, r5, lr}
 8009b50:	1a80      	subs	r0, r0, r2
 8009b52:	d10d      	bne.n	8009b70 <__mcmp+0x28>
 8009b54:	3314      	adds	r3, #20
 8009b56:	3114      	adds	r1, #20
 8009b58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009b5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009b60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009b64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009b68:	4295      	cmp	r5, r2
 8009b6a:	d002      	beq.n	8009b72 <__mcmp+0x2a>
 8009b6c:	d304      	bcc.n	8009b78 <__mcmp+0x30>
 8009b6e:	2001      	movs	r0, #1
 8009b70:	bd30      	pop	{r4, r5, pc}
 8009b72:	42a3      	cmp	r3, r4
 8009b74:	d3f4      	bcc.n	8009b60 <__mcmp+0x18>
 8009b76:	e7fb      	b.n	8009b70 <__mcmp+0x28>
 8009b78:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7c:	e7f8      	b.n	8009b70 <__mcmp+0x28>
	...

08009b80 <__mdiff>:
 8009b80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b84:	460c      	mov	r4, r1
 8009b86:	4606      	mov	r6, r0
 8009b88:	4611      	mov	r1, r2
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	4692      	mov	sl, r2
 8009b8e:	f7ff ffdb 	bl	8009b48 <__mcmp>
 8009b92:	1e05      	subs	r5, r0, #0
 8009b94:	d111      	bne.n	8009bba <__mdiff+0x3a>
 8009b96:	4629      	mov	r1, r5
 8009b98:	4630      	mov	r0, r6
 8009b9a:	f7ff fda9 	bl	80096f0 <_Balloc>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	b928      	cbnz	r0, 8009bae <__mdiff+0x2e>
 8009ba2:	f240 2132 	movw	r1, #562	; 0x232
 8009ba6:	4b3c      	ldr	r3, [pc, #240]	; (8009c98 <__mdiff+0x118>)
 8009ba8:	483c      	ldr	r0, [pc, #240]	; (8009c9c <__mdiff+0x11c>)
 8009baa:	f001 f913 	bl	800add4 <__assert_func>
 8009bae:	2301      	movs	r3, #1
 8009bb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009bb4:	4610      	mov	r0, r2
 8009bb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bba:	bfa4      	itt	ge
 8009bbc:	4653      	movge	r3, sl
 8009bbe:	46a2      	movge	sl, r4
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	f8da 1004 	ldr.w	r1, [sl, #4]
 8009bc6:	bfa6      	itte	ge
 8009bc8:	461c      	movge	r4, r3
 8009bca:	2500      	movge	r5, #0
 8009bcc:	2501      	movlt	r5, #1
 8009bce:	f7ff fd8f 	bl	80096f0 <_Balloc>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	b918      	cbnz	r0, 8009bde <__mdiff+0x5e>
 8009bd6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009bda:	4b2f      	ldr	r3, [pc, #188]	; (8009c98 <__mdiff+0x118>)
 8009bdc:	e7e4      	b.n	8009ba8 <__mdiff+0x28>
 8009bde:	f100 0814 	add.w	r8, r0, #20
 8009be2:	f8da 7010 	ldr.w	r7, [sl, #16]
 8009be6:	60c5      	str	r5, [r0, #12]
 8009be8:	f04f 0c00 	mov.w	ip, #0
 8009bec:	f10a 0514 	add.w	r5, sl, #20
 8009bf0:	f10a 0010 	add.w	r0, sl, #16
 8009bf4:	46c2      	mov	sl, r8
 8009bf6:	6926      	ldr	r6, [r4, #16]
 8009bf8:	f104 0914 	add.w	r9, r4, #20
 8009bfc:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8009c00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009c04:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8009c08:	f859 3b04 	ldr.w	r3, [r9], #4
 8009c0c:	fa1f f18b 	uxth.w	r1, fp
 8009c10:	4461      	add	r1, ip
 8009c12:	fa1f fc83 	uxth.w	ip, r3
 8009c16:	0c1b      	lsrs	r3, r3, #16
 8009c18:	eba1 010c 	sub.w	r1, r1, ip
 8009c1c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009c20:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009c24:	b289      	uxth	r1, r1
 8009c26:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009c2a:	454e      	cmp	r6, r9
 8009c2c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009c30:	f84a 3b04 	str.w	r3, [sl], #4
 8009c34:	d8e6      	bhi.n	8009c04 <__mdiff+0x84>
 8009c36:	1b33      	subs	r3, r6, r4
 8009c38:	3b15      	subs	r3, #21
 8009c3a:	f023 0303 	bic.w	r3, r3, #3
 8009c3e:	3415      	adds	r4, #21
 8009c40:	3304      	adds	r3, #4
 8009c42:	42a6      	cmp	r6, r4
 8009c44:	bf38      	it	cc
 8009c46:	2304      	movcc	r3, #4
 8009c48:	441d      	add	r5, r3
 8009c4a:	4443      	add	r3, r8
 8009c4c:	461e      	mov	r6, r3
 8009c4e:	462c      	mov	r4, r5
 8009c50:	4574      	cmp	r4, lr
 8009c52:	d30e      	bcc.n	8009c72 <__mdiff+0xf2>
 8009c54:	f10e 0103 	add.w	r1, lr, #3
 8009c58:	1b49      	subs	r1, r1, r5
 8009c5a:	f021 0103 	bic.w	r1, r1, #3
 8009c5e:	3d03      	subs	r5, #3
 8009c60:	45ae      	cmp	lr, r5
 8009c62:	bf38      	it	cc
 8009c64:	2100      	movcc	r1, #0
 8009c66:	4419      	add	r1, r3
 8009c68:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009c6c:	b18b      	cbz	r3, 8009c92 <__mdiff+0x112>
 8009c6e:	6117      	str	r7, [r2, #16]
 8009c70:	e7a0      	b.n	8009bb4 <__mdiff+0x34>
 8009c72:	f854 8b04 	ldr.w	r8, [r4], #4
 8009c76:	fa1f f188 	uxth.w	r1, r8
 8009c7a:	4461      	add	r1, ip
 8009c7c:	1408      	asrs	r0, r1, #16
 8009c7e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8009c82:	b289      	uxth	r1, r1
 8009c84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009c88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009c8c:	f846 1b04 	str.w	r1, [r6], #4
 8009c90:	e7de      	b.n	8009c50 <__mdiff+0xd0>
 8009c92:	3f01      	subs	r7, #1
 8009c94:	e7e8      	b.n	8009c68 <__mdiff+0xe8>
 8009c96:	bf00      	nop
 8009c98:	0800ca11 	.word	0x0800ca11
 8009c9c:	0800ca81 	.word	0x0800ca81

08009ca0 <__d2b>:
 8009ca0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009ca4:	2101      	movs	r1, #1
 8009ca6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009caa:	4690      	mov	r8, r2
 8009cac:	461d      	mov	r5, r3
 8009cae:	f7ff fd1f 	bl	80096f0 <_Balloc>
 8009cb2:	4604      	mov	r4, r0
 8009cb4:	b930      	cbnz	r0, 8009cc4 <__d2b+0x24>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	f240 310a 	movw	r1, #778	; 0x30a
 8009cbc:	4b24      	ldr	r3, [pc, #144]	; (8009d50 <__d2b+0xb0>)
 8009cbe:	4825      	ldr	r0, [pc, #148]	; (8009d54 <__d2b+0xb4>)
 8009cc0:	f001 f888 	bl	800add4 <__assert_func>
 8009cc4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009cc8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009ccc:	bb2d      	cbnz	r5, 8009d1a <__d2b+0x7a>
 8009cce:	9301      	str	r3, [sp, #4]
 8009cd0:	f1b8 0300 	subs.w	r3, r8, #0
 8009cd4:	d026      	beq.n	8009d24 <__d2b+0x84>
 8009cd6:	4668      	mov	r0, sp
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	f7ff fda1 	bl	8009820 <__lo0bits>
 8009cde:	9900      	ldr	r1, [sp, #0]
 8009ce0:	b1f0      	cbz	r0, 8009d20 <__d2b+0x80>
 8009ce2:	9a01      	ldr	r2, [sp, #4]
 8009ce4:	f1c0 0320 	rsb	r3, r0, #32
 8009ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8009cec:	430b      	orrs	r3, r1
 8009cee:	40c2      	lsrs	r2, r0
 8009cf0:	6163      	str	r3, [r4, #20]
 8009cf2:	9201      	str	r2, [sp, #4]
 8009cf4:	9b01      	ldr	r3, [sp, #4]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	bf14      	ite	ne
 8009cfa:	2102      	movne	r1, #2
 8009cfc:	2101      	moveq	r1, #1
 8009cfe:	61a3      	str	r3, [r4, #24]
 8009d00:	6121      	str	r1, [r4, #16]
 8009d02:	b1c5      	cbz	r5, 8009d36 <__d2b+0x96>
 8009d04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009d08:	4405      	add	r5, r0
 8009d0a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009d0e:	603d      	str	r5, [r7, #0]
 8009d10:	6030      	str	r0, [r6, #0]
 8009d12:	4620      	mov	r0, r4
 8009d14:	b002      	add	sp, #8
 8009d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d1e:	e7d6      	b.n	8009cce <__d2b+0x2e>
 8009d20:	6161      	str	r1, [r4, #20]
 8009d22:	e7e7      	b.n	8009cf4 <__d2b+0x54>
 8009d24:	a801      	add	r0, sp, #4
 8009d26:	f7ff fd7b 	bl	8009820 <__lo0bits>
 8009d2a:	2101      	movs	r1, #1
 8009d2c:	9b01      	ldr	r3, [sp, #4]
 8009d2e:	6121      	str	r1, [r4, #16]
 8009d30:	6163      	str	r3, [r4, #20]
 8009d32:	3020      	adds	r0, #32
 8009d34:	e7e5      	b.n	8009d02 <__d2b+0x62>
 8009d36:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009d3a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009d3e:	6038      	str	r0, [r7, #0]
 8009d40:	6918      	ldr	r0, [r3, #16]
 8009d42:	f7ff fd4d 	bl	80097e0 <__hi0bits>
 8009d46:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009d4a:	6031      	str	r1, [r6, #0]
 8009d4c:	e7e1      	b.n	8009d12 <__d2b+0x72>
 8009d4e:	bf00      	nop
 8009d50:	0800ca11 	.word	0x0800ca11
 8009d54:	0800ca81 	.word	0x0800ca81

08009d58 <_realloc_r>:
 8009d58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d5c:	460c      	mov	r4, r1
 8009d5e:	4681      	mov	r9, r0
 8009d60:	4611      	mov	r1, r2
 8009d62:	b924      	cbnz	r4, 8009d6e <_realloc_r+0x16>
 8009d64:	b003      	add	sp, #12
 8009d66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d6a:	f7fb ba11 	b.w	8005190 <_malloc_r>
 8009d6e:	9201      	str	r2, [sp, #4]
 8009d70:	f7fb fc58 	bl	8005624 <__malloc_lock>
 8009d74:	9901      	ldr	r1, [sp, #4]
 8009d76:	f101 080b 	add.w	r8, r1, #11
 8009d7a:	f1b8 0f16 	cmp.w	r8, #22
 8009d7e:	d90b      	bls.n	8009d98 <_realloc_r+0x40>
 8009d80:	f038 0807 	bics.w	r8, r8, #7
 8009d84:	d50a      	bpl.n	8009d9c <_realloc_r+0x44>
 8009d86:	230c      	movs	r3, #12
 8009d88:	f04f 0b00 	mov.w	fp, #0
 8009d8c:	f8c9 3000 	str.w	r3, [r9]
 8009d90:	4658      	mov	r0, fp
 8009d92:	b003      	add	sp, #12
 8009d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d98:	f04f 0810 	mov.w	r8, #16
 8009d9c:	4588      	cmp	r8, r1
 8009d9e:	d3f2      	bcc.n	8009d86 <_realloc_r+0x2e>
 8009da0:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009da4:	f1a4 0a08 	sub.w	sl, r4, #8
 8009da8:	f025 0603 	bic.w	r6, r5, #3
 8009dac:	45b0      	cmp	r8, r6
 8009dae:	f340 8173 	ble.w	800a098 <_realloc_r+0x340>
 8009db2:	48aa      	ldr	r0, [pc, #680]	; (800a05c <_realloc_r+0x304>)
 8009db4:	eb0a 0306 	add.w	r3, sl, r6
 8009db8:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8009dbc:	685a      	ldr	r2, [r3, #4]
 8009dbe:	459c      	cmp	ip, r3
 8009dc0:	9001      	str	r0, [sp, #4]
 8009dc2:	d005      	beq.n	8009dd0 <_realloc_r+0x78>
 8009dc4:	f022 0001 	bic.w	r0, r2, #1
 8009dc8:	4418      	add	r0, r3
 8009dca:	6840      	ldr	r0, [r0, #4]
 8009dcc:	07c7      	lsls	r7, r0, #31
 8009dce:	d427      	bmi.n	8009e20 <_realloc_r+0xc8>
 8009dd0:	f022 0203 	bic.w	r2, r2, #3
 8009dd4:	459c      	cmp	ip, r3
 8009dd6:	eb06 0702 	add.w	r7, r6, r2
 8009dda:	d119      	bne.n	8009e10 <_realloc_r+0xb8>
 8009ddc:	f108 0010 	add.w	r0, r8, #16
 8009de0:	42b8      	cmp	r0, r7
 8009de2:	dc1f      	bgt.n	8009e24 <_realloc_r+0xcc>
 8009de4:	9a01      	ldr	r2, [sp, #4]
 8009de6:	eba7 0708 	sub.w	r7, r7, r8
 8009dea:	eb0a 0308 	add.w	r3, sl, r8
 8009dee:	f047 0701 	orr.w	r7, r7, #1
 8009df2:	6093      	str	r3, [r2, #8]
 8009df4:	605f      	str	r7, [r3, #4]
 8009df6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009dfa:	4648      	mov	r0, r9
 8009dfc:	f003 0301 	and.w	r3, r3, #1
 8009e00:	ea43 0308 	orr.w	r3, r3, r8
 8009e04:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e08:	f7fb fc12 	bl	8005630 <__malloc_unlock>
 8009e0c:	46a3      	mov	fp, r4
 8009e0e:	e7bf      	b.n	8009d90 <_realloc_r+0x38>
 8009e10:	45b8      	cmp	r8, r7
 8009e12:	dc07      	bgt.n	8009e24 <_realloc_r+0xcc>
 8009e14:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009e18:	60da      	str	r2, [r3, #12]
 8009e1a:	6093      	str	r3, [r2, #8]
 8009e1c:	4655      	mov	r5, sl
 8009e1e:	e080      	b.n	8009f22 <_realloc_r+0x1ca>
 8009e20:	2200      	movs	r2, #0
 8009e22:	4613      	mov	r3, r2
 8009e24:	07e8      	lsls	r0, r5, #31
 8009e26:	f100 80e8 	bmi.w	8009ffa <_realloc_r+0x2a2>
 8009e2a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009e2e:	ebaa 0505 	sub.w	r5, sl, r5
 8009e32:	6868      	ldr	r0, [r5, #4]
 8009e34:	f020 0003 	bic.w	r0, r0, #3
 8009e38:	eb00 0b06 	add.w	fp, r0, r6
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	f000 80a7 	beq.w	8009f90 <_realloc_r+0x238>
 8009e42:	459c      	cmp	ip, r3
 8009e44:	eb02 070b 	add.w	r7, r2, fp
 8009e48:	d14b      	bne.n	8009ee2 <_realloc_r+0x18a>
 8009e4a:	f108 0310 	add.w	r3, r8, #16
 8009e4e:	42bb      	cmp	r3, r7
 8009e50:	f300 809e 	bgt.w	8009f90 <_realloc_r+0x238>
 8009e54:	46ab      	mov	fp, r5
 8009e56:	68eb      	ldr	r3, [r5, #12]
 8009e58:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8009e5c:	60d3      	str	r3, [r2, #12]
 8009e5e:	609a      	str	r2, [r3, #8]
 8009e60:	1f32      	subs	r2, r6, #4
 8009e62:	2a24      	cmp	r2, #36	; 0x24
 8009e64:	d838      	bhi.n	8009ed8 <_realloc_r+0x180>
 8009e66:	2a13      	cmp	r2, #19
 8009e68:	d934      	bls.n	8009ed4 <_realloc_r+0x17c>
 8009e6a:	6823      	ldr	r3, [r4, #0]
 8009e6c:	2a1b      	cmp	r2, #27
 8009e6e:	60ab      	str	r3, [r5, #8]
 8009e70:	6863      	ldr	r3, [r4, #4]
 8009e72:	60eb      	str	r3, [r5, #12]
 8009e74:	d81b      	bhi.n	8009eae <_realloc_r+0x156>
 8009e76:	3408      	adds	r4, #8
 8009e78:	f105 0310 	add.w	r3, r5, #16
 8009e7c:	6822      	ldr	r2, [r4, #0]
 8009e7e:	601a      	str	r2, [r3, #0]
 8009e80:	6862      	ldr	r2, [r4, #4]
 8009e82:	605a      	str	r2, [r3, #4]
 8009e84:	68a2      	ldr	r2, [r4, #8]
 8009e86:	609a      	str	r2, [r3, #8]
 8009e88:	9a01      	ldr	r2, [sp, #4]
 8009e8a:	eba7 0708 	sub.w	r7, r7, r8
 8009e8e:	eb05 0308 	add.w	r3, r5, r8
 8009e92:	f047 0701 	orr.w	r7, r7, #1
 8009e96:	6093      	str	r3, [r2, #8]
 8009e98:	605f      	str	r7, [r3, #4]
 8009e9a:	686b      	ldr	r3, [r5, #4]
 8009e9c:	f003 0301 	and.w	r3, r3, #1
 8009ea0:	ea43 0308 	orr.w	r3, r3, r8
 8009ea4:	606b      	str	r3, [r5, #4]
 8009ea6:	4648      	mov	r0, r9
 8009ea8:	f7fb fbc2 	bl	8005630 <__malloc_unlock>
 8009eac:	e770      	b.n	8009d90 <_realloc_r+0x38>
 8009eae:	68a3      	ldr	r3, [r4, #8]
 8009eb0:	2a24      	cmp	r2, #36	; 0x24
 8009eb2:	612b      	str	r3, [r5, #16]
 8009eb4:	68e3      	ldr	r3, [r4, #12]
 8009eb6:	bf18      	it	ne
 8009eb8:	3410      	addne	r4, #16
 8009eba:	616b      	str	r3, [r5, #20]
 8009ebc:	bf09      	itett	eq
 8009ebe:	6923      	ldreq	r3, [r4, #16]
 8009ec0:	f105 0318 	addne.w	r3, r5, #24
 8009ec4:	61ab      	streq	r3, [r5, #24]
 8009ec6:	6962      	ldreq	r2, [r4, #20]
 8009ec8:	bf02      	ittt	eq
 8009eca:	f105 0320 	addeq.w	r3, r5, #32
 8009ece:	61ea      	streq	r2, [r5, #28]
 8009ed0:	3418      	addeq	r4, #24
 8009ed2:	e7d3      	b.n	8009e7c <_realloc_r+0x124>
 8009ed4:	465b      	mov	r3, fp
 8009ed6:	e7d1      	b.n	8009e7c <_realloc_r+0x124>
 8009ed8:	4621      	mov	r1, r4
 8009eda:	4658      	mov	r0, fp
 8009edc:	f7ff fbee 	bl	80096bc <memmove>
 8009ee0:	e7d2      	b.n	8009e88 <_realloc_r+0x130>
 8009ee2:	45b8      	cmp	r8, r7
 8009ee4:	dc54      	bgt.n	8009f90 <_realloc_r+0x238>
 8009ee6:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009eea:	4628      	mov	r0, r5
 8009eec:	60da      	str	r2, [r3, #12]
 8009eee:	6093      	str	r3, [r2, #8]
 8009ef0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009ef4:	68eb      	ldr	r3, [r5, #12]
 8009ef6:	60d3      	str	r3, [r2, #12]
 8009ef8:	609a      	str	r2, [r3, #8]
 8009efa:	1f32      	subs	r2, r6, #4
 8009efc:	2a24      	cmp	r2, #36	; 0x24
 8009efe:	d843      	bhi.n	8009f88 <_realloc_r+0x230>
 8009f00:	2a13      	cmp	r2, #19
 8009f02:	d908      	bls.n	8009f16 <_realloc_r+0x1be>
 8009f04:	6823      	ldr	r3, [r4, #0]
 8009f06:	2a1b      	cmp	r2, #27
 8009f08:	60ab      	str	r3, [r5, #8]
 8009f0a:	6863      	ldr	r3, [r4, #4]
 8009f0c:	60eb      	str	r3, [r5, #12]
 8009f0e:	d828      	bhi.n	8009f62 <_realloc_r+0x20a>
 8009f10:	3408      	adds	r4, #8
 8009f12:	f105 0010 	add.w	r0, r5, #16
 8009f16:	6823      	ldr	r3, [r4, #0]
 8009f18:	6003      	str	r3, [r0, #0]
 8009f1a:	6863      	ldr	r3, [r4, #4]
 8009f1c:	6043      	str	r3, [r0, #4]
 8009f1e:	68a3      	ldr	r3, [r4, #8]
 8009f20:	6083      	str	r3, [r0, #8]
 8009f22:	686a      	ldr	r2, [r5, #4]
 8009f24:	eba7 0008 	sub.w	r0, r7, r8
 8009f28:	280f      	cmp	r0, #15
 8009f2a:	f002 0201 	and.w	r2, r2, #1
 8009f2e:	eb05 0307 	add.w	r3, r5, r7
 8009f32:	f240 80b3 	bls.w	800a09c <_realloc_r+0x344>
 8009f36:	eb05 0108 	add.w	r1, r5, r8
 8009f3a:	ea48 0202 	orr.w	r2, r8, r2
 8009f3e:	f040 0001 	orr.w	r0, r0, #1
 8009f42:	606a      	str	r2, [r5, #4]
 8009f44:	6048      	str	r0, [r1, #4]
 8009f46:	685a      	ldr	r2, [r3, #4]
 8009f48:	4648      	mov	r0, r9
 8009f4a:	f042 0201 	orr.w	r2, r2, #1
 8009f4e:	605a      	str	r2, [r3, #4]
 8009f50:	3108      	adds	r1, #8
 8009f52:	f7ff f8f9 	bl	8009148 <_free_r>
 8009f56:	4648      	mov	r0, r9
 8009f58:	f7fb fb6a 	bl	8005630 <__malloc_unlock>
 8009f5c:	f105 0b08 	add.w	fp, r5, #8
 8009f60:	e716      	b.n	8009d90 <_realloc_r+0x38>
 8009f62:	68a3      	ldr	r3, [r4, #8]
 8009f64:	2a24      	cmp	r2, #36	; 0x24
 8009f66:	612b      	str	r3, [r5, #16]
 8009f68:	68e3      	ldr	r3, [r4, #12]
 8009f6a:	bf18      	it	ne
 8009f6c:	f105 0018 	addne.w	r0, r5, #24
 8009f70:	616b      	str	r3, [r5, #20]
 8009f72:	bf09      	itett	eq
 8009f74:	6923      	ldreq	r3, [r4, #16]
 8009f76:	3410      	addne	r4, #16
 8009f78:	61ab      	streq	r3, [r5, #24]
 8009f7a:	6963      	ldreq	r3, [r4, #20]
 8009f7c:	bf02      	ittt	eq
 8009f7e:	f105 0020 	addeq.w	r0, r5, #32
 8009f82:	61eb      	streq	r3, [r5, #28]
 8009f84:	3418      	addeq	r4, #24
 8009f86:	e7c6      	b.n	8009f16 <_realloc_r+0x1be>
 8009f88:	4621      	mov	r1, r4
 8009f8a:	f7ff fb97 	bl	80096bc <memmove>
 8009f8e:	e7c8      	b.n	8009f22 <_realloc_r+0x1ca>
 8009f90:	45d8      	cmp	r8, fp
 8009f92:	dc32      	bgt.n	8009ffa <_realloc_r+0x2a2>
 8009f94:	4628      	mov	r0, r5
 8009f96:	68eb      	ldr	r3, [r5, #12]
 8009f98:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009f9c:	60d3      	str	r3, [r2, #12]
 8009f9e:	609a      	str	r2, [r3, #8]
 8009fa0:	1f32      	subs	r2, r6, #4
 8009fa2:	2a24      	cmp	r2, #36	; 0x24
 8009fa4:	d825      	bhi.n	8009ff2 <_realloc_r+0x29a>
 8009fa6:	2a13      	cmp	r2, #19
 8009fa8:	d908      	bls.n	8009fbc <_realloc_r+0x264>
 8009faa:	6823      	ldr	r3, [r4, #0]
 8009fac:	2a1b      	cmp	r2, #27
 8009fae:	60ab      	str	r3, [r5, #8]
 8009fb0:	6863      	ldr	r3, [r4, #4]
 8009fb2:	60eb      	str	r3, [r5, #12]
 8009fb4:	d80a      	bhi.n	8009fcc <_realloc_r+0x274>
 8009fb6:	3408      	adds	r4, #8
 8009fb8:	f105 0010 	add.w	r0, r5, #16
 8009fbc:	6823      	ldr	r3, [r4, #0]
 8009fbe:	6003      	str	r3, [r0, #0]
 8009fc0:	6863      	ldr	r3, [r4, #4]
 8009fc2:	6043      	str	r3, [r0, #4]
 8009fc4:	68a3      	ldr	r3, [r4, #8]
 8009fc6:	6083      	str	r3, [r0, #8]
 8009fc8:	465f      	mov	r7, fp
 8009fca:	e7aa      	b.n	8009f22 <_realloc_r+0x1ca>
 8009fcc:	68a3      	ldr	r3, [r4, #8]
 8009fce:	2a24      	cmp	r2, #36	; 0x24
 8009fd0:	612b      	str	r3, [r5, #16]
 8009fd2:	68e3      	ldr	r3, [r4, #12]
 8009fd4:	bf18      	it	ne
 8009fd6:	f105 0018 	addne.w	r0, r5, #24
 8009fda:	616b      	str	r3, [r5, #20]
 8009fdc:	bf09      	itett	eq
 8009fde:	6923      	ldreq	r3, [r4, #16]
 8009fe0:	3410      	addne	r4, #16
 8009fe2:	61ab      	streq	r3, [r5, #24]
 8009fe4:	6963      	ldreq	r3, [r4, #20]
 8009fe6:	bf02      	ittt	eq
 8009fe8:	f105 0020 	addeq.w	r0, r5, #32
 8009fec:	61eb      	streq	r3, [r5, #28]
 8009fee:	3418      	addeq	r4, #24
 8009ff0:	e7e4      	b.n	8009fbc <_realloc_r+0x264>
 8009ff2:	4621      	mov	r1, r4
 8009ff4:	f7ff fb62 	bl	80096bc <memmove>
 8009ff8:	e7e6      	b.n	8009fc8 <_realloc_r+0x270>
 8009ffa:	4648      	mov	r0, r9
 8009ffc:	f7fb f8c8 	bl	8005190 <_malloc_r>
 800a000:	4683      	mov	fp, r0
 800a002:	2800      	cmp	r0, #0
 800a004:	f43f af4f 	beq.w	8009ea6 <_realloc_r+0x14e>
 800a008:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a00c:	f1a0 0208 	sub.w	r2, r0, #8
 800a010:	f023 0301 	bic.w	r3, r3, #1
 800a014:	4453      	add	r3, sl
 800a016:	4293      	cmp	r3, r2
 800a018:	d105      	bne.n	800a026 <_realloc_r+0x2ce>
 800a01a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a01e:	f027 0703 	bic.w	r7, r7, #3
 800a022:	4437      	add	r7, r6
 800a024:	e6fa      	b.n	8009e1c <_realloc_r+0xc4>
 800a026:	1f32      	subs	r2, r6, #4
 800a028:	2a24      	cmp	r2, #36	; 0x24
 800a02a:	d831      	bhi.n	800a090 <_realloc_r+0x338>
 800a02c:	2a13      	cmp	r2, #19
 800a02e:	d92c      	bls.n	800a08a <_realloc_r+0x332>
 800a030:	6823      	ldr	r3, [r4, #0]
 800a032:	2a1b      	cmp	r2, #27
 800a034:	6003      	str	r3, [r0, #0]
 800a036:	6863      	ldr	r3, [r4, #4]
 800a038:	6043      	str	r3, [r0, #4]
 800a03a:	d811      	bhi.n	800a060 <_realloc_r+0x308>
 800a03c:	f104 0208 	add.w	r2, r4, #8
 800a040:	f100 0308 	add.w	r3, r0, #8
 800a044:	6811      	ldr	r1, [r2, #0]
 800a046:	6019      	str	r1, [r3, #0]
 800a048:	6851      	ldr	r1, [r2, #4]
 800a04a:	6059      	str	r1, [r3, #4]
 800a04c:	6892      	ldr	r2, [r2, #8]
 800a04e:	609a      	str	r2, [r3, #8]
 800a050:	4621      	mov	r1, r4
 800a052:	4648      	mov	r0, r9
 800a054:	f7ff f878 	bl	8009148 <_free_r>
 800a058:	e725      	b.n	8009ea6 <_realloc_r+0x14e>
 800a05a:	bf00      	nop
 800a05c:	20000460 	.word	0x20000460
 800a060:	68a3      	ldr	r3, [r4, #8]
 800a062:	2a24      	cmp	r2, #36	; 0x24
 800a064:	6083      	str	r3, [r0, #8]
 800a066:	68e3      	ldr	r3, [r4, #12]
 800a068:	bf18      	it	ne
 800a06a:	f104 0210 	addne.w	r2, r4, #16
 800a06e:	60c3      	str	r3, [r0, #12]
 800a070:	bf09      	itett	eq
 800a072:	6923      	ldreq	r3, [r4, #16]
 800a074:	f100 0310 	addne.w	r3, r0, #16
 800a078:	6103      	streq	r3, [r0, #16]
 800a07a:	6961      	ldreq	r1, [r4, #20]
 800a07c:	bf02      	ittt	eq
 800a07e:	f104 0218 	addeq.w	r2, r4, #24
 800a082:	f100 0318 	addeq.w	r3, r0, #24
 800a086:	6141      	streq	r1, [r0, #20]
 800a088:	e7dc      	b.n	800a044 <_realloc_r+0x2ec>
 800a08a:	4603      	mov	r3, r0
 800a08c:	4622      	mov	r2, r4
 800a08e:	e7d9      	b.n	800a044 <_realloc_r+0x2ec>
 800a090:	4621      	mov	r1, r4
 800a092:	f7ff fb13 	bl	80096bc <memmove>
 800a096:	e7db      	b.n	800a050 <_realloc_r+0x2f8>
 800a098:	4637      	mov	r7, r6
 800a09a:	e6bf      	b.n	8009e1c <_realloc_r+0xc4>
 800a09c:	4317      	orrs	r7, r2
 800a09e:	606f      	str	r7, [r5, #4]
 800a0a0:	685a      	ldr	r2, [r3, #4]
 800a0a2:	f042 0201 	orr.w	r2, r2, #1
 800a0a6:	605a      	str	r2, [r3, #4]
 800a0a8:	e755      	b.n	8009f56 <_realloc_r+0x1fe>
 800a0aa:	bf00      	nop

0800a0ac <frexp>:
 800a0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ae:	4617      	mov	r7, r2
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	603a      	str	r2, [r7, #0]
 800a0b4:	4a14      	ldr	r2, [pc, #80]	; (800a108 <frexp+0x5c>)
 800a0b6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a0ba:	4296      	cmp	r6, r2
 800a0bc:	4604      	mov	r4, r0
 800a0be:	460d      	mov	r5, r1
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	dc1e      	bgt.n	800a102 <frexp+0x56>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	4332      	orrs	r2, r6
 800a0c8:	d01b      	beq.n	800a102 <frexp+0x56>
 800a0ca:	4a10      	ldr	r2, [pc, #64]	; (800a10c <frexp+0x60>)
 800a0cc:	400a      	ands	r2, r1
 800a0ce:	b952      	cbnz	r2, 800a0e6 <frexp+0x3a>
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	4b0f      	ldr	r3, [pc, #60]	; (800a110 <frexp+0x64>)
 800a0d4:	f7f6 fa00 	bl	80004d8 <__aeabi_dmul>
 800a0d8:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a0dc:	4604      	mov	r4, r0
 800a0de:	460b      	mov	r3, r1
 800a0e0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a0e4:	603a      	str	r2, [r7, #0]
 800a0e6:	683a      	ldr	r2, [r7, #0]
 800a0e8:	1536      	asrs	r6, r6, #20
 800a0ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a0ee:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a0f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a0f6:	4416      	add	r6, r2
 800a0f8:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a0fc:	603e      	str	r6, [r7, #0]
 800a0fe:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a102:	4620      	mov	r0, r4
 800a104:	4629      	mov	r1, r5
 800a106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a108:	7fefffff 	.word	0x7fefffff
 800a10c:	7ff00000 	.word	0x7ff00000
 800a110:	43500000 	.word	0x43500000

0800a114 <__sread>:
 800a114:	b510      	push	{r4, lr}
 800a116:	460c      	mov	r4, r1
 800a118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a11c:	f000 ffd6 	bl	800b0cc <_read_r>
 800a120:	2800      	cmp	r0, #0
 800a122:	bfab      	itete	ge
 800a124:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a126:	89a3      	ldrhlt	r3, [r4, #12]
 800a128:	181b      	addge	r3, r3, r0
 800a12a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a12e:	bfac      	ite	ge
 800a130:	6523      	strge	r3, [r4, #80]	; 0x50
 800a132:	81a3      	strhlt	r3, [r4, #12]
 800a134:	bd10      	pop	{r4, pc}

0800a136 <__swrite>:
 800a136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a13a:	461f      	mov	r7, r3
 800a13c:	898b      	ldrh	r3, [r1, #12]
 800a13e:	4605      	mov	r5, r0
 800a140:	05db      	lsls	r3, r3, #23
 800a142:	460c      	mov	r4, r1
 800a144:	4616      	mov	r6, r2
 800a146:	d505      	bpl.n	800a154 <__swrite+0x1e>
 800a148:	2302      	movs	r3, #2
 800a14a:	2200      	movs	r2, #0
 800a14c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a150:	f000 ff98 	bl	800b084 <_lseek_r>
 800a154:	89a3      	ldrh	r3, [r4, #12]
 800a156:	4632      	mov	r2, r6
 800a158:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a15c:	81a3      	strh	r3, [r4, #12]
 800a15e:	4628      	mov	r0, r5
 800a160:	463b      	mov	r3, r7
 800a162:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a166:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a16a:	f000 bde1 	b.w	800ad30 <_write_r>

0800a16e <__sseek>:
 800a16e:	b510      	push	{r4, lr}
 800a170:	460c      	mov	r4, r1
 800a172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a176:	f000 ff85 	bl	800b084 <_lseek_r>
 800a17a:	1c43      	adds	r3, r0, #1
 800a17c:	89a3      	ldrh	r3, [r4, #12]
 800a17e:	bf15      	itete	ne
 800a180:	6520      	strne	r0, [r4, #80]	; 0x50
 800a182:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a186:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a18a:	81a3      	strheq	r3, [r4, #12]
 800a18c:	bf18      	it	ne
 800a18e:	81a3      	strhne	r3, [r4, #12]
 800a190:	bd10      	pop	{r4, pc}

0800a192 <__sclose>:
 800a192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a196:	f000 be69 	b.w	800ae6c <_close_r>

0800a19a <strncpy>:
 800a19a:	4603      	mov	r3, r0
 800a19c:	b510      	push	{r4, lr}
 800a19e:	3901      	subs	r1, #1
 800a1a0:	b132      	cbz	r2, 800a1b0 <strncpy+0x16>
 800a1a2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a1a6:	3a01      	subs	r2, #1
 800a1a8:	f803 4b01 	strb.w	r4, [r3], #1
 800a1ac:	2c00      	cmp	r4, #0
 800a1ae:	d1f7      	bne.n	800a1a0 <strncpy+0x6>
 800a1b0:	2100      	movs	r1, #0
 800a1b2:	441a      	add	r2, r3
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d100      	bne.n	800a1ba <strncpy+0x20>
 800a1b8:	bd10      	pop	{r4, pc}
 800a1ba:	f803 1b01 	strb.w	r1, [r3], #1
 800a1be:	e7f9      	b.n	800a1b4 <strncpy+0x1a>

0800a1c0 <__ssprint_r>:
 800a1c0:	6893      	ldr	r3, [r2, #8]
 800a1c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c6:	4680      	mov	r8, r0
 800a1c8:	460c      	mov	r4, r1
 800a1ca:	4617      	mov	r7, r2
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d061      	beq.n	800a294 <__ssprint_r+0xd4>
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	469b      	mov	fp, r3
 800a1d4:	f8d2 a000 	ldr.w	sl, [r2]
 800a1d8:	9301      	str	r3, [sp, #4]
 800a1da:	f1bb 0f00 	cmp.w	fp, #0
 800a1de:	d02b      	beq.n	800a238 <__ssprint_r+0x78>
 800a1e0:	68a6      	ldr	r6, [r4, #8]
 800a1e2:	45b3      	cmp	fp, r6
 800a1e4:	d342      	bcc.n	800a26c <__ssprint_r+0xac>
 800a1e6:	89a2      	ldrh	r2, [r4, #12]
 800a1e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1ec:	d03e      	beq.n	800a26c <__ssprint_r+0xac>
 800a1ee:	6825      	ldr	r5, [r4, #0]
 800a1f0:	6921      	ldr	r1, [r4, #16]
 800a1f2:	eba5 0901 	sub.w	r9, r5, r1
 800a1f6:	6965      	ldr	r5, [r4, #20]
 800a1f8:	f109 0001 	add.w	r0, r9, #1
 800a1fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a200:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a204:	106d      	asrs	r5, r5, #1
 800a206:	4458      	add	r0, fp
 800a208:	4285      	cmp	r5, r0
 800a20a:	bf38      	it	cc
 800a20c:	4605      	movcc	r5, r0
 800a20e:	0553      	lsls	r3, r2, #21
 800a210:	d545      	bpl.n	800a29e <__ssprint_r+0xde>
 800a212:	4629      	mov	r1, r5
 800a214:	4640      	mov	r0, r8
 800a216:	f7fa ffbb 	bl	8005190 <_malloc_r>
 800a21a:	4606      	mov	r6, r0
 800a21c:	b9a0      	cbnz	r0, 800a248 <__ssprint_r+0x88>
 800a21e:	230c      	movs	r3, #12
 800a220:	f8c8 3000 	str.w	r3, [r8]
 800a224:	89a3      	ldrh	r3, [r4, #12]
 800a226:	f04f 30ff 	mov.w	r0, #4294967295
 800a22a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a22e:	81a3      	strh	r3, [r4, #12]
 800a230:	2300      	movs	r3, #0
 800a232:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a236:	e02f      	b.n	800a298 <__ssprint_r+0xd8>
 800a238:	f8da 3000 	ldr.w	r3, [sl]
 800a23c:	f8da b004 	ldr.w	fp, [sl, #4]
 800a240:	9301      	str	r3, [sp, #4]
 800a242:	f10a 0a08 	add.w	sl, sl, #8
 800a246:	e7c8      	b.n	800a1da <__ssprint_r+0x1a>
 800a248:	464a      	mov	r2, r9
 800a24a:	6921      	ldr	r1, [r4, #16]
 800a24c:	f7ff fa28 	bl	80096a0 <memcpy>
 800a250:	89a2      	ldrh	r2, [r4, #12]
 800a252:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a256:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a25a:	81a2      	strh	r2, [r4, #12]
 800a25c:	6126      	str	r6, [r4, #16]
 800a25e:	444e      	add	r6, r9
 800a260:	6026      	str	r6, [r4, #0]
 800a262:	465e      	mov	r6, fp
 800a264:	6165      	str	r5, [r4, #20]
 800a266:	eba5 0509 	sub.w	r5, r5, r9
 800a26a:	60a5      	str	r5, [r4, #8]
 800a26c:	455e      	cmp	r6, fp
 800a26e:	bf28      	it	cs
 800a270:	465e      	movcs	r6, fp
 800a272:	9901      	ldr	r1, [sp, #4]
 800a274:	4632      	mov	r2, r6
 800a276:	6820      	ldr	r0, [r4, #0]
 800a278:	f7ff fa20 	bl	80096bc <memmove>
 800a27c:	68a2      	ldr	r2, [r4, #8]
 800a27e:	1b92      	subs	r2, r2, r6
 800a280:	60a2      	str	r2, [r4, #8]
 800a282:	6822      	ldr	r2, [r4, #0]
 800a284:	4432      	add	r2, r6
 800a286:	6022      	str	r2, [r4, #0]
 800a288:	68ba      	ldr	r2, [r7, #8]
 800a28a:	eba2 030b 	sub.w	r3, r2, fp
 800a28e:	60bb      	str	r3, [r7, #8]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d1d1      	bne.n	800a238 <__ssprint_r+0x78>
 800a294:	2000      	movs	r0, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	b003      	add	sp, #12
 800a29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a29e:	462a      	mov	r2, r5
 800a2a0:	4640      	mov	r0, r8
 800a2a2:	f7ff fd59 	bl	8009d58 <_realloc_r>
 800a2a6:	4606      	mov	r6, r0
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	d1d7      	bne.n	800a25c <__ssprint_r+0x9c>
 800a2ac:	4640      	mov	r0, r8
 800a2ae:	6921      	ldr	r1, [r4, #16]
 800a2b0:	f7fe ff4a 	bl	8009148 <_free_r>
 800a2b4:	e7b3      	b.n	800a21e <__ssprint_r+0x5e>

0800a2b6 <__sprint_r>:
 800a2b6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ba:	6893      	ldr	r3, [r2, #8]
 800a2bc:	4680      	mov	r8, r0
 800a2be:	460f      	mov	r7, r1
 800a2c0:	4614      	mov	r4, r2
 800a2c2:	b91b      	cbnz	r3, 800a2cc <__sprint_r+0x16>
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	6053      	str	r3, [r2, #4]
 800a2c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2cc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a2ce:	049d      	lsls	r5, r3, #18
 800a2d0:	d520      	bpl.n	800a314 <__sprint_r+0x5e>
 800a2d2:	6815      	ldr	r5, [r2, #0]
 800a2d4:	3508      	adds	r5, #8
 800a2d6:	f04f 0900 	mov.w	r9, #0
 800a2da:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800a2de:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800a2e2:	45ca      	cmp	sl, r9
 800a2e4:	dc0b      	bgt.n	800a2fe <__sprint_r+0x48>
 800a2e6:	68a0      	ldr	r0, [r4, #8]
 800a2e8:	f026 0603 	bic.w	r6, r6, #3
 800a2ec:	1b80      	subs	r0, r0, r6
 800a2ee:	60a0      	str	r0, [r4, #8]
 800a2f0:	3508      	adds	r5, #8
 800a2f2:	2800      	cmp	r0, #0
 800a2f4:	d1ef      	bne.n	800a2d6 <__sprint_r+0x20>
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800a2fc:	e7e4      	b.n	800a2c8 <__sprint_r+0x12>
 800a2fe:	463a      	mov	r2, r7
 800a300:	4640      	mov	r0, r8
 800a302:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800a306:	f000 fe6c 	bl	800afe2 <_fputwc_r>
 800a30a:	1c43      	adds	r3, r0, #1
 800a30c:	d0f3      	beq.n	800a2f6 <__sprint_r+0x40>
 800a30e:	f109 0901 	add.w	r9, r9, #1
 800a312:	e7e6      	b.n	800a2e2 <__sprint_r+0x2c>
 800a314:	f7fe ffd8 	bl	80092c8 <__sfvwrite_r>
 800a318:	e7ed      	b.n	800a2f6 <__sprint_r+0x40>
	...

0800a31c <_vfiprintf_r>:
 800a31c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a320:	b0bb      	sub	sp, #236	; 0xec
 800a322:	460f      	mov	r7, r1
 800a324:	461d      	mov	r5, r3
 800a326:	461c      	mov	r4, r3
 800a328:	4681      	mov	r9, r0
 800a32a:	9202      	str	r2, [sp, #8]
 800a32c:	b118      	cbz	r0, 800a336 <_vfiprintf_r+0x1a>
 800a32e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a330:	b90b      	cbnz	r3, 800a336 <_vfiprintf_r+0x1a>
 800a332:	f7fe fe79 	bl	8009028 <__sinit>
 800a336:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a338:	07d8      	lsls	r0, r3, #31
 800a33a:	d405      	bmi.n	800a348 <_vfiprintf_r+0x2c>
 800a33c:	89bb      	ldrh	r3, [r7, #12]
 800a33e:	0599      	lsls	r1, r3, #22
 800a340:	d402      	bmi.n	800a348 <_vfiprintf_r+0x2c>
 800a342:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a344:	f7ff f930 	bl	80095a8 <__retarget_lock_acquire_recursive>
 800a348:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a34c:	049a      	lsls	r2, r3, #18
 800a34e:	d406      	bmi.n	800a35e <_vfiprintf_r+0x42>
 800a350:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a354:	81bb      	strh	r3, [r7, #12]
 800a356:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a358:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a35c:	667b      	str	r3, [r7, #100]	; 0x64
 800a35e:	89bb      	ldrh	r3, [r7, #12]
 800a360:	071e      	lsls	r6, r3, #28
 800a362:	d501      	bpl.n	800a368 <_vfiprintf_r+0x4c>
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	b9ab      	cbnz	r3, 800a394 <_vfiprintf_r+0x78>
 800a368:	4639      	mov	r1, r7
 800a36a:	4648      	mov	r0, r9
 800a36c:	f7fd feae 	bl	80080cc <__swsetup_r>
 800a370:	b180      	cbz	r0, 800a394 <_vfiprintf_r+0x78>
 800a372:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a374:	07d8      	lsls	r0, r3, #31
 800a376:	d506      	bpl.n	800a386 <_vfiprintf_r+0x6a>
 800a378:	f04f 33ff 	mov.w	r3, #4294967295
 800a37c:	9303      	str	r3, [sp, #12]
 800a37e:	9803      	ldr	r0, [sp, #12]
 800a380:	b03b      	add	sp, #236	; 0xec
 800a382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a386:	89bb      	ldrh	r3, [r7, #12]
 800a388:	0599      	lsls	r1, r3, #22
 800a38a:	d4f5      	bmi.n	800a378 <_vfiprintf_r+0x5c>
 800a38c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a38e:	f7ff f90c 	bl	80095aa <__retarget_lock_release_recursive>
 800a392:	e7f1      	b.n	800a378 <_vfiprintf_r+0x5c>
 800a394:	89bb      	ldrh	r3, [r7, #12]
 800a396:	f003 021a 	and.w	r2, r3, #26
 800a39a:	2a0a      	cmp	r2, #10
 800a39c:	d113      	bne.n	800a3c6 <_vfiprintf_r+0xaa>
 800a39e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800a3a2:	2a00      	cmp	r2, #0
 800a3a4:	db0f      	blt.n	800a3c6 <_vfiprintf_r+0xaa>
 800a3a6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a3a8:	07d2      	lsls	r2, r2, #31
 800a3aa:	d404      	bmi.n	800a3b6 <_vfiprintf_r+0x9a>
 800a3ac:	059e      	lsls	r6, r3, #22
 800a3ae:	d402      	bmi.n	800a3b6 <_vfiprintf_r+0x9a>
 800a3b0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a3b2:	f7ff f8fa 	bl	80095aa <__retarget_lock_release_recursive>
 800a3b6:	462b      	mov	r3, r5
 800a3b8:	4639      	mov	r1, r7
 800a3ba:	4648      	mov	r0, r9
 800a3bc:	9a02      	ldr	r2, [sp, #8]
 800a3be:	f000 fc2d 	bl	800ac1c <__sbprintf>
 800a3c2:	9003      	str	r0, [sp, #12]
 800a3c4:	e7db      	b.n	800a37e <_vfiprintf_r+0x62>
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800a3cc:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800a3d0:	ae11      	add	r6, sp, #68	; 0x44
 800a3d2:	960e      	str	r6, [sp, #56]	; 0x38
 800a3d4:	9308      	str	r3, [sp, #32]
 800a3d6:	930a      	str	r3, [sp, #40]	; 0x28
 800a3d8:	9303      	str	r3, [sp, #12]
 800a3da:	9b02      	ldr	r3, [sp, #8]
 800a3dc:	461d      	mov	r5, r3
 800a3de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3e2:	b10a      	cbz	r2, 800a3e8 <_vfiprintf_r+0xcc>
 800a3e4:	2a25      	cmp	r2, #37	; 0x25
 800a3e6:	d1f9      	bne.n	800a3dc <_vfiprintf_r+0xc0>
 800a3e8:	9b02      	ldr	r3, [sp, #8]
 800a3ea:	ebb5 0803 	subs.w	r8, r5, r3
 800a3ee:	d00d      	beq.n	800a40c <_vfiprintf_r+0xf0>
 800a3f0:	e9c6 3800 	strd	r3, r8, [r6]
 800a3f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3f6:	4443      	add	r3, r8
 800a3f8:	9310      	str	r3, [sp, #64]	; 0x40
 800a3fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3fc:	3301      	adds	r3, #1
 800a3fe:	2b07      	cmp	r3, #7
 800a400:	930f      	str	r3, [sp, #60]	; 0x3c
 800a402:	dc75      	bgt.n	800a4f0 <_vfiprintf_r+0x1d4>
 800a404:	3608      	adds	r6, #8
 800a406:	9b03      	ldr	r3, [sp, #12]
 800a408:	4443      	add	r3, r8
 800a40a:	9303      	str	r3, [sp, #12]
 800a40c:	782b      	ldrb	r3, [r5, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	f000 83c6 	beq.w	800aba0 <_vfiprintf_r+0x884>
 800a414:	2300      	movs	r3, #0
 800a416:	f04f 31ff 	mov.w	r1, #4294967295
 800a41a:	469a      	mov	sl, r3
 800a41c:	1c6a      	adds	r2, r5, #1
 800a41e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a422:	9101      	str	r1, [sp, #4]
 800a424:	9304      	str	r3, [sp, #16]
 800a426:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a42a:	9202      	str	r2, [sp, #8]
 800a42c:	f1a3 0220 	sub.w	r2, r3, #32
 800a430:	2a5a      	cmp	r2, #90	; 0x5a
 800a432:	f200 830e 	bhi.w	800aa52 <_vfiprintf_r+0x736>
 800a436:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a43a:	0098      	.short	0x0098
 800a43c:	030c030c 	.word	0x030c030c
 800a440:	030c00a0 	.word	0x030c00a0
 800a444:	030c030c 	.word	0x030c030c
 800a448:	030c0080 	.word	0x030c0080
 800a44c:	00a3030c 	.word	0x00a3030c
 800a450:	030c00ad 	.word	0x030c00ad
 800a454:	00af00aa 	.word	0x00af00aa
 800a458:	00ca030c 	.word	0x00ca030c
 800a45c:	00cd00cd 	.word	0x00cd00cd
 800a460:	00cd00cd 	.word	0x00cd00cd
 800a464:	00cd00cd 	.word	0x00cd00cd
 800a468:	00cd00cd 	.word	0x00cd00cd
 800a46c:	030c00cd 	.word	0x030c00cd
 800a470:	030c030c 	.word	0x030c030c
 800a474:	030c030c 	.word	0x030c030c
 800a478:	030c030c 	.word	0x030c030c
 800a47c:	030c030c 	.word	0x030c030c
 800a480:	010500f7 	.word	0x010500f7
 800a484:	030c030c 	.word	0x030c030c
 800a488:	030c030c 	.word	0x030c030c
 800a48c:	030c030c 	.word	0x030c030c
 800a490:	030c030c 	.word	0x030c030c
 800a494:	030c030c 	.word	0x030c030c
 800a498:	030c014b 	.word	0x030c014b
 800a49c:	030c030c 	.word	0x030c030c
 800a4a0:	030c0191 	.word	0x030c0191
 800a4a4:	030c026f 	.word	0x030c026f
 800a4a8:	028d030c 	.word	0x028d030c
 800a4ac:	030c030c 	.word	0x030c030c
 800a4b0:	030c030c 	.word	0x030c030c
 800a4b4:	030c030c 	.word	0x030c030c
 800a4b8:	030c030c 	.word	0x030c030c
 800a4bc:	030c030c 	.word	0x030c030c
 800a4c0:	010700f7 	.word	0x010700f7
 800a4c4:	030c030c 	.word	0x030c030c
 800a4c8:	00dd030c 	.word	0x00dd030c
 800a4cc:	00f10107 	.word	0x00f10107
 800a4d0:	00ea030c 	.word	0x00ea030c
 800a4d4:	012e030c 	.word	0x012e030c
 800a4d8:	0180014d 	.word	0x0180014d
 800a4dc:	030c00f1 	.word	0x030c00f1
 800a4e0:	00960191 	.word	0x00960191
 800a4e4:	030c0271 	.word	0x030c0271
 800a4e8:	0065030c 	.word	0x0065030c
 800a4ec:	0096030c 	.word	0x0096030c
 800a4f0:	4639      	mov	r1, r7
 800a4f2:	4648      	mov	r0, r9
 800a4f4:	aa0e      	add	r2, sp, #56	; 0x38
 800a4f6:	f7ff fede 	bl	800a2b6 <__sprint_r>
 800a4fa:	2800      	cmp	r0, #0
 800a4fc:	f040 832f 	bne.w	800ab5e <_vfiprintf_r+0x842>
 800a500:	ae11      	add	r6, sp, #68	; 0x44
 800a502:	e780      	b.n	800a406 <_vfiprintf_r+0xea>
 800a504:	4a94      	ldr	r2, [pc, #592]	; (800a758 <_vfiprintf_r+0x43c>)
 800a506:	f01a 0f20 	tst.w	sl, #32
 800a50a:	9206      	str	r2, [sp, #24]
 800a50c:	f000 8224 	beq.w	800a958 <_vfiprintf_r+0x63c>
 800a510:	3407      	adds	r4, #7
 800a512:	f024 0b07 	bic.w	fp, r4, #7
 800a516:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a51a:	f01a 0f01 	tst.w	sl, #1
 800a51e:	d009      	beq.n	800a534 <_vfiprintf_r+0x218>
 800a520:	ea54 0205 	orrs.w	r2, r4, r5
 800a524:	bf1f      	itttt	ne
 800a526:	2230      	movne	r2, #48	; 0x30
 800a528:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800a52c:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800a530:	f04a 0a02 	orrne.w	sl, sl, #2
 800a534:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a538:	e10b      	b.n	800a752 <_vfiprintf_r+0x436>
 800a53a:	4648      	mov	r0, r9
 800a53c:	f7ff f82e 	bl	800959c <_localeconv_r>
 800a540:	6843      	ldr	r3, [r0, #4]
 800a542:	4618      	mov	r0, r3
 800a544:	930a      	str	r3, [sp, #40]	; 0x28
 800a546:	f7f5 fe03 	bl	8000150 <strlen>
 800a54a:	9008      	str	r0, [sp, #32]
 800a54c:	4648      	mov	r0, r9
 800a54e:	f7ff f825 	bl	800959c <_localeconv_r>
 800a552:	6883      	ldr	r3, [r0, #8]
 800a554:	9307      	str	r3, [sp, #28]
 800a556:	9b08      	ldr	r3, [sp, #32]
 800a558:	b12b      	cbz	r3, 800a566 <_vfiprintf_r+0x24a>
 800a55a:	9b07      	ldr	r3, [sp, #28]
 800a55c:	b11b      	cbz	r3, 800a566 <_vfiprintf_r+0x24a>
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	b10b      	cbz	r3, 800a566 <_vfiprintf_r+0x24a>
 800a562:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800a566:	9a02      	ldr	r2, [sp, #8]
 800a568:	e75d      	b.n	800a426 <_vfiprintf_r+0x10a>
 800a56a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d1f9      	bne.n	800a566 <_vfiprintf_r+0x24a>
 800a572:	2320      	movs	r3, #32
 800a574:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a578:	e7f5      	b.n	800a566 <_vfiprintf_r+0x24a>
 800a57a:	f04a 0a01 	orr.w	sl, sl, #1
 800a57e:	e7f2      	b.n	800a566 <_vfiprintf_r+0x24a>
 800a580:	f854 3b04 	ldr.w	r3, [r4], #4
 800a584:	2b00      	cmp	r3, #0
 800a586:	9304      	str	r3, [sp, #16]
 800a588:	daed      	bge.n	800a566 <_vfiprintf_r+0x24a>
 800a58a:	425b      	negs	r3, r3
 800a58c:	9304      	str	r3, [sp, #16]
 800a58e:	f04a 0a04 	orr.w	sl, sl, #4
 800a592:	e7e8      	b.n	800a566 <_vfiprintf_r+0x24a>
 800a594:	232b      	movs	r3, #43	; 0x2b
 800a596:	e7ed      	b.n	800a574 <_vfiprintf_r+0x258>
 800a598:	9a02      	ldr	r2, [sp, #8]
 800a59a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a59e:	2b2a      	cmp	r3, #42	; 0x2a
 800a5a0:	d112      	bne.n	800a5c8 <_vfiprintf_r+0x2ac>
 800a5a2:	f854 0b04 	ldr.w	r0, [r4], #4
 800a5a6:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800a5aa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a5ae:	e7da      	b.n	800a566 <_vfiprintf_r+0x24a>
 800a5b0:	200a      	movs	r0, #10
 800a5b2:	9b01      	ldr	r3, [sp, #4]
 800a5b4:	fb00 1303 	mla	r3, r0, r3, r1
 800a5b8:	9301      	str	r3, [sp, #4]
 800a5ba:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a5be:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a5c2:	2909      	cmp	r1, #9
 800a5c4:	d9f4      	bls.n	800a5b0 <_vfiprintf_r+0x294>
 800a5c6:	e730      	b.n	800a42a <_vfiprintf_r+0x10e>
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	9101      	str	r1, [sp, #4]
 800a5cc:	e7f7      	b.n	800a5be <_vfiprintf_r+0x2a2>
 800a5ce:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800a5d2:	e7c8      	b.n	800a566 <_vfiprintf_r+0x24a>
 800a5d4:	2100      	movs	r1, #0
 800a5d6:	9a02      	ldr	r2, [sp, #8]
 800a5d8:	9104      	str	r1, [sp, #16]
 800a5da:	200a      	movs	r0, #10
 800a5dc:	9904      	ldr	r1, [sp, #16]
 800a5de:	3b30      	subs	r3, #48	; 0x30
 800a5e0:	fb00 3301 	mla	r3, r0, r1, r3
 800a5e4:	9304      	str	r3, [sp, #16]
 800a5e6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a5ea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a5ee:	2909      	cmp	r1, #9
 800a5f0:	d9f3      	bls.n	800a5da <_vfiprintf_r+0x2be>
 800a5f2:	e71a      	b.n	800a42a <_vfiprintf_r+0x10e>
 800a5f4:	9b02      	ldr	r3, [sp, #8]
 800a5f6:	781b      	ldrb	r3, [r3, #0]
 800a5f8:	2b68      	cmp	r3, #104	; 0x68
 800a5fa:	bf01      	itttt	eq
 800a5fc:	9b02      	ldreq	r3, [sp, #8]
 800a5fe:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800a602:	3301      	addeq	r3, #1
 800a604:	9302      	streq	r3, [sp, #8]
 800a606:	bf18      	it	ne
 800a608:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800a60c:	e7ab      	b.n	800a566 <_vfiprintf_r+0x24a>
 800a60e:	9b02      	ldr	r3, [sp, #8]
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	2b6c      	cmp	r3, #108	; 0x6c
 800a614:	d105      	bne.n	800a622 <_vfiprintf_r+0x306>
 800a616:	9b02      	ldr	r3, [sp, #8]
 800a618:	3301      	adds	r3, #1
 800a61a:	9302      	str	r3, [sp, #8]
 800a61c:	f04a 0a20 	orr.w	sl, sl, #32
 800a620:	e7a1      	b.n	800a566 <_vfiprintf_r+0x24a>
 800a622:	f04a 0a10 	orr.w	sl, sl, #16
 800a626:	e79e      	b.n	800a566 <_vfiprintf_r+0x24a>
 800a628:	46a3      	mov	fp, r4
 800a62a:	2100      	movs	r1, #0
 800a62c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800a630:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800a634:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800a638:	2301      	movs	r3, #1
 800a63a:	460d      	mov	r5, r1
 800a63c:	9301      	str	r3, [sp, #4]
 800a63e:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800a642:	e0a0      	b.n	800a786 <_vfiprintf_r+0x46a>
 800a644:	f04a 0a10 	orr.w	sl, sl, #16
 800a648:	f01a 0f20 	tst.w	sl, #32
 800a64c:	d010      	beq.n	800a670 <_vfiprintf_r+0x354>
 800a64e:	3407      	adds	r4, #7
 800a650:	f024 0b07 	bic.w	fp, r4, #7
 800a654:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a658:	2c00      	cmp	r4, #0
 800a65a:	f175 0300 	sbcs.w	r3, r5, #0
 800a65e:	da05      	bge.n	800a66c <_vfiprintf_r+0x350>
 800a660:	232d      	movs	r3, #45	; 0x2d
 800a662:	4264      	negs	r4, r4
 800a664:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a668:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a66c:	2301      	movs	r3, #1
 800a66e:	e03f      	b.n	800a6f0 <_vfiprintf_r+0x3d4>
 800a670:	f01a 0f10 	tst.w	sl, #16
 800a674:	f104 0b04 	add.w	fp, r4, #4
 800a678:	d002      	beq.n	800a680 <_vfiprintf_r+0x364>
 800a67a:	6824      	ldr	r4, [r4, #0]
 800a67c:	17e5      	asrs	r5, r4, #31
 800a67e:	e7eb      	b.n	800a658 <_vfiprintf_r+0x33c>
 800a680:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a684:	6824      	ldr	r4, [r4, #0]
 800a686:	d001      	beq.n	800a68c <_vfiprintf_r+0x370>
 800a688:	b224      	sxth	r4, r4
 800a68a:	e7f7      	b.n	800a67c <_vfiprintf_r+0x360>
 800a68c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a690:	bf18      	it	ne
 800a692:	b264      	sxtbne	r4, r4
 800a694:	e7f2      	b.n	800a67c <_vfiprintf_r+0x360>
 800a696:	f01a 0f20 	tst.w	sl, #32
 800a69a:	f854 3b04 	ldr.w	r3, [r4], #4
 800a69e:	d005      	beq.n	800a6ac <_vfiprintf_r+0x390>
 800a6a0:	9a03      	ldr	r2, [sp, #12]
 800a6a2:	4610      	mov	r0, r2
 800a6a4:	17d1      	asrs	r1, r2, #31
 800a6a6:	e9c3 0100 	strd	r0, r1, [r3]
 800a6aa:	e696      	b.n	800a3da <_vfiprintf_r+0xbe>
 800a6ac:	f01a 0f10 	tst.w	sl, #16
 800a6b0:	d002      	beq.n	800a6b8 <_vfiprintf_r+0x39c>
 800a6b2:	9a03      	ldr	r2, [sp, #12]
 800a6b4:	601a      	str	r2, [r3, #0]
 800a6b6:	e690      	b.n	800a3da <_vfiprintf_r+0xbe>
 800a6b8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a6bc:	d002      	beq.n	800a6c4 <_vfiprintf_r+0x3a8>
 800a6be:	9a03      	ldr	r2, [sp, #12]
 800a6c0:	801a      	strh	r2, [r3, #0]
 800a6c2:	e68a      	b.n	800a3da <_vfiprintf_r+0xbe>
 800a6c4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a6c8:	d0f3      	beq.n	800a6b2 <_vfiprintf_r+0x396>
 800a6ca:	9a03      	ldr	r2, [sp, #12]
 800a6cc:	701a      	strb	r2, [r3, #0]
 800a6ce:	e684      	b.n	800a3da <_vfiprintf_r+0xbe>
 800a6d0:	f04a 0a10 	orr.w	sl, sl, #16
 800a6d4:	f01a 0f20 	tst.w	sl, #32
 800a6d8:	d01d      	beq.n	800a716 <_vfiprintf_r+0x3fa>
 800a6da:	3407      	adds	r4, #7
 800a6dc:	f024 0b07 	bic.w	fp, r4, #7
 800a6e0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800a6f0:	9a01      	ldr	r2, [sp, #4]
 800a6f2:	3201      	adds	r2, #1
 800a6f4:	f000 8261 	beq.w	800abba <_vfiprintf_r+0x89e>
 800a6f8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800a6fc:	9205      	str	r2, [sp, #20]
 800a6fe:	ea54 0205 	orrs.w	r2, r4, r5
 800a702:	f040 8260 	bne.w	800abc6 <_vfiprintf_r+0x8aa>
 800a706:	9a01      	ldr	r2, [sp, #4]
 800a708:	2a00      	cmp	r2, #0
 800a70a:	f000 8197 	beq.w	800aa3c <_vfiprintf_r+0x720>
 800a70e:	2b01      	cmp	r3, #1
 800a710:	f040 825c 	bne.w	800abcc <_vfiprintf_r+0x8b0>
 800a714:	e136      	b.n	800a984 <_vfiprintf_r+0x668>
 800a716:	f01a 0f10 	tst.w	sl, #16
 800a71a:	f104 0b04 	add.w	fp, r4, #4
 800a71e:	d001      	beq.n	800a724 <_vfiprintf_r+0x408>
 800a720:	6824      	ldr	r4, [r4, #0]
 800a722:	e003      	b.n	800a72c <_vfiprintf_r+0x410>
 800a724:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a728:	d002      	beq.n	800a730 <_vfiprintf_r+0x414>
 800a72a:	8824      	ldrh	r4, [r4, #0]
 800a72c:	2500      	movs	r5, #0
 800a72e:	e7d9      	b.n	800a6e4 <_vfiprintf_r+0x3c8>
 800a730:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a734:	d0f4      	beq.n	800a720 <_vfiprintf_r+0x404>
 800a736:	7824      	ldrb	r4, [r4, #0]
 800a738:	e7f8      	b.n	800a72c <_vfiprintf_r+0x410>
 800a73a:	f647 0330 	movw	r3, #30768	; 0x7830
 800a73e:	46a3      	mov	fp, r4
 800a740:	2500      	movs	r5, #0
 800a742:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800a746:	4b04      	ldr	r3, [pc, #16]	; (800a758 <_vfiprintf_r+0x43c>)
 800a748:	f85b 4b04 	ldr.w	r4, [fp], #4
 800a74c:	f04a 0a02 	orr.w	sl, sl, #2
 800a750:	9306      	str	r3, [sp, #24]
 800a752:	2302      	movs	r3, #2
 800a754:	e7c9      	b.n	800a6ea <_vfiprintf_r+0x3ce>
 800a756:	bf00      	nop
 800a758:	0800c9a0 	.word	0x0800c9a0
 800a75c:	46a3      	mov	fp, r4
 800a75e:	2500      	movs	r5, #0
 800a760:	9b01      	ldr	r3, [sp, #4]
 800a762:	f85b 8b04 	ldr.w	r8, [fp], #4
 800a766:	1c5c      	adds	r4, r3, #1
 800a768:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800a76c:	f000 80cf 	beq.w	800a90e <_vfiprintf_r+0x5f2>
 800a770:	461a      	mov	r2, r3
 800a772:	4629      	mov	r1, r5
 800a774:	4640      	mov	r0, r8
 800a776:	f7fe ff85 	bl	8009684 <memchr>
 800a77a:	2800      	cmp	r0, #0
 800a77c:	f000 8173 	beq.w	800aa66 <_vfiprintf_r+0x74a>
 800a780:	eba0 0308 	sub.w	r3, r0, r8
 800a784:	9301      	str	r3, [sp, #4]
 800a786:	9b01      	ldr	r3, [sp, #4]
 800a788:	42ab      	cmp	r3, r5
 800a78a:	bfb8      	it	lt
 800a78c:	462b      	movlt	r3, r5
 800a78e:	9305      	str	r3, [sp, #20]
 800a790:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a794:	b113      	cbz	r3, 800a79c <_vfiprintf_r+0x480>
 800a796:	9b05      	ldr	r3, [sp, #20]
 800a798:	3301      	adds	r3, #1
 800a79a:	9305      	str	r3, [sp, #20]
 800a79c:	f01a 0302 	ands.w	r3, sl, #2
 800a7a0:	9309      	str	r3, [sp, #36]	; 0x24
 800a7a2:	bf1e      	ittt	ne
 800a7a4:	9b05      	ldrne	r3, [sp, #20]
 800a7a6:	3302      	addne	r3, #2
 800a7a8:	9305      	strne	r3, [sp, #20]
 800a7aa:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800a7ae:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7b0:	d11f      	bne.n	800a7f2 <_vfiprintf_r+0x4d6>
 800a7b2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a7b6:	1a9c      	subs	r4, r3, r2
 800a7b8:	2c00      	cmp	r4, #0
 800a7ba:	dd1a      	ble.n	800a7f2 <_vfiprintf_r+0x4d6>
 800a7bc:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a7c0:	48b4      	ldr	r0, [pc, #720]	; (800aa94 <_vfiprintf_r+0x778>)
 800a7c2:	2c10      	cmp	r4, #16
 800a7c4:	f103 0301 	add.w	r3, r3, #1
 800a7c8:	f106 0108 	add.w	r1, r6, #8
 800a7cc:	6030      	str	r0, [r6, #0]
 800a7ce:	f300 814c 	bgt.w	800aa6a <_vfiprintf_r+0x74e>
 800a7d2:	6074      	str	r4, [r6, #4]
 800a7d4:	2b07      	cmp	r3, #7
 800a7d6:	4414      	add	r4, r2
 800a7d8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a7dc:	f340 8157 	ble.w	800aa8e <_vfiprintf_r+0x772>
 800a7e0:	4639      	mov	r1, r7
 800a7e2:	4648      	mov	r0, r9
 800a7e4:	aa0e      	add	r2, sp, #56	; 0x38
 800a7e6:	f7ff fd66 	bl	800a2b6 <__sprint_r>
 800a7ea:	2800      	cmp	r0, #0
 800a7ec:	f040 81b7 	bne.w	800ab5e <_vfiprintf_r+0x842>
 800a7f0:	ae11      	add	r6, sp, #68	; 0x44
 800a7f2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a7f6:	b173      	cbz	r3, 800a816 <_vfiprintf_r+0x4fa>
 800a7f8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a7fc:	6032      	str	r2, [r6, #0]
 800a7fe:	2201      	movs	r2, #1
 800a800:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a802:	6072      	str	r2, [r6, #4]
 800a804:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a806:	3301      	adds	r3, #1
 800a808:	3201      	adds	r2, #1
 800a80a:	2b07      	cmp	r3, #7
 800a80c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a810:	f300 8146 	bgt.w	800aaa0 <_vfiprintf_r+0x784>
 800a814:	3608      	adds	r6, #8
 800a816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a818:	b16b      	cbz	r3, 800a836 <_vfiprintf_r+0x51a>
 800a81a:	aa0d      	add	r2, sp, #52	; 0x34
 800a81c:	6032      	str	r2, [r6, #0]
 800a81e:	2202      	movs	r2, #2
 800a820:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a822:	6072      	str	r2, [r6, #4]
 800a824:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a826:	3301      	adds	r3, #1
 800a828:	3202      	adds	r2, #2
 800a82a:	2b07      	cmp	r3, #7
 800a82c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a830:	f300 813f 	bgt.w	800aab2 <_vfiprintf_r+0x796>
 800a834:	3608      	adds	r6, #8
 800a836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a838:	2b80      	cmp	r3, #128	; 0x80
 800a83a:	d11f      	bne.n	800a87c <_vfiprintf_r+0x560>
 800a83c:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a840:	1a9c      	subs	r4, r3, r2
 800a842:	2c00      	cmp	r4, #0
 800a844:	dd1a      	ble.n	800a87c <_vfiprintf_r+0x560>
 800a846:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a84a:	4893      	ldr	r0, [pc, #588]	; (800aa98 <_vfiprintf_r+0x77c>)
 800a84c:	2c10      	cmp	r4, #16
 800a84e:	f103 0301 	add.w	r3, r3, #1
 800a852:	f106 0108 	add.w	r1, r6, #8
 800a856:	6030      	str	r0, [r6, #0]
 800a858:	f300 8134 	bgt.w	800aac4 <_vfiprintf_r+0x7a8>
 800a85c:	6074      	str	r4, [r6, #4]
 800a85e:	2b07      	cmp	r3, #7
 800a860:	4414      	add	r4, r2
 800a862:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a866:	f340 813f 	ble.w	800aae8 <_vfiprintf_r+0x7cc>
 800a86a:	4639      	mov	r1, r7
 800a86c:	4648      	mov	r0, r9
 800a86e:	aa0e      	add	r2, sp, #56	; 0x38
 800a870:	f7ff fd21 	bl	800a2b6 <__sprint_r>
 800a874:	2800      	cmp	r0, #0
 800a876:	f040 8172 	bne.w	800ab5e <_vfiprintf_r+0x842>
 800a87a:	ae11      	add	r6, sp, #68	; 0x44
 800a87c:	9b01      	ldr	r3, [sp, #4]
 800a87e:	1aec      	subs	r4, r5, r3
 800a880:	2c00      	cmp	r4, #0
 800a882:	dd1a      	ble.n	800a8ba <_vfiprintf_r+0x59e>
 800a884:	4d84      	ldr	r5, [pc, #528]	; (800aa98 <_vfiprintf_r+0x77c>)
 800a886:	2c10      	cmp	r4, #16
 800a888:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800a88c:	f106 0208 	add.w	r2, r6, #8
 800a890:	f103 0301 	add.w	r3, r3, #1
 800a894:	6035      	str	r5, [r6, #0]
 800a896:	f300 8129 	bgt.w	800aaec <_vfiprintf_r+0x7d0>
 800a89a:	6074      	str	r4, [r6, #4]
 800a89c:	2b07      	cmp	r3, #7
 800a89e:	440c      	add	r4, r1
 800a8a0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a8a4:	f340 8133 	ble.w	800ab0e <_vfiprintf_r+0x7f2>
 800a8a8:	4639      	mov	r1, r7
 800a8aa:	4648      	mov	r0, r9
 800a8ac:	aa0e      	add	r2, sp, #56	; 0x38
 800a8ae:	f7ff fd02 	bl	800a2b6 <__sprint_r>
 800a8b2:	2800      	cmp	r0, #0
 800a8b4:	f040 8153 	bne.w	800ab5e <_vfiprintf_r+0x842>
 800a8b8:	ae11      	add	r6, sp, #68	; 0x44
 800a8ba:	9b01      	ldr	r3, [sp, #4]
 800a8bc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a8be:	6073      	str	r3, [r6, #4]
 800a8c0:	4418      	add	r0, r3
 800a8c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8c4:	f8c6 8000 	str.w	r8, [r6]
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	2b07      	cmp	r3, #7
 800a8cc:	9010      	str	r0, [sp, #64]	; 0x40
 800a8ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800a8d0:	f300 811f 	bgt.w	800ab12 <_vfiprintf_r+0x7f6>
 800a8d4:	f106 0308 	add.w	r3, r6, #8
 800a8d8:	f01a 0f04 	tst.w	sl, #4
 800a8dc:	f040 8121 	bne.w	800ab22 <_vfiprintf_r+0x806>
 800a8e0:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800a8e4:	9905      	ldr	r1, [sp, #20]
 800a8e6:	428a      	cmp	r2, r1
 800a8e8:	bfac      	ite	ge
 800a8ea:	189b      	addge	r3, r3, r2
 800a8ec:	185b      	addlt	r3, r3, r1
 800a8ee:	9303      	str	r3, [sp, #12]
 800a8f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8f2:	b13b      	cbz	r3, 800a904 <_vfiprintf_r+0x5e8>
 800a8f4:	4639      	mov	r1, r7
 800a8f6:	4648      	mov	r0, r9
 800a8f8:	aa0e      	add	r2, sp, #56	; 0x38
 800a8fa:	f7ff fcdc 	bl	800a2b6 <__sprint_r>
 800a8fe:	2800      	cmp	r0, #0
 800a900:	f040 812d 	bne.w	800ab5e <_vfiprintf_r+0x842>
 800a904:	2300      	movs	r3, #0
 800a906:	465c      	mov	r4, fp
 800a908:	930f      	str	r3, [sp, #60]	; 0x3c
 800a90a:	ae11      	add	r6, sp, #68	; 0x44
 800a90c:	e565      	b.n	800a3da <_vfiprintf_r+0xbe>
 800a90e:	4640      	mov	r0, r8
 800a910:	f7f5 fc1e 	bl	8000150 <strlen>
 800a914:	9001      	str	r0, [sp, #4]
 800a916:	e736      	b.n	800a786 <_vfiprintf_r+0x46a>
 800a918:	f04a 0a10 	orr.w	sl, sl, #16
 800a91c:	f01a 0f20 	tst.w	sl, #32
 800a920:	d006      	beq.n	800a930 <_vfiprintf_r+0x614>
 800a922:	3407      	adds	r4, #7
 800a924:	f024 0b07 	bic.w	fp, r4, #7
 800a928:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a92c:	2301      	movs	r3, #1
 800a92e:	e6dc      	b.n	800a6ea <_vfiprintf_r+0x3ce>
 800a930:	f01a 0f10 	tst.w	sl, #16
 800a934:	f104 0b04 	add.w	fp, r4, #4
 800a938:	d001      	beq.n	800a93e <_vfiprintf_r+0x622>
 800a93a:	6824      	ldr	r4, [r4, #0]
 800a93c:	e003      	b.n	800a946 <_vfiprintf_r+0x62a>
 800a93e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a942:	d002      	beq.n	800a94a <_vfiprintf_r+0x62e>
 800a944:	8824      	ldrh	r4, [r4, #0]
 800a946:	2500      	movs	r5, #0
 800a948:	e7f0      	b.n	800a92c <_vfiprintf_r+0x610>
 800a94a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a94e:	d0f4      	beq.n	800a93a <_vfiprintf_r+0x61e>
 800a950:	7824      	ldrb	r4, [r4, #0]
 800a952:	e7f8      	b.n	800a946 <_vfiprintf_r+0x62a>
 800a954:	4a51      	ldr	r2, [pc, #324]	; (800aa9c <_vfiprintf_r+0x780>)
 800a956:	e5d6      	b.n	800a506 <_vfiprintf_r+0x1ea>
 800a958:	f01a 0f10 	tst.w	sl, #16
 800a95c:	f104 0b04 	add.w	fp, r4, #4
 800a960:	d001      	beq.n	800a966 <_vfiprintf_r+0x64a>
 800a962:	6824      	ldr	r4, [r4, #0]
 800a964:	e003      	b.n	800a96e <_vfiprintf_r+0x652>
 800a966:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a96a:	d002      	beq.n	800a972 <_vfiprintf_r+0x656>
 800a96c:	8824      	ldrh	r4, [r4, #0]
 800a96e:	2500      	movs	r5, #0
 800a970:	e5d3      	b.n	800a51a <_vfiprintf_r+0x1fe>
 800a972:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a976:	d0f4      	beq.n	800a962 <_vfiprintf_r+0x646>
 800a978:	7824      	ldrb	r4, [r4, #0]
 800a97a:	e7f8      	b.n	800a96e <_vfiprintf_r+0x652>
 800a97c:	2d00      	cmp	r5, #0
 800a97e:	bf08      	it	eq
 800a980:	2c0a      	cmpeq	r4, #10
 800a982:	d205      	bcs.n	800a990 <_vfiprintf_r+0x674>
 800a984:	3430      	adds	r4, #48	; 0x30
 800a986:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800a98a:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800a98e:	e13b      	b.n	800ac08 <_vfiprintf_r+0x8ec>
 800a990:	f04f 0a00 	mov.w	sl, #0
 800a994:	ab3a      	add	r3, sp, #232	; 0xe8
 800a996:	9309      	str	r3, [sp, #36]	; 0x24
 800a998:	9b05      	ldr	r3, [sp, #20]
 800a99a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a99e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9a2:	220a      	movs	r2, #10
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	4629      	mov	r1, r5
 800a9a8:	f103 38ff 	add.w	r8, r3, #4294967295
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	f7f6 f86b 	bl	8000a88 <__aeabi_uldivmod>
 800a9b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9b4:	3230      	adds	r2, #48	; 0x30
 800a9b6:	f803 2c01 	strb.w	r2, [r3, #-1]
 800a9ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9bc:	f10a 0a01 	add.w	sl, sl, #1
 800a9c0:	b1d3      	cbz	r3, 800a9f8 <_vfiprintf_r+0x6dc>
 800a9c2:	9b07      	ldr	r3, [sp, #28]
 800a9c4:	781b      	ldrb	r3, [r3, #0]
 800a9c6:	4553      	cmp	r3, sl
 800a9c8:	d116      	bne.n	800a9f8 <_vfiprintf_r+0x6dc>
 800a9ca:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800a9ce:	d013      	beq.n	800a9f8 <_vfiprintf_r+0x6dc>
 800a9d0:	2d00      	cmp	r5, #0
 800a9d2:	bf08      	it	eq
 800a9d4:	2c0a      	cmpeq	r4, #10
 800a9d6:	d30f      	bcc.n	800a9f8 <_vfiprintf_r+0x6dc>
 800a9d8:	9b08      	ldr	r3, [sp, #32]
 800a9da:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a9dc:	eba8 0803 	sub.w	r8, r8, r3
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	4640      	mov	r0, r8
 800a9e4:	f7ff fbd9 	bl	800a19a <strncpy>
 800a9e8:	9b07      	ldr	r3, [sp, #28]
 800a9ea:	785b      	ldrb	r3, [r3, #1]
 800a9ec:	b1a3      	cbz	r3, 800aa18 <_vfiprintf_r+0x6fc>
 800a9ee:	f04f 0a00 	mov.w	sl, #0
 800a9f2:	9b07      	ldr	r3, [sp, #28]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	9307      	str	r3, [sp, #28]
 800a9f8:	220a      	movs	r2, #10
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	4629      	mov	r1, r5
 800aa00:	f7f6 f842 	bl	8000a88 <__aeabi_uldivmod>
 800aa04:	2d00      	cmp	r5, #0
 800aa06:	bf08      	it	eq
 800aa08:	2c0a      	cmpeq	r4, #10
 800aa0a:	f0c0 80fd 	bcc.w	800ac08 <_vfiprintf_r+0x8ec>
 800aa0e:	4604      	mov	r4, r0
 800aa10:	460d      	mov	r5, r1
 800aa12:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800aa16:	e7c3      	b.n	800a9a0 <_vfiprintf_r+0x684>
 800aa18:	469a      	mov	sl, r3
 800aa1a:	e7ed      	b.n	800a9f8 <_vfiprintf_r+0x6dc>
 800aa1c:	9a06      	ldr	r2, [sp, #24]
 800aa1e:	f004 030f 	and.w	r3, r4, #15
 800aa22:	5cd3      	ldrb	r3, [r2, r3]
 800aa24:	092a      	lsrs	r2, r5, #4
 800aa26:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800aa2a:	0923      	lsrs	r3, r4, #4
 800aa2c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800aa30:	461c      	mov	r4, r3
 800aa32:	4615      	mov	r5, r2
 800aa34:	ea54 0305 	orrs.w	r3, r4, r5
 800aa38:	d1f0      	bne.n	800aa1c <_vfiprintf_r+0x700>
 800aa3a:	e0e5      	b.n	800ac08 <_vfiprintf_r+0x8ec>
 800aa3c:	b933      	cbnz	r3, 800aa4c <_vfiprintf_r+0x730>
 800aa3e:	f01a 0f01 	tst.w	sl, #1
 800aa42:	d003      	beq.n	800aa4c <_vfiprintf_r+0x730>
 800aa44:	2330      	movs	r3, #48	; 0x30
 800aa46:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800aa4a:	e79e      	b.n	800a98a <_vfiprintf_r+0x66e>
 800aa4c:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800aa50:	e0da      	b.n	800ac08 <_vfiprintf_r+0x8ec>
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	f000 80a4 	beq.w	800aba0 <_vfiprintf_r+0x884>
 800aa58:	2100      	movs	r1, #0
 800aa5a:	46a3      	mov	fp, r4
 800aa5c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800aa60:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800aa64:	e5e8      	b.n	800a638 <_vfiprintf_r+0x31c>
 800aa66:	4605      	mov	r5, r0
 800aa68:	e68d      	b.n	800a786 <_vfiprintf_r+0x46a>
 800aa6a:	2010      	movs	r0, #16
 800aa6c:	2b07      	cmp	r3, #7
 800aa6e:	4402      	add	r2, r0
 800aa70:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800aa74:	6070      	str	r0, [r6, #4]
 800aa76:	dd07      	ble.n	800aa88 <_vfiprintf_r+0x76c>
 800aa78:	4639      	mov	r1, r7
 800aa7a:	4648      	mov	r0, r9
 800aa7c:	aa0e      	add	r2, sp, #56	; 0x38
 800aa7e:	f7ff fc1a 	bl	800a2b6 <__sprint_r>
 800aa82:	2800      	cmp	r0, #0
 800aa84:	d16b      	bne.n	800ab5e <_vfiprintf_r+0x842>
 800aa86:	a911      	add	r1, sp, #68	; 0x44
 800aa88:	460e      	mov	r6, r1
 800aa8a:	3c10      	subs	r4, #16
 800aa8c:	e696      	b.n	800a7bc <_vfiprintf_r+0x4a0>
 800aa8e:	460e      	mov	r6, r1
 800aa90:	e6af      	b.n	800a7f2 <_vfiprintf_r+0x4d6>
 800aa92:	bf00      	nop
 800aa94:	0800cbe4 	.word	0x0800cbe4
 800aa98:	0800cbf4 	.word	0x0800cbf4
 800aa9c:	0800c9b1 	.word	0x0800c9b1
 800aaa0:	4639      	mov	r1, r7
 800aaa2:	4648      	mov	r0, r9
 800aaa4:	aa0e      	add	r2, sp, #56	; 0x38
 800aaa6:	f7ff fc06 	bl	800a2b6 <__sprint_r>
 800aaaa:	2800      	cmp	r0, #0
 800aaac:	d157      	bne.n	800ab5e <_vfiprintf_r+0x842>
 800aaae:	ae11      	add	r6, sp, #68	; 0x44
 800aab0:	e6b1      	b.n	800a816 <_vfiprintf_r+0x4fa>
 800aab2:	4639      	mov	r1, r7
 800aab4:	4648      	mov	r0, r9
 800aab6:	aa0e      	add	r2, sp, #56	; 0x38
 800aab8:	f7ff fbfd 	bl	800a2b6 <__sprint_r>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	d14e      	bne.n	800ab5e <_vfiprintf_r+0x842>
 800aac0:	ae11      	add	r6, sp, #68	; 0x44
 800aac2:	e6b8      	b.n	800a836 <_vfiprintf_r+0x51a>
 800aac4:	2010      	movs	r0, #16
 800aac6:	2b07      	cmp	r3, #7
 800aac8:	4402      	add	r2, r0
 800aaca:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800aace:	6070      	str	r0, [r6, #4]
 800aad0:	dd07      	ble.n	800aae2 <_vfiprintf_r+0x7c6>
 800aad2:	4639      	mov	r1, r7
 800aad4:	4648      	mov	r0, r9
 800aad6:	aa0e      	add	r2, sp, #56	; 0x38
 800aad8:	f7ff fbed 	bl	800a2b6 <__sprint_r>
 800aadc:	2800      	cmp	r0, #0
 800aade:	d13e      	bne.n	800ab5e <_vfiprintf_r+0x842>
 800aae0:	a911      	add	r1, sp, #68	; 0x44
 800aae2:	460e      	mov	r6, r1
 800aae4:	3c10      	subs	r4, #16
 800aae6:	e6ae      	b.n	800a846 <_vfiprintf_r+0x52a>
 800aae8:	460e      	mov	r6, r1
 800aaea:	e6c7      	b.n	800a87c <_vfiprintf_r+0x560>
 800aaec:	2010      	movs	r0, #16
 800aaee:	2b07      	cmp	r3, #7
 800aaf0:	4401      	add	r1, r0
 800aaf2:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800aaf6:	6070      	str	r0, [r6, #4]
 800aaf8:	dd06      	ble.n	800ab08 <_vfiprintf_r+0x7ec>
 800aafa:	4639      	mov	r1, r7
 800aafc:	4648      	mov	r0, r9
 800aafe:	aa0e      	add	r2, sp, #56	; 0x38
 800ab00:	f7ff fbd9 	bl	800a2b6 <__sprint_r>
 800ab04:	bb58      	cbnz	r0, 800ab5e <_vfiprintf_r+0x842>
 800ab06:	aa11      	add	r2, sp, #68	; 0x44
 800ab08:	4616      	mov	r6, r2
 800ab0a:	3c10      	subs	r4, #16
 800ab0c:	e6bb      	b.n	800a886 <_vfiprintf_r+0x56a>
 800ab0e:	4616      	mov	r6, r2
 800ab10:	e6d3      	b.n	800a8ba <_vfiprintf_r+0x59e>
 800ab12:	4639      	mov	r1, r7
 800ab14:	4648      	mov	r0, r9
 800ab16:	aa0e      	add	r2, sp, #56	; 0x38
 800ab18:	f7ff fbcd 	bl	800a2b6 <__sprint_r>
 800ab1c:	b9f8      	cbnz	r0, 800ab5e <_vfiprintf_r+0x842>
 800ab1e:	ab11      	add	r3, sp, #68	; 0x44
 800ab20:	e6da      	b.n	800a8d8 <_vfiprintf_r+0x5bc>
 800ab22:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800ab26:	1a54      	subs	r4, r2, r1
 800ab28:	2c00      	cmp	r4, #0
 800ab2a:	f77f aed9 	ble.w	800a8e0 <_vfiprintf_r+0x5c4>
 800ab2e:	2610      	movs	r6, #16
 800ab30:	4d39      	ldr	r5, [pc, #228]	; (800ac18 <_vfiprintf_r+0x8fc>)
 800ab32:	2c10      	cmp	r4, #16
 800ab34:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800ab38:	601d      	str	r5, [r3, #0]
 800ab3a:	f102 0201 	add.w	r2, r2, #1
 800ab3e:	dc1d      	bgt.n	800ab7c <_vfiprintf_r+0x860>
 800ab40:	605c      	str	r4, [r3, #4]
 800ab42:	2a07      	cmp	r2, #7
 800ab44:	440c      	add	r4, r1
 800ab46:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800ab4a:	f77f aec9 	ble.w	800a8e0 <_vfiprintf_r+0x5c4>
 800ab4e:	4639      	mov	r1, r7
 800ab50:	4648      	mov	r0, r9
 800ab52:	aa0e      	add	r2, sp, #56	; 0x38
 800ab54:	f7ff fbaf 	bl	800a2b6 <__sprint_r>
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	f43f aec1 	beq.w	800a8e0 <_vfiprintf_r+0x5c4>
 800ab5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab60:	07d9      	lsls	r1, r3, #31
 800ab62:	d405      	bmi.n	800ab70 <_vfiprintf_r+0x854>
 800ab64:	89bb      	ldrh	r3, [r7, #12]
 800ab66:	059a      	lsls	r2, r3, #22
 800ab68:	d402      	bmi.n	800ab70 <_vfiprintf_r+0x854>
 800ab6a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ab6c:	f7fe fd1d 	bl	80095aa <__retarget_lock_release_recursive>
 800ab70:	89bb      	ldrh	r3, [r7, #12]
 800ab72:	065b      	lsls	r3, r3, #25
 800ab74:	f57f ac03 	bpl.w	800a37e <_vfiprintf_r+0x62>
 800ab78:	f7ff bbfe 	b.w	800a378 <_vfiprintf_r+0x5c>
 800ab7c:	3110      	adds	r1, #16
 800ab7e:	2a07      	cmp	r2, #7
 800ab80:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800ab84:	605e      	str	r6, [r3, #4]
 800ab86:	dc02      	bgt.n	800ab8e <_vfiprintf_r+0x872>
 800ab88:	3308      	adds	r3, #8
 800ab8a:	3c10      	subs	r4, #16
 800ab8c:	e7d1      	b.n	800ab32 <_vfiprintf_r+0x816>
 800ab8e:	4639      	mov	r1, r7
 800ab90:	4648      	mov	r0, r9
 800ab92:	aa0e      	add	r2, sp, #56	; 0x38
 800ab94:	f7ff fb8f 	bl	800a2b6 <__sprint_r>
 800ab98:	2800      	cmp	r0, #0
 800ab9a:	d1e0      	bne.n	800ab5e <_vfiprintf_r+0x842>
 800ab9c:	ab11      	add	r3, sp, #68	; 0x44
 800ab9e:	e7f4      	b.n	800ab8a <_vfiprintf_r+0x86e>
 800aba0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aba2:	b913      	cbnz	r3, 800abaa <_vfiprintf_r+0x88e>
 800aba4:	2300      	movs	r3, #0
 800aba6:	930f      	str	r3, [sp, #60]	; 0x3c
 800aba8:	e7d9      	b.n	800ab5e <_vfiprintf_r+0x842>
 800abaa:	4639      	mov	r1, r7
 800abac:	4648      	mov	r0, r9
 800abae:	aa0e      	add	r2, sp, #56	; 0x38
 800abb0:	f7ff fb81 	bl	800a2b6 <__sprint_r>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d0f5      	beq.n	800aba4 <_vfiprintf_r+0x888>
 800abb8:	e7d1      	b.n	800ab5e <_vfiprintf_r+0x842>
 800abba:	ea54 0205 	orrs.w	r2, r4, r5
 800abbe:	f8cd a014 	str.w	sl, [sp, #20]
 800abc2:	f43f ada4 	beq.w	800a70e <_vfiprintf_r+0x3f2>
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	f43f aed8 	beq.w	800a97c <_vfiprintf_r+0x660>
 800abcc:	2b02      	cmp	r3, #2
 800abce:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800abd2:	f43f af23 	beq.w	800aa1c <_vfiprintf_r+0x700>
 800abd6:	08e2      	lsrs	r2, r4, #3
 800abd8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800abdc:	08e8      	lsrs	r0, r5, #3
 800abde:	f004 0307 	and.w	r3, r4, #7
 800abe2:	4605      	mov	r5, r0
 800abe4:	4614      	mov	r4, r2
 800abe6:	3330      	adds	r3, #48	; 0x30
 800abe8:	ea54 0205 	orrs.w	r2, r4, r5
 800abec:	4641      	mov	r1, r8
 800abee:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800abf2:	d1f0      	bne.n	800abd6 <_vfiprintf_r+0x8ba>
 800abf4:	9a05      	ldr	r2, [sp, #20]
 800abf6:	07d0      	lsls	r0, r2, #31
 800abf8:	d506      	bpl.n	800ac08 <_vfiprintf_r+0x8ec>
 800abfa:	2b30      	cmp	r3, #48	; 0x30
 800abfc:	d004      	beq.n	800ac08 <_vfiprintf_r+0x8ec>
 800abfe:	2330      	movs	r3, #48	; 0x30
 800ac00:	f808 3c01 	strb.w	r3, [r8, #-1]
 800ac04:	f1a1 0802 	sub.w	r8, r1, #2
 800ac08:	ab3a      	add	r3, sp, #232	; 0xe8
 800ac0a:	eba3 0308 	sub.w	r3, r3, r8
 800ac0e:	9d01      	ldr	r5, [sp, #4]
 800ac10:	f8dd a014 	ldr.w	sl, [sp, #20]
 800ac14:	9301      	str	r3, [sp, #4]
 800ac16:	e5b6      	b.n	800a786 <_vfiprintf_r+0x46a>
 800ac18:	0800cbe4 	.word	0x0800cbe4

0800ac1c <__sbprintf>:
 800ac1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac1e:	461f      	mov	r7, r3
 800ac20:	898b      	ldrh	r3, [r1, #12]
 800ac22:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ac26:	f023 0302 	bic.w	r3, r3, #2
 800ac2a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ac2e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ac30:	4615      	mov	r5, r2
 800ac32:	9319      	str	r3, [sp, #100]	; 0x64
 800ac34:	89cb      	ldrh	r3, [r1, #14]
 800ac36:	4606      	mov	r6, r0
 800ac38:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ac3c:	69cb      	ldr	r3, [r1, #28]
 800ac3e:	a816      	add	r0, sp, #88	; 0x58
 800ac40:	9307      	str	r3, [sp, #28]
 800ac42:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ac44:	460c      	mov	r4, r1
 800ac46:	9309      	str	r3, [sp, #36]	; 0x24
 800ac48:	ab1a      	add	r3, sp, #104	; 0x68
 800ac4a:	9300      	str	r3, [sp, #0]
 800ac4c:	9304      	str	r3, [sp, #16]
 800ac4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac52:	9302      	str	r3, [sp, #8]
 800ac54:	9305      	str	r3, [sp, #20]
 800ac56:	2300      	movs	r3, #0
 800ac58:	9306      	str	r3, [sp, #24]
 800ac5a:	f7fe fca3 	bl	80095a4 <__retarget_lock_init_recursive>
 800ac5e:	462a      	mov	r2, r5
 800ac60:	463b      	mov	r3, r7
 800ac62:	4669      	mov	r1, sp
 800ac64:	4630      	mov	r0, r6
 800ac66:	f7ff fb59 	bl	800a31c <_vfiprintf_r>
 800ac6a:	1e05      	subs	r5, r0, #0
 800ac6c:	db07      	blt.n	800ac7e <__sbprintf+0x62>
 800ac6e:	4669      	mov	r1, sp
 800ac70:	4630      	mov	r0, r6
 800ac72:	f7fe f96d 	bl	8008f50 <_fflush_r>
 800ac76:	2800      	cmp	r0, #0
 800ac78:	bf18      	it	ne
 800ac7a:	f04f 35ff 	movne.w	r5, #4294967295
 800ac7e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ac82:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ac84:	065b      	lsls	r3, r3, #25
 800ac86:	bf42      	ittt	mi
 800ac88:	89a3      	ldrhmi	r3, [r4, #12]
 800ac8a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ac8e:	81a3      	strhmi	r3, [r4, #12]
 800ac90:	f7fe fc89 	bl	80095a6 <__retarget_lock_close_recursive>
 800ac94:	4628      	mov	r0, r5
 800ac96:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800ac9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ac9c <__swbuf_r>:
 800ac9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac9e:	460e      	mov	r6, r1
 800aca0:	4614      	mov	r4, r2
 800aca2:	4605      	mov	r5, r0
 800aca4:	b118      	cbz	r0, 800acae <__swbuf_r+0x12>
 800aca6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800aca8:	b90b      	cbnz	r3, 800acae <__swbuf_r+0x12>
 800acaa:	f7fe f9bd 	bl	8009028 <__sinit>
 800acae:	69a3      	ldr	r3, [r4, #24]
 800acb0:	60a3      	str	r3, [r4, #8]
 800acb2:	89a3      	ldrh	r3, [r4, #12]
 800acb4:	0719      	lsls	r1, r3, #28
 800acb6:	d529      	bpl.n	800ad0c <__swbuf_r+0x70>
 800acb8:	6923      	ldr	r3, [r4, #16]
 800acba:	b33b      	cbz	r3, 800ad0c <__swbuf_r+0x70>
 800acbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acc0:	b2f6      	uxtb	r6, r6
 800acc2:	049a      	lsls	r2, r3, #18
 800acc4:	4637      	mov	r7, r6
 800acc6:	d52a      	bpl.n	800ad1e <__swbuf_r+0x82>
 800acc8:	6823      	ldr	r3, [r4, #0]
 800acca:	6920      	ldr	r0, [r4, #16]
 800accc:	1a18      	subs	r0, r3, r0
 800acce:	6963      	ldr	r3, [r4, #20]
 800acd0:	4283      	cmp	r3, r0
 800acd2:	dc04      	bgt.n	800acde <__swbuf_r+0x42>
 800acd4:	4621      	mov	r1, r4
 800acd6:	4628      	mov	r0, r5
 800acd8:	f7fe f93a 	bl	8008f50 <_fflush_r>
 800acdc:	b9e0      	cbnz	r0, 800ad18 <__swbuf_r+0x7c>
 800acde:	68a3      	ldr	r3, [r4, #8]
 800ace0:	3001      	adds	r0, #1
 800ace2:	3b01      	subs	r3, #1
 800ace4:	60a3      	str	r3, [r4, #8]
 800ace6:	6823      	ldr	r3, [r4, #0]
 800ace8:	1c5a      	adds	r2, r3, #1
 800acea:	6022      	str	r2, [r4, #0]
 800acec:	701e      	strb	r6, [r3, #0]
 800acee:	6963      	ldr	r3, [r4, #20]
 800acf0:	4283      	cmp	r3, r0
 800acf2:	d004      	beq.n	800acfe <__swbuf_r+0x62>
 800acf4:	89a3      	ldrh	r3, [r4, #12]
 800acf6:	07db      	lsls	r3, r3, #31
 800acf8:	d506      	bpl.n	800ad08 <__swbuf_r+0x6c>
 800acfa:	2e0a      	cmp	r6, #10
 800acfc:	d104      	bne.n	800ad08 <__swbuf_r+0x6c>
 800acfe:	4621      	mov	r1, r4
 800ad00:	4628      	mov	r0, r5
 800ad02:	f7fe f925 	bl	8008f50 <_fflush_r>
 800ad06:	b938      	cbnz	r0, 800ad18 <__swbuf_r+0x7c>
 800ad08:	4638      	mov	r0, r7
 800ad0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad0c:	4621      	mov	r1, r4
 800ad0e:	4628      	mov	r0, r5
 800ad10:	f7fd f9dc 	bl	80080cc <__swsetup_r>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	d0d1      	beq.n	800acbc <__swbuf_r+0x20>
 800ad18:	f04f 37ff 	mov.w	r7, #4294967295
 800ad1c:	e7f4      	b.n	800ad08 <__swbuf_r+0x6c>
 800ad1e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ad22:	81a3      	strh	r3, [r4, #12]
 800ad24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ad2a:	6663      	str	r3, [r4, #100]	; 0x64
 800ad2c:	e7cc      	b.n	800acc8 <__swbuf_r+0x2c>
	...

0800ad30 <_write_r>:
 800ad30:	b538      	push	{r3, r4, r5, lr}
 800ad32:	4604      	mov	r4, r0
 800ad34:	4608      	mov	r0, r1
 800ad36:	4611      	mov	r1, r2
 800ad38:	2200      	movs	r2, #0
 800ad3a:	4d05      	ldr	r5, [pc, #20]	; (800ad50 <_write_r+0x20>)
 800ad3c:	602a      	str	r2, [r5, #0]
 800ad3e:	461a      	mov	r2, r3
 800ad40:	f7f6 fc5e 	bl	8001600 <_write>
 800ad44:	1c43      	adds	r3, r0, #1
 800ad46:	d102      	bne.n	800ad4e <_write_r+0x1e>
 800ad48:	682b      	ldr	r3, [r5, #0]
 800ad4a:	b103      	cbz	r3, 800ad4e <_write_r+0x1e>
 800ad4c:	6023      	str	r3, [r4, #0]
 800ad4e:	bd38      	pop	{r3, r4, r5, pc}
 800ad50:	20000fe8 	.word	0x20000fe8

0800ad54 <__register_exitproc>:
 800ad54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad58:	4d1c      	ldr	r5, [pc, #112]	; (800adcc <__register_exitproc+0x78>)
 800ad5a:	4606      	mov	r6, r0
 800ad5c:	6828      	ldr	r0, [r5, #0]
 800ad5e:	4698      	mov	r8, r3
 800ad60:	460f      	mov	r7, r1
 800ad62:	4691      	mov	r9, r2
 800ad64:	f7fe fc20 	bl	80095a8 <__retarget_lock_acquire_recursive>
 800ad68:	4b19      	ldr	r3, [pc, #100]	; (800add0 <__register_exitproc+0x7c>)
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800ad72:	b91c      	cbnz	r4, 800ad7c <__register_exitproc+0x28>
 800ad74:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800ad78:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800ad7c:	6865      	ldr	r5, [r4, #4]
 800ad7e:	6800      	ldr	r0, [r0, #0]
 800ad80:	2d1f      	cmp	r5, #31
 800ad82:	dd05      	ble.n	800ad90 <__register_exitproc+0x3c>
 800ad84:	f7fe fc11 	bl	80095aa <__retarget_lock_release_recursive>
 800ad88:	f04f 30ff 	mov.w	r0, #4294967295
 800ad8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad90:	b19e      	cbz	r6, 800adba <__register_exitproc+0x66>
 800ad92:	2201      	movs	r2, #1
 800ad94:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800ad98:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800ad9c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800ada0:	40aa      	lsls	r2, r5
 800ada2:	4313      	orrs	r3, r2
 800ada4:	2e02      	cmp	r6, #2
 800ada6:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800adaa:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800adae:	bf02      	ittt	eq
 800adb0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800adb4:	431a      	orreq	r2, r3
 800adb6:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800adba:	1c6b      	adds	r3, r5, #1
 800adbc:	3502      	adds	r5, #2
 800adbe:	6063      	str	r3, [r4, #4]
 800adc0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800adc4:	f7fe fbf1 	bl	80095aa <__retarget_lock_release_recursive>
 800adc8:	2000      	movs	r0, #0
 800adca:	e7df      	b.n	800ad8c <__register_exitproc+0x38>
 800adcc:	20000870 	.word	0x20000870
 800add0:	0800c98c 	.word	0x0800c98c

0800add4 <__assert_func>:
 800add4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800add6:	4614      	mov	r4, r2
 800add8:	461a      	mov	r2, r3
 800adda:	4b09      	ldr	r3, [pc, #36]	; (800ae00 <__assert_func+0x2c>)
 800addc:	4605      	mov	r5, r0
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	68d8      	ldr	r0, [r3, #12]
 800ade2:	b14c      	cbz	r4, 800adf8 <__assert_func+0x24>
 800ade4:	4b07      	ldr	r3, [pc, #28]	; (800ae04 <__assert_func+0x30>)
 800ade6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800adea:	9100      	str	r1, [sp, #0]
 800adec:	462b      	mov	r3, r5
 800adee:	4906      	ldr	r1, [pc, #24]	; (800ae08 <__assert_func+0x34>)
 800adf0:	f000 f8a4 	bl	800af3c <fiprintf>
 800adf4:	f000 f99f 	bl	800b136 <abort>
 800adf8:	4b04      	ldr	r3, [pc, #16]	; (800ae0c <__assert_func+0x38>)
 800adfa:	461c      	mov	r4, r3
 800adfc:	e7f3      	b.n	800ade6 <__assert_func+0x12>
 800adfe:	bf00      	nop
 800ae00:	20000034 	.word	0x20000034
 800ae04:	0800cc04 	.word	0x0800cc04
 800ae08:	0800cc11 	.word	0x0800cc11
 800ae0c:	0800cc3f 	.word	0x0800cc3f

0800ae10 <_calloc_r>:
 800ae10:	b510      	push	{r4, lr}
 800ae12:	4351      	muls	r1, r2
 800ae14:	f7fa f9bc 	bl	8005190 <_malloc_r>
 800ae18:	4604      	mov	r4, r0
 800ae1a:	b198      	cbz	r0, 800ae44 <_calloc_r+0x34>
 800ae1c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ae20:	f022 0203 	bic.w	r2, r2, #3
 800ae24:	3a04      	subs	r2, #4
 800ae26:	2a24      	cmp	r2, #36	; 0x24
 800ae28:	d81b      	bhi.n	800ae62 <_calloc_r+0x52>
 800ae2a:	2a13      	cmp	r2, #19
 800ae2c:	d917      	bls.n	800ae5e <_calloc_r+0x4e>
 800ae2e:	2100      	movs	r1, #0
 800ae30:	2a1b      	cmp	r2, #27
 800ae32:	e9c0 1100 	strd	r1, r1, [r0]
 800ae36:	d807      	bhi.n	800ae48 <_calloc_r+0x38>
 800ae38:	f100 0308 	add.w	r3, r0, #8
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	e9c3 2200 	strd	r2, r2, [r3]
 800ae42:	609a      	str	r2, [r3, #8]
 800ae44:	4620      	mov	r0, r4
 800ae46:	bd10      	pop	{r4, pc}
 800ae48:	2a24      	cmp	r2, #36	; 0x24
 800ae4a:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800ae4e:	bf11      	iteee	ne
 800ae50:	f100 0310 	addne.w	r3, r0, #16
 800ae54:	6101      	streq	r1, [r0, #16]
 800ae56:	f100 0318 	addeq.w	r3, r0, #24
 800ae5a:	6141      	streq	r1, [r0, #20]
 800ae5c:	e7ee      	b.n	800ae3c <_calloc_r+0x2c>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	e7ec      	b.n	800ae3c <_calloc_r+0x2c>
 800ae62:	2100      	movs	r1, #0
 800ae64:	f7fa fbd6 	bl	8005614 <memset>
 800ae68:	e7ec      	b.n	800ae44 <_calloc_r+0x34>
	...

0800ae6c <_close_r>:
 800ae6c:	b538      	push	{r3, r4, r5, lr}
 800ae6e:	2300      	movs	r3, #0
 800ae70:	4d05      	ldr	r5, [pc, #20]	; (800ae88 <_close_r+0x1c>)
 800ae72:	4604      	mov	r4, r0
 800ae74:	4608      	mov	r0, r1
 800ae76:	602b      	str	r3, [r5, #0]
 800ae78:	f000 fa20 	bl	800b2bc <_close>
 800ae7c:	1c43      	adds	r3, r0, #1
 800ae7e:	d102      	bne.n	800ae86 <_close_r+0x1a>
 800ae80:	682b      	ldr	r3, [r5, #0]
 800ae82:	b103      	cbz	r3, 800ae86 <_close_r+0x1a>
 800ae84:	6023      	str	r3, [r4, #0]
 800ae86:	bd38      	pop	{r3, r4, r5, pc}
 800ae88:	20000fe8 	.word	0x20000fe8

0800ae8c <_fclose_r>:
 800ae8c:	b570      	push	{r4, r5, r6, lr}
 800ae8e:	4606      	mov	r6, r0
 800ae90:	460c      	mov	r4, r1
 800ae92:	b911      	cbnz	r1, 800ae9a <_fclose_r+0xe>
 800ae94:	2500      	movs	r5, #0
 800ae96:	4628      	mov	r0, r5
 800ae98:	bd70      	pop	{r4, r5, r6, pc}
 800ae9a:	b118      	cbz	r0, 800aea4 <_fclose_r+0x18>
 800ae9c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ae9e:	b90b      	cbnz	r3, 800aea4 <_fclose_r+0x18>
 800aea0:	f7fe f8c2 	bl	8009028 <__sinit>
 800aea4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aea6:	07d8      	lsls	r0, r3, #31
 800aea8:	d405      	bmi.n	800aeb6 <_fclose_r+0x2a>
 800aeaa:	89a3      	ldrh	r3, [r4, #12]
 800aeac:	0599      	lsls	r1, r3, #22
 800aeae:	d402      	bmi.n	800aeb6 <_fclose_r+0x2a>
 800aeb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aeb2:	f7fe fb79 	bl	80095a8 <__retarget_lock_acquire_recursive>
 800aeb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeba:	b93b      	cbnz	r3, 800aecc <_fclose_r+0x40>
 800aebc:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800aebe:	f015 0501 	ands.w	r5, r5, #1
 800aec2:	d1e7      	bne.n	800ae94 <_fclose_r+0x8>
 800aec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aec6:	f7fe fb70 	bl	80095aa <__retarget_lock_release_recursive>
 800aeca:	e7e4      	b.n	800ae96 <_fclose_r+0xa>
 800aecc:	4621      	mov	r1, r4
 800aece:	4630      	mov	r0, r6
 800aed0:	f7fd ffb0 	bl	8008e34 <__sflush_r>
 800aed4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aed6:	4605      	mov	r5, r0
 800aed8:	b133      	cbz	r3, 800aee8 <_fclose_r+0x5c>
 800aeda:	4630      	mov	r0, r6
 800aedc:	69e1      	ldr	r1, [r4, #28]
 800aede:	4798      	blx	r3
 800aee0:	2800      	cmp	r0, #0
 800aee2:	bfb8      	it	lt
 800aee4:	f04f 35ff 	movlt.w	r5, #4294967295
 800aee8:	89a3      	ldrh	r3, [r4, #12]
 800aeea:	061a      	lsls	r2, r3, #24
 800aeec:	d503      	bpl.n	800aef6 <_fclose_r+0x6a>
 800aeee:	4630      	mov	r0, r6
 800aef0:	6921      	ldr	r1, [r4, #16]
 800aef2:	f7fe f929 	bl	8009148 <_free_r>
 800aef6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800aef8:	b141      	cbz	r1, 800af0c <_fclose_r+0x80>
 800aefa:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800aefe:	4299      	cmp	r1, r3
 800af00:	d002      	beq.n	800af08 <_fclose_r+0x7c>
 800af02:	4630      	mov	r0, r6
 800af04:	f7fe f920 	bl	8009148 <_free_r>
 800af08:	2300      	movs	r3, #0
 800af0a:	6323      	str	r3, [r4, #48]	; 0x30
 800af0c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800af0e:	b121      	cbz	r1, 800af1a <_fclose_r+0x8e>
 800af10:	4630      	mov	r0, r6
 800af12:	f7fe f919 	bl	8009148 <_free_r>
 800af16:	2300      	movs	r3, #0
 800af18:	6463      	str	r3, [r4, #68]	; 0x44
 800af1a:	f7fe f86d 	bl	8008ff8 <__sfp_lock_acquire>
 800af1e:	2300      	movs	r3, #0
 800af20:	81a3      	strh	r3, [r4, #12]
 800af22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af24:	07db      	lsls	r3, r3, #31
 800af26:	d402      	bmi.n	800af2e <_fclose_r+0xa2>
 800af28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af2a:	f7fe fb3e 	bl	80095aa <__retarget_lock_release_recursive>
 800af2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af30:	f7fe fb39 	bl	80095a6 <__retarget_lock_close_recursive>
 800af34:	f7fe f866 	bl	8009004 <__sfp_lock_release>
 800af38:	e7ad      	b.n	800ae96 <_fclose_r+0xa>
	...

0800af3c <fiprintf>:
 800af3c:	b40e      	push	{r1, r2, r3}
 800af3e:	b503      	push	{r0, r1, lr}
 800af40:	4601      	mov	r1, r0
 800af42:	ab03      	add	r3, sp, #12
 800af44:	4805      	ldr	r0, [pc, #20]	; (800af5c <fiprintf+0x20>)
 800af46:	f853 2b04 	ldr.w	r2, [r3], #4
 800af4a:	6800      	ldr	r0, [r0, #0]
 800af4c:	9301      	str	r3, [sp, #4]
 800af4e:	f7ff f9e5 	bl	800a31c <_vfiprintf_r>
 800af52:	b002      	add	sp, #8
 800af54:	f85d eb04 	ldr.w	lr, [sp], #4
 800af58:	b003      	add	sp, #12
 800af5a:	4770      	bx	lr
 800af5c:	20000034 	.word	0x20000034

0800af60 <__fputwc>:
 800af60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af64:	4680      	mov	r8, r0
 800af66:	460e      	mov	r6, r1
 800af68:	4615      	mov	r5, r2
 800af6a:	f000 f885 	bl	800b078 <__locale_mb_cur_max>
 800af6e:	2801      	cmp	r0, #1
 800af70:	4604      	mov	r4, r0
 800af72:	d11b      	bne.n	800afac <__fputwc+0x4c>
 800af74:	1e73      	subs	r3, r6, #1
 800af76:	2bfe      	cmp	r3, #254	; 0xfe
 800af78:	d818      	bhi.n	800afac <__fputwc+0x4c>
 800af7a:	f88d 6004 	strb.w	r6, [sp, #4]
 800af7e:	2700      	movs	r7, #0
 800af80:	f10d 0904 	add.w	r9, sp, #4
 800af84:	42a7      	cmp	r7, r4
 800af86:	d020      	beq.n	800afca <__fputwc+0x6a>
 800af88:	68ab      	ldr	r3, [r5, #8]
 800af8a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800af8e:	3b01      	subs	r3, #1
 800af90:	2b00      	cmp	r3, #0
 800af92:	60ab      	str	r3, [r5, #8]
 800af94:	da04      	bge.n	800afa0 <__fputwc+0x40>
 800af96:	69aa      	ldr	r2, [r5, #24]
 800af98:	4293      	cmp	r3, r2
 800af9a:	db1a      	blt.n	800afd2 <__fputwc+0x72>
 800af9c:	290a      	cmp	r1, #10
 800af9e:	d018      	beq.n	800afd2 <__fputwc+0x72>
 800afa0:	682b      	ldr	r3, [r5, #0]
 800afa2:	1c5a      	adds	r2, r3, #1
 800afa4:	602a      	str	r2, [r5, #0]
 800afa6:	7019      	strb	r1, [r3, #0]
 800afa8:	3701      	adds	r7, #1
 800afaa:	e7eb      	b.n	800af84 <__fputwc+0x24>
 800afac:	4632      	mov	r2, r6
 800afae:	4640      	mov	r0, r8
 800afb0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800afb4:	a901      	add	r1, sp, #4
 800afb6:	f000 f89b 	bl	800b0f0 <_wcrtomb_r>
 800afba:	1c42      	adds	r2, r0, #1
 800afbc:	4604      	mov	r4, r0
 800afbe:	d1de      	bne.n	800af7e <__fputwc+0x1e>
 800afc0:	4606      	mov	r6, r0
 800afc2:	89ab      	ldrh	r3, [r5, #12]
 800afc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afc8:	81ab      	strh	r3, [r5, #12]
 800afca:	4630      	mov	r0, r6
 800afcc:	b003      	add	sp, #12
 800afce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afd2:	462a      	mov	r2, r5
 800afd4:	4640      	mov	r0, r8
 800afd6:	f7ff fe61 	bl	800ac9c <__swbuf_r>
 800afda:	1c43      	adds	r3, r0, #1
 800afdc:	d1e4      	bne.n	800afa8 <__fputwc+0x48>
 800afde:	4606      	mov	r6, r0
 800afe0:	e7f3      	b.n	800afca <__fputwc+0x6a>

0800afe2 <_fputwc_r>:
 800afe2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800afe4:	b570      	push	{r4, r5, r6, lr}
 800afe6:	07db      	lsls	r3, r3, #31
 800afe8:	4605      	mov	r5, r0
 800afea:	460e      	mov	r6, r1
 800afec:	4614      	mov	r4, r2
 800afee:	d405      	bmi.n	800affc <_fputwc_r+0x1a>
 800aff0:	8993      	ldrh	r3, [r2, #12]
 800aff2:	0598      	lsls	r0, r3, #22
 800aff4:	d402      	bmi.n	800affc <_fputwc_r+0x1a>
 800aff6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800aff8:	f7fe fad6 	bl	80095a8 <__retarget_lock_acquire_recursive>
 800affc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b000:	0499      	lsls	r1, r3, #18
 800b002:	d406      	bmi.n	800b012 <_fputwc_r+0x30>
 800b004:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b008:	81a3      	strh	r3, [r4, #12]
 800b00a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b00c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b010:	6663      	str	r3, [r4, #100]	; 0x64
 800b012:	4622      	mov	r2, r4
 800b014:	4628      	mov	r0, r5
 800b016:	4631      	mov	r1, r6
 800b018:	f7ff ffa2 	bl	800af60 <__fputwc>
 800b01c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b01e:	4605      	mov	r5, r0
 800b020:	07da      	lsls	r2, r3, #31
 800b022:	d405      	bmi.n	800b030 <_fputwc_r+0x4e>
 800b024:	89a3      	ldrh	r3, [r4, #12]
 800b026:	059b      	lsls	r3, r3, #22
 800b028:	d402      	bmi.n	800b030 <_fputwc_r+0x4e>
 800b02a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b02c:	f7fe fabd 	bl	80095aa <__retarget_lock_release_recursive>
 800b030:	4628      	mov	r0, r5
 800b032:	bd70      	pop	{r4, r5, r6, pc}

0800b034 <_fstat_r>:
 800b034:	b538      	push	{r3, r4, r5, lr}
 800b036:	2300      	movs	r3, #0
 800b038:	4d06      	ldr	r5, [pc, #24]	; (800b054 <_fstat_r+0x20>)
 800b03a:	4604      	mov	r4, r0
 800b03c:	4608      	mov	r0, r1
 800b03e:	4611      	mov	r1, r2
 800b040:	602b      	str	r3, [r5, #0]
 800b042:	f7f6 fa05 	bl	8001450 <_fstat>
 800b046:	1c43      	adds	r3, r0, #1
 800b048:	d102      	bne.n	800b050 <_fstat_r+0x1c>
 800b04a:	682b      	ldr	r3, [r5, #0]
 800b04c:	b103      	cbz	r3, 800b050 <_fstat_r+0x1c>
 800b04e:	6023      	str	r3, [r4, #0]
 800b050:	bd38      	pop	{r3, r4, r5, pc}
 800b052:	bf00      	nop
 800b054:	20000fe8 	.word	0x20000fe8

0800b058 <_isatty_r>:
 800b058:	b538      	push	{r3, r4, r5, lr}
 800b05a:	2300      	movs	r3, #0
 800b05c:	4d05      	ldr	r5, [pc, #20]	; (800b074 <_isatty_r+0x1c>)
 800b05e:	4604      	mov	r4, r0
 800b060:	4608      	mov	r0, r1
 800b062:	602b      	str	r3, [r5, #0]
 800b064:	f000 f950 	bl	800b308 <_isatty>
 800b068:	1c43      	adds	r3, r0, #1
 800b06a:	d102      	bne.n	800b072 <_isatty_r+0x1a>
 800b06c:	682b      	ldr	r3, [r5, #0]
 800b06e:	b103      	cbz	r3, 800b072 <_isatty_r+0x1a>
 800b070:	6023      	str	r3, [r4, #0]
 800b072:	bd38      	pop	{r3, r4, r5, pc}
 800b074:	20000fe8 	.word	0x20000fe8

0800b078 <__locale_mb_cur_max>:
 800b078:	4b01      	ldr	r3, [pc, #4]	; (800b080 <__locale_mb_cur_max+0x8>)
 800b07a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b07e:	4770      	bx	lr
 800b080:	20000874 	.word	0x20000874

0800b084 <_lseek_r>:
 800b084:	b538      	push	{r3, r4, r5, lr}
 800b086:	4604      	mov	r4, r0
 800b088:	4608      	mov	r0, r1
 800b08a:	4611      	mov	r1, r2
 800b08c:	2200      	movs	r2, #0
 800b08e:	4d05      	ldr	r5, [pc, #20]	; (800b0a4 <_lseek_r+0x20>)
 800b090:	602a      	str	r2, [r5, #0]
 800b092:	461a      	mov	r2, r3
 800b094:	f000 f902 	bl	800b29c <_lseek>
 800b098:	1c43      	adds	r3, r0, #1
 800b09a:	d102      	bne.n	800b0a2 <_lseek_r+0x1e>
 800b09c:	682b      	ldr	r3, [r5, #0]
 800b09e:	b103      	cbz	r3, 800b0a2 <_lseek_r+0x1e>
 800b0a0:	6023      	str	r3, [r4, #0]
 800b0a2:	bd38      	pop	{r3, r4, r5, pc}
 800b0a4:	20000fe8 	.word	0x20000fe8

0800b0a8 <__ascii_mbtowc>:
 800b0a8:	b082      	sub	sp, #8
 800b0aa:	b901      	cbnz	r1, 800b0ae <__ascii_mbtowc+0x6>
 800b0ac:	a901      	add	r1, sp, #4
 800b0ae:	b142      	cbz	r2, 800b0c2 <__ascii_mbtowc+0x1a>
 800b0b0:	b14b      	cbz	r3, 800b0c6 <__ascii_mbtowc+0x1e>
 800b0b2:	7813      	ldrb	r3, [r2, #0]
 800b0b4:	600b      	str	r3, [r1, #0]
 800b0b6:	7812      	ldrb	r2, [r2, #0]
 800b0b8:	1e10      	subs	r0, r2, #0
 800b0ba:	bf18      	it	ne
 800b0bc:	2001      	movne	r0, #1
 800b0be:	b002      	add	sp, #8
 800b0c0:	4770      	bx	lr
 800b0c2:	4610      	mov	r0, r2
 800b0c4:	e7fb      	b.n	800b0be <__ascii_mbtowc+0x16>
 800b0c6:	f06f 0001 	mvn.w	r0, #1
 800b0ca:	e7f8      	b.n	800b0be <__ascii_mbtowc+0x16>

0800b0cc <_read_r>:
 800b0cc:	b538      	push	{r3, r4, r5, lr}
 800b0ce:	4604      	mov	r4, r0
 800b0d0:	4608      	mov	r0, r1
 800b0d2:	4611      	mov	r1, r2
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	4d05      	ldr	r5, [pc, #20]	; (800b0ec <_read_r+0x20>)
 800b0d8:	602a      	str	r2, [r5, #0]
 800b0da:	461a      	mov	r2, r3
 800b0dc:	f7f6 fa52 	bl	8001584 <_read>
 800b0e0:	1c43      	adds	r3, r0, #1
 800b0e2:	d102      	bne.n	800b0ea <_read_r+0x1e>
 800b0e4:	682b      	ldr	r3, [r5, #0]
 800b0e6:	b103      	cbz	r3, 800b0ea <_read_r+0x1e>
 800b0e8:	6023      	str	r3, [r4, #0]
 800b0ea:	bd38      	pop	{r3, r4, r5, pc}
 800b0ec:	20000fe8 	.word	0x20000fe8

0800b0f0 <_wcrtomb_r>:
 800b0f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0f2:	4c09      	ldr	r4, [pc, #36]	; (800b118 <_wcrtomb_r+0x28>)
 800b0f4:	4605      	mov	r5, r0
 800b0f6:	461e      	mov	r6, r3
 800b0f8:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b0fc:	b085      	sub	sp, #20
 800b0fe:	b909      	cbnz	r1, 800b104 <_wcrtomb_r+0x14>
 800b100:	460a      	mov	r2, r1
 800b102:	a901      	add	r1, sp, #4
 800b104:	47b8      	blx	r7
 800b106:	1c43      	adds	r3, r0, #1
 800b108:	bf01      	itttt	eq
 800b10a:	2300      	moveq	r3, #0
 800b10c:	6033      	streq	r3, [r6, #0]
 800b10e:	238a      	moveq	r3, #138	; 0x8a
 800b110:	602b      	streq	r3, [r5, #0]
 800b112:	b005      	add	sp, #20
 800b114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b116:	bf00      	nop
 800b118:	20000874 	.word	0x20000874

0800b11c <__ascii_wctomb>:
 800b11c:	4603      	mov	r3, r0
 800b11e:	4608      	mov	r0, r1
 800b120:	b141      	cbz	r1, 800b134 <__ascii_wctomb+0x18>
 800b122:	2aff      	cmp	r2, #255	; 0xff
 800b124:	d904      	bls.n	800b130 <__ascii_wctomb+0x14>
 800b126:	228a      	movs	r2, #138	; 0x8a
 800b128:	f04f 30ff 	mov.w	r0, #4294967295
 800b12c:	601a      	str	r2, [r3, #0]
 800b12e:	4770      	bx	lr
 800b130:	2001      	movs	r0, #1
 800b132:	700a      	strb	r2, [r1, #0]
 800b134:	4770      	bx	lr

0800b136 <abort>:
 800b136:	2006      	movs	r0, #6
 800b138:	b508      	push	{r3, lr}
 800b13a:	f000 f82d 	bl	800b198 <raise>
 800b13e:	2001      	movs	r0, #1
 800b140:	f7f6 f97a 	bl	8001438 <_exit>

0800b144 <_raise_r>:
 800b144:	291f      	cmp	r1, #31
 800b146:	b538      	push	{r3, r4, r5, lr}
 800b148:	4604      	mov	r4, r0
 800b14a:	460d      	mov	r5, r1
 800b14c:	d904      	bls.n	800b158 <_raise_r+0x14>
 800b14e:	2316      	movs	r3, #22
 800b150:	6003      	str	r3, [r0, #0]
 800b152:	f04f 30ff 	mov.w	r0, #4294967295
 800b156:	bd38      	pop	{r3, r4, r5, pc}
 800b158:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b15c:	b112      	cbz	r2, 800b164 <_raise_r+0x20>
 800b15e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b162:	b94b      	cbnz	r3, 800b178 <_raise_r+0x34>
 800b164:	4620      	mov	r0, r4
 800b166:	f000 f831 	bl	800b1cc <_getpid_r>
 800b16a:	462a      	mov	r2, r5
 800b16c:	4601      	mov	r1, r0
 800b16e:	4620      	mov	r0, r4
 800b170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b174:	f000 b818 	b.w	800b1a8 <_kill_r>
 800b178:	2b01      	cmp	r3, #1
 800b17a:	d00a      	beq.n	800b192 <_raise_r+0x4e>
 800b17c:	1c59      	adds	r1, r3, #1
 800b17e:	d103      	bne.n	800b188 <_raise_r+0x44>
 800b180:	2316      	movs	r3, #22
 800b182:	6003      	str	r3, [r0, #0]
 800b184:	2001      	movs	r0, #1
 800b186:	e7e6      	b.n	800b156 <_raise_r+0x12>
 800b188:	2400      	movs	r4, #0
 800b18a:	4628      	mov	r0, r5
 800b18c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b190:	4798      	blx	r3
 800b192:	2000      	movs	r0, #0
 800b194:	e7df      	b.n	800b156 <_raise_r+0x12>
	...

0800b198 <raise>:
 800b198:	4b02      	ldr	r3, [pc, #8]	; (800b1a4 <raise+0xc>)
 800b19a:	4601      	mov	r1, r0
 800b19c:	6818      	ldr	r0, [r3, #0]
 800b19e:	f7ff bfd1 	b.w	800b144 <_raise_r>
 800b1a2:	bf00      	nop
 800b1a4:	20000034 	.word	0x20000034

0800b1a8 <_kill_r>:
 800b1a8:	b538      	push	{r3, r4, r5, lr}
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	4d06      	ldr	r5, [pc, #24]	; (800b1c8 <_kill_r+0x20>)
 800b1ae:	4604      	mov	r4, r0
 800b1b0:	4608      	mov	r0, r1
 800b1b2:	4611      	mov	r1, r2
 800b1b4:	602b      	str	r3, [r5, #0]
 800b1b6:	f7f6 f961 	bl	800147c <_kill>
 800b1ba:	1c43      	adds	r3, r0, #1
 800b1bc:	d102      	bne.n	800b1c4 <_kill_r+0x1c>
 800b1be:	682b      	ldr	r3, [r5, #0]
 800b1c0:	b103      	cbz	r3, 800b1c4 <_kill_r+0x1c>
 800b1c2:	6023      	str	r3, [r4, #0]
 800b1c4:	bd38      	pop	{r3, r4, r5, pc}
 800b1c6:	bf00      	nop
 800b1c8:	20000fe8 	.word	0x20000fe8

0800b1cc <_getpid_r>:
 800b1cc:	f7f6 b94f 	b.w	800146e <_getpid>

0800b1d0 <findslot>:
 800b1d0:	4b0a      	ldr	r3, [pc, #40]	; (800b1fc <findslot+0x2c>)
 800b1d2:	b510      	push	{r4, lr}
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	6818      	ldr	r0, [r3, #0]
 800b1d8:	b118      	cbz	r0, 800b1e2 <findslot+0x12>
 800b1da:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b1dc:	b90b      	cbnz	r3, 800b1e2 <findslot+0x12>
 800b1de:	f7fd ff23 	bl	8009028 <__sinit>
 800b1e2:	2c13      	cmp	r4, #19
 800b1e4:	d807      	bhi.n	800b1f6 <findslot+0x26>
 800b1e6:	4806      	ldr	r0, [pc, #24]	; (800b200 <findslot+0x30>)
 800b1e8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b1ec:	3201      	adds	r2, #1
 800b1ee:	d002      	beq.n	800b1f6 <findslot+0x26>
 800b1f0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b1f4:	bd10      	pop	{r4, pc}
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	e7fc      	b.n	800b1f4 <findslot+0x24>
 800b1fa:	bf00      	nop
 800b1fc:	20000034 	.word	0x20000034
 800b200:	20000f2c 	.word	0x20000f2c

0800b204 <checkerror>:
 800b204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b206:	1c43      	adds	r3, r0, #1
 800b208:	4604      	mov	r4, r0
 800b20a:	d109      	bne.n	800b220 <checkerror+0x1c>
 800b20c:	f7f9 ff8e 	bl	800512c <__errno>
 800b210:	2613      	movs	r6, #19
 800b212:	4605      	mov	r5, r0
 800b214:	2700      	movs	r7, #0
 800b216:	4630      	mov	r0, r6
 800b218:	4639      	mov	r1, r7
 800b21a:	beab      	bkpt	0x00ab
 800b21c:	4606      	mov	r6, r0
 800b21e:	602e      	str	r6, [r5, #0]
 800b220:	4620      	mov	r0, r4
 800b222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b224 <_swilseek>:
 800b224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b226:	460c      	mov	r4, r1
 800b228:	4616      	mov	r6, r2
 800b22a:	f7ff ffd1 	bl	800b1d0 <findslot>
 800b22e:	4605      	mov	r5, r0
 800b230:	b940      	cbnz	r0, 800b244 <_swilseek+0x20>
 800b232:	f7f9 ff7b 	bl	800512c <__errno>
 800b236:	2309      	movs	r3, #9
 800b238:	6003      	str	r3, [r0, #0]
 800b23a:	f04f 34ff 	mov.w	r4, #4294967295
 800b23e:	4620      	mov	r0, r4
 800b240:	b003      	add	sp, #12
 800b242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b244:	2e02      	cmp	r6, #2
 800b246:	d903      	bls.n	800b250 <_swilseek+0x2c>
 800b248:	f7f9 ff70 	bl	800512c <__errno>
 800b24c:	2316      	movs	r3, #22
 800b24e:	e7f3      	b.n	800b238 <_swilseek+0x14>
 800b250:	2e01      	cmp	r6, #1
 800b252:	d112      	bne.n	800b27a <_swilseek+0x56>
 800b254:	6843      	ldr	r3, [r0, #4]
 800b256:	18e4      	adds	r4, r4, r3
 800b258:	d4f6      	bmi.n	800b248 <_swilseek+0x24>
 800b25a:	682b      	ldr	r3, [r5, #0]
 800b25c:	260a      	movs	r6, #10
 800b25e:	466f      	mov	r7, sp
 800b260:	e9cd 3400 	strd	r3, r4, [sp]
 800b264:	4630      	mov	r0, r6
 800b266:	4639      	mov	r1, r7
 800b268:	beab      	bkpt	0x00ab
 800b26a:	4606      	mov	r6, r0
 800b26c:	4630      	mov	r0, r6
 800b26e:	f7ff ffc9 	bl	800b204 <checkerror>
 800b272:	2800      	cmp	r0, #0
 800b274:	dbe1      	blt.n	800b23a <_swilseek+0x16>
 800b276:	606c      	str	r4, [r5, #4]
 800b278:	e7e1      	b.n	800b23e <_swilseek+0x1a>
 800b27a:	2e02      	cmp	r6, #2
 800b27c:	d1ed      	bne.n	800b25a <_swilseek+0x36>
 800b27e:	6803      	ldr	r3, [r0, #0]
 800b280:	260c      	movs	r6, #12
 800b282:	466f      	mov	r7, sp
 800b284:	9300      	str	r3, [sp, #0]
 800b286:	4630      	mov	r0, r6
 800b288:	4639      	mov	r1, r7
 800b28a:	beab      	bkpt	0x00ab
 800b28c:	4606      	mov	r6, r0
 800b28e:	4630      	mov	r0, r6
 800b290:	f7ff ffb8 	bl	800b204 <checkerror>
 800b294:	1c43      	adds	r3, r0, #1
 800b296:	d0d0      	beq.n	800b23a <_swilseek+0x16>
 800b298:	4404      	add	r4, r0
 800b29a:	e7de      	b.n	800b25a <_swilseek+0x36>

0800b29c <_lseek>:
 800b29c:	f7ff bfc2 	b.w	800b224 <_swilseek>

0800b2a0 <_swiclose>:
 800b2a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2a2:	2402      	movs	r4, #2
 800b2a4:	9001      	str	r0, [sp, #4]
 800b2a6:	ad01      	add	r5, sp, #4
 800b2a8:	4620      	mov	r0, r4
 800b2aa:	4629      	mov	r1, r5
 800b2ac:	beab      	bkpt	0x00ab
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	f7ff ffa7 	bl	800b204 <checkerror>
 800b2b6:	b003      	add	sp, #12
 800b2b8:	bd30      	pop	{r4, r5, pc}
	...

0800b2bc <_close>:
 800b2bc:	b538      	push	{r3, r4, r5, lr}
 800b2be:	4605      	mov	r5, r0
 800b2c0:	f7ff ff86 	bl	800b1d0 <findslot>
 800b2c4:	4604      	mov	r4, r0
 800b2c6:	b930      	cbnz	r0, 800b2d6 <_close+0x1a>
 800b2c8:	f7f9 ff30 	bl	800512c <__errno>
 800b2cc:	2309      	movs	r3, #9
 800b2ce:	6003      	str	r3, [r0, #0]
 800b2d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d4:	bd38      	pop	{r3, r4, r5, pc}
 800b2d6:	3d01      	subs	r5, #1
 800b2d8:	2d01      	cmp	r5, #1
 800b2da:	d809      	bhi.n	800b2f0 <_close+0x34>
 800b2dc:	4b09      	ldr	r3, [pc, #36]	; (800b304 <_close+0x48>)
 800b2de:	689a      	ldr	r2, [r3, #8]
 800b2e0:	691b      	ldr	r3, [r3, #16]
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d104      	bne.n	800b2f0 <_close+0x34>
 800b2e6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2ea:	6003      	str	r3, [r0, #0]
 800b2ec:	2000      	movs	r0, #0
 800b2ee:	e7f1      	b.n	800b2d4 <_close+0x18>
 800b2f0:	6820      	ldr	r0, [r4, #0]
 800b2f2:	f7ff ffd5 	bl	800b2a0 <_swiclose>
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	d1ec      	bne.n	800b2d4 <_close+0x18>
 800b2fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b2fe:	6023      	str	r3, [r4, #0]
 800b300:	e7e8      	b.n	800b2d4 <_close+0x18>
 800b302:	bf00      	nop
 800b304:	20000f2c 	.word	0x20000f2c

0800b308 <_isatty>:
 800b308:	b570      	push	{r4, r5, r6, lr}
 800b30a:	f7ff ff61 	bl	800b1d0 <findslot>
 800b30e:	2509      	movs	r5, #9
 800b310:	4604      	mov	r4, r0
 800b312:	b920      	cbnz	r0, 800b31e <_isatty+0x16>
 800b314:	f7f9 ff0a 	bl	800512c <__errno>
 800b318:	6005      	str	r5, [r0, #0]
 800b31a:	4620      	mov	r0, r4
 800b31c:	bd70      	pop	{r4, r5, r6, pc}
 800b31e:	4628      	mov	r0, r5
 800b320:	4621      	mov	r1, r4
 800b322:	beab      	bkpt	0x00ab
 800b324:	4604      	mov	r4, r0
 800b326:	2c01      	cmp	r4, #1
 800b328:	d0f7      	beq.n	800b31a <_isatty+0x12>
 800b32a:	f7f9 feff 	bl	800512c <__errno>
 800b32e:	2400      	movs	r4, #0
 800b330:	4605      	mov	r5, r0
 800b332:	2613      	movs	r6, #19
 800b334:	4630      	mov	r0, r6
 800b336:	4621      	mov	r1, r4
 800b338:	beab      	bkpt	0x00ab
 800b33a:	4606      	mov	r6, r0
 800b33c:	602e      	str	r6, [r5, #0]
 800b33e:	e7ec      	b.n	800b31a <_isatty+0x12>

0800b340 <_init>:
 800b340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b342:	bf00      	nop
 800b344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b346:	bc08      	pop	{r3}
 800b348:	469e      	mov	lr, r3
 800b34a:	4770      	bx	lr

0800b34c <_fini>:
 800b34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b34e:	bf00      	nop
 800b350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b352:	bc08      	pop	{r3}
 800b354:	469e      	mov	lr, r3
 800b356:	4770      	bx	lr
