# -Coverage-Driven-Verification-of-High-Speed-Interface
Full PCIe interface coverage with 20% higher regression throughput using UVM-based strategy; programmed test workflows. Tech: SystemVerilog, UVM, VCS (2025)
