# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/FULL SUBTRECTER
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:26:06 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# ** Error: (vlog-13069) FULL_SUB.v(7): near "xor": syntax error, unexpected xor, expecting ';'.
# ** Warning: FULL_SUB.v(17): (vlog-2275) 'FULL_SUB' already exists and will be overwritten.
# -- Compiling module FULL_SUB
# ** Error: (vlog-13069) FULL_SUB.v(25): near "always": syntax error, unexpected always.
# ** Error: (vlog-13069) FULL_SUB.v(29): near "end": syntax error, unexpected end.
# End time: 11:26:06 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# C:/questasim64_10.7c/win64/vlog failed.
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:26:59 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# ** Error: (vlog-13069) FULL_SUB.v(7): near "xor": syntax error, unexpected xor, expecting ';'.
# ** Warning: FULL_SUB.v(17): (vlog-2275) 'FULL_SUB' already exists and will be overwritten.
# -- Compiling module FULL_SUB
# End time: 11:26:59 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# C:/questasim64_10.7c/win64/vlog failed.
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:27:30 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# ** Warning: FULL_SUB.v(17): (vlog-2275) 'FULL_SUB' already exists and will be overwritten.
# -- Compiling module FULL_SUB
# 
# Top level modules:
# 	--none--
# End time: 11:27:30 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim FULL_SUB_tb
# vsim FULL_SUB_tb 
# Start time: 11:27:54 on Aug 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit FULL_SUB_tb.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 11:27:54 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
ls
# FULL_SUB.v  transcript  work            
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:29:00 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:29:00 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# vsim FULL_SUB_tb 
# Start time: 11:29:05 on Aug 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: FULL_SUB.v(31): (vopt-2123) Missing argument for format specification '%t'.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 11:29:05 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:29:39 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:29:39 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# vsim FULL_SUB_tb 
# Start time: 11:29:42 on Aug 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
add wave *
run -all
# a=0 b=1 cin=1 diff=0 barrow=1 Time=                   0
# a=1 b=1 cin=1 diff=1 barrow=1 Time=                  10
# a=1 b=0 cin=1 diff=0 barrow=1 Time=                  20
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:31:02 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:31:02 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# End time: 11:31:06 on Aug 24,2025, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
# vsim FULL_SUB_tb 
# Start time: 11:31:06 on Aug 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
add wave *
run -all
# a=0 b=1 cin=1 diff=0 barrow=1 Time=0
# a=1 b=1 cin=1 diff=1 barrow=1 Time=10
# a=1 b=0 cin=1 diff=0 barrow=1 Time=20
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:31:52 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:31:52 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# End time: 11:31:56 on Aug 24,2025, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
# vsim FULL_SUB_tb 
# Start time: 11:31:56 on Aug 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
add wave *
run -all
# a=0 b=1 cin=1 diff=0 barrow=1 Time=0
# a=1 b=1 cin=1 diff=1 barrow=1 Time=10
# a=1 b=0 cin=1 diff=0 barrow=1 Time=20
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:32:40 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:32:40 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# End time: 11:32:43 on Aug 24,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim FULL_SUB_tb 
# Start time: 11:32:43 on Aug 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
add wave *
run -all
# a=0 b=1 cin=0 diff=1 barrow=0 Time=0
# a=1 b=1 cin=0 diff=0 barrow=1 Time=10
# a=1 b=0 cin=0 diff=1 barrow=0 Time=30
# a=1 b=1 cin=0 diff=0 barrow=1 Time=40
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/FULL SUBTRECTER/wave.do}
vsim -debugdb FULL_SUB_tb
# End time: 11:35:27 on Aug 24,2025, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
# vsim -debugdb FULL_SUB_tb 
# Start time: 11:35:27 on Aug 24,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
env ..
# sim:/FULL_SUB_tb
env ..
# sim:/FULL_SUB_tb
pwd
# C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/FULL SUBTRECTER
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:42:37 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:42:37 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# End time: 11:42:46 on Aug 24,2025, Elapsed time: 0:07:19
# Errors: 0, Warnings: 2
# vsim FULL_SUB_tb 
# Start time: 11:42:46 on Aug 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
add wave *
run -all
# a=0 b=1 cin=0 diff=1 barrow=1 Time=0
# a=1 b=1 cin=0 diff=0 barrow=x Time=10
# a=1 b=0 cin=0 diff=1 barrow=x Time=30
# a=1 b=1 cin=0 diff=0 barrow=x Time=40
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:46:37 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:46:37 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# End time: 11:46:41 on Aug 24,2025, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
# vsim FULL_SUB_tb 
# Start time: 11:46:41 on Aug 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
add wave *
run -all
# a=0 b=1 cin=0 diff=1 barrow=1 Time=0
# a=1 b=1 cin=0 diff=0 barrow=0 Time=10
# a=1 b=0 cin=0 diff=1 barrow=0 Time=30
# a=1 b=1 cin=0 diff=0 barrow=0 Time=40
vsim -debugdb FULL_SUB_tb
# End time: 11:47:52 on Aug 24,2025, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -debugdb FULL_SUB_tb 
# Start time: 11:47:52 on Aug 24,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/FULL SUBTRECTER/work\_dbcontainer\#64_opt1\__mti.dbg".
# Permission denied. (errno = EACCES)
# FULL_SUB.v(1): Vopt Compiler exiting
# Error loading design
# End time: 11:47:53 on Aug 24,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim -debugdb FULL_SUB_tb
# vsim -debugdb FULL_SUB_tb 
# Start time: 11:48:11 on Aug 24,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/FULL SUBTRECTER/work\_dbcontainer\#64_opt1\__mti.dbg".
# Permission denied. (errno = EACCES)
# FULL_SUB.v(1): Vopt Compiler exiting
# Error loading design
# End time: 11:48:11 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:49:21 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:49:21 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# vsim FULL_SUB_tb 
# Start time: 11:49:33 on Aug 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
run -all
# a=0 b=1 cin=0 diff=1 barrow=1 Time=0
# a=1 b=1 cin=0 diff=0 barrow=0 Time=10
# a=1 b=0 cin=0 diff=1 barrow=0 Time=30
# a=1 b=1 cin=0 diff=0 barrow=0 Time=40
add wave *
run -all
vsim -debugdb FULL_SUB_tb
# End time: 11:50:02 on Aug 24,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -debugdb FULL_SUB_tb 
# Start time: 11:50:02 on Aug 24,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Error: (vopt-31) Unable to unlink file "C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/FULL SUBTRECTER/work\_dbcontainer\#64_opt1\__mti.dbg".
# Permission denied. (errno = EACCES)
# FULL_SUB.v(1): Vopt Compiler exiting
# Error loading design
# End time: 11:50:02 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vlog FULL_SUB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:50:18 on Aug 24,2025
# vlog -reportprogress 300 FULL_SUB.v "+acc" 
# -- Compiling module FULL_SUB
# -- Compiling module FULL_SUB_tb
# 
# Top level modules:
# 	FULL_SUB_tb
# End time: 11:50:18 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim FULL_SUB_tb
# vsim FULL_SUB_tb 
# Start time: 11:50:23 on Aug 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FULL_SUB_tb(fast)
# Loading work.FULL_SUB(fast)
add wave *
run -all
# a=0 b=1 cin=0 diff=1 barrow=1 Time=0
# a=1 b=1 cin=0 diff=0 barrow=0 Time=10
# a=1 b=0 cin=0 diff=1 barrow=0 Time=30
# a=1 b=1 cin=0 diff=0 barrow=0 Time=40
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/FULL SUBTRECTER/wave.do}
quit -sim
# End time: 11:51:35 on Aug 24,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
