INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/project_lab2_seven_segment/project_lab2_seven_segment.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/project_lab2_seven_segment/project_lab2_seven_segment.srcs/sim_2/new/seven_segment_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/project_lab2_seven_segment/project_lab2_seven_segment.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
