$date
	Fri Aug 01 00:02:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PIPO_tb $end
$var wire 8 ! b [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut1 $end
$var wire 1 % clk $end
$var wire 8 & d_in [7:0] $end
$var wire 1 ' rst $end
$var reg 8 ( q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
b0 &
0%
0$
0#
b0 "
bx !
$end
#5
b0 (
b0 !
1#
1%
#10
0#
0%
1$
1'
#15
1#
1%
#20
0#
0%
0$
0'
#25
1#
1%
#30
0#
0%
#35
b11001 (
b11001 !
1#
1%
b11001 "
b11001 &
#40
0#
0%
#45
1#
1%
#50
0#
0%
#55
1#
1%
