// Seed: 2199172714
module module_0 (
    id_1
);
  output wire id_1;
  tri1 id_2 = 1;
endmodule
module module_1;
  always_latch id_1 = 1;
  module_0(
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 id_3
);
  final id_2 = id_3;
  wor id_5 = id_0;
  id_6 :
  assert property (@(posedge 1'b0 or 1) 1'h0) begin
    begin
      if (id_0)
        @(posedge 1 or 1)
        @(posedge 1)
        if (1'd0) id_1 = id_5;
        else @(1) id_6 = 1;
    end
  end
  assign id_6 = id_6;
  wire id_7, id_8;
  assign id_2 = id_6;
  module_0(
      id_8
  );
endmodule
