L 1 "lib\src\stm32f10x_fsmc.c"
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_fsmc.c
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file provides all the FSMC firmware functions.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_fsmc.h"
L 1 ".\lib\inc\stm32f10x_fsmc.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_fsmc.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file contains all the functions prototypes for the
N*                      FSMC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_FSMC_H
N#define __STM32F10x_FSMC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
L 1 ".\lib\inc\stm32f10x_map.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_map.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file contains all the peripheral register's definitions
N*                      and memory mapping.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_MAP_H
N#define __STM32F10x_MAP_H
N
N#ifndef EXT
N  #define EXT extern
N#endif /* EXT */
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_conf.h"
L 1 ".\lib\inc\stm32f10x_conf.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_conf.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : Library configuration file.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_CONF_H
N#define __STM32F10x_CONF_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_type.h"
L 1 ".\lib\inc\stm32f10x_type.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_type.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file contains all the common data types used for the
N*                      STM32F10x firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_TYPE_H
N#define __STM32F10x_TYPE_H
N
N/* Includes ------------------------------------------------------------------*/
N/* Exported types ------------------------------------------------------------*/
Ntypedef signed long  s32;
Ntypedef signed short s16;
Ntypedef signed char  s8;
N
Ntypedef signed long  const sc32;  /* Read Only */
Ntypedef signed short const sc16;  /* Read Only */
Ntypedef signed char  const sc8;   /* Read Only */
N
Ntypedef volatile signed long  vs32;
Ntypedef volatile signed short vs16;
Ntypedef volatile signed char  vs8;
N
Ntypedef volatile signed long  const vsc32;  /* Read Only */
Ntypedef volatile signed short const vsc16;  /* Read Only */
Ntypedef volatile signed char  const vsc8;   /* Read Only */
N
Ntypedef unsigned long  u32;
Ntypedef unsigned short u16;
Ntypedef unsigned char  u8;
N
Ntypedef unsigned long  const uc32;  /* Read Only */
Ntypedef unsigned short const uc16;  /* Read Only */
Ntypedef unsigned char  const uc8;   /* Read Only */
N
Ntypedef volatile unsigned long  vu32;
Ntypedef volatile unsigned short vu16;
Ntypedef volatile unsigned char  vu8;
N
Ntypedef volatile unsigned long  const vuc32;  /* Read Only */
Ntypedef volatile unsigned short const vuc16;  /* Read Only */
Ntypedef volatile unsigned char  const vuc8;   /* Read Only */
N
Ntypedef enum {FALSE = 0, TRUE = !FALSE} bool;
N
Ntypedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
N
Ntypedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
N#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
N
Ntypedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
N
N#define U8_MAX     ((u8)255)
N#define S8_MAX     ((s8)127)
N#define S8_MIN     ((s8)-128)
N#define U16_MAX    ((u16)65535u)
N#define S16_MAX    ((s16)32767)
N#define S16_MIN    ((s16)-32768)
N#define U32_MAX    ((u32)4294967295uL)
N#define S32_MAX    ((s32)2147483647)
N#define S32_MIN    ((s32)-2147483648)
N
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
N
N#endif /* __STM32F10x_TYPE_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 24 ".\lib\inc\stm32f10x_conf.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Uncomment the line below to compile the library in DEBUG mode, this will expanse
N   the "assert_param" macro in the firmware library code (see "Exported macro"
N   section below) */
N/* #define DEBUG    1*/
N
N/* Comment the line below to disable the specific peripheral inclusion */
N/************************************* ADC ************************************/
N#define _ADC
N#define _ADC1
N#define _ADC2
N#define _ADC3
N
N/************************************* BKP ************************************/
N#define _BKP 
N
N/************************************* CAN ************************************/
N#define _CAN
N
N/************************************* CRC ************************************/
N#define _CRC
N
N/************************************* DAC ************************************/
N#define _DAC
N
N/************************************* DBGMCU *********************************/
N#define _DBGMCU
N
N/************************************* DMA ************************************/
N#define _DMA
N#define _DMA1_Channel1
N#define _DMA1_Channel2
N#define _DMA1_Channel3
N#define _DMA1_Channel4
N#define _DMA1_Channel5
N#define _DMA1_Channel6
N#define _DMA1_Channel7
N#define _DMA2_Channel1
N#define _DMA2_Channel2
N#define _DMA2_Channel3
N#define _DMA2_Channel4
N#define _DMA2_Channel5
N
N/************************************* EXTI ***********************************/
N#define _EXTI
N
N/************************************* FLASH and Option Bytes *****************/
N#define _FLASH
N/* Uncomment the line below to enable FLASH program/erase/protections functions,
N   otherwise only FLASH configuration (latency, prefetch, half cycle) functions
N   are enabled */
N #define _FLASH_PROG 
N
N/************************************* FSMC ***********************************/
N#define _FSMC
N
N/************************************* GPIO ***********************************/
N#define _GPIO
N#define _GPIOA
N#define _GPIOB
N#define _GPIOC
N#define _GPIOD
N#define _GPIOE
N#define _GPIOF
N#define _GPIOG
N#define _AFIO
N
N/************************************* I2C ************************************/
N#define _I2C
N#define _I2C1
N#define _I2C2
N
N/************************************* IWDG ***********************************/
N#define _IWDG
N
N/************************************* NVIC ***********************************/
N#define _NVIC
N
N/************************************* PWR ************************************/
N#define _PWR
N
N/************************************* RCC ************************************/
N#define _RCC
N
N/************************************* RTC ************************************/
N#define _RTC
N
N/************************************* SDIO ***********************************/
N#define _SDIO
N
N/************************************* SPI ************************************/
N#define _SPI
N#define _SPI1
N#define _SPI2
N#define _SPI3
N
N/************************************* SysTick ********************************/
N#define _SysTick
N
N/************************************* TIM1 ***********************************/
N#define _TIM1
N
N/************************************* TIM ************************************/
N#define _TIM
N#define _TIM2
N#define _TIM3
N#define _TIM4
N#define _TIM5
N#define _TIM6
N#define _TIM7
N#define _TIM8
N
N/************************************* USART **********************************/
N#define _USART
N#define _USART1
N#define _USART2
N#define _USART3
N#define _UART4
N#define _UART5
N
N/************************************* WWDG ***********************************/
N#define _WWDG
N
N/* In the following line adjust the value of External High Speed oscillator (HSE)
N   used in your application */
N#define HSE_Value    ((u32)8000000) /* Value of the External oscillator in Hz*/
N
N/* Exported macro ------------------------------------------------------------*/
N#ifdef  DEBUG
S/*******************************************************************************
S* Macro Name     : assert_param
S* Description    : The assert_param macro is used for function's parameters check.
S*                  It is used only if the library is compiled in DEBUG mode. 
S* Input          : - expr: If expr is false, it calls assert_failed function
S*                    which reports the name of the source file and the source
S*                    line number of the call that failed. 
S*                    If expr is true, it returns no value.
S* Return         : None
S*******************************************************************************/ 
S  #define assert_param(expr) ((expr) ? (void)0 : assert_failed((u8 *)__FILE__, __LINE__))
S/* Exported functions ------------------------------------------------------- */
S  void assert_failed(u8* file, u32 line);
N#else
N  #define assert_param(expr) ((void)0)
N#endif /* DEBUG */
N
N#endif /* __STM32F10x_CONF_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 29 ".\lib\inc\stm32f10x_map.h" 2
N#include "stm32f10x_type.h"
N#include "cortexm3_macro.h"
L 1 ".\lib\inc\cortexm3_macro.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : cortexm3_macro.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : Header file for cortexm3_macro.s.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __CORTEXM3_MACRO_H
N#define __CORTEXM3_MACRO_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_type.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid __WFI(void);
Nvoid __WFE(void);
Nvoid __SEV(void);
Nvoid __ISB(void);
Nvoid __DSB(void);
Nvoid __DMB(void);
Nvoid __SVC(void);
Nu32 __MRS_CONTROL(void);
Nvoid __MSR_CONTROL(u32 Control);
Nu32 __MRS_PSP(void);
Nvoid __MSR_PSP(u32 TopOfProcessStack);
Nu32 __MRS_MSP(void);
Nvoid __MSR_MSP(u32 TopOfMainStack);
Nvoid __RESETPRIMASK(void);
Nvoid __SETPRIMASK(void);
Nu32 __READ_PRIMASK(void);
Nvoid __RESETFAULTMASK(void);
Nvoid __SETFAULTMASK(void);
Nu32 __READ_FAULTMASK(void);
Nvoid __BASEPRICONFIG(u32 NewPriority);
Nu32 __GetBASEPRI(void);
Nu16 __REV_HalfWord(u16 Data);
Nu32 __REV_Word(u32 Data);
N
N#endif /* __CORTEXM3_MACRO_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 31 ".\lib\inc\stm32f10x_map.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N/******************************************************************************/
N/*                         Peripheral registers structures                    */
N/******************************************************************************/
N
N/*------------------------ Analog to Digital Converter -----------------------*/
Ntypedef struct
N{
N  vu32 SR;	  // ADC状态寄存器 ；
N  vu32 CR1;	  // ADC控制寄存器1 ；
N  vu32 CR2;	  // ADC控制寄存器2 ；
N  vu32 SMPR1; // ADC采样时间寄存器1 ；
N  vu32 SMPR2; // ADC采样时间寄存器2 ；
N  vu32 JOFR1; // ADC注入通道偏移寄存器1 ；
N  vu32 JOFR2; // ADC注入通道偏移寄存器2 ；
N  vu32 JOFR3; // ADC注入通道偏移寄存器3 ；
N  vu32 JOFR4; // ADC注入通道偏移寄存器4 ；
N  vu32 HTR;	 // ADC看门狗高阈值寄存器 ；
N  vu32 LTR;	 // ADC看门狗低阈值寄存器 ；
N  vu32 SQR1; // ADC规则序列寄存器1 ；
N  vu32 SQR2; // ADC规则序列寄存器2 ；
N  vu32 SQR3; // ADC规则序列寄存器3 ；
N  vu32 JSQR; // ADC注入序列寄存器 ；
N  vu32 JDR1; // ADC规则数据寄存器1 ；
N  vu32 JDR2; // ADC规则数据寄存器2 ；
N  vu32 JDR3; // ADC规则数据寄存器3 ；
N  vu32 JDR4; // ADC规则数据寄存器4 ；
N  vu32 DR;	 // 规则数据寄存器 ;
N} ADC_TypeDef;
N
N/*------------------------ Backup Registers ----------------------------------*/
Ntypedef struct
N{
N  u32  RESERVED0;
N  vu16 DR1;		   // 数据后备寄存器 1 ； 
N  u16  RESERVED1;
N  vu16 DR2;		   // 数据后备寄存器 2 ；
N  u16  RESERVED2;
N  vu16 DR3;		   // 数据后备寄存器 3 ；
N  u16  RESERVED3;
N  vu16 DR4;		   // 数据后备寄存器 4 ；
N  u16  RESERVED4;
N  vu16 DR5;		   // 数据后备寄存器 5 ；
N  u16  RESERVED5;
N  vu16 DR6;		   // 数据后备寄存器 6 ；
N  u16  RESERVED6;
N  vu16 DR7;		   // 数据后备寄存器 7 ；
N  u16  RESERVED7;
N  vu16 DR8;		   // 数据后备寄存器 8 ；
N  u16  RESERVED8;
N  vu16 DR9;		   // 数据后备寄存器 9 ；
N  u16  RESERVED9;
N  vu16 DR10;	   // 数据后备寄存器 10 ；
N  u16  RESERVED10; 
N  vu16 RTCCR;	   // RTC时钟校准寄存器 ；
N  u16  RESERVED11;
N  vu16 CR;		   // 后备控制寄存器 ；
N  u16  RESERVED12;
N  vu16 CSR;		   // 后备控制状态寄存器 ；
N  u16  RESERVED13[5];
N  vu16 DR11;
N  u16  RESERVED14;
N  vu16 DR12;
N  u16  RESERVED15;
N  vu16 DR13;
N  u16  RESERVED16;
N  vu16 DR14;
N  u16  RESERVED17;
N  vu16 DR15;
N  u16  RESERVED18;
N  vu16 DR16;
N  u16  RESERVED19;
N  vu16 DR17;
N  u16  RESERVED20;
N  vu16 DR18;
N  u16  RESERVED21;
N  vu16 DR19;
N  u16  RESERVED22;
N  vu16 DR20;				  
N  u16  RESERVED23;
N  vu16 DR21;
N  u16  RESERVED24;
N  vu16 DR22;
N  u16  RESERVED25;
N  vu16 DR23;
N  u16  RESERVED26;
N  vu16 DR24;
N  u16  RESERVED27;
N  vu16 DR25;
N  u16  RESERVED28;
N  vu16 DR26;
N  u16  RESERVED29;
N  vu16 DR27;
N  u16  RESERVED30;
N  vu16 DR28;
N  u16  RESERVED31;
N  vu16 DR29;
N  u16  RESERVED32;
N  vu16 DR30;
N  u16  RESERVED33; 
N  vu16 DR31;
N  u16  RESERVED34;
N  vu16 DR32;
N  u16  RESERVED35;
N  vu16 DR33;
N  u16  RESERVED36;
N  vu16 DR34;
N  u16  RESERVED37;
N  vu16 DR35;
N  u16  RESERVED38;
N  vu16 DR36;
N  u16  RESERVED39;
N  vu16 DR37;
N  u16  RESERVED40;
N  vu16 DR38;
N  u16  RESERVED41;
N  vu16 DR39;
N  u16  RESERVED42;
N  vu16 DR40;
N  u16  RESERVED43;
N  vu16 DR41;
N  u16  RESERVED44;
N  vu16 DR42;
N  u16  RESERVED45;    
N} BKP_TypeDef;
N
N/*------------------------ Controller Area Network ---------------------------*/
Ntypedef struct
N{
N  vu32 TIR;
N  vu32 TDTR;
N  vu32 TDLR;
N  vu32 TDHR;
N} CAN_TxMailBox_TypeDef;
N
Ntypedef struct
N{
N  vu32 RIR;
N  vu32 RDTR;
N  vu32 RDLR;
N  vu32 RDHR;
N} CAN_FIFOMailBox_TypeDef;
N
Ntypedef struct
N{
N  vu32 FR1;
N  vu32 FR2;
N} CAN_FilterRegister_TypeDef;
N
Ntypedef struct
N{
N  vu32 MCR;
N  vu32 MSR;
N  vu32 TSR;
N  vu32 RF0R;
N  vu32 RF1R;
N  vu32 IER;
N  vu32 ESR;
N  vu32 BTR;
N  u32  RESERVED0[88];
N  CAN_TxMailBox_TypeDef sTxMailBox[3];
N  CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
N  u32  RESERVED1[12];
N  vu32 FMR;
N  vu32 FM1R;
N  u32  RESERVED2;
N  vu32 FS1R;
N  u32  RESERVED3;
N  vu32 FFA1R;
N  u32  RESERVED4;
N  vu32 FA1R;
N  u32  RESERVED5[8];
N  CAN_FilterRegister_TypeDef sFilterRegister[14];
N} CAN_TypeDef;
N
N/*------------------------ CRC calculation unit ------------------------------*/
Ntypedef struct
N{
N  vu32 DR;
N  vu8  IDR;
N  u8   RESERVED0;
N  u16  RESERVED1;
N  vu32 CR;
N} CRC_TypeDef;
N
N
N/*------------------------ Digital to Analog Converter -----------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 SWTRIGR;
N  vu32 DHR12R1;
N  vu32 DHR12L1;
N  vu32 DHR8R1;
N  vu32 DHR12R2;
N  vu32 DHR12L2;
N  vu32 DHR8R2;
N  vu32 DHR12RD;
N  vu32 DHR12LD;
N  vu32 DHR8RD;
N  vu32 DOR1;
N  vu32 DOR2;
N} DAC_TypeDef;
N
N/*------------------------ Debug MCU -----------------------------------------*/
Ntypedef struct
N{
N  vu32 IDCODE;
N  vu32 CR;	
N}DBGMCU_TypeDef;
N
N/*------------------------ DMA Controller ------------------------------------*/
Ntypedef struct
N{
N  vu32 CCR;	   // DMA通道X设置寄存器 ；
N  vu32 CNDTR;  // DMA通道X待传输数据数目寄存器 ；
N  vu32 CPAR;   // DMA通道X外设地址寄存器 ；
N  vu32 CMAR;   // DMA通道X内存地址寄存器 ；
N} DMA_Channel_TypeDef;
N
Ntypedef struct
N{
N  vu32 ISR;	   // DMA中断状态寄存器 ；
N  vu32 IFCR;   // DMA中断标志位清除寄存器 ；
N} DMA_TypeDef;
N
N/*------------------------ External Interrupt/Event Controller ---------------*/
Ntypedef struct
N{
N  vu32 IMR;	  // 中断屏蔽寄存器 ；
N  vu32 EMR;	  // 事件屏蔽寄存器 ；
N  vu32 RTSR;  // 上升沿触发选择寄存器 ；
N  vu32 FTSR;  // 下降沿触发选择寄存器 ；
N  vu32 SWIER; // 软件中断事件寄存器 ；
N  vu32 PR;	  // 挂起寄存器 ；
N} EXTI_TypeDef;
N
N/*------------------------ FLASH and Option Bytes Registers ------------------*/
Ntypedef struct
N{
N  vu32 ACR;	    // FLASH访问控制寄存器 ；
N  vu32 KEYR;    // FPEC密钥寄存器 ；
N  vu32 OPTKEYR;	// 选择字节密钥寄存器 ；
N  vu32 SR;		// FLASH状态寄存器 ；
N  vu32 CR;		// FLASH控制寄存器 ；
N  vu32 AR;		// FLASH地址寄存器 ；
N  vu32 RESERVED; //
N  vu32 OBR;		// 选择字节和状态寄存器 ；
N  vu32 WRPR;	// 选择字节写保护寄存器 ；
N} FLASH_TypeDef;
N
Ntypedef struct
N{
N  vu16 RDP;	  // 读出选择字节 ；
N  vu16 USER;  // 用户选择字节 ；
N  vu16 Data0; // Data0选择字节 ；
N  vu16 Data1; // Data1选择字节 ；
N  vu16 WRP0;  // 写保护0选择字节 ；
N  vu16 WRP1;  // 写保护1选择字节
N  vu16 WRP2;  // 写保护2选择字节
N  vu16 WRP3;  // 写保护3选择字节
N} OB_TypeDef;
N
N/*------------------------ Flexible Static Memory Controller -----------------*/
Ntypedef struct
N{
N  vu32 BTCR[8];   
N} FSMC_Bank1_TypeDef; 
N
Ntypedef struct
N{
N  vu32 BWTR[7];
N} FSMC_Bank1E_TypeDef;
N
Ntypedef struct
N{
N  vu32 PCR2;
N  vu32 SR2;
N  vu32 PMEM2;
N  vu32 PATT2;
N  u32  RESERVED0;   
N  vu32 ECCR2; 
N} FSMC_Bank2_TypeDef;  
N
Ntypedef struct
N{
N  vu32 PCR3;
N  vu32 SR3;
N  vu32 PMEM3;
N  vu32 PATT3;
N  u32  RESERVED0;   
N  vu32 ECCR3; 
N} FSMC_Bank3_TypeDef; 
N
Ntypedef struct
N{
N  vu32 PCR4;
N  vu32 SR4;
N  vu32 PMEM4;
N  vu32 PATT4;
N  vu32 PIO4; 
N} FSMC_Bank4_TypeDef; 
N
N/*------------------------ General Purpose and Alternate Function IO ---------*/
Ntypedef struct
N{
N  vu32 CRL;	  // 端口配置低寄存器 ；
N  vu32 CRH;	  // 端口配置高寄存器 ；
N  vu32 IDR;	  // 端口输入数据寄存器 ；
N  vu32 ODR;	  // 端口输出数据寄存器 ；
N  vu32 BSRR;  // 端口位设置/复位寄存器 ；
N  vu32 BRR;	  // 端口位复位寄存器 ；
N  vu32 LCKR;  // 端口配置锁定寄存器 ；
N} GPIO_TypeDef;
N
Ntypedef struct
N{
N  vu32 EVCR;     // 事件控制寄存器 ；
N  vu32 MAPR;	 // 复用重映射和调试I/O配置寄存器 ；
N  vu32 EXTICR[4];// 外部中断线路0-15配置寄存器 ；
N} AFIO_TypeDef;
N
N/*------------------------ Inter-integrated Circuit Interface ----------------*/
Ntypedef struct
N{
N  vu16 CR1;
N  u16  RESERVED0;
N  vu16 CR2;
N  u16  RESERVED1;
N  vu16 OAR1;
N  u16  RESERVED2;
N  vu16 OAR2;
N  u16  RESERVED3;
N  vu16 DR;
N  u16  RESERVED4;
N  vu16 SR1;
N  u16  RESERVED5;
N  vu16 SR2;
N  u16  RESERVED6;
N  vu16 CCR;
N  u16  RESERVED7;
N  vu16 TRISE;
N  u16  RESERVED8;
N} I2C_TypeDef;
N
N/*------------------------ Independent WATCHDOG ------------------------------*/
Ntypedef struct
N{
N  vu32 KR;	// IWDG键值寄存器 ；
N  vu32 PR;	// IWDG预分频寄存器 ；
N  vu32 RLR;	// IWDG重装载寄存器 ；
N  vu32 SR;	// IWDG状态寄存器 ；
N} IWDG_TypeDef;
N
N/*------------------------ Nested Vectored Interrupt Controller --------------*/
Ntypedef struct
N{
N  vu32 ISER[2];		  //
N  u32  RESERVED0[30]; //
N  vu32 ICER[2];		  //
N  u32  RSERVED1[30];  //
N  vu32 ISPR[2];		  //
N  u32  RESERVED2[30];
N  vu32 ICPR[2];
N  u32  RESERVED3[30];
N  vu32 IABR[2];
N  u32  RESERVED4[62];
N  vu32 IPR[15];
N} NVIC_TypeDef;
N
Ntypedef struct
N{
N  vuc32 CPUID;	 // CPU ID 基寄存器 ;
N  vu32 ICSR;	 //
N  vu32 VTOR;	 //
N  vu32 AIRCR;	 //
N  vu32 SCR;
N  vu32 CCR;
N  vu32 SHPR[3];
N  vu32 SHCSR;
N  vu32 CFSR;
N  vu32 HFSR;
N  vu32 DFSR;
N  vu32 MMFAR;
N  vu32 BFAR;
N  vu32 AFSR;
N} SCB_TypeDef;
N
N/*------------------------ Power Control -------------------------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 CSR;
N} PWR_TypeDef;
N
N/*------------------------ Reset and Clock Control ---------------------------*/
Ntypedef struct
N{
N  vu32 CR;	     // 时钟控制寄存器 ；
N  vu32 CFGR;	 // 时钟配置寄存器 ；
N  vu32 CIR;		 // 时钟中断寄存器 ；
N  vu32 APB2RSTR; // APB2外设复位寄存器 ；
N  vu32 APB1RSTR; // APB1外设复位寄存器 ；
N  vu32 AHBENR;	 // AHB外设时钟使能寄存器 ；
N  vu32 APB2ENR;	 // APB2外设时钟使能寄存器 ；
N  vu32 APB1ENR;	 // APB1外设时钟使能寄存器 ；
N  vu32 BDCR;	 // 备份域控制寄存器 ；
N  vu32 CSR;		 // 控制/状态寄存器 ；
N} RCC_TypeDef;
N
N/*------------------------ Real-Time Clock -----------------------------------*/
Ntypedef struct
N{
N  vu16 CRH;	      // 控制寄存器高位 ；
N  u16  RESERVED0; //
N  vu16 CRL;		  // 控制寄存器低位 ；
N  u16  RESERVED1; //
N  vu16 PRLH;	  // 预分频装载寄存器高位 ；
N  u16  RESERVED2; //
N  vu16 PRLL;	  // 预分频装载寄存器低位 ；
N  u16  RESERVED3; //
N  vu16 DIVH;	  // 预分频分频因子寄存器高位 ；
N  u16  RESERVED4; //
N  vu16 DIVL;	  // 预分频分频因子寄存器低位 ；
N  u16  RESERVED5; //
N  vu16 CNTH;	  // 计数器寄存器高位 ；
N  u16  RESERVED6; //
N  vu16 CNTL;	  // 计数器寄存器低位 ；
N  u16  RESERVED7; //
N  vu16 ALRH;	  // 闹钟寄存器高位 ；
N  u16  RESERVED8; //
N  vu16 ALRL;	  // 闹钟寄存器低位 ；
N  u16  RESERVED9; //
N} RTC_TypeDef;
N
N/*------------------------ SD host Interface ---------------------------------*/
Ntypedef struct
N{
N  vu32 POWER;
N  vu32 CLKCR;
N  vu32 ARG;
N  vu32 CMD;
N  vuc32 RESPCMD;
N  vuc32 RESP1;
N  vuc32 RESP2;
N  vuc32 RESP3;
N  vuc32 RESP4;
N  vu32 DTIMER;
N  vu32 DLEN;
N  vu32 DCTRL;
N  vuc32 DCOUNT;
N  vuc32 STA;
N  vu32 ICR;
N  vu32 MASK;
N  u32  RESERVED0[2];
N  vuc32 FIFOCNT;
N  u32  RESERVED1[13];
N  vu32 FIFO;
N} SDIO_TypeDef;
N
N/*------------------------ Serial Peripheral Interface -----------------------*/
Ntypedef struct
N{
N  vu16 CR1;	      // SPI控制寄存器1 ；
N  u16  RESERVED0;
N  vu16 CR2;		  // SPI控制寄存器2 ；
N  u16  RESERVED1;
N  vu16 SR;		  // SPI状态寄存器 ；
N  u16  RESERVED2;
N  vu16 DR;		  // SPI数据寄存器 ；
N  u16  RESERVED3;
N  vu16 CRCPR;	  // SPI CRC多项式寄存器 ；
N  u16  RESERVED4;
N  vu16 RXCRCR;	  // SPI接收CRC寄存器 ；
N  u16  RESERVED5;
N  vu16 TXCRCR;	  // SPI发送CRC寄存器 ；
N  u16  RESERVED6;
N  vu16 I2SCFGR;
N  u16  RESERVED7;
N  vu16 I2SPR;
N  u16  RESERVED8;  
N} SPI_TypeDef;
N
N/*------------------------ SystemTick ----------------------------------------*/
Ntypedef struct
N{
N  vu32 CTRL;   // SysTick控制和状态寄存器 ；
N  vu32 LOAD;   // SysTick重装载值寄存器 ；
N  vu32 VAL;	   // SysTick当前值寄存器 ；
N  vuc32 CALIB; // SysTick校准值寄存器 ；
N} SysTick_TypeDef;
N
N/*------------------------ Advanced Control Timer ----------------------------*/
Ntypedef struct
N{
N  vu16 CR1;		  // 控制寄存器1 ；
N  u16  RESERVED0; 
N  vu16 CR2;		  // 控制寄存器2 ；
N  u16  RESERVED1; 
N  vu16 SMCR;	  // 从模式控制寄存器 ；
N  u16  RESERVED2;
N  vu16 DIER;	  // DMA/中断使能寄存器 ；
N  u16  RESERVED3;
N  vu16 SR;		  // 状态寄存器 ；
N  u16  RESERVED4;
N  vu16 EGR;		  // 事件产生寄存器 ；
N  u16  RESERVED5;
N  vu16 CCMR1;	  // 捕获/比较模式寄存器1 ；
N  u16  RESERVED6;
N  vu16 CCMR2;	  // 捕获/比较模式寄存器2 ；
N  u16  RESERVED7;
N  vu16 CCER;	  // 捕获/比较使能寄存器 ；
N  u16  RESERVED8;
N  vu16 CNT;		  // 计数器寄存器 ；
N  u16  RESERVED9;
N  vu16 PSC;		  // 预分频寄存器 ；
N  u16  RESERVED10;
N  vu16 ARR;		  // 自动重装载寄存器 ；
N  u16  RESERVED11;
N  vu16 RCR;		  // 周期计数寄存器 ；
N  u16  RESERVED12;
N  vu16 CCR1;	  // 捕获/比较寄存器1 ；
N  u16  RESERVED13;
N  vu16 CCR2;	  // 捕获/比较寄存器2 ；
N  u16  RESERVED14;
N  vu16 CCR3;	  // 捕获/比较寄存器3 ；
N  u16  RESERVED15;
N  vu16 CCR4;	  // 捕获/比较寄存器4 ；
N  u16  RESERVED16;
N  vu16 BDTR;	  // 刹车和死区寄存器 ；
N  u16  RESERVED17;
N  vu16 DCR;		  // DMA控制寄存器 ；
N  u16  RESERVED18;
N  vu16 DMAR;	  // 连续模式的DMA地址寄存器 ；
N  u16  RESERVED19;
N} TIM1_TypeDef;
N
N/*------------------------ TIM -----------------------------------------------*/
Ntypedef struct
N{
N  vu16 CR1;		// 控制寄存器1 ；
N  u16 RESERVED0;
N  vu16 CR2;	   // 控制寄存器2 ；
N  u16 RESERVED1;
N  vu16 SMCR;   // 从模式控制寄存器 ；
N  u16 RESERVED2;
N  vu16 DIER;   // DMA/中断使能寄存器 ；
N  u16 RESERVED3;
N  vu16 SR;		// 状态寄存器 ；
N  u16 RESERVED4;
N  vu16 EGR;		// 事件产生寄存器 ；
N  u16 RESERVED5;
N  vu16 CCMR1;  // 捕获/比较模式寄存器1 ；
N  u16 RESERVED6;
N  vu16 CCMR2;  // 捕获/比较模式寄存器2 ；
N  u16 RESERVED7;
N  vu16 CCER;  // 捕获/比较使能寄存器 ；
N  u16 RESERVED8;
N  vu16 CNT;	  // 计数器寄存器 ；
N  u16 RESERVED9;
N  vu16 PSC;	  // 预分频寄存器 ；
N  u16 RESERVED10;
N  vu16 ARR;	  // 自动重装载寄存器 ；
N  u16 RESERVED11[3];
N  vu16 CCR1;  // 捕获/比较寄存器1 ；
N  u16 RESERVED12;
N  vu16 CCR2;  // 捕获/比较寄存器2 ；
N  u16 RESERVED13;
N  vu16 CCR3;  // 捕获/比较寄存器3 ；
N  u16 RESERVED14;
N  vu16 CCR4;  // 捕获/比较寄存器4 ；
N  u16 RESERVED15[3];
N  vu16 DCR;	  // DMA控制寄存器 ；
N  u16 RESERVED16;
N  vu16 DMAR;  // 连续模式的DMA地址寄存器 ；
N  u16 RESERVED17; 
N 
N  vu16 RCR;		  // 周期计数寄存器 ；
N  vu16 BDTR;	  // 刹车和死区寄存器 ；
N} TIM_TypeDef;
N
N/*----------------- Universal Synchronous Asynchronous Receiver Transmitter --*/
Ntypedef struct
N{
N  vu16 SR;		 // USART状态寄存器 ；
N  u16  RESERVED0;
N  vu16 DR;		 // USART数据寄存器 ；
N  u16  RESERVED1;
N  vu16 BRR;		 // USART波特率寄存器 ；
N  u16  RESERVED2;
N  vu16 CR1;		 // USART控制寄存器1 ；
N  u16  RESERVED3;
N  vu16 CR2;		 // USART控制寄存器2 ；
N  u16  RESERVED4;
N  vu16 CR3;		 // USART控制寄存器3 ；
N  u16  RESERVED5;
N  vu16 GTPR;	 // USART保护时间和预分频寄存器 ；
N  u16  RESERVED6;
N} USART_TypeDef;
N
N/*------------------------ Window WATCHDOG -----------------------------------*/
Ntypedef struct
N{
N  vu32 CR;	// WWDG控制寄存器 ；
N  vu32 CFR;	// WWDG设置寄存器 ；
N  vu32 SR;  // WWDG状态寄存器 ；
N} WWDG_TypeDef;
N
N/******************************************************************************/
N/*                         Peripheral memory map                              */
N/******************************************************************************/
N/* Peripheral and SRAM base address in the alias region */
N#define PERIPH_BB_BASE        ((u32)0x42000000)
N#define SRAM_BB_BASE          ((u32)0x22000000)
N
N/* Peripheral and SRAM base address in the bit-band region */
N#define SRAM_BASE             ((u32)0x20000000)
N#define PERIPH_BASE           ((u32)0x40000000)
N
N/* FSMC registers base address */
N#define FSMC_R_BASE           ((u32)0xA0000000)
N
N/* Peripheral memory map */
N#define APB1PERIPH_BASE       PERIPH_BASE
N#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)
N#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)
N
N#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)
N#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)
N#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)
N#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)
N#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)
N#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)
N#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)
N#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)
N#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)
N#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)
N#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)
N#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)
N#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)
N#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)
N#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)
N#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)
N#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)
N#define CAN_BASE              (APB1PERIPH_BASE + 0x6400)
N#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)
N#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)
N#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)
N
N#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)
N#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)
N#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)
N#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)
N#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)
N#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)
N#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)
N#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)
N#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)
N#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)
N#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)
N#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)
N#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)
N#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)
N#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)
N#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)
N
N#define SDIO_BASE             (PERIPH_BASE + 0x18000)
N
N#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)
N#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)
N#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)
N#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)
N#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)
N#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)
N#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)
N#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)
N#define DMA2_BASE             (AHBPERIPH_BASE + 0x0400)
N#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x0408)
N#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x041C)
N#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x0430)
N#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x0444)
N#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x0458)
N#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)
N#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)
N
N/* Flash registers base address */
N#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000)
N/* Flash Option Bytes base address */
N#define OB_BASE               ((u32)0x1FFFF800)
N
N/* FSMC Bankx registers base address */
N#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000)
N#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104)
N#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060)
N#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080)
N#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0)
N
N/* Debug MCU registers base address */
N#define DBGMCU_BASE          ((u32)0xE0042000)
N
N/* System Control Space memory map */
N#define SCS_BASE              ((u32)0xE000E000)
N
N#define SysTick_BASE          (SCS_BASE + 0x0010)
N#define NVIC_BASE             (SCS_BASE + 0x0100)
N#define SCB_BASE              (SCS_BASE + 0x0D00)
N
N/******************************************************************************/
N/*                         Peripheral declaration                             */
N/******************************************************************************/
N
N/*------------------------ Non Debug Mode ------------------------------------*/
N#ifndef DEBUG
N#ifdef _TIM2
N  #define TIM2                ((TIM_TypeDef *) TIM2_BASE)
N#endif /*_TIM2 */
N
N#ifdef _TIM3
N  #define TIM3                ((TIM_TypeDef *) TIM3_BASE)
N#endif /*_TIM3 */
N
N#ifdef _TIM4
N  #define TIM4                ((TIM_TypeDef *) TIM4_BASE)
N#endif /*_TIM4 */
N
N#ifdef _TIM5
N  #define TIM5                ((TIM_TypeDef *) TIM5_BASE)
N#endif /*_TIM5 */
N
N#ifdef _TIM6
N  #define TIM6                ((TIM_TypeDef *) TIM6_BASE)
N#endif /*_TIM6 */
N
N#ifdef _TIM7
N  #define TIM7                ((TIM_TypeDef *) TIM7_BASE)
N#endif /*_TIM7 */
N
N#ifdef _RTC
N  #define RTC                 ((RTC_TypeDef *) RTC_BASE)
N#endif /*_RTC */
N
N#ifdef _WWDG
N  #define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
N#endif /*_WWDG */
N
N#ifdef _IWDG
N  #define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
N#endif /*_IWDG */
N
N#ifdef _SPI2
N  #define SPI2                ((SPI_TypeDef *) SPI2_BASE)
N#endif /*_SPI2 */
N
N#ifdef _SPI3
N  #define SPI3                ((SPI_TypeDef *) SPI3_BASE)
N#endif /*_SPI3 */
N
N#ifdef _USART2
N  #define USART2              ((USART_TypeDef *) USART2_BASE)
N#endif /*_USART2 */
N
N#ifdef _USART3
N  #define USART3              ((USART_TypeDef *) USART3_BASE)
N#endif /*_USART3 */
N
N#ifdef _UART4
N  #define UART4              ((USART_TypeDef *) UART4_BASE)
N#endif /*_UART4 */
N
N#ifdef _UART5
N  #define UART5              ((USART_TypeDef *) UART5_BASE)
N#endif /*_USART5 */
N
N#ifdef _I2C1
N  #define I2C1                ((I2C_TypeDef *) I2C1_BASE)
N#endif /*_I2C1 */
N
N#ifdef _I2C2
N  #define I2C2                ((I2C_TypeDef *) I2C2_BASE)
N#endif /*_I2C2 */
N
N#ifdef _CAN
N  #define CAN                 ((CAN_TypeDef *) CAN_BASE)
N#endif /*_CAN */
N
N#ifdef _BKP
N  #define BKP                 ((BKP_TypeDef *) BKP_BASE)
N#endif /*_BKP */
N
N#ifdef _PWR
N  #define PWR                 ((PWR_TypeDef *) PWR_BASE)
N#endif /*_PWR */
N
N#ifdef _DAC
N  #define DAC                 ((DAC_TypeDef *) DAC_BASE)
N#endif /*_DAC */
N
N#ifdef _AFIO
N  #define AFIO                ((AFIO_TypeDef *) AFIO_BASE)
N#endif /*_AFIO */
N
N#ifdef _EXTI
N  #define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
N#endif /*_EXTI */
N
N#ifdef _GPIOA
N  #define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
N#endif /*_GPIOA */
N
N#ifdef _GPIOB
N  #define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
N#endif /*_GPIOB */
N
N#ifdef _GPIOC
N  #define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
N#endif /*_GPIOC */
N
N#ifdef _GPIOD
N  #define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
N#endif /*_GPIOD */
N
N#ifdef _GPIOE
N  #define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
N#endif /*_GPIOE */
N
N#ifdef _GPIOF
N  #define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
N#endif /*_GPIOF */
N
N#ifdef _GPIOG
N  #define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)
N#endif /*_GPIOG */
N
N#ifdef _ADC1
N  #define ADC1                ((ADC_TypeDef *) ADC1_BASE)
N#endif /*_ADC1 */
N
N#ifdef _ADC2
N  #define ADC2                ((ADC_TypeDef *) ADC2_BASE)
N#endif /*_ADC2 */
N
N#ifdef _TIM1
N  #define TIM1                ((TIM1_TypeDef *) TIM1_BASE)
N#endif /*_TIM1 */
N
N#ifdef _SPI1
N  #define SPI1                ((SPI_TypeDef *) SPI1_BASE)
N#endif /*_SPI1 */
N
N#ifdef _TIM8
N  #define TIM8                ((TIM_TypeDef *) TIM8_BASE)
N#endif /*_TIM8 */
N
N#ifdef _USART1
N  #define USART1              ((USART_TypeDef *) USART1_BASE)
N#endif /*_USART1 */
N
N#ifdef _ADC3
N  #define ADC3                ((ADC_TypeDef *) ADC3_BASE)
N#endif /*_ADC3 */
N
N#ifdef _SDIO
N  #define SDIO                ((SDIO_TypeDef *) SDIO_BASE)
N#endif /*_SDIO */
N
N#ifdef _DMA
N  #define DMA1                ((DMA_TypeDef *) DMA1_BASE)
N  #define DMA2                ((DMA_TypeDef *) DMA2_BASE)
N#endif /*_DMA */
N
N#ifdef _DMA1_Channel1
N  #define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
N#endif /*_DMA1_Channel1 */
N
N#ifdef _DMA1_Channel2
N  #define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
N#endif /*_DMA1_Channel2 */
N
N#ifdef _DMA1_Channel3
N  #define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
N#endif /*_DMA1_Channel3 */
N
N#ifdef _DMA1_Channel4
N  #define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
N#endif /*_DMA1_Channel4 */
N
N#ifdef _DMA1_Channel5
N  #define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
N#endif /*_DMA1_Channel5 */
N
N#ifdef _DMA1_Channel6
N  #define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
N#endif /*_DMA1_Channel6 */
N
N#ifdef _DMA1_Channel7
N  #define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
N#endif /*_DMA1_Channel7 */
N
N#ifdef _DMA2_Channel1
N  #define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
N#endif /*_DMA2_Channel1 */
N
N#ifdef _DMA2_Channel2
N  #define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
N#endif /*_DMA2_Channel2 */
N
N#ifdef _DMA2_Channel3
N  #define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
N#endif /*_DMA2_Channel3 */
N
N#ifdef _DMA2_Channel4
N  #define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
N#endif /*_DMA2_Channel4 */
N
N#ifdef _DMA2_Channel5
N  #define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
N#endif /*_DMA2_Channel5 */
N
N#ifdef _RCC
N  #define RCC                 ((RCC_TypeDef *) RCC_BASE)
N#endif /*_RCC */
N
N#ifdef _CRC
N  #define CRC                 ((CRC_TypeDef *) CRC_BASE)
N#endif /*_CRC */
N
N#ifdef _FLASH
N  #define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
N  #define OB                  ((OB_TypeDef *) OB_BASE) 
N#endif /*_FLASH */
N
N#ifdef _FSMC
N  #define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
N  #define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
N  #define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
N  #define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
N  #define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
N#endif /*_FSMC */
N
N#ifdef _DBGMCU
N  #define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
N#endif /*_DBGMCU */
N
N#ifdef _SysTick
N  #define SysTick             ((SysTick_TypeDef *) SysTick_BASE)
N#endif /*_SysTick */
N
N#ifdef _NVIC
N  #define NVIC                ((NVIC_TypeDef *) NVIC_BASE)
N  #define SCB                 ((SCB_TypeDef *) SCB_BASE)  
N#endif /*_NVIC */
N
N/*------------------------ Debug Mode ----------------------------------------*/
N#else   /* DEBUG */
S#ifdef _TIM2
S  EXT TIM_TypeDef             *TIM2;
S#endif /*_TIM2 */
S
S#ifdef _TIM3
S  EXT TIM_TypeDef             *TIM3;
S#endif /*_TIM3 */
S
S#ifdef _TIM4
S  EXT TIM_TypeDef             *TIM4;
S#endif /*_TIM4 */
S
S#ifdef _TIM5
S  EXT TIM_TypeDef             *TIM5;
S#endif /*_TIM5 */
S
S#ifdef _TIM6
S  EXT TIM_TypeDef             *TIM6;
S#endif /*_TIM6 */
S
S#ifdef _TIM7
S  EXT TIM_TypeDef             *TIM7;
S#endif /*_TIM7 */
S
S#ifdef _RTC
S  EXT RTC_TypeDef             *RTC;
S#endif /*_RTC */
S
S#ifdef _WWDG
S  EXT WWDG_TypeDef            *WWDG;
S#endif /*_WWDG */
S
S#ifdef _IWDG
S  EXT IWDG_TypeDef            *IWDG;
S#endif /*_IWDG */
S
S#ifdef _SPI2
S  EXT SPI_TypeDef             *SPI2;
S#endif /*_SPI2 */
S
S#ifdef _SPI3
S  EXT SPI_TypeDef             *SPI3;
S#endif /*_SPI3 */
S
S#ifdef _USART2
S  EXT USART_TypeDef           *USART2;
S#endif /*_USART2 */
S
S#ifdef _USART3
S  EXT USART_TypeDef           *USART3;
S#endif /*_USART3 */
S
S#ifdef _UART4
S  EXT USART_TypeDef           *UART4;
S#endif /*_UART4 */
S
S#ifdef _UART5
S  EXT USART_TypeDef           *UART5;
S#endif /*_UART5 */
S
S#ifdef _I2C1
S  EXT I2C_TypeDef             *I2C1;
S#endif /*_I2C1 */
S
S#ifdef _I2C2
S  EXT I2C_TypeDef             *I2C2;
S#endif /*_I2C2 */
S
S#ifdef _CAN
S  EXT CAN_TypeDef             *CAN;
S#endif /*_CAN */
S
S#ifdef _BKP
S  EXT BKP_TypeDef             *BKP;
S#endif /*_BKP */
S
S#ifdef _PWR
S  EXT PWR_TypeDef             *PWR;
S#endif /*_PWR */
S
S#ifdef _DAC
S  EXT DAC_TypeDef             *DAC;
S#endif /*_DAC */
S
S#ifdef _AFIO
S  EXT AFIO_TypeDef            *AFIO;
S#endif /*_AFIO */
S
S#ifdef _EXTI
S  EXT EXTI_TypeDef            *EXTI;
S#endif /*_EXTI */
S
S#ifdef _GPIOA
S  EXT GPIO_TypeDef            *GPIOA;
S#endif /*_GPIOA */
S
S#ifdef _GPIOB
S  EXT GPIO_TypeDef            *GPIOB;
S#endif /*_GPIOB */
S
S#ifdef _GPIOC
S  EXT GPIO_TypeDef            *GPIOC;
S#endif /*_GPIOC */
S
S#ifdef _GPIOD
S  EXT GPIO_TypeDef            *GPIOD;
S#endif /*_GPIOD */
S
S#ifdef _GPIOE
S  EXT GPIO_TypeDef            *GPIOE;
S#endif /*_GPIOE */
S
S#ifdef _GPIOF
S  EXT GPIO_TypeDef            *GPIOF;
S#endif /*_GPIOF */
S
S#ifdef _GPIOG
S  EXT GPIO_TypeDef            *GPIOG;
S#endif /*_GPIOG */
S
S#ifdef _ADC1
S  EXT ADC_TypeDef             *ADC1;
S#endif /*_ADC1 */
S
S#ifdef _ADC2
S  EXT ADC_TypeDef             *ADC2;
S#endif /*_ADC2 */
S
S#ifdef _TIM1
S  EXT TIM_TypeDef             *TIM1;
S#endif /*_TIM1 */
S
S#ifdef _SPI1
S  EXT SPI_TypeDef             *SPI1;
S#endif /*_SPI1 */
S
S#ifdef _TIM8
S  EXT TIM_TypeDef             *TIM8;
S#endif /*_TIM8 */
S
S#ifdef _USART1
S  EXT USART_TypeDef           *USART1;
S#endif /*_USART1 */
S
S#ifdef _ADC3
S  EXT ADC_TypeDef             *ADC3;
S#endif /*_ADC3 */
S
S#ifdef _SDIO
S  EXT SDIO_TypeDef            *SDIO;
S#endif /*_SDIO */
S
S#ifdef _DMA
S  EXT DMA_TypeDef             *DMA1;
S  EXT DMA_TypeDef             *DMA2;
S#endif /*_DMA */
S
S#ifdef _DMA1_Channel1
S  EXT DMA_Channel_TypeDef     *DMA1_Channel1;
S#endif /*_DMA1_Channel1 */
S
S#ifdef _DMA1_Channel2
S  EXT DMA_Channel_TypeDef     *DMA1_Channel2;
S#endif /*_DMA1_Channel2 */
S
S#ifdef _DMA1_Channel3
S  EXT DMA_Channel_TypeDef     *DMA1_Channel3;
S#endif /*_DMA1_Channel3 */
S
S#ifdef _DMA1_Channel4
S  EXT DMA_Channel_TypeDef     *DMA1_Channel4;
S#endif /*_DMA1_Channel4 */
S
S#ifdef _DMA1_Channel5
S  EXT DMA_Channel_TypeDef     *DMA1_Channel5;
S#endif /*_DMA1_Channel5 */
S
S#ifdef _DMA1_Channel6
S  EXT DMA_Channel_TypeDef     *DMA1_Channel6;
S#endif /*_DMA1_Channel6 */
S
S#ifdef _DMA1_Channel7
S  EXT DMA_Channel_TypeDef     *DMA1_Channel7;
S#endif /*_DMA1_Channel7 */
S
S#ifdef _DMA2_Channel1
S  EXT DMA_Channel_TypeDef     *DMA2_Channel1;
S#endif /*_DMA2_Channel1 */
S
S#ifdef _DMA2_Channel2
S  EXT DMA_Channel_TypeDef     *DMA2_Channel2;
S#endif /*_DMA2_Channel2 */
S
S#ifdef _DMA2_Channel3
S  EXT DMA_Channel_TypeDef     *DMA2_Channel3;
S#endif /*_DMA2_Channel3 */
S
S#ifdef _DMA2_Channel4
S  EXT DMA_Channel_TypeDef     *DMA2_Channel4;
S#endif /*_DMA2_Channel4 */
S
S#ifdef _DMA2_Channel5
S  EXT DMA_Channel_TypeDef     *DMA2_Channel5;
S#endif /*_DMA2_Channel5 */
S
S#ifdef _RCC
S  EXT RCC_TypeDef             *RCC;
S#endif /*_RCC */
S
S#ifdef _CRC
S  EXT CRC_TypeDef             *CRC;
S#endif /*_CRC */
S
S#ifdef _FLASH
S  EXT FLASH_TypeDef            *FLASH;
S  EXT OB_TypeDef               *OB;  
S#endif /*_FLASH */
S
S#ifdef _FSMC
S  EXT FSMC_Bank1_TypeDef      *FSMC_Bank1;
S  EXT FSMC_Bank1E_TypeDef     *FSMC_Bank1E;
S  EXT FSMC_Bank2_TypeDef      *FSMC_Bank2;
S  EXT FSMC_Bank3_TypeDef      *FSMC_Bank3;
S  EXT FSMC_Bank4_TypeDef      *FSMC_Bank4;
S#endif /*_FSMC */
S
S#ifdef _DBGMCU
S  EXT DBGMCU_TypeDef          *DBGMCU;
S#endif /*_DBGMCU */
S
S#ifdef _SysTick
S  EXT SysTick_TypeDef         *SysTick;
S#endif /*_SysTick */
S
S#ifdef _NVIC
S  EXT NVIC_TypeDef            *NVIC;
S  EXT SCB_TypeDef             *SCB;
S#endif /*_NVIC */
S
N#endif  /* DEBUG */
N
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
N
N#endif /* __STM32F10x_MAP_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 25 ".\lib\inc\stm32f10x_fsmc.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N/* Timing parameters For NOR/SRAM Banks */
Ntypedef struct
N{
N  u32 FSMC_AddressSetupTime;
N  u32 FSMC_AddressHoldTime;
N  u32 FSMC_DataSetupTime;
N  u32 FSMC_BusTurnAroundDuration;
N  u32 FSMC_CLKDivision;
N  u32 FSMC_DataLatency;
N  u32 FSMC_AccessMode;
N}FSMC_NORSRAMTimingInitTypeDef;
N
N/* FSMC NOR/SRAM Init structure definition */
Ntypedef struct
N{
N  u32 FSMC_Bank;
N  u32 FSMC_DataAddressMux;
N  u32 FSMC_MemoryType;
N  u32 FSMC_MemoryDataWidth;
N  u32 FSMC_BurstAccessMode;
N  u32 FSMC_WaitSignalPolarity;
N  u32 FSMC_WrapMode;
N  u32 FSMC_WaitSignalActive;
N  u32 FSMC_WriteOperation;
N  u32 FSMC_WaitSignal;
N  u32 FSMC_ExtendedMode;
N  u32 FSMC_AsyncWait;
N  u32 FSMC_WriteBurst;
N  /* Timing Parameters for write and read access if the  ExtendedMode is not used*/
N  FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct;
N  /* Timing Parameters for write access if the  ExtendedMode is used*/
N  FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct;
N}FSMC_NORSRAMInitTypeDef;
N
N/* Timing parameters For FSMC NAND and PCCARD Banks */
Ntypedef struct
N{
N  u32 FSMC_SetupTime;
N  u32 FSMC_WaitSetupTime;
N  u32 FSMC_HoldSetupTime;
N  u32 FSMC_HiZSetupTime;
N}FSMC_NAND_PCCARDTimingInitTypeDef;
N
N/* FSMC NAND Init structure definition */
Ntypedef struct
N{
N  u32 FSMC_Bank;
N  u32 FSMC_Waitfeature;
N  u32 FSMC_MemoryDataWidth;
N  u32 FSMC_ECC;
N  u32 FSMC_ECCPageSize;
N  u32 FSMC_AddressLowMapping;
N  u32 FSMC_TCLRSetupTime;
N  u32 FSMC_TARSetupTime;
N  /* FSMC Common Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;
N  /* FSMC Attribute Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;
N}FSMC_NANDInitTypeDef;
N
N/* FSMC PCCARD Init structure definition */
Ntypedef struct
N{
N  u32 FSMC_Waitfeature;
N  u32 FSMC_AddressLowMapping;
N  u32 FSMC_TCLRSetupTime;
N  u32 FSMC_TARSetupTime;
N  /* FSMC Common Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;
N  /* FSMC Attribute Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;
N  /* FSMC IO Space Timing */
N  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_IOSpaceTimingStruct;
N}FSMC_PCCARDInitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/*-------------------------------FSMC Banks definitions ----------------------*/
N#define FSMC_Bank1_NORSRAM1                             ((u32)0x00000000)
N#define FSMC_Bank1_NORSRAM2                             ((u32)0x00000002)
N#define FSMC_Bank1_NORSRAM3                             ((u32)0x00000004)
N#define FSMC_Bank1_NORSRAM4                             ((u32)0x00000006)
N#define FSMC_Bank2_NAND                                 ((u32)0x00000010)
N#define FSMC_Bank3_NAND                                 ((u32)0x00000100)
N#define FSMC_Bank4_PCCARD                               ((u32)0x00001000)
N
N#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \
N                                    ((BANK) == FSMC_Bank1_NORSRAM2) || \
N                                    ((BANK) == FSMC_Bank1_NORSRAM3) || \
N                                    ((BANK) == FSMC_Bank1_NORSRAM4))                           
X#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) ||                                     ((BANK) == FSMC_Bank1_NORSRAM2) ||                                     ((BANK) == FSMC_Bank1_NORSRAM3) ||                                     ((BANK) == FSMC_Bank1_NORSRAM4))                           
N
N
N#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \
N                                 ((BANK) == FSMC_Bank3_NAND))
X#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) ||                                  ((BANK) == FSMC_Bank3_NAND))
N
N#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \
N                                    ((BANK) == FSMC_Bank3_NAND) || \
N                                    ((BANK) == FSMC_Bank4_PCCARD))
X#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) ||                                     ((BANK) == FSMC_Bank3_NAND) ||                                     ((BANK) == FSMC_Bank4_PCCARD))
N                                    
N#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \
N                               ((BANK) == FSMC_Bank3_NAND) || \
N                               ((BANK) == FSMC_Bank4_PCCARD))                                    
X#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) ||                                ((BANK) == FSMC_Bank3_NAND) ||                                ((BANK) == FSMC_Bank4_PCCARD))                                    
N
N
N/*------------------------------- NOR/SRAM Banks -----------------------------*/
N/* FSMC Data/Address Bus Multiplexing ----------------------------------------*/
N#define FSMC_DataAddressMux_Disable                       ((u32)0x00000000)
N#define FSMC_DataAddressMux_Enable                        ((u32)0x00000002)
N
N#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \
N                          ((MUX) == FSMC_DataAddressMux_Enable))                           
X#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) ||                           ((MUX) == FSMC_DataAddressMux_Enable))                           
N
N/* FSMC Memory Type ----------------------------------------------------------*/
N#define FSMC_MemoryType_SRAM                            ((u32)0x00000000)
N#define FSMC_MemoryType_CRAM                            ((u32)0x00000004)
N#define FSMC_MemoryType_NOR                             ((u32)0x00000008)
N#define FSMC_MemoryType_COSMORAM                        ((u32)0x0000000C)
N
N#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \
N                                ((MEMORY) == FSMC_MemoryType_CRAM)|| \
N                                ((MEMORY) == FSMC_MemoryType_NOR)|| \
N                                ((MEMORY) == FSMC_MemoryType_COSMORAM))
X#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) ||                                 ((MEMORY) == FSMC_MemoryType_CRAM)||                                 ((MEMORY) == FSMC_MemoryType_NOR)||                                 ((MEMORY) == FSMC_MemoryType_COSMORAM))
N                                     
N/* FSMC  Data Width ----------------------------------------------------------*/
N#define FSMC_MemoryDataWidth_8b                         ((u32)0x00000000)
N#define FSMC_MemoryDataWidth_16b                        ((u32)0x00000010)
N
N#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \
N                                     ((WIDTH) == FSMC_MemoryDataWidth_16b))
X#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) ||                                      ((WIDTH) == FSMC_MemoryDataWidth_16b))
N                                      
N                               
N/* FSMC Burst Access Mode ----------------------------------------------------*/
N#define FSMC_BurstAccessMode_Disable                    ((u32)0x00000000) 
N#define FSMC_BurstAccessMode_Enable                     ((u32)0x00000100)
N
N#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \
N                                  ((STATE) == FSMC_BurstAccessMode_Enable))
X#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) ||                                   ((STATE) == FSMC_BurstAccessMode_Enable))
N
N/* FSMC Wait Signal Polarity -------------------------------------------------*/                                  
N#define FSMC_WaitSignalPolarity_Low                     ((u32)0x00000000)
N#define FSMC_WaitSignalPolarity_High                    ((u32)0x00000200)
N
N#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \
N                                         ((POLARITY) == FSMC_WaitSignalPolarity_High)) 
X#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) ||                                          ((POLARITY) == FSMC_WaitSignalPolarity_High)) 
N                                        
N/* FSMC Wrap Mode ------------------------------------------------------------*/ 
N#define FSMC_WrapMode_Disable                           ((u32)0x00000000)
N#define FSMC_WrapMode_Enable                            ((u32)0x00000400) 
N
N#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \
N                                 ((MODE) == FSMC_WrapMode_Enable))
X#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) ||                                  ((MODE) == FSMC_WrapMode_Enable))
N                                 
N/* FSMC Wait Timing ----------------------------------------------------------*/                                 
N#define FSMC_WaitSignalActive_BeforeWaitState           ((u32)0x00000000)
N#define FSMC_WaitSignalActive_DuringWaitState           ((u32)0x00000800) 
N
N#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \
N                                            ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))
X#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) ||                                             ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))
N                                    
N/* FSMC Write Operation ------------------------------------------------------*/
N#define FSMC_WriteOperation_Disable                     ((u32)0x00000000)
N#define FSMC_WriteOperation_Enable                      ((u32)0x00001000)
N
N#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \
N                                            ((OPERATION) == FSMC_WriteOperation_Enable))
X#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) ||                                             ((OPERATION) == FSMC_WriteOperation_Enable))
N                              
N/* FSMC Wait Signal ----------------------------------------------------------*/
N#define FSMC_WaitSignal_Disable                         ((u32)0x00000000)
N#define FSMC_WaitSignal_Enable                          ((u32)0x00002000) 
N
N#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \
N                                      ((SIGNAL) == FSMC_WaitSignal_Enable))
X#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) ||                                       ((SIGNAL) == FSMC_WaitSignal_Enable))
N
N/* FSMC Extended Mode --------------------------------------------------------*/
N#define FSMC_ExtendedMode_Disable                       ((u32)0x00000000)
N#define FSMC_ExtendedMode_Enable                        ((u32)0x00004000)                                  
N
N#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \
N                                     ((MODE) == FSMC_ExtendedMode_Enable)) 
X#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) ||                                      ((MODE) == FSMC_ExtendedMode_Enable)) 
N                               
N/* FSMC Asynchronous Wait ----------------------------------------------------*/
N#define FSMC_AsyncWait_Disable                          ((u32)0x00000000)
N#define FSMC_AsyncWait_Enable                           ((u32)0x00008000)
N
N#define IS_FSMC_ASYNC_WAIT(WAIT) (((WAIT) == FSMC_AsyncWait_Disable) || \
N                                  ((WAIT) == FSMC_AsyncWait_Enable))
X#define IS_FSMC_ASYNC_WAIT(WAIT) (((WAIT) == FSMC_AsyncWait_Disable) ||                                   ((WAIT) == FSMC_AsyncWait_Enable))
N                                  
N/* FSMC Write Burst ----------------------------------------------------------*/                                  
N#define FSMC_WriteBurst_Disable                         ((u32)0x00000000)
N#define FSMC_WriteBurst_Enable                          ((u32)0x00080000) 
N
N#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \
N                                    ((BURST) == FSMC_WriteBurst_Enable))
X#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) ||                                     ((BURST) == FSMC_WriteBurst_Enable))
N
N/* FSMC Address Setup Time ---------------------------------------------------*/
N#define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) <= 0xF)
N
N/* FSMC Address Hold Time ----------------------------------------------------*/
N#define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) <= 0xF)
N
N/* FSMC Data Setup Time ------------------------------------------------------*/
N#define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) > 0) && ((TIME) <= 0xFF))
N
N/* FSMC Bus Turn around Duration ---------------------------------------------*/
N#define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) <= 0xF)
N
N/* FSMC CLK Division ---------------------------------------------------------*/
N#define IS_FSMC_CLK_DIV(DIV) ((DIV) <= 0xF)
N
N/* FSMC Data Latency ---------------------------------------------------------*/
N#define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) <= 0xF)
N
N/* FSMC Access Mode ----------------------------------------------------------*/
N#define FSMC_AccessMode_A                               ((u32)0x00000000)
N#define FSMC_AccessMode_B                               ((u32)0x10000000) 
N#define FSMC_AccessMode_C                               ((u32)0x20000000)
N#define FSMC_AccessMode_D                               ((u32)0x30000000)
N
N#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \
N                                   ((MODE) == FSMC_AccessMode_B) || \
N                                   ((MODE) == FSMC_AccessMode_C) || \
N                                   ((MODE) == FSMC_AccessMode_D)) 
X#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) ||                                    ((MODE) == FSMC_AccessMode_B) ||                                    ((MODE) == FSMC_AccessMode_C) ||                                    ((MODE) == FSMC_AccessMode_D)) 
N                                  
N/*----------------------------- NAND and PCCARD Banks ------------------------*/
N/* FSMC Wait feature ---------------------------------------------------------*/
N#define FSMC_Waitfeature_Disable                        ((u32)0x00000000)
N#define FSMC_Waitfeature_Enable                         ((u32)0x00000002)
N
N#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \
N                                       ((FEATURE) == FSMC_Waitfeature_Enable))
X#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) ||                                        ((FEATURE) == FSMC_Waitfeature_Enable))
N                                    
N/* FSMC Memory Data Width ----------------------------------------------------*/
N#define FSMC_MemoryDataWidth_8b                         ((u32)0x00000000)
N#define FSMC_MemoryDataWidth_16b                        ((u32)0x00000010)
N
N#define IS_FSMC_DATA_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \
N                                   ((WIDTH) == FSMC_MemoryDataWidth_16b))
X#define IS_FSMC_DATA_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) ||                                    ((WIDTH) == FSMC_MemoryDataWidth_16b))
N                                    
N/* FSMC ECC ------------------------------------------------------------------*/
N#define FSMC_ECC_Disable                                ((u32)0x00000000)
N#define FSMC_ECC_Enable                                 ((u32)0x00000040)
N
N#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \
N                                  ((STATE) == FSMC_ECC_Enable))
X#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) ||                                   ((STATE) == FSMC_ECC_Enable))
N                                            
N/* FSMC ECC Page Size --------------------------------------------------------*/
N#define FSMC_ECCPageSize_256Bytes                       ((u32)0x00000000)
N#define FSMC_ECCPageSize_512Bytes                       ((u32)0x00020000)
N#define FSMC_ECCPageSize_1024Bytes                      ((u32)0x00040000)
N#define FSMC_ECCPageSize_2048Bytes                      ((u32)0x00060000)
N#define FSMC_ECCPageSize_4096Bytes                      ((u32)0x00080000)
N#define FSMC_ECCPageSize_8192Bytes                      ((u32)0x000A0000)
N
N#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_512Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_1024Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_2048Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_4096Bytes) || \
N                                    ((SIZE) == FSMC_ECCPageSize_8192Bytes))
X#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_512Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_1024Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_2048Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_4096Bytes) ||                                     ((SIZE) == FSMC_ECCPageSize_8192Bytes))
N                                                              
N/* FSMC Address Low Mapping --------------------------------------------------*/
N#define FSMC_AddressLowMapping_Direct                   ((u32)0x00000000)
N#define FSMC_AddressLowMapping_InDirect                 ((u32)0x00000100)
N
N#define IS_FSMC_ADDRESS_LOW_MAPPING(MAPPING) (((MAPPING) == FSMC_AddressLowMapping_Direct) || \
N                                              ((MAPPING) == FSMC_AddressLowMapping_InDirect))
X#define IS_FSMC_ADDRESS_LOW_MAPPING(MAPPING) (((MAPPING) == FSMC_AddressLowMapping_Direct) ||                                               ((MAPPING) == FSMC_AddressLowMapping_InDirect))
N/* FSMC TCLR Setup Time ------------------------------------------------------*/
N#define IS_FSMC_TCLR_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC TAR Setup Time -------------------------------------------------------*/
N#define IS_FSMC_TAR_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC Setup Time ----------------------------------------------------*/
N#define IS_FSMC_SETUP_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC Wait Setup Time -----------------------------------------------*/
N#define IS_FSMC_WAIT_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC Hold Setup Time -----------------------------------------------*/
N#define IS_FSMC_HOLD_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC HiZ Setup Time ------------------------------------------------*/
N#define IS_FSMC_HIZ_TIME(TIME) ((TIME) <= 0xFF)
N
N/* FSMC Interrupt sources ----------------------------------------------------*/
N#define FSMC_IT_RisingEdge                              ((u32)0x00000008)
N#define FSMC_IT_Level                                   ((u32)0x00000010)
N#define FSMC_IT_FallingEdge                             ((u32)0x00000020)
N
N#define IS_FSMC_IT(IT) ((((IT) & (u32)0xFFFFFFC7) == 0x00000000) && ((IT) != 0x00000000))
N
N#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \
N                            ((IT) == FSMC_IT_Level) || \
N                            ((IT) == FSMC_IT_FallingEdge)) 
X#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) ||                             ((IT) == FSMC_IT_Level) ||                             ((IT) == FSMC_IT_FallingEdge)) 
N
N/* FSMC Flags ----------------------------------------------------------------*/
N#define FSMC_FLAG_RisingEdge                            ((u32)0x00000001)
N#define FSMC_FLAG_Level                                 ((u32)0x00000002)
N#define FSMC_FLAG_FallingEdge                           ((u32)0x00000004)
N#define FSMC_FLAG_FEMPT                                 ((u32)0x00000040)
N
N#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \
N                                ((FLAG) == FSMC_FLAG_Level) || \
N                                ((FLAG) == FSMC_FLAG_FallingEdge) || \
N                                ((FLAG) == FSMC_FLAG_FEMPT))
X#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) ||                                 ((FLAG) == FSMC_FLAG_Level) ||                                 ((FLAG) == FSMC_FLAG_FallingEdge) ||                                 ((FLAG) == FSMC_FLAG_FEMPT))
N
N#define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) & (u32)0xFFFFFFF8) == 0x00000000) && ((FLAG) != 0x00000000))                                                                                                                                                                                                                                                                                                                                  
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid FSMC_NORSRAMDeInit(u32 FSMC_Bank);
Nvoid FSMC_NANDDeInit(u32 FSMC_Bank);
Nvoid FSMC_PCCARDDeInit(void);
Nvoid FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct);
Nvoid FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct);
Nvoid FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct);
Nvoid FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct);
Nvoid FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct);
Nvoid FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct);
Nvoid FSMC_NORSRAMCmd(u32 FSMC_Bank, FunctionalState NewState);
Nvoid FSMC_NANDCmd(u32 FSMC_Bank, FunctionalState NewState);
Nvoid FSMC_PCCARDCmd(FunctionalState NewState);
Nvoid FSMC_NANDECCCmd(u32 FSMC_Bank, FunctionalState NewState);
Nu32 FSMC_GetECC(u32 FSMC_Bank);
Nvoid FSMC_ITConfig(u32 FSMC_Bank, u32 FSMC_IT, FunctionalState NewState);
NFlagStatus FSMC_GetFlagStatus(u32 FSMC_Bank, u32 FSMC_FLAG);
Nvoid FSMC_ClearFlag(u32 FSMC_Bank, u32 FSMC_FLAG);
NITStatus FSMC_GetITStatus(u32 FSMC_Bank, u32 FSMC_IT);
Nvoid FSMC_ClearITPendingBit(u32 FSMC_Bank, u32 FSMC_IT);
N
N#endif /*__STM32F10x_FSMC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 20 "lib\src\stm32f10x_fsmc.c" 2
N#include "stm32f10x_rcc.h"
L 1 ".\lib\inc\stm32f10x_rcc.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_rcc.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file contains all the functions prototypes for the
N*                      RCC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_RCC_H
N#define __STM32F10x_RCC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
Ntypedef struct
N{
N  u32 SYSCLK_Frequency;
N  u32 HCLK_Frequency;
N  u32 PCLK1_Frequency;
N  u32 PCLK2_Frequency;
N  u32 ADCCLK_Frequency;
N}RCC_ClocksTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/* HSE configuration */
N#define RCC_HSE_OFF                      ((u32)0x00000000)
N#define RCC_HSE_ON                       ((u32)0x00010000)
N#define RCC_HSE_Bypass                   ((u32)0x00040000)
N
N#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
N                         ((HSE) == RCC_HSE_Bypass))
X#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) ||                          ((HSE) == RCC_HSE_Bypass))
N
N/* PLL entry clock source */
N#define RCC_PLLSource_HSI_Div2           ((u32)0x00000000)	// PLL的输入时钟 = HSI时钟频率除以2 ；
N#define RCC_PLLSource_HSE_Div1           ((u32)0x00010000)	// PLL的输入时钟 = HSE时钟频率 ；
N#define RCC_PLLSource_HSE_Div2           ((u32)0x00030000)	// PLL的输入时钟 = HSE时钟频率除以2 ；
N
N#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \
N                                   ((SOURCE) == RCC_PLLSource_HSE_Div1) || \
N                                   ((SOURCE) == RCC_PLLSource_HSE_Div2))
X#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) ||                                    ((SOURCE) == RCC_PLLSource_HSE_Div1) ||                                    ((SOURCE) == RCC_PLLSource_HSE_Div2))
N
N/* PLL multiplication factor */
N#define RCC_PLLMul_2                     ((u32)0x00000000)	// PLL 输入时钟 * 2
N#define RCC_PLLMul_3                     ((u32)0x00040000)	// PLL 输入时钟 * 3
N#define RCC_PLLMul_4                     ((u32)0x00080000)	// PLL 输入时钟 * 4
N#define RCC_PLLMul_5                     ((u32)0x000C0000)	// PLL 输入时钟 * 5
N#define RCC_PLLMul_6                     ((u32)0x00100000)	// PLL 输入时钟 * 6
N#define RCC_PLLMul_7                     ((u32)0x00140000)	// PLL 输入时钟 * 7
N#define RCC_PLLMul_8                     ((u32)0x00180000)	// PLL 输入时钟 * 8
N#define RCC_PLLMul_9                     ((u32)0x001C0000)	// PLL 输入时钟 * 9
N#define RCC_PLLMul_10                    ((u32)0x00200000)	// PLL 输入时钟 * 10
N#define RCC_PLLMul_11                    ((u32)0x00240000)	// PLL 输入时钟 * 11
N#define RCC_PLLMul_12                    ((u32)0x00280000)	// PLL 输入时钟 * 12
N#define RCC_PLLMul_13                    ((u32)0x002C0000)	// PLL 输入时钟 * 13
N#define RCC_PLLMul_14                    ((u32)0x00300000)	// PLL 输入时钟 * 14
N#define RCC_PLLMul_15                    ((u32)0x00340000)	// PLL 输入时钟 * 15
N#define RCC_PLLMul_16                    ((u32)0x00380000)	// PLL 输入时钟 * 16
N
N#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3)   || \
N                             ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5)   || \
N                             ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7)   || \
N                             ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9)   || \
N                             ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || \
N                             ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || \
N                             ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || \
N                             ((MUL) == RCC_PLLMul_16))
X#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3)   ||                              ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5)   ||                              ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7)   ||                              ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9)   ||                              ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) ||                              ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) ||                              ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) ||                              ((MUL) == RCC_PLLMul_16))
N
N/* System clock source */
N#define RCC_SYSCLKSource_HSI             ((u32)0x00000000)
N#define RCC_SYSCLKSource_HSE             ((u32)0x00000001)
N#define RCC_SYSCLKSource_PLLCLK          ((u32)0x00000002)
N
N#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \
N                                      ((SOURCE) == RCC_SYSCLKSource_HSE) || \
N                                      ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
X#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) ||                                       ((SOURCE) == RCC_SYSCLKSource_HSE) ||                                       ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
N
N/* AHB clock source */
N#define RCC_SYSCLK_Div1                  ((u32)0x00000000) // AHB 时钟 = 系统时钟 ；
N#define RCC_SYSCLK_Div2                  ((u32)0x00000080) // AHB 时钟 = 系统时钟/2 ；
N#define RCC_SYSCLK_Div4                  ((u32)0x00000090) // AHB 时钟 = 系统时钟/4 ；
N#define RCC_SYSCLK_Div8                  ((u32)0x000000A0) // AHB 时钟 = 系统时钟/8 ；
N#define RCC_SYSCLK_Div16                 ((u32)0x000000B0) // AHB 时钟 = 系统时钟/16 ；
N#define RCC_SYSCLK_Div64                 ((u32)0x000000C0) // AHB 时钟 = 系统时钟/64 ；
N#define RCC_SYSCLK_Div128                ((u32)0x000000D0) // AHB 时钟 = 系统时钟/128 ；
N#define RCC_SYSCLK_Div256                ((u32)0x000000E0) // AHB 时钟 = 系统时钟/256 ；
N#define RCC_SYSCLK_Div512                ((u32)0x000000F0) // AHB 时钟 = 系统时钟/512 ；
N
N#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
N                           ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
N                           ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \
N                           ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \
N                           ((HCLK) == RCC_SYSCLK_Div512))
X#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) ||                            ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) ||                            ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) ||                            ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) ||                            ((HCLK) == RCC_SYSCLK_Div512))
N
N/* APB1/APB2 clock source */
N#define RCC_HCLK_Div1                    ((u32)0x00000000) // APBx 时钟 = HCLK ；
N#define RCC_HCLK_Div2                    ((u32)0x00000400) // APBx 时钟 = HCLK/2 ；
N#define RCC_HCLK_Div4                    ((u32)0x00000500) // APBx 时钟 = HCLK/4 ；
N#define RCC_HCLK_Div8                    ((u32)0x00000600) // APBx 时钟 = HCLK/8 ；
N#define RCC_HCLK_Div16                   ((u32)0x00000700) // APBx 时钟 = HCLK/16 ；
N
N#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \
N                           ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
N                           ((PCLK) == RCC_HCLK_Div16))
X#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) ||                            ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) ||                            ((PCLK) == RCC_HCLK_Div16))
N
N/* RCC Interrupt source */
N#define RCC_IT_LSIRDY                    ((u8)0x01)	 // LSI晶振就绪中断 ；
N#define RCC_IT_LSERDY                    ((u8)0x02)	 // LSE晶振就绪中断 ；
N#define RCC_IT_HSIRDY                    ((u8)0x04)	 // HSI晶振就绪中断 ；
N#define RCC_IT_HSERDY                    ((u8)0x08)	 // HSE晶振就绪中断 ；
N#define RCC_IT_PLLRDY                    ((u8)0x10)	 // PLL就绪中断 ；
N#define RCC_IT_CSS                       ((u8)0x80)	 // 时钟安全系统时钟 ；
N
N#define IS_RCC_IT(IT) ((((IT) & (u8)0xE0) == 0x00) && ((IT) != 0x00))
N#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \
N                           ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
N                           ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS))
X#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) ||                            ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) ||                            ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS))
N#define IS_RCC_CLEAR_IT(IT) ((((IT) & (u8)0x60) == 0x00) && ((IT) != 0x00))
N
N/* USB clock source */
N#define RCC_USBCLKSource_PLLCLK_1Div5    ((u8)0x00)	 // USB 时钟 = PLL时钟除以1.5 ；
N#define RCC_USBCLKSource_PLLCLK_Div1     ((u8)0x01)	 // USB 时钟 = PLL时钟	；
N
N#define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) || \
N                                      ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1))
X#define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) ||                                       ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1))
N
N/* ADC clock source */
N#define RCC_PCLK2_Div2                   ((u32)0x00000000) // ADC 时钟 = PCLK/2 ；
N#define RCC_PCLK2_Div4                   ((u32)0x00004000) // ADC 时钟 = PCLK/4 ；
N#define RCC_PCLK2_Div6                   ((u32)0x00008000) // ADC 时钟 = PCLK/6 ；
N#define RCC_PCLK2_Div8                   ((u32)0x0000C000) // ADC 时钟 = PCLK/8 ；
N
N#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) || \
N                               ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8))
X#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) ||                                ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8))
N
N/* LSE configuration */
N#define RCC_LSE_OFF                      ((u8)0x00)	  // LSE晶振 OFF ；
N#define RCC_LSE_ON                       ((u8)0x01)	  // LSE晶振 ON  ；
N#define RCC_LSE_Bypass                   ((u8)0x04)	  // LSE晶振被外部时钟旁路 ；
N
N#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
N                         ((LSE) == RCC_LSE_Bypass))
X#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) ||                          ((LSE) == RCC_LSE_Bypass))
N
N/* RTC clock source */
N#define RCC_RTCCLKSource_LSE             ((u32)0x00000100) // 选者LSE作为RTC时钟 ；
N#define RCC_RTCCLKSource_LSI             ((u32)0x00000200) // 选者LSI作为RTC时钟 ；
N#define RCC_RTCCLKSource_HSE_Div128      ((u32)0x00000300) // 选择HSE时钟频率除以128作为RTC时钟 ；
N
N#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \
N                                      ((SOURCE) == RCC_RTCCLKSource_LSI) || \
N                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div128))
X#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) ||                                       ((SOURCE) == RCC_RTCCLKSource_LSI) ||                                       ((SOURCE) == RCC_RTCCLKSource_HSE_Div128))
N
N/* AHB peripheral */
N#define RCC_AHBPeriph_DMA1               ((u32)0x00000001)	// DMA时钟 ；
N#define RCC_AHBPeriph_DMA2               ((u32)0x00000002)
N#define RCC_AHBPeriph_SRAM               ((u32)0x00000004)	// SRAM时钟 ；
N#define RCC_AHBPeriph_FLITF              ((u32)0x00000010)	// FLITF时钟 ；
N#define RCC_AHBPeriph_CRC                ((u32)0x00000040)
N#define RCC_AHBPeriph_FSMC               ((u32)0x00000100)
N#define RCC_AHBPeriph_SDIO               ((u32)0x00000400)
N
N#define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFAA8) == 0x00) && ((PERIPH) != 0x00))
N
N/* APB2 peripheral */
N#define RCC_APB2Periph_AFIO              ((u32)0x00000001)  // 功能复用IO时钟 ；
N#define RCC_APB2Periph_GPIOA             ((u32)0x00000004)	// GPIOA 时钟 ；
N#define RCC_APB2Periph_GPIOB             ((u32)0x00000008)	// GPIOB 时钟 ；
N#define RCC_APB2Periph_GPIOC             ((u32)0x00000010)	// GPIOC 时钟 ；
N#define RCC_APB2Periph_GPIOD             ((u32)0x00000020)	// GPIOD 时钟 ；
N#define RCC_APB2Periph_GPIOE             ((u32)0x00000040)	// GPIOE 时钟 ；
N#define RCC_APB2Periph_GPIOF             ((u32)0x00000080)	// GPIOF 时钟 ；
N#define RCC_APB2Periph_GPIOG             ((u32)0x00000100)	// GPIOG 时钟 ；
N#define RCC_APB2Periph_ADC1              ((u32)0x00000200)	// ADC1 时钟 ；
N#define RCC_APB2Periph_ADC2              ((u32)0x00000400)	// ADC2 时钟 ；
N#define RCC_APB2Periph_TIM1              ((u32)0x00000800)	// TIM1 时钟 ；
N#define RCC_APB2Periph_SPI1              ((u32)0x00001000)	// SPI1 时钟 ；
N#define RCC_APB2Periph_TIM8              ((u32)0x00002000)	// TIM8 时钟 ；
N#define RCC_APB2Periph_USART1            ((u32)0x00004000)	// USART1 时钟 ；
N#define RCC_APB2Periph_ADC3              ((u32)0x00008000)	// ADC3 时钟 ；
N#define RCC_APB2Periph_ALL               ((u32)0x0000FFFD)	// 全部APB2外设时钟 ；
N
N#define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFFF0002) == 0x00) && ((PERIPH) != 0x00))
N
N/* APB1 peripheral */
N#define RCC_APB1Periph_TIM2              ((u32)0x00000001)  // TIM2 时钟 ；
N#define RCC_APB1Periph_TIM3              ((u32)0x00000002)	// TIM3 时钟 ；
N#define RCC_APB1Periph_TIM4              ((u32)0x00000004)	// TIM4 时钟 ；
N#define RCC_APB1Periph_TIM5              ((u32)0x00000008)  // TIM5 时钟 ；
N#define RCC_APB1Periph_TIM6              ((u32)0x00000010)	// TIM6 时钟 ；
N#define RCC_APB1Periph_TIM7              ((u32)0x00000020)	// TIM7 时钟 ；
N#define RCC_APB1Periph_WWDG              ((u32)0x00000800)	// WWDG 时钟 ；
N#define RCC_APB1Periph_SPI2              ((u32)0x00004000)	// SPI2 时钟 ；
N#define RCC_APB1Periph_SPI3              ((u32)0x00008000)	// SPI3 时钟 ；
N#define RCC_APB1Periph_USART2            ((u32)0x00020000)	// USART2 时钟 ；
N#define RCC_APB1Periph_USART3            ((u32)0x00040000)	// USART3 时钟 ；
N#define RCC_APB1Periph_UART4             ((u32)0x00080000)	// UART4 时钟 ；
N#define RCC_APB1Periph_UART5             ((u32)0x00100000)	// UART5 时钟 ；
N#define RCC_APB1Periph_I2C1              ((u32)0x00200000)  // I2C1 时钟 ；
N#define RCC_APB1Periph_I2C2              ((u32)0x00400000)	// I2C2 时钟 ；
N#define RCC_APB1Periph_USB               ((u32)0x00800000)	// USB 时钟 ；
N#define RCC_APB1Periph_CAN               ((u32)0x02000000)	// CAN 时钟 ；
N#define RCC_APB1Periph_BKP               ((u32)0x08000000)	// BKP 时钟 ；
N#define RCC_APB1Periph_PWR               ((u32)0x10000000)	// PWR 时钟 ；
N#define RCC_APB1Periph_DAC               ((u32)0x20000000)  // DAC 时钟 ；
N#define RCC_APB1Periph_ALL               ((u32)0x3AFEC83F)	// 全部APB1外设时钟 ；
N
N#define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0xC50137C0) == 0x00) && ((PERIPH) != 0x00))
N
N/* Clock source to output on MCO pin */
N#define RCC_MCO_NoClock                  ((u8)0x00)	 // 无时钟被选中 ；
N#define RCC_MCO_SYSCLK                   ((u8)0x04)	 // 选中系统时钟 ；
N#define RCC_MCO_HSI                      ((u8)0x05)	 // 选中HSI ；
N#define RCC_MCO_HSE                      ((u8)0x06)	 // 选中HSE ；
N#define RCC_MCO_PLLCLK_Div2              ((u8)0x07)	 // 选中PLL时钟除以2 ；
N
N#define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || \
N                         ((MCO) == RCC_MCO_SYSCLK)  || ((MCO) == RCC_MCO_HSE) || \
N                         ((MCO) == RCC_MCO_PLLCLK_Div2))
X#define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) ||                          ((MCO) == RCC_MCO_SYSCLK)  || ((MCO) == RCC_MCO_HSE) ||                          ((MCO) == RCC_MCO_PLLCLK_Div2))
N
N/* RCC Flag */
N#define RCC_FLAG_HSIRDY                  ((u8)0x20)	 // HSI晶振就绪 ；
N#define RCC_FLAG_HSERDY                  ((u8)0x31)	 // HSE晶振就绪 ；
N#define RCC_FLAG_PLLRDY                  ((u8)0x39)	 // PLL 就绪 ；
N#define RCC_FLAG_LSERDY                  ((u8)0x41)	 // LSI晶振就绪 ；
N#define RCC_FLAG_LSIRDY                  ((u8)0x61)	 // LSE晶振就绪 ；
N#define RCC_FLAG_PINRST                  ((u8)0x7A)	 // 管脚复位 ；
N#define RCC_FLAG_PORRST                  ((u8)0x7B)	 // POR/PDR复位 ；
N#define RCC_FLAG_SFTRST                  ((u8)0x7C)	 // 软件复位 ；
N#define RCC_FLAG_IWDGRST                 ((u8)0x7D)	 // IWDG复位 ；
N#define RCC_FLAG_WWDGRST                 ((u8)0x7E)	 // WWDG复位 ；
N#define RCC_FLAG_LPWRRST                 ((u8)0x7F)	 // 低功耗复位 ；
N
N#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
N                           ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
N                           ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || \
N                           ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || \
N                           ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| \
N                           ((FLAG) == RCC_FLAG_LPWRRST))
X#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) ||                            ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) ||                            ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) ||                            ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) ||                            ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)||                            ((FLAG) == RCC_FLAG_LPWRRST))
N
N#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid RCC_DeInit(void);
Nvoid RCC_HSEConfig(u32 RCC_HSE);
NErrorStatus RCC_WaitForHSEStartUp(void);
Nvoid RCC_AdjustHSICalibrationValue(u8 HSICalibrationValue);
Nvoid RCC_HSICmd(FunctionalState NewState);
Nvoid RCC_PLLConfig(u32 RCC_PLLSource, u32 RCC_PLLMul);
Nvoid RCC_PLLCmd(FunctionalState NewState);
Nvoid RCC_SYSCLKConfig(u32 RCC_SYSCLKSource);
Nu8 RCC_GetSYSCLKSource(void);
Nvoid RCC_HCLKConfig(u32 RCC_SYSCLK);
Nvoid RCC_PCLK1Config(u32 RCC_HCLK);
Nvoid RCC_PCLK2Config(u32 RCC_HCLK);
Nvoid RCC_ITConfig(u8 RCC_IT, FunctionalState NewState);
Nvoid RCC_USBCLKConfig(u32 RCC_USBCLKSource);
Nvoid RCC_ADCCLKConfig(u32 RCC_PCLK2);
Nvoid RCC_LSEConfig(u8 RCC_LSE);
Nvoid RCC_LSICmd(FunctionalState NewState);
Nvoid RCC_RTCCLKConfig(u32 RCC_RTCCLKSource);
Nvoid RCC_RTCCLKCmd(FunctionalState NewState);
Nvoid RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks);
Nvoid RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState);
Nvoid RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState);
Nvoid RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState);
Nvoid RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState);
Nvoid RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState);
Nvoid RCC_BackupResetCmd(FunctionalState NewState);
Nvoid RCC_ClockSecuritySystemCmd(FunctionalState NewState);
Nvoid RCC_MCOConfig(u8 RCC_MCO);
NFlagStatus RCC_GetFlagStatus(u8 RCC_FLAG);
Nvoid RCC_ClearFlag(void);
NITStatus RCC_GetITStatus(u8 RCC_IT);
Nvoid RCC_ClearITPendingBit(u8 RCC_IT);
N
N#endif /* __STM32F10x_RCC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 21 "lib\src\stm32f10x_fsmc.c" 2
N
N/* Private typedef -----------------------------------------------------------*/
N/* Private define ------------------------------------------------------------*/
N/* --------------------- FSMC registers bit mask ---------------------------- */
N/* FSMC BCRx Mask */
N#define BCR_MBKEN_Set                       ((u32)0x00000001)
N#define BCR_MBKEN_Reset                     ((u32)0x000FFFFE)
N#define BCR_FACCEN_Set                      ((u32)0x00000040)
N
N/* FSMC PCRx Mask */
N#define PCR_PBKEN_Set                       ((u32)0x00000004)
N#define PCR_PBKEN_Reset                     ((u32)0x000FFFFB)
N#define PCR_ECCEN_Set                       ((u32)0x00000040)
N#define PCR_ECCEN_Reset                     ((u32)0x000FFFBF)
N#define PCR_MemoryType_NAND                 ((u32)0x00000008)
N
N/* Private macro -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private function prototypes -----------------------------------------------*/
N/* Private functions ---------------------------------------------------------*/
N
N/*******************************************************************************
N* Function Name  : FSMC_NORSRAMDeInit
N* Description    : Deinitializes the FSMC NOR/SRAM Banks registers to their default 
N*                  reset values.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
N*                       - FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
N*                       - FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
N*                       - FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4                       
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NORSRAMDeInit(u32 FSMC_Bank)
N{
N  /* Check the parameter */
N  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
X  ((void)0);
N  
N  /* FSMC_Bank1_NORSRAM1 */
N  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
X  if(FSMC_Bank == ((u32)0x00000000))
N  {
N    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
X    ((FSMC_Bank1_TypeDef *) (((u32)0xA0000000) + 0x0000))->BTCR[FSMC_Bank] = 0x000030DB;    
N  }
N  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
N  else
N  {   
N    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
X    ((FSMC_Bank1_TypeDef *) (((u32)0xA0000000) + 0x0000))->BTCR[FSMC_Bank] = 0x000030D2; 
N  }
N
N  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
X  ((FSMC_Bank1_TypeDef *) (((u32)0xA0000000) + 0x0000))->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
N  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
X  ((FSMC_Bank1E_TypeDef *) (((u32)0xA0000000) + 0x0104))->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_NANDDeInit
N* Description    : Deinitializes the FSMC NAND Banks registers to their default 
N*                  reset values.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND                       
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NANDDeInit(u32 FSMC_Bank)
N{
N  /* Check the parameter */
N  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
X  ((void)0);
N  
N  if(FSMC_Bank == FSMC_Bank2_NAND)
X  if(FSMC_Bank == ((u32)0x00000010))
N  {
N    /* Set the FSMC_Bank2 registers to their reset values */
N    FSMC_Bank2->PCR2 = 0x00000018;
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PCR2 = 0x00000018;
N    FSMC_Bank2->SR2 = 0x00000040;
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->SR2 = 0x00000040;
N    FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PMEM2 = 0xFCFCFCFC;
N    FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PATT2 = 0xFCFCFCFC;  
N  }
N  /* FSMC_Bank3_NAND */  
N  else
N  {
N    /* Set the FSMC_Bank3 registers to their reset values */
N    FSMC_Bank3->PCR3 = 0x00000018;
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PCR3 = 0x00000018;
N    FSMC_Bank3->SR3 = 0x00000040;
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->SR3 = 0x00000040;
N    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PMEM3 = 0xFCFCFCFC;
N    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PATT3 = 0xFCFCFCFC; 
N  }  
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_PCCARDDeInit
N* Description    : Deinitializes the FSMC PCCARD Bank registers to their default 
N*                  reset values.
N* Input          : None                       
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_PCCARDDeInit(void)
N{
N  /* Set the FSMC_Bank4 registers to their reset values */
N  FSMC_Bank4->PCR4 = 0x00000018; 
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PCR4 = 0x00000018; 
N  FSMC_Bank4->SR4 = 0x00000000;	
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->SR4 = 0x00000000;	
N  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PMEM4 = 0xFCFCFCFC;
N  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PATT4 = 0xFCFCFCFC;
N  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PIO4 = 0xFCFCFCFC;
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_NORSRAMInit
N* Description    : Initializes the FSMC NOR/SRAM Banks according to the 
N*                  specified parameters in the FSMC_NORSRAMInitStruct.
N* Input          : - FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef
N*                  structure that contains the configuration information for 
N*                  the FSMC NOR/SRAM specified Banks.                       
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
N{ 
N  /* Check the parameters */
N  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
X  ((void)0);
N  assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
X  ((void)0);
N  assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
X  ((void)0);
N  assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
X  ((void)0);
N  assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
X  ((void)0);
N  assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
X  ((void)0);
N  assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
X  ((void)0);
N  assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
X  ((void)0);
N  assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
X  ((void)0);
N  assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
X  ((void)0);
N  assert_param(IS_FSMC_ASYNC_WAIT(FSMC_NORSRAMInitStruct->FSMC_AsyncWait));
X  ((void)0);
N  assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
X  ((void)0);  
N  assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime));
X  ((void)0);
N  assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration));
X  ((void)0);
N  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
X  ((void)0);
N  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
X  ((void)0);
N  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
X  ((void)0); 
N  
N  /* Bank1 NOR/SRAM control register configuration */ 
N  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
X  ((FSMC_Bank1_TypeDef *) (((u32)0xA0000000) + 0x0000))->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
N            (u32)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
N            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
N            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
N            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
N            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
N            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
N            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
N            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
N            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
N            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
N            FSMC_NORSRAMInitStruct->FSMC_AsyncWait |
N            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
N
N  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
X  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == ((u32)0x00000008))
N  {
N    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (u32)BCR_FACCEN_Set;
X    ((FSMC_Bank1_TypeDef *) (((u32)0xA0000000) + 0x0000))->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (u32)((u32)0x00000040);
N  }
N
N  /* Bank1 NOR/SRAM timing register configuration */
N  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
X  ((FSMC_Bank1_TypeDef *) (((u32)0xA0000000) + 0x0000))->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
N            (u32)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
N            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
N            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
N            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
N            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
N            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
N             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
N            
N
N    
N  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
N  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
X  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == ((u32)0x00004000))
N  {
N    assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime));
X    ((void)0);
N    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
X    ((void)0);
N    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
X    ((void)0);
N    assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration));
X    ((void)0);
N    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
X    ((void)0);
N    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
X    ((void)0);
N    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
X    ((void)0);
N
N    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
X    ((FSMC_Bank1E_TypeDef *) (((u32)0xA0000000) + 0x0104))->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
N              (u32)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
N              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
N              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
N              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
N              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
N              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
N               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
N  }
N  else
N  {
N    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
X    ((FSMC_Bank1E_TypeDef *) (((u32)0xA0000000) + 0x0104))->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
N  }
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_NANDInit
N* Description    : Initializes the FSMC NAND Banks according to the specified 
N*                  parameters in the FSMC_NANDInitStruct.
N* Input          : - FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef 
N*                    structure that contains the configuration information for 
N*                    the FSMC NAND specified Banks.                       
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
N{
N  u32 tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
N    
N  /* Check the parameters */
N  assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
X  ((void)0);
N  assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
X  ((void)0);
N  assert_param( IS_FSMC_DATA_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
X  ((void)0);
N  assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
X  ((void)0);
N  assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
X  ((void)0);
N  assert_param( IS_FSMC_ADDRESS_LOW_MAPPING(FSMC_NANDInitStruct->FSMC_AddressLowMapping));
X  ((void)0);
N  assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
X  ((void)0);
N  assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
X  ((void)0);
N
N  assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime));
X  ((void)0);
N
N  assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
X  ((void)0);
N  
N  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
N  tmppcr = (u32)FSMC_NANDInitStruct->FSMC_Waitfeature |
N            PCR_MemoryType_NAND |
X            ((u32)0x00000008) |
N            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
N            FSMC_NANDInitStruct->FSMC_ECC |
N            FSMC_NANDInitStruct->FSMC_ECCPageSize |
N            FSMC_NANDInitStruct->FSMC_AddressLowMapping |
N            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
N            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
N            
N  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
N  tmppmem = (u32)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
N            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
N            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
N            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
N            
N  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
N  tmppatt = (u32)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
N            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
N            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
N            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
N  
N  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
X  if(FSMC_NANDInitStruct->FSMC_Bank == ((u32)0x00000010))
N  {
N    /* FSMC_Bank2_NAND registers configuration */
N    FSMC_Bank2->PCR2 = tmppcr;
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PCR2 = tmppcr;
N    FSMC_Bank2->PMEM2 = tmppmem;
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PMEM2 = tmppmem;
N    FSMC_Bank2->PATT2 = tmppatt;
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PATT2 = tmppatt;
N  }
N  else
N  {
N    /* FSMC_Bank3_NAND registers configuration */
N    FSMC_Bank3->PCR3 = tmppcr;
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PCR3 = tmppcr;
N    FSMC_Bank3->PMEM3 = tmppmem;
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PMEM3 = tmppmem;
N    FSMC_Bank3->PATT3 = tmppatt;
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PATT3 = tmppatt;
N  }
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_PCCARDInit
N* Description    : Initializes the FSMC PCCARD Bank according to the specified 
N*                  parameters in the FSMC_PCCARDInitStruct.
N* Input          : - FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef
N*                    structure that contains the configuration information for 
N*                    the FSMC PCCARD Bank.                       
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
N{
N  /* Check the parameters */
N  assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
X  ((void)0);
N  assert_param(IS_FSMC_ADDRESS_LOW_MAPPING(FSMC_PCCARDInitStruct->FSMC_AddressLowMapping));
X  ((void)0);
N  assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
X  ((void)0);
N
N 
N  assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime));
X  ((void)0);
N  
N  assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
X  ((void)0);
N
N  assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
X  ((void)0);
N  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
X  ((void)0);
N  
N  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
N  FSMC_Bank4->PCR4 = (u32)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PCR4 = (u32)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
N                     FSMC_PCCARDInitStruct->FSMC_AddressLowMapping |
N                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
N                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
N            
N  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
N  FSMC_Bank4->PMEM4 = (u32)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PMEM4 = (u32)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
N                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
N                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
N                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
N            
N  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
N  FSMC_Bank4->PATT4 = (u32)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PATT4 = (u32)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
N                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
N                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
N                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
N            
N  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
N  FSMC_Bank4->PIO4 = (u32)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
X  ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PIO4 = (u32)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
N                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
N                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
N                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_NORSRAMStructInit
N* Description    : Fills each FSMC_NORSRAMInitStruct member with its default value.
N* Input          : - FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
N*                    structure which will be initialized.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
N{  
N  /* Reset NOR/SRAM Init structure parameters values */
N  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
X  FSMC_NORSRAMInitStruct->FSMC_Bank = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
X  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = ((u32)0x00000002);
N  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
X  FSMC_NORSRAMInitStruct->FSMC_MemoryType = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
X  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
X  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
X  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
X  FSMC_NORSRAMInitStruct->FSMC_WrapMode = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
X  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
X  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = ((u32)0x00001000);
N  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
X  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = ((u32)0x00002000);
N  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
X  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_AsyncWait = FSMC_AsyncWait_Disable;
X  FSMC_NORSRAMInitStruct->FSMC_AsyncWait = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
X  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = ((u32)0x00000000);
N  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
N  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
X  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = ((u32)0x00000000); 
N  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
N  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
N  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
X  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = ((u32)0x00000000);
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_NANDStructInit
N* Description    : Fills each FSMC_NANDInitStruct member with its default value.
N* Input          : - FSMC_NORSRAMInitStruct: pointer to a FSMC_NANDInitTypeDef 
N*                    structure which will be initialized.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
N{ 
N  /* Reset NAND Init structure parameters values */
N  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
X  FSMC_NANDInitStruct->FSMC_Bank = ((u32)0x00000010);
N  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
X  FSMC_NANDInitStruct->FSMC_Waitfeature = ((u32)0x00000000);
N  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
X  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = ((u32)0x00000000);
N  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
X  FSMC_NANDInitStruct->FSMC_ECC = ((u32)0x00000000);
N  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
X  FSMC_NANDInitStruct->FSMC_ECCPageSize = ((u32)0x00000000);
N  FSMC_NANDInitStruct->FSMC_AddressLowMapping = FSMC_AddressLowMapping_Direct;
X  FSMC_NANDInitStruct->FSMC_AddressLowMapping = ((u32)0x00000000);
N  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
N  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
N  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
N  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
N  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
N  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
N  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
N  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
N  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
N  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_PCCARDStructInit
N* Description    : Fills each FSMC_PCCARDInitStruct member with its default value.
N* Input          : - FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
N*                    structure which will be initialized.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
N{
N  /* Reset PCCARD Init structure parameters values */
N  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
X  FSMC_PCCARDInitStruct->FSMC_Waitfeature = ((u32)0x00000000);
N  FSMC_PCCARDInitStruct->FSMC_AddressLowMapping = FSMC_AddressLowMapping_Direct;
X  FSMC_PCCARDInitStruct->FSMC_AddressLowMapping = ((u32)0x00000000);
N  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
N  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
N  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
N  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
N  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_NORSRAMCmd
N* Description    : Enables or disables the specified NOR/SRAM Memory Bank.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
N*                       - FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
N*                       - FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
N*                       - FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
N*                : - NewState: new state of the FSMC_Bank.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NORSRAMCmd(u32 FSMC_Bank, FunctionalState NewState)
N{
N  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N  
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
N    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
X    ((FSMC_Bank1_TypeDef *) (((u32)0xA0000000) + 0x0000))->BTCR[FSMC_Bank] |= ((u32)0x00000001);
N  }
N  else
N  {
N    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
N    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
X    ((FSMC_Bank1_TypeDef *) (((u32)0xA0000000) + 0x0000))->BTCR[FSMC_Bank] &= ((u32)0x000FFFFE);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_NANDCmd
N* Description    : Enables or disables the specified NAND Memory Bank.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
N*                : - NewState: new state of the FSMC_Bank.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NANDCmd(u32 FSMC_Bank, FunctionalState NewState)
N{
N  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N  
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
N    if(FSMC_Bank == FSMC_Bank2_NAND)
X    if(FSMC_Bank == ((u32)0x00000010))
N    {
N      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
X      ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PCR2 |= ((u32)0x00000004);
N    }
N    else
N    {
N      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
X      ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PCR3 |= ((u32)0x00000004);
N    }
N  }
N  else
N  {
N    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
N    if(FSMC_Bank == FSMC_Bank2_NAND)
X    if(FSMC_Bank == ((u32)0x00000010))
N    {
N      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
X      ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PCR2 &= ((u32)0x000FFFFB);
N    }
N    else
N    {
N      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
X      ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PCR3 &= ((u32)0x000FFFFB);
N    }
N  }
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_PCCARDCmd
N* Description    : Enables or disables the PCCARD Memory Bank.
N* Input          : - NewState: new state of the PCCARD Memory Bank.  
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_PCCARDCmd(FunctionalState NewState)
N{
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N  
N  if (NewState != DISABLE)
N  {
N    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
N    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
X    ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PCR4 |= ((u32)0x00000004);
N  }
N  else
N  {
N    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
N    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
X    ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->PCR4 &= ((u32)0x000FFFFB);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_NANDECCCmd
N* Description    : Enables or disables the FSMC NAND ECC feature.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
N*                : - NewState: new state of the FSMC NAND ECC feature.  
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_NANDECCCmd(u32 FSMC_Bank, FunctionalState NewState)
N{
N  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N  
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
N    if(FSMC_Bank == FSMC_Bank2_NAND)
X    if(FSMC_Bank == ((u32)0x00000010))
N    {
N      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
X      ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PCR2 |= ((u32)0x00000040);
N    }
N    else
N    {
N      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
X      ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PCR3 |= ((u32)0x00000040);
N    }
N  }
N  else
N  {
N    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
N    if(FSMC_Bank == FSMC_Bank2_NAND)
X    if(FSMC_Bank == ((u32)0x00000010))
N    {
N      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
X      ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->PCR2 &= ((u32)0x000FFFBF);
N    }
N    else
N    {
N      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
X      ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->PCR3 &= ((u32)0x000FFFBF);
N    }
N  }
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_GetECC
N* Description    : Returns the error correction code register value.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
N* Output         : None
N* Return         : The Error Correction Code (ECC) value.
N*******************************************************************************/
Nu32 FSMC_GetECC(u32 FSMC_Bank)
N{
N  u32 eccval = 0x00000000;
N  
N  if(FSMC_Bank == FSMC_Bank2_NAND)
X  if(FSMC_Bank == ((u32)0x00000010))
N  {
N    /* Get the ECCR2 register value */
N    eccval = FSMC_Bank2->ECCR2;
X    eccval = ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->ECCR2;
N  }
N  else
N  {
N    /* Get the ECCR3 register value */
N    eccval = FSMC_Bank3->ECCR3;
X    eccval = ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->ECCR3;
N  }
N  /* Return the error correction code value */
N  return(eccval);
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_ITConfig
N* Description    : Enables or disables the specified FSMC interrupts.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
N*                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
N*                  - FSMC_IT: specifies the FSMC interrupt sources to be
N*                    enabled or disabled.
N*                    This parameter can be any combination of the following values:
N*                       - FSMC_IT_RisingEdge: Rising edge detection interrupt. 
N*                       - FSMC_IT_Level: Level edge detection interrupt.                                  
N*                       - FSMC_IT_FallingEdge: Falling edge detection interrupt.
N*                  - NewState: new state of the specified FSMC interrupts.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_ITConfig(u32 FSMC_Bank, u32 FSMC_IT, FunctionalState NewState)
N{
N  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FSMC_IT(FSMC_IT));	
X  ((void)0);	
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N  
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected FSMC_Bank2 interrupts */
N    if(FSMC_Bank == FSMC_Bank2_NAND)
X    if(FSMC_Bank == ((u32)0x00000010))
N    {
N      FSMC_Bank2->SR2 |= FSMC_IT;
X      ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->SR2 |= FSMC_IT;
N    }
N    /* Enable the selected FSMC_Bank3 interrupts */
N    else if (FSMC_Bank == FSMC_Bank3_NAND)
X    else if (FSMC_Bank == ((u32)0x00000100))
N    {
N      FSMC_Bank3->SR3 |= FSMC_IT;
X      ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->SR3 |= FSMC_IT;
N    }
N    /* Enable the selected FSMC_Bank4 interrupts */
N    else
N    {
N      FSMC_Bank4->SR4 |= FSMC_IT;    
X      ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->SR4 |= FSMC_IT;    
N    }
N  }
N  else
N  {
N    /* Disable the selected FSMC_Bank2 interrupts */
N    if(FSMC_Bank == FSMC_Bank2_NAND)
X    if(FSMC_Bank == ((u32)0x00000010))
N    {
N      
N      FSMC_Bank2->SR2 &= (u32)~FSMC_IT;
X      ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->SR2 &= (u32)~FSMC_IT;
N    }
N    /* Disable the selected FSMC_Bank3 interrupts */
N    else if (FSMC_Bank == FSMC_Bank3_NAND)
X    else if (FSMC_Bank == ((u32)0x00000100))
N    {
N      FSMC_Bank3->SR3 &= (u32)~FSMC_IT;
X      ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->SR3 &= (u32)~FSMC_IT;
N    }
N    /* Disable the selected FSMC_Bank4 interrupts */
N    else
N    {
N      FSMC_Bank4->SR4 &= (u32)~FSMC_IT;    
X      ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->SR4 &= (u32)~FSMC_IT;    
N    }
N  }
N}
N                  
N/*******************************************************************************
N* Function Name  : FSMC_GetFlagStatus
N* Description    : Checks whether the specified FSMC flag is set or not.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
N*                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
N*                  - FSMC_FLAG: specifies the flag to check.
N*                    This parameter can be one of the following values:
N*                       - FSMC_FLAG_RisingEdge: Rising egde detection Flag.
N*                       - FSMC_FLAG_Level: Level detection Flag.
N*                       - FSMC_FLAG_FallingEdge: Falling egde detection Flag.
N*                       - FSMC_FLAG_FEMPT: Fifo empty Flag. 
N* Output         : None
N* Return         : The new state of FSMC_FLAG (SET or RESET).
N*******************************************************************************/                   
NFlagStatus FSMC_GetFlagStatus(u32 FSMC_Bank, u32 FSMC_FLAG)
N{
N  FlagStatus bitstatus = RESET;
N  u32 tmpsr = 0x00000000;
N  
N  /* Check the parameters */
N  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
X  ((void)0);
N  
N  if(FSMC_Bank == FSMC_Bank2_NAND)
X  if(FSMC_Bank == ((u32)0x00000010))
N  {
N    tmpsr = FSMC_Bank2->SR2;
X    tmpsr = ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->SR2;
N  }  
N  else if(FSMC_Bank == FSMC_Bank3_NAND)
X  else if(FSMC_Bank == ((u32)0x00000100))
N  {
N    tmpsr = FSMC_Bank3->SR3;
X    tmpsr = ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->SR3;
N  }
N  /* FSMC_Bank4_PCCARD*/
N  else
N  {
N    tmpsr = FSMC_Bank4->SR4;
X    tmpsr = ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->SR4;
N  } 
N  
N  /* Get the flag status */
N  if ((tmpsr & FSMC_FLAG) != (u16)RESET )
N  {
N    bitstatus = SET;
N  }
N  else
N  {
N    bitstatus = RESET;
N  }
N  /* Return the flag status */
N  return bitstatus;
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_ClearFlag
N* Description    : Clears the FSMCs pending flags.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
N*                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
N*                  - FSMC_FLAG: specifies the flag to clear.
N*                    This parameter can be any combination of the following values:
N*                       - FSMC_FLAG_RisingEdge: Rising egde detection Flag.
N*                       - FSMC_FLAG_Level: Level detection Flag.
N*                       - FSMC_FLAG_FallingEdge: Falling egde detection Flag.
N* Output         : None
N* Return         : None
N*******************************************************************************/                   
Nvoid FSMC_ClearFlag(u32 FSMC_Bank, u32 FSMC_FLAG)
N{
N /* Check the parameters */
N  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
X  ((void)0) ;
N    
N  if(FSMC_Bank == FSMC_Bank2_NAND)
X  if(FSMC_Bank == ((u32)0x00000010))
N  {
N    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->SR2 &= ~FSMC_FLAG; 
N  }  
N  else if(FSMC_Bank == FSMC_Bank3_NAND)
X  else if(FSMC_Bank == ((u32)0x00000100))
N  {
N    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->SR3 &= ~FSMC_FLAG;
N  }
N  /* FSMC_Bank4_PCCARD*/
N  else
N  {
N    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
X    ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->SR4 &= ~FSMC_FLAG;
N  }
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_GetITStatus
N* Description    : Checks whether the specified FSMC interrupt has occurred or not.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
N*                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
N*                  - FSMC_IT: specifies the FSMC interrupt source to check.
N*                    This parameter can be one of the following values:
N*                       - FSMC_IT_RisingEdge: Rising edge detection interrupt. 
N*                       - FSMC_IT_Level: Level edge detection interrupt.                                  
N*                       - FSMC_IT_FallingEdge: Falling edge detection interrupt. 
N* Output         : None
N* Return         : The new state of FSMC_IT (SET or RESET).
N*******************************************************************************/ 
NITStatus FSMC_GetITStatus(u32 FSMC_Bank, u32 FSMC_IT)
N{
N  ITStatus bitstatus = RESET;
N  u32 tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
N  
N  /* Check the parameters */
N  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FSMC_GET_IT(FSMC_IT));
X  ((void)0);
N  
N  if(FSMC_Bank == FSMC_Bank2_NAND)
X  if(FSMC_Bank == ((u32)0x00000010))
N  {
N    tmpsr = FSMC_Bank2->SR2;
X    tmpsr = ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->SR2;
N  }  
N  else if(FSMC_Bank == FSMC_Bank3_NAND)
X  else if(FSMC_Bank == ((u32)0x00000100))
N  {
N    tmpsr = FSMC_Bank3->SR3;
X    tmpsr = ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->SR3;
N  }
N  /* FSMC_Bank4_PCCARD*/
N  else
N  {
N    tmpsr = FSMC_Bank4->SR4;
X    tmpsr = ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->SR4;
N  } 
N  
N  itstatus = tmpsr & FSMC_IT;
N  
N  itenable = tmpsr & (FSMC_IT >> 3);
N
N  if ((itstatus != (u32)RESET)  && (itenable != (u32)RESET))
N  {
N    bitstatus = SET;
N  }
N  else
N  {
N    bitstatus = RESET;
N  }
N  return bitstatus; 
N}
N
N/*******************************************************************************
N* Function Name  : FSMC_ClearITPendingBit
N* Description    : Clears the FSMCs interrupt pending bits.
N* Input          : - FSMC_Bank: specifies the FSMC Bank to be used
N*                    This parameter can be one of the following values:
N*                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
N*                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
N*                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
N*                  - FSMC_IT: specifies the interrupt pending bit to clear.
N*                    This parameter can be any combination of the following values:
N*                       - FSMC_IT_RisingEdge: Rising edge detection interrupt. 
N*                       - FSMC_IT_Level: Level edge detection interrupt.                                  
N*                       - FSMC_IT_FallingEdge: Falling edge detection interrupt.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid FSMC_ClearITPendingBit(u32 FSMC_Bank, u32 FSMC_IT)
N{
N  /* Check the parameters */
N  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
X  ((void)0);
N  assert_param(IS_FSMC_IT(FSMC_IT));
X  ((void)0);
N    
N  if(FSMC_Bank == FSMC_Bank2_NAND)
X  if(FSMC_Bank == ((u32)0x00000010))
N  {
N    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
X    ((FSMC_Bank2_TypeDef *) (((u32)0xA0000000) + 0x0060))->SR2 &= ~(FSMC_IT >> 3); 
N  }  
N  else if(FSMC_Bank == FSMC_Bank3_NAND)
X  else if(FSMC_Bank == ((u32)0x00000100))
N  {
N    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
X    ((FSMC_Bank3_TypeDef *) (((u32)0xA0000000) + 0x0080))->SR3 &= ~(FSMC_IT >> 3);
N  }
N  /* FSMC_Bank4_PCCARD*/
N  else
N  {
N    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
X    ((FSMC_Bank4_TypeDef *) (((u32)0xA0000000) + 0x00A0))->SR4 &= ~(FSMC_IT >> 3);
N  }
N}
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
