From 40bfd71a61e102fa1003c918b39dcdbcd3ad77d7 Mon Sep 17 00:00:00 2001
From: Jiuyang Liu <liu@jiuyang.me>
Date: Sat, 3 Apr 2021 18:08:41 +0000
Subject: [PATCH 1/2] fix for chipsalliance/firrtl#2095 and
 chipsalliance/chisel3#1730

---
 iocell/src/main/scala/barstools/iocell/chisel/IOCell.scala | 2 +-
 macros/src/main/scala/barstools/macros/MacroCompiler.scala | 2 +-
 macros/src/main/scala/barstools/macros/SynFlops.scala      | 2 +-
 3 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/iocell/src/main/scala/barstools/iocell/chisel/IOCell.scala b/iocell/src/main/scala/barstools/iocell/chisel/IOCell.scala
index d244d29..160f343 100644
--- a/iocell/src/main/scala/barstools/iocell/chisel/IOCell.scala
+++ b/iocell/src/main/scala/barstools/iocell/chisel/IOCell.scala
@@ -141,7 +141,7 @@ object IOCell {
     * @param name An optional name or name prefix to use for naming IO cells
     * @return A Seq of all generated IO cell instances
     */
-  val toSyncReset:  (Reset) => Bool = _.toBool
+  val toSyncReset:  (Reset) => Bool = _.asBool
   val toAsyncReset: (Reset) => AsyncReset = _.asAsyncReset
   def generateFromSignal[T <: Data, R <: Reset](
     coreSignal:        T,
diff --git a/macros/src/main/scala/barstools/macros/MacroCompiler.scala b/macros/src/main/scala/barstools/macros/MacroCompiler.scala
index bfcf78d..4366ed5 100644
--- a/macros/src/main/scala/barstools/macros/MacroCompiler.scala
+++ b/macros/src/main/scala/barstools/macros/MacroCompiler.scala
@@ -8,7 +8,7 @@
 package barstools.macros
 
 import barstools.macros.Utils._
-import firrtl.Utils._
+import firrtl.Utils.{BoolType, one, zero}
 import firrtl.annotations._
 import firrtl.ir._
 import firrtl.stage.{FirrtlSourceAnnotation, FirrtlStage, Forms, OutputFileAnnotation, RunFirrtlTransformAnnotation}
diff --git a/macros/src/main/scala/barstools/macros/SynFlops.scala b/macros/src/main/scala/barstools/macros/SynFlops.scala
index 77ea4c9..5184949 100644
--- a/macros/src/main/scala/barstools/macros/SynFlops.scala
+++ b/macros/src/main/scala/barstools/macros/SynFlops.scala
@@ -3,7 +3,7 @@
 package barstools.macros
 
 import barstools.macros.Utils._
-import firrtl.Utils._
+import firrtl.Utils.{min, one, zero}
 import firrtl._
 import firrtl.ir._
 import firrtl.passes.MemPortUtils.memPortField

From 22423dca40ef04d7e60a5048bdb4f7fe1f5f7d3c Mon Sep 17 00:00:00 2001
From: Jiuyang Liu <liu@jiuyang.me>
Date: Tue, 10 Aug 2021 03:21:32 +0800
Subject: [PATCH 2/2] remove MacroCompilerOptimizations

1. this class is not used in any public projects.
2. passes.Legalize was removed by chipsalliance/firrtl#2304
---
 .../scala/barstools/macros/MacroCompiler.scala  | 17 -----------------
 1 file changed, 17 deletions(-)

diff --git a/macros/src/main/scala/barstools/macros/MacroCompiler.scala b/macros/src/main/scala/barstools/macros/MacroCompiler.scala
index 4366ed5..edf7a8a 100644
--- a/macros/src/main/scala/barstools/macros/MacroCompiler.scala
+++ b/macros/src/main/scala/barstools/macros/MacroCompiler.scala
@@ -772,23 +772,6 @@ class MacroCompilerTransform extends Transform with DependencyAPIMigration {
   }
 }
 
-class MacroCompilerOptimizations extends SeqTransform with DependencyAPIMigration {
-  override def prerequisites = Forms.LowForm
-  override def optionalPrerequisites = Forms.LowFormOptimized
-  override def optionalPrerequisiteOf = Forms.LowEmitters
-  override def invalidates(a: Transform) = false
-
-  def transforms: Seq[Transform] = Seq(
-    passes.RemoveValidIf,
-    new firrtl.transforms.ConstantPropagation,
-    passes.memlib.VerilogMemDelays,
-    new firrtl.transforms.ConstantPropagation,
-    passes.Legalize,
-    passes.SplitExpressions,
-    passes.CommonSubexpressionElimination
-  )
-}
-
 object MacroCompiler extends App {
   sealed trait MacroParam
   case object Macros extends MacroParam
