/*
    Copyright (c) 2012 by Vincent Pacelli and Omar Rizwan

    This file is part of Gabby.

    Gabby is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    Gabby is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with Gabby.  If not, see <http://www.gnu.org/licenses/>.
 */

package com.gambo.core;

public abstract class Cpu {
	public static final int A = 0;
	public static final int B = 1;
	public static final int C = 2;
	public static final int D = 3;
	public static final int E = 4;
	public static final int F = 5;
	public static final int H = 6;
	public static final int L = 7;

    private boolean running = false;
    private boolean paused = false;

	// registers
	// ---------
	// 8-bit registers: unsigned bytes
	private int[] regs = new int[8];

	public int a() { return regs[A]; }
	public void setA(int a) { regs[A] = a; }

	public int b() { return regs[B]; }
	public void setB(int b) { regs[B] = b; }

	public int c() { return regs[C]; }
	public void setC(int c) { regs[C] = c; }

	public int d() { return regs[D]; }
	public void setD(int d) { regs[D] = d;}

	public int e() { return regs[E]; }
	public void setE(int e) { regs[E] = e; }

	public int f() { return regs[F]; }
	public void setF(int f) { regs[F] = f; }

	public int h() { return regs[H]; }
	public void setH(int h) { regs[H] = h; }

	public int l() { return regs[L]; }
	public void setL(int l) { regs[L] = l; }

	// 16-bit registers
	private int af() { return regs[A] << 8 | regs[F]; }

	private void setAF(int nn) {
		regs[A] = (nn & 0xFF00) >> 8;
		regs[F] = nn & 0x00FF;
	}

	private int bc() { return regs[B] << 8 | regs[C]; }

	private void setBC(int nn) {
		regs[B] = (nn & 0xFF00) >> 8;
		regs[C] = nn & 0x00FF;
	}
	
	private int de() { return regs[D] << 8 | regs[E]; }

	private void setDE(int nn) {
		regs[D] = (nn & 0xFF00) >> 8;
		regs[E] = nn & 0x00FF;
	}

	private int hl() { return regs[H] << 8 | regs[L]; }

	private void setHL(int nn) {
		regs[H] = (nn & 0xFF00) >> 8;
		regs[L] = nn & 0x00FF;
	}

	private int sp = 0xFFFE; // stack pointer: 16-bit

	public int sp() {
		return sp;
	}
	public void setSP(int nn) {
		sp = nn & 0xFFFF; // unsign
	}


	// operation helpers
	// -----
	// note: xAt methods put result in RAM
	// xTo methods put result in either A or given register r
	// and operate on given value n

	private void inc(int r) {
		regs[r] = (regs[r] + 1) & 0xFF;

		setZero((regs[r] == 0));
		setHalfCarry((regs[r] & 0xF) == 0);
		setSubtract(false);
	}
	private void incAt(int addr) {
		int tmp = (mmu.read(addr) + 1) & 0xFF;
		mmu.write(addr, tmp);

		setZero((tmp == 0));
		setHalfCarry((tmp & 0xF) == 0);
		setSubtract(false);
	}

	private void dec(int r) {
		regs[r] = (regs[r] - 1) & 0xFF;

		setZero((regs[r] == 0));
		setHalfCarry((regs[r] & 0xF) == 0xF);
		setSubtract(true);
	}
	private void decAt(int addr) {
		int tmp = (mmu.read(addr) - 1) & 0xFF;
		mmu.write(addr, tmp);

		setZero((tmp == 0));
		setHalfCarry((tmp & 0xF) == 0xF);
		setSubtract(true);
	}

	private void add(int r1, int r2) {
		addTo(r1, regs[r2]);
	}
	private void addTo(int r, int n) {
		int tmp = regs[r] + n;

		setHalfCarry(((tmp & 0xF) < (regs[r] & 0xF)));
		setCarry((tmp > 0xFF));

		regs[r] = tmp & 0xFF;

		setZero((regs[r] == 0));
		setSubtract(false);
	}

	private void addHL(int nn) {
		int tmp = hl() + nn;
		setHalfCarry(((hl() & 0xFFF) > (tmp & 0xFFF)));
		setCarry((tmp > 0xFFFF));
		setHL(tmp & 0xFFFF);
		setSubtract(false);
	}
	private void setHLAfterAdd(int n1, int n2) {
		int tmp = (n2 << 24) >> 24;
		setHL((n1 + tmp) & 0xFFFF);
		tmp = n1 ^ tmp ^ hl();

		setCarry(((tmp & 0x100) == 0x100));
		setHalfCarry(((tmp & 0x10) == 0x10));
		setZero(false);
		setSubtract(false);
	}
	private void addSP(int n) {
		int tmp2 = (n << 24) >> 24;
		int tmp = (sp + tmp2) & 0xFFFF;
		tmp2 = sp ^ tmp2 ^ tmp;
		sp = tmp;

		setCarry(((tmp2 & 0x100) == 0x100));
		setHalfCarry(((tmp2 & 0x10) == 0x10));
		setZero(false);
		setSubtract(false);
	}

	private void adc(int r1, int r2) {
		// Add regs[r2] and carry flag value to r1
		adcTo(r1, regs[r2]);
	}
	private void adcTo(int r, int n) {
		// Add n and carry flag value to r
		int tmp = regs[r] + n + (isCarry() ? 1 : 0);

		setHalfCarry((((n & 0xF) + (regs[r] & 0xF) + (isCarry() ? 1 : 0)) > 0xF));
		setCarry((tmp > 0xFF));

		regs[r] = tmp & 0xFF;

		setZero((regs[r] == 0));
		setSubtract(false);
	}

	private void sub(int r1, int r2) {
		subTo(r1, regs[r2]);
	}
	private void subTo(int r, int n) {
		int tmp = regs[r] - n;

		setHalfCarry(((regs[r] & 0xF) < (tmp & 0xF)));
		setCarry((tmp < 0));

		regs[r] = tmp & 0xFF;

		setZero((regs[r] == 0));
		setSubtract(true);
	}

	private void sbc(int r1, int r2) {
		sbcTo(r1, regs[r2]);
	}
	private void sbcTo(int r, int n) {
		int tmp = regs[r] - n - (isCarry() ? 1 : 0);

		setHalfCarry((((regs[r] & 0xF) - (n & 0xF) - (isCarry() ? 1 : 0)) < 0));
		setCarry((tmp < 0));

		regs[r] = tmp & 0xFF;

		setZero((regs[r] == 0));
		setSubtract(true);
	}


	private void and(int r) {
		andTo(regs[r]);
	}
	private void andTo(int n) {
		// AND with A, result in A
		regs[A] &= (n & 0xFF);

		setZero((regs[A] == 0));
		setHalfCarry(true);
		setSubtract(false);
		setCarry(false);
	}

	private void or(int r) {
		orTo(regs[r]);
	}
	private void orTo(int n) {
		// OR with A, result in A
		regs[A] |= n;

		setZero((regs[A] == 0));
		setSubtract(false);
		setHalfCarry(false);
		setCarry(false);
	}

	private void xor(int r) {
		xorTo(regs[r]);
	}
	private void xorTo(int n) {
		// XOR with A, result in A
		regs[A] ^= n;

		setZero((regs[A] == 0));
		setSubtract(false);
		setHalfCarry(false);
		setCarry(false);
	}

	private void cp(int r) {
		cpTo(regs[r]);
	}
	private void cpTo(int n) {
		// Compare A with n
		// (Basically equiv. to subtraction w/ discarded result)
		int tmp = regs[A] - n;

		setHalfCarry(((tmp & 0xF) > (regs[A] & 0xF)));
		setCarry((tmp < 0));
		setZero((tmp == 0));
		setSubtract(true);
	}

	private void rl(int r) {
		int c = isCarry() ? 1 : 0;
		setCarry((regs[r] > 0x7F));
		regs[r] = ((regs[r] << 1) & 0xFF) | c;

		setZero(false);
		setSubtract(false);
		setHalfCarry(false);
	}
	private void rlAt(int addr) {
		int c = isCarry() ? 1 : 0;

		int tmp = mmu.read(addr);

		setCarry((tmp > 0x7F));
		mmu.write(addr, ((tmp << 1) & 0xFF) | c);

		setZero(false);
		setSubtract(false);
		setHalfCarry(false);
	}

	private void rlc(int r) {
		setCarry((regs[r] > 0x7F));
		regs[r] = ((regs[r] << 1) & 0xFF) | (regs[r] >> 7);

		setZero(false);
		setSubtract(false);
		setHalfCarry(false);
	}
	private void rlcAt(int addr) {
		int tmp = mmu.read(addr);

		setCarry((tmp > 0x7F));
		mmu.write(addr, ((tmp << 1) & 0xFF) | (tmp >> 7));

		setZero(false);
		setSubtract(false);
		setHalfCarry(false);
	}

	private void rr(int r) {
		int c = isCarry() ? 0x80 : 0;
		setCarry(((regs[r] & 1) == 1));
		regs[r] = (regs[r] >> 1) | c;

		setZero(false);
		setSubtract(false);
		setHalfCarry(false);
	}
	private void rrAt(int addr) {
		int tmp = mmu.read(addr);

		int c = isCarry() ? 0x80 : 0;
		setCarry(((tmp & 1) == 1));
		mmu.write(addr, (tmp >> 1) | c);

		setZero(false);
		setSubtract(false);
		setHalfCarry(false);
	}

	private void rrc(int r) {
		regs[r] = (regs[r] >> 1) | ((regs[r] & 1) << 7);
		setCarry((regs[r] > 0x7F));

		setZero(false);
		setSubtract(false);
		setHalfCarry(false);
	}
	private void rrcAt(int addr) {
		int tmp = mmu.read(addr);

		tmp = (tmp >> 1) | ((tmp & 1) << 7);
		setCarry((tmp > 0x7F));

		mmu.write(addr, tmp);

		setZero(false);
		setSubtract(false);
		setHalfCarry(false);
	}

	private void sla(int r) {
		setCarry((regs[r] > 0x7F));

		regs[r] = (regs[r] << 1) & 0xFF;

		setHalfCarry(false);
		setSubtract(false);
		setZero((regs[r] == 0));
	}
	private void slaAt(int addr) {
		int tmp = mmu.read(addr);

		setCarry((tmp > 0x7F));

		tmp = (tmp << 1) & 0xFF;
		mmu.write(addr, tmp);

		setHalfCarry(false);
		setSubtract(false);
		setZero((tmp == 0));
	}

	private void sra(int r) {
		setCarry(((regs[r] & 0x01) == 0x01));

		regs[r] = (regs[r] & 0x80) | (regs[r] >> 1);

		setHalfCarry(false);
		setSubtract(false);
		setZero((regs[r] == 0));
	}
	private void sraAt(int addr) {
		int tmp = mmu.read(addr);

		setCarry(((tmp & 0x01) == 0x01));

		tmp = (tmp & 0x80) | (tmp >> 1);
		mmu.write(addr, tmp);

		setHalfCarry(false);
		setSubtract(false);
		setZero((tmp == 0));
	}

	private void srl(int r) {
		setCarry(((regs[r] & 0x01) == 0x01));

		regs[r] >>= 1;

		setHalfCarry(false);
		setSubtract(false);
		setZero((regs[r] == 0));
	}
	private void srlAt(int addr) {
		int tmp = mmu.read(addr);

		setCarry(((tmp & 0x01) == 0x01));

		tmp >>= 1;
		mmu.write(addr, tmp);

		setHalfCarry(false);
		setSubtract(false);
		setZero((tmp == 0));
	}

	// bit manipulation
	private void bit(int b, int r) {
		bitCheck(b, regs[r]);
	}
	private void bitAt(int b, int addr) {
		bitCheck(b, mmu.read(addr));
	}
	private void bitCheck(int b, int n) {
		// not directly mapped to an opcode, helper method
		setHalfCarry(true);
		setSubtract(false);

		setZero(((n & (0x01 << b)) == 0));
	}

	private void set(int b, int r) {
		regs[r] |= (0x01 << b);
	}
	private void setAt(int b, int addr) {
		mmu.write(addr, mmu.read(addr) | (0x01 << b));
	}

	private void res(int b, int r) {
		regs[r] &= ~(0x01 << b);
	}
	private void resAt(int b, int addr) {
		mmu.write(addr, mmu.read(addr) & ~(0x01 << b));
	}

	// misc
	private void swap(int r) {
		// swap the nibbles of a byte
		regs[r] = ((regs[r] & 0x0F) << 4) | (regs[r] >> 4);

		setZero((regs[r] == 0));    	
		setSubtract(false);
		setHalfCarry(false);
		setCarry(false);
	}

	private void swapAt(int addr) {
		int tmp = mmu.read(addr);

		tmp = ((tmp & 0x0F) << 4) | (tmp >> 4);
		mmu.write(addr, tmp);

		setZero((tmp == 0));
		setSubtract(false);
		setHalfCarry(false);
		setCarry(false);
	}

	private void daa() {
		// Decimal-adjust reg A after addition
		int tmpA = regs[A];

		if (!isSubtract()) {
			if (isCarry() || tmpA > 0x99) {
				tmpA = (tmpA + 0x60) & 0xFF;
				setCarry(true);
			}
			if (isHalfCarry() || (tmpA & 0xF) > 0x9) {
				tmpA = (tmpA + 0x06) & 0xFF;
				setHalfCarry(false);
			}
		} else if (isCarry() && isHalfCarry()) {
			tmpA = (tmpA + 0x9A) & 0xFF;
			setHalfCarry(false);
		} else if (isCarry()) {
			tmpA = (tmpA + 0xA0) & 0xFF;
		} else if (isHalfCarry()) {
			tmpA = (tmpA + 0xFA) & 0xFF;
			setHalfCarry(false);
		}
		setZero((tmpA == 0));

		regs[A] = tmpA;
	}

	// stack
	private void push(int nn) {
		sp -= 2;
		mmu.write16(sp, nn);
	}

	private int pop() {
		int target = mmu.read16(sp);
		setSP(sp + 2);
		return target;
	}

	// jumps
	private void ret() {
		jp(pop());
	}

	private void jp(int addr) {
		pc = addr;
	}

	private void jr(int n) {
		pc += ((byte) n); // sign
	}

	public void call(int addr) {
		push(pc);
		jp(addr);
	}

	private void rst(int addr) {
		push(pc);
		jp(addr);
	}

	// flags
	// -----
	private final static int F_ZERO = 0x80; // 0b10000000
	private final static int F_SUBTRACT = 0x40; // 0b01000000
	private final static int F_HALFCARRY = 0x20; // 0b00100000
	private final static int F_CARRY = 0x10; // 0b00010000
	
	// if the last math operation resulted in a zero
	public boolean isZero() {
		return (regs[F] & F_ZERO) == F_ZERO;
	}
	public void setZero(boolean zero) {
		if (zero) regs[F] |= F_ZERO;
		else regs[F] &= ~F_ZERO & 0xFF;
	}

	// if the last math operation involved a subtraction
	public boolean isSubtract() {
		return (regs[F] & F_SUBTRACT) == F_SUBTRACT;
	}
	public void setSubtract(boolean subtract) {
		if (subtract) regs[F] |= F_SUBTRACT;
		else regs[F] &= ~F_SUBTRACT & 0xFF;
	}

	// if the last math operation cause a carry from the lower nibble (bit 3-4)
	public boolean isHalfCarry() {
		return (regs[F] & F_HALFCARRY) == F_HALFCARRY;
	}
	public void setHalfCarry(boolean halfCarry) {
		if (halfCarry) regs[F] |= F_HALFCARRY;
		else regs[F] &= ~F_HALFCARRY & 0xFF;
	}

	// if the last math operation cause a carry (bit 7-8)
	public boolean isCarry() {
		return (regs[F] & F_CARRY) == F_CARRY;
	}
	public void setCarry(boolean carry) {
		if (carry) regs[F] |= F_CARRY;
		else regs[F] &= ~F_CARRY & 0xFF;
	}

	// state
	// -----
	private boolean halting = false;
	
	public void setHalting(boolean halting) {
		this.halting = halting;
	}
	public boolean isHalting() {
		return halting;
	}
	

	private int pc; // = initialPC;

	public int getPc() { return pc; }
	public void setPc(int pc) { this.pc = pc; }

	public Cpu(Mmu mmu, Display display) {
		regs[A] = 0x01;
		regs[B] = 0x00;
		regs[C] = 0x13;
		regs[D] = 0x00;
		regs[E] = 0xD8;
		regs[F] = 0xB0;
		regs[H] = 0x01;
		regs[L] = 0x4D;

		this.mmu = mmu;
		this.display = display;
		this.clock = new Clock();
        
        this.mmu.init();
	}

	// memory access
	protected Mmu mmu;
	
	// display
	protected Display display;
	
	// internal clock
	private Clock clock;

	// pop 1 byte from program counter position in memory
	// then move forward
	private int readPC() {
		return mmu.read(pc++);
	}

	// pop 2 bytes from program counter position in memory
	// then move pc forward 2
	private int readPC16() {
		pc += 2;
		return mmu.read16(pc - 2);
	}

    protected boolean timingWait() {
    	return true;
    }
    
    protected boolean cycling(boolean newFrame) {
    	return true;
    }

    protected void timingSync() {}
    
	public void emulate(int initialPC) throws IllegalOperationException {
		boolean newFrame = true; // is this ok?

		pc = initialPC;
        running = true;

		do {
            if (!paused) {
			    newFrame = emulateOp();
            }
		} while (cycling(newFrame) && running);

		timingSync();
	}
    
    private int opcode = -1;

    protected boolean emulateOp() throws IllegalOperationException {
        int delta;
        boolean newFrame;

        if (!isHalting()) {
            opcode = readPC();
        }

        //System.out.println("pc: "+Integer.toHexString(pc-1)+", op: "+Integer.toHexString(opcode)+"; "+Integer.toHexString(regs[A])+", "+Integer.toHexString(regs[B])+", "+Integer.toHexString(regs[C])+", "+Integer.toHexString(regs[D])+", "+Integer.toHexString(regs[E])+", 0, "+Integer.toHexString(regs[H])+", "+Integer.toHexString(regs[L])+", "+Integer.toHexString(sp)+"; SCX: "+mmu.read(0xFF43));
        //System.out.println("pc: "+Integer.toHexString(pc-1)+", op: "+Integer.toHexString(opcode)+", scx: "+Integer.toHexString(mmu.read(0xFF43)));
        // System.out.printf("pc: %#xd, op: %#xd\n", pc, opcode);
	log(opcode, regs);
        op(opcode);

        clock.executedOp(opcode);
        delta = clock.getDelta();
        newFrame = display.step(delta);

        if (newFrame) {
            if (!timingWait()) {
                throw new RuntimeException();
            }
        }
        mmu.timers.step(delta);

        mmu.interrupts.checkInterrupts(this);

        clock.step();
        return newFrame;
    }
	
	protected void op(int opcode) throws IllegalOperationException {
		switch (opcode) {
		case 0x00: // NOP
			// No operation
			break;
			
		case 0x01: // LD BC, nn
			setBC(readPC16());
			break;
		
		case 0x02: // LD (BC), A
			mmu.write(bc(), regs[A]);
			break;
		
		case 0x03: // INC BC
			setBC(bc() + 1);
			break;
		
		case 0x04: // INC B
			inc(B);
			break;
		
		case 0x05: // DEC B
			dec(B);
			break;
		
		case 0x06: // LD B, n
			regs[B] = readPC();
			break;
		
		case 0x07: // RLC A
			// Rotate A left with carry
			// Store old bit 7 of A in CF
			// Reset SF, HCF, ZF
			rlc(A);
			break;
		
		case 0x08: // LD (nn), SP
			mmu.write16(readPC16(), sp);
			break;
		
		case 0x09: // ADD HL, BC
			addHL(bc());
			break;
		
		case 0x0A: // LD A, (BC)
			regs[A] = mmu.read(bc());
			break;
		
		case 0x0B: // DEC BC
			setBC(bc() - 1);
			break;
		
		case 0x0C: // INC C
			inc(C);
			break;
		
		case 0x0D: // DEC C
			dec(C);
			break;
		
		case 0x0E: // LD C, n
			regs[C] = readPC();
			break;
		
		case 0x0F: // RRC A
			// Rotate A right with carry
			rrc(A);
			break;
		
		case 0x10: // STOP
			// Stop CPU until user input
			break;
		
		case 0x11: // LD DE, nn
			setDE(readPC16());
			break;
		
		case 0x12: // LD (DE), A
			mmu.write(de(), regs[A]);
			break;
		
		case 0x13: // INC DE
			setDE(de() + 1);
			break;
		
		case 0x14: // INC D
			inc(D);
			break;
		
		case 0x15: // DEC D
			dec(D);
			break;
		
		case 0x16: // LD D, n
			regs[D] = readPC();
			break;
		
		case 0x17: // RL A
			// Rotate A left?
			rl(A);
			break;
		
		case 0x18: // JR n
			// Relative jump by (signed) next byte
			jr(readPC());
			break;
		
		case 0x19: // ADD HL, DE
			addHL(de());
			break;
		
		case 0x1A: // LD A, (DE)
			regs[A] = mmu.read(de());
			break;
		
		case 0x1B: // DEC DE
			setDE(de() - 1);
			break;
		
		case 0x1C: // INC E
			inc(E);
			break;
		
		case 0x1D: // DEC E
			dec(E);
			break;
		
		case 0x1E: // LD E, n
			regs[E] = readPC();
			break;
		
		case 0x1F: // RR A
			rr(A);
			break;
		
		case 0x20: // JR NZ, n
			// Relative jump by (signed) next byte
			// IF last result was not zero
			if (!isZero()) jr(readPC());
			else pc++;
			break;
		
		case 0x21: // LD HL, nn
			setHL(readPC16());
			break;
		
		case 0x22: // LDI (HL), A
			// Save A into memory at location HL,
			// then increment 16-bit HL
			mmu.write(hl(), regs[A]);
			setHL(hl() + 1);
			break;
		
		case 0x23: // INC HL
			setHL(hl() + 1);
			break;
		
		case 0x24: // INC H
			inc(H);
			break;
		
		case 0x25: // DEC H
			dec(H);
			break;
		
		case 0x26: // LD H, n
			regs[H] = readPC();
			break;
		
		case 0x27: // DAA
			// Decimal-adjust A
			// For floating-point math (haha, good luck w/ that)
			// Adjust A register (run right after add or sub)
			daa();
			break;
		
		case 0x28: // JR Z, n
			// Relative jump by (signed) next byte
			// IF last result was zero
			if (isZero()) jr(readPC());
			else pc++;
			break;
		
		case 0x29: // ADD HL, HL
			// Add 16-bit HL to HL
			// Result in HL
			addHL(hl());
			break;
		
		case 0x2A: // LDI A, (HL)
			regs[A] = mmu.read(hl());
			setHL(hl() + 1);
			break;
		
		case 0x2B: // DEC HL
			setHL(hl() - 1);
			break;
		
		case 0x2C: // INC L
			inc(L);
			break;
		
		case 0x2D: // DEC L
			dec(L);
			break;
		
		case 0x2E: // LD L, n
			regs[L] = readPC();
			break;
		
		case 0x2F: // CPL
			// Complement A register (Flip all bits)
			regs[A] ^= 0xFF;
		
			setSubtract(true);
			setHalfCarry(true);
			break;
		
		case 0x30: // JR NC, n
			// Relative jump by next byte
			// IF not carry
			if (!isCarry()) jr(readPC());
			else pc++;
			break;
		
		case 0x31: // LD SP, nn
			setSP(readPC16());
			break;
		
		case 0x32: // LDD (HL), A
			mmu.write(hl(), regs[A]);
			setHL(hl() - 1);
			break;
		
		case 0x33: // INC SP
			setSP(sp + 1);
			break;
		
		case 0x34: // INC (HL)
			incAt(hl());
			break;
		
		case 0x35: // DEC (HL)
			decAt(hl());
			break;
		
		case 0x36: // LD (HL), n
			mmu.write(hl(), readPC());
			break;
		
		case 0x37: // SCF
			// set carry flag
			setCarry(true);
			break;
		
		case 0x38: // JR C, n
			// Relative jump by next byte
			// IF carry
			if (isCarry()) jr(readPC());
			else pc++;
			break;
		
		case 0x39: // ADD HL, SP
			addHL(sp);
			break;
		
		case 0x3A: // LDD A, (HL)
			regs[A] = mmu.read(hl()); 
			setHL(hl() - 1);
			break;
		
		case 0x3B: // DEC SP
			sp--;
			break;
		
		case 0x3C: // INC A
			inc(A);
			break;
		
		case 0x3D: // DEC A
			dec(A);
			break;
		
		case 0x3E: // LD A, n
			regs[A] = readPC();
			break;
		
		case 0x3F: // CCF
			// flip carry flag
			setCarry(!isCarry());
			setSubtract(false);
			setHalfCarry(false);
			break;
		
		case 0x40: // LD B, B
			// WTF?
			regs[B] = regs[B];
			break;
		
		case 0x41: // LD B, C
			regs[B] = regs[C];
			break;
		
		case 0x42: // LD B, D
			regs[B] = regs[D];
			break;
		
		case 0x43: // LD B, E
			regs[B] = regs[E];
			break;
		
		case 0x44: // LD B, H
			regs[B] = regs[H];
			break;
		
		case 0x45: // LD B, L
			regs[B] = regs[L];
			break;
		
		case 0x46: // LD B, (HL)
			regs[B] = mmu.read(hl());
			break;
		
		case 0x47: // LD B, A
			regs[B] = regs[A];
			break;
		
		case 0x48: // LD C, B
			regs[C] = regs[B];
			break;
		
		case 0x49: // LD C, C
			// WTF?
			regs[C] = regs[C];
			break;
		
		case 0x4A: // LD C, D
			regs[C] = regs[D];
			break;
		
		case 0x4B: // LD C, E
			regs[C] = regs[E];
			break;
		
		case 0x4C: // LD C, H
			regs[C] = regs[H];
			break;
		
		case 0x4D: // LD C, L
			regs[C] = regs[L];
			break;
		
		case 0x4E: // LD C, (HL)
			regs[C] = mmu.read(hl());
			break;
		
		case 0x4F: // LD C, A
			regs[C] = regs[A];
			break;
		
		case 0x50: // LD D, B
			regs[D] = regs[B];
			break;
		
		case 0x51: // LD D, C
			regs[D] = regs[C];
			break;
		
		case 0x52: // LD D, D
			// WTF?
			regs[D] = regs[D];
			break;
		
		case 0x53: // LD D, E
			regs[D] = regs[E];
			break;
		
		case 0x54: // LD D, H
			regs[D] = regs[H];
			break;
		
		case 0x55: // LD D, L
			regs[D] = regs[L];
			break;
		
		case 0x56: // LD D, (HL)
			regs[D] = mmu.read(hl());
			break;
		
		case 0x57: // LD D, A
			regs[D] = regs[A];
			break;
		
		case 0x58: // LD E, B
			regs[E] = regs[B];
			break;
		
		case 0x59: // LD E, C
			regs[E] = regs[C];
			break;
		
		case 0x5A: // LD E, D
			regs[E] = regs[D];
			break;
		
		case 0x5B: // LD E, E
			// WTF?
			regs[E] = regs[E];
			break;
		
		case 0x5C: // LD E, H
			regs[E] = regs[H];
			break;
		
		case 0x5D: // LD E, L
			regs[E] = regs[L];
			break;
		
		case 0x5E: // LD E, (HL)
			regs[E] = mmu.read(hl());
			break;
		
		case 0x5F: // LD E, A
			regs[E] = regs[A];
			break;
		
		case 0x60: // LD H, B
			regs[H] = regs[B];
			break;
		
		case 0x61: // LD H, C
			regs[H] = regs[C];
			break;
		
		case 0x62: // LD H, D
			regs[H] = regs[D];
			break;
		
		case 0x63: // LD H, E
			regs[H] = regs[E];
			break;
		
		case 0x64: // LD H, H
			// WTF?
			regs[H] = regs[H];
			break;
		
		case 0x65: // LD H, L
			regs[H] = regs[L];
			break;
		
		case 0x66: // LD H, (HL)
			regs[H] = mmu.read(hl());
			break;
		
		case 0x67: // LD H, A
			regs[H] = regs[A];
			break;
		
		case 0x68: // LD L, B
			regs[L] = regs[B];
			break;
		
		case 0x69: // LD L, C
			regs[L] = regs[C];
			break;
		
		case 0x6A: // LD L, D
			regs[L] = regs[D];
			break;
		
		case 0x6B: // LD L, E
			regs[L] = regs[E];
			break;
		
		case 0x6C: // LD L, H
			regs[L] = regs[H];
			break;
		
		case 0x6D: // LD L, L
			// WTF?
			regs[L] = regs[L];
			break;
		
		case 0x6E: // LD L, (HL)
			regs[L] = mmu.read(hl());
			break;
		
		case 0x6F: // LD L, A
			regs[L] = regs[A];
			break;
		
		case 0x70: // LD (HL), B
			mmu.write(hl(), regs[B]);
			break;
		
		case 0x71: // LD (HL), C
			mmu.write(hl(), regs[C]);
			break;
		
		case 0x72: // LD (HL), D
			mmu.write(hl(), regs[D]);
			break;
		
		case 0x73: // LD (HL), E
			mmu.write(hl(), regs[E]);
			break;
		
		case 0x74: // LD (HL), H
			mmu.write(hl(), regs[H]);
			break;
		
		case 0x75: // LD (HL), L
			mmu.write(hl(), regs[L]);
			break;
		
		case 0x76: // HALT
			// Power down CPU until an interrupt occurs
			setHalting(true);
			break;
		
		case 0x77: // LD (HL), A
			mmu.write(hl(), regs[A]);
			break;
		
		case 0x78: // LD A, B
			regs[A] = regs[B];
			break;
		
		case 0x79: // LD A, C
			regs[A] = regs[C];
			break;
		
		case 0x7A: // LD A, D
			regs[A] = regs[D];
			break;
		
		case 0x7B: // LD A, E
			regs[A] = regs[E];
			break;
		
		case 0x7C: // LD A, H
			regs[A] = regs[H];
			break;
		
		case 0x7D: // LD A, L
			regs[A] = regs[L];
			break;
		
		case 0x7E: // LD A, (HL)
			regs[A] = mmu.read(hl());
			break;
		
		case 0x7F: // LD A, A
			// WTF?
			regs[A] = regs[A];
			break;
		
		case 0x80: // ADD A, B
			add(A, B);
			break;
		
		case 0x81: // ADD A, C
			add(A, C);
			break;
		
		case 0x82: // ADD A, D
			add(A, D);
			break;
		
		case 0x83: // ADD A, E
			add(A, E);
			break;
		
		case 0x84: // ADD A, H
			add(A, H);
			break;
		
		case 0x85: // ADD A, L
			add(A, L);
			break;
		
		case 0x86: // ADD A, (HL)
			addTo(A, mmu.read(hl()));
			break;
		
		case 0x87: // ADD A, A
			add(A, A);
			break;
		
		case 0x88: // ADC A, B
			adc(A, B);
			break;
		
		case 0x89: // ADC A, C
			adc(A, C);
			break;
		
		case 0x8A: // ADC A, D
			adc(A, D);
			break;
		
		case 0x8B: // ADC A, E
			adc(A, E);
			break;
		
		case 0x8C: // ADC A, H
			adc(A, H);
			break;
		
		case 0x8D: // ADC A, L
			adc(A, L);
			break;
		
		case 0x8E: // ADC A, (HL)
			adcTo(A, mmu.read(hl()));
			break;
		
		case 0x8F: // ADC A, A
			adc(A, A);
			break;
		
		case 0x90: // SUB A, B
			sub(A, B);
			break;
		
		case 0x91: // SUB A, C
			sub(A, C);
			break;
		
		case 0x92: // SUB A, D
			sub(A, D);
			break;
		
		case 0x93: // SUB A, E
			sub(A, E);
			break;
		
		case 0x94: // SUB A, H
			sub(A, H);
			break;
		
		case 0x95: // SUB A, L
			sub(A, L);
			break;
		
		case 0x96: // SUB A, (HL)
			subTo(A, mmu.read(hl()));
			break;
		
		case 0x97: // SUB A, A
			sub(A, A);
			break;
		
		case 0x98: // SBC A, B
			sbc(A, B);
			break;
		
		case 0x99: // SBC A, C
			sbc(A, C);
			break;
		
		case 0x9A: // SBC A, D
			sbc(A, D);
			break;
		
		case 0x9B: // SBC A, E
			sbc(A, E);
			break;
		
		case 0x9C: // SBC A, H
			sbc(A, H);
			break;
		
		case 0x9D: // SBC A, L
			sbc(A, L);
			break;
		
		case 0x9E: // SBC A, (HL)
			sbcTo(A, mmu.read(hl()));
			break;
		
		case 0x9F: // SBC A, A
			sbc(A, A);
			break;
		
		case 0xA0: // AND B
			and(B);
			break;
		
		case 0xA1: // AND C
			and(C);
			break;
		
		case 0xA2: // AND D
			and(D);
			break;
		
		case 0xA3: // AND E
			and(E);
			break;
		
		case 0xA4: // AND H
			and(H);
			break;
		
		case 0xA5: // AND L
			and(L);
			break;
		
		case 0xA6: // AND (HL)
			andTo(mmu.read(hl()));
			break;
		
		case 0xA7: // AND A
			and(A);
			break;
		
		case 0xA8: // XOR B
			xor(B);
			break;
		
		case 0xA9: // XOR C
			xor(C);
			break;
		
		case 0xAA: // XOR D
			xor(D);
			break;
		
		case 0xAB: // XOR E
			xor(E);
			break;
		
		case 0xAC: // XOR H
			xor(H);
			break;
		
		case 0xAD: // XOR L
			xor(L);
			break;
		
		case 0xAE: // XOR (HL)
			xorTo(mmu.read(hl()));
			break;
		
		case 0xAF: // XOR A
			xor(A);
			break;
		
		case 0xB0: // OR B
			or(B);
			break;
		
		case 0xB1: // OR C
			or(C);
			break;
		
		case 0xB2: // OR D
			or(D);
			break;
		
		case 0xB3: // OR E
			or(E);
			break;
		
		case 0xB4: // OR H
			or(H);
			break;
		
		case 0xB5: // OR L
			or(L);
			break;
		
		case 0xB6: // OR (HL)
			orTo(mmu.read(hl()));
			break;
		
		case 0xB7: // OR A
			or(A);
			break;
		
		case 0xB8: // CP B
			cp(B);
			break;
		
		case 0xB9: // CP C
			cp(C);
			break;
		
		case 0xBA: // CP D
			cp(D);
			break;
		
		case 0xBB: // CP E
			cp(E);
			break;
		
		case 0xBC: // CP H
			cp(H);
			break;
		
		case 0xBD: // CP L
			cp(L);
			break;
		
		case 0xBE: // CP (HL)
			cpTo(mmu.read(hl()));
			break;
		
		case 0xBF: // CP A
			cp(A);
			break;
		
		case 0xC0: // RET !FZ
			if (!isZero()) ret();
			break;
		
		case 0xC1: // POP BC
			setBC(pop());
			break;
		
		case 0xC2: // JP !FZ, nn
			// Absolute jump to position at next 2 bytes
			// IF not zero
			if (!isZero()) jp(readPC16());
			else pc += 2;
			break;
		
		case 0xC3: // JP nn
			// Absolute jump to position at next 2 bytes
			jp(readPC16());
			break;
		
		case 0xC4: // CALL !FZ, nn
			if (!isZero()) call(readPC16());
			else pc += 2;
			break;
		
		case 0xC5: // PUSH BC
			push(bc());
			break;
		
		case 0xC6: // ADD A, n
			addTo(A, readPC());
			break;
		
		case 0xC7: // RST 0
			rst(0);
			break;
		
		case 0xC8: // RET FZ
			if (isZero()) ret();
			break;
		
		case 0xC9: // RET
			ret();
			break;
		
		case 0xCA: // JP FZ, nn
			// Absolute jump to position at next 2 bytes
			// IF zero
			if (isZero()) jp(readPC16());
			else pc += 2;
			break;
		
		case 0xCB: // Secondary OP Code Set:
			int cbOpcode = readPC();
			switch (cbOpcode) {
			case 0x00: // RLC B
				rlc(B);
				break;
		
			case 0x01: // RLC C
				rlc(C);
				break;
		
			case 0x02: // RLC D
				rlc(D);
				break;
		
			case 0x03: // RLC E
				rlc(E);
				break;
		
			case 0x04: // RLC H
				rlc(H);
				break;
		
			case 0x05: // RLC L
				rlc(L);
				break;
		
			case 0x06: // RLC (HL)
				rlcAt(hl());
				break;
		
			case 0x07: // RLC A
				rlc(A);
				break;
		
			case 0x08: // RRC B
				rrc(B);
				break;
		
			case 0x09: // RRC C
				rrc(C);
				break;
		
			case 0x0A: // RRC D
				rrc(D);
				break;
		
			case 0x0B: // RRC E
				rrc(E);
				break;
		
			case 0x0C: // RRC H
				rrc(H);
				break;
		
			case 0x0D: // RRC L
				rrc(L);
				break;
		
			case 0x0E: // RRC (HL)
				rrcAt(hl());
				break;
		
			case 0x0F: // RRC A
				rrc(A);
				break;
		
			case 0x10: // RL B
				rl(B);
				break;
		
			case 0x11: // RL C
				rl(C);
				break;
		
			case 0x12: // RL D
				rl(D);
				break;
		
			case 0x13: // RL E
				rl(E);
				break;
		
			case 0x14: // RL H
				rl(H);
				break;
		
			case 0x15: // RL L
				rl(L);
				break;
		
			case 0x16: // RL (HL)
				rlAt(hl());
				break;
		
			case 0x17: // RL A
				rl(A);
				break;
		
			case 0x18: // RR B
				rr(B);
				break;
		
			case 0x19: // RR C
				rr(C);
				break;
		
			case 0x1A: // RR D
				rr(D);
				break;
		
			case 0x1B: // RR E
				rr(E);
				break;
		
			case 0x1C: // RR H
				rr(H);
				break;
		
			case 0x1D: // RR L
				rr(L);
				break;
		
			case 0x1E: // RR (HL)
				rrAt(hl());
				break;
		
			case 0x1F: // RR A
				rr(A);
				break;
		
			case 0x20: // SLA B
				sla(B);
				break;
		
			case 0x21: // SLA C
				sla(C);
				break;
		
			case 0x22: // SLA D
				sla(D);
				break;
		
			case 0x23: // SLA E
				sla(E);
				break;
		
			case 0x24: // SLA H
				sla(H);
				break;
		
			case 0x25: // SLA L
				sla(L);
				break;
		
			case 0x26: // SLA (HL)
				slaAt(hl());
				break;
		
			case 0x27: // SLA A
				sla(A);
				break;
		
			case 0x28: // SRA B
				sra(B);
				break;
		
			case 0x29: // SRA C
				sra(C);
				break;
		
			case 0x2A: // SRA D
				sra(D);
				break;
		
			case 0x2B: // SRA E
				sra(E);
				break;
		
			case 0x2C: // SRA H
				sra(H);
				break;
		
			case 0x2D: // SRA L
				sra(L);
				break;
		
			case 0x2E: // SRA (HL)
				sraAt(hl());
				break;
		
			case 0x2F: // SRA A
				sra(A);
				break;
		
			case 0x30: // SWAP B
				swap(B);
				break;
		
			case 0x31: // SWAP C
				swap(C);
				break;
		
			case 0x32: // SWAP D
				swap(D);
				break;
		
			case 0x33: // SWAP E
				swap(E);
				break;
		
			case 0x34: // SWAP H
				swap(H);
				break;
		
			case 0x35: // SWAP L
				swap(L);
				break;
		
			case 0x36: // SWAP (HL)
				swapAt(hl());
				break;
		
			case 0x37: // SWAP A
				swap(A);
				break;
		
			case 0x38: // SRL B
				srl(B);
				break;
		
			case 0x39: // SRL C
				srl(C);
				break;
		
			case 0x3A: // SRL D
				srl(D);
				break;
		
			case 0x3B: // SRL E
				srl(E);
				break;
		
			case 0x3C: // SRL H
				srl(H);
				break;
		
			case 0x3D: // SRL L
				srl(L);
				break;
		
			case 0x3E: // SRL (HL)
				srlAt(hl());
				break;
		
			case 0x3F: // SRL A
				srl(A);
				break;
		
			case 0x40: // BIT 0,B
				bit(0, B);
				break;
		
			case 0x41: // BIT 0,C
				bit(0, C);
				break;
		
			case 0x42: // BIT 0,D
				bit(0, D);
				break;
		
			case 0x43: // BIT 0,E
				bit(0, E);
				break;
		
			case 0x44: // BIT 0,H
				bit(0, H);
				break;
		
			case 0x45: // BIT 0,L
				bit(0, L);
				break;
		
			case 0x46: // BIT 0,(HL)
				bitAt(0, hl());
				break;
		
			case 0x47: // BIT 0,A
				bit(0, A);
				break;
		
			case 0x48: // BIT 1,B
				bit(1, B);
				break;
		
			case 0x49: // BIT 1,C
				bit(1, C);
				break;
		
			case 0x4A: // BIT 1,D
				bit(1, D);
				break;
		
			case 0x4B: // BIT 1,E
				bit(1, E);
				break;
		
			case 0x4C: // BIT 1,H
				bit(1, H);
				break;
		
			case 0x4D: // BIT 1,L
				bit(1, L);
				break;
		
			case 0x4E: // BIT 1,(HL)
				bitAt(1, hl());
				break;
		
			case 0x4F: // BIT 1,A
				bit(1, A);
				break;
		
			case 0x50: // BIT 2,B
				bit(2, B);
				break;
		
			case 0x51: // BIT 2,C
				bit(2, C);
				break;
		
			case 0x52: // BIT 2,D
				bit(2, D);
				break;
		
			case 0x53: // BIT 2,E
				bit(2, E);
				break;
		
			case 0x54: // BIT 2,H
				bit(2, H);
				break;
		
			case 0x55: // BIT 2,L
				bit(2, L);
				break;
		
			case 0x56: // BIT 2,(HL)
				bitAt(2, hl());
				break;
		
			case 0x57: // BIT 2,A
				bit(2, A);
				break;
		
			case 0x58: // BIT 3,B
				bit(3, B);
				break;
		
			case 0x59: // BIT 3,C
				bit(3, C);
				break;
		
			case 0x5A: // BIT 3,D
				bit(3, D);
				break;
		
			case 0x5B: // BIT 3,E
				bit(3, E);
				break;
		
			case 0x5C: // BIT 3,H
				bit(3, H);
				break;
		
			case 0x5D: // BIT 3,L
				bit(3, L);
				break;
		
			case 0x5E: // BIT 3,(HL)
				bitAt(3, hl());
				break;
		
			case 0x5F: // BIT 3,A
				bit(3, A);
				break;
		
			case 0x60: // BIT 4,B
				bit(4, B);
				break;
		
			case 0x61: // BIT 4,C
				bit(4, C);
				break;
		
			case 0x62: // BIT 4,D
				bit(4, D);
				break;
		
			case 0x63: // BIT 4,E
				bit(4, E);
				break;
		
			case 0x64: // BIT 4,H
				bit(4, H);
				break;
		
			case 0x65: // BIT 4,L
				bit(4, L);
				break;
		
			case 0x66: // BIT 4,(HL)
				bitAt(4, hl());
				break;
		
			case 0x67: // BIT 4,A
				bit(4, A);
				break;
		
			case 0x68: // BIT 5,B
				bit(5, B);
				break;
		
			case 0x69: // BIT 5,C
				bit(5, C);
				break;
		
			case 0x6A: // BIT 5,D
				bit(5, D);
				break;
		
			case 0x6B: // BIT 5,E
				bit(5, E);
				break;
		
			case 0x6C: // BIT 5,H
				bit(5, H);
				break;
		
			case 0x6D: // BIT 5,L
				bit(5, L);
				break;
		
			case 0x6E: // BIT 5,(HL)
				bitAt(5, hl());
				break;
		
			case 0x6F: // BIT 5,A
				bit(5, A);
				break;
		
			case 0x70: // BIT 6,B
				bit(6, B);
				break;
		
			case 0x71: // BIT 6,C
				bit(6, C);
				break;
		
			case 0x72: // BIT 6,D
				bit(6, D);
				break;
		
			case 0x73: // BIT 6,E
				bit(6, E);
				break;
		
			case 0x74: // BIT 6,H
				bit(6, H);
				break;
		
			case 0x75: // BIT 6,L
				bit(6, L);
				break;
		
			case 0x76: // BIT 6,(HL)
				bitAt(6, hl());
				break;
		
			case 0x77: // BIT 6,A
				bit(6, A);
				break;
		
			case 0x78: // BIT 7,B
				bit(7, B);
				break;
		
			case 0x79: // BIT 7,C
				bit(7, C);
				break;
		
			case 0x7A: // BIT 7,D
				bit(7, D);
				break;
		
			case 0x7B: // BIT 7,E
				bit(7, E);
				break;
		
			case 0x7C: // BIT 7,H
				bit(7, H);
				break;
		
			case 0x7D: // BIT 7,L
				bit(7, L);
				break;
		
			case 0x7E: // BIT 7,(HL)
				bitAt(7, hl());
				break;
		
			case 0x7F: // BIT 7,A
				bit(7, A);
				break;
		
			case 0x80: // RES 0,B
				res(0, B);
				break;
		
			case 0x81: // RES 0,C
				res(0, C);
				break;
		
			case 0x82: // RES 0,D
				res(0, D);
				break;
		
			case 0x83: // RES 0,E
				res(0, E);
				break;
		
			case 0x84: // RES 0,H
				res(0, H);
				break;
		
			case 0x85: // RES 0,L
				res(0, L);
				break;
		
			case 0x86: // RES 0,(HL)
				resAt(0, hl());
				break;
		
			case 0x87: // RES 0,A
				res(0, A);
				break;
		
			case 0x88: // RES 1,B
				res(1, B);
				break;
		
			case 0x89: // RES 1,C
				res(1, C);
				break;
		
			case 0x8A: // RES 1,D
				res(1, D);
				break;
		
			case 0x8B: // RES 1,E
				res(1, E);
				break;
		
			case 0x8C: // RES 1,H
				res(1, H);
				break;
		
			case 0x8D: // RES 1,L
				res(1, L);
				break;
		
			case 0x8E: // RES 1,(HL)
				resAt(1, hl());
				break;
		
			case 0x8F: // RES 1,A
				res(1, A);
				break;
		
			case 0x90: // RES 2,B
				res(2, B);
				break;
		
			case 0x91: // RES 2,C
				res(2, C);
				break;
		
			case 0x92: // RES 2,D
				res(2, D);
				break;
		
			case 0x93: // RES 2,E
				res(2, E);
				break;
		
			case 0x94: // RES 2,H
				res(2, H);
				break;
		
			case 0x95: // RES 2,L
				res(2, L);
				break;
		
			case 0x96: // RES 2,(HL)
				resAt(2, hl());
				break;
		
			case 0x97: // RES 2,A
				res(2, A);
				break;
		
			case 0x98: // RES 3,B
				res(3, B);
				break;
		
			case 0x99: // RES 3,C
				res(3, C);
				break;
		
			case 0x9A: // RES 3,D
				res(3, D);
				break;
		
			case 0x9B: // RES 3,E
				res(3, E);
				break;
		
			case 0x9C: // RES 3,H
				res(3, H);
				break;
		
			case 0x9D: // RES 3,L
				res(3, L);
				break;
		
			case 0x9E: // RES 3,(HL)
				resAt(3, hl());
				break;
		
			case 0x9F: // RES 3,A
				res(3, A);
				break;
		
			case 0xA0: // RES 4,B
				res(4, B);
				break;
		
			case 0xA1: // RES 4,C
				res(4, C);
				break;
		
			case 0xA2: // RES 4,D
				res(4, D);
				break;
		
			case 0xA3: // RES 4,E
				res(4, E);
				break;
		
			case 0xA4: // RES 4,H
				res(4, H);
				break;
		
			case 0xA5: // RES 4,L
				res(4, L);
				break;
		
			case 0xA6: // RES 4,(HL)
				resAt(4, hl());
				break;
		
			case 0xA7: // RES 4,A
				res(4, A);
				break;
		
			case 0xA8: // RES 5,B
				res(5, B);
				break;
		
			case 0xA9: // RES 5,C
				res(5, C);
				break;
		
			case 0xAA: // RES 5,D
				res(5, D);
				break;
		
			case 0xAB: // RES 5,E
				res(5, E);
				break;
		
			case 0xAC: // RES 5,H
				res(5, H);
				break;
		
			case 0xAD: // RES 5,L
				res(5, L);
				break;
		
			case 0xAE: // RES 5,(HL)
				resAt(5, hl());
				break;
		
			case 0xAF: // RES 5,A
				res(5, A);
				break;
		
			case 0xB0: // RES 6,B
				res(6, B);
				break;
		
			case 0xB1: // RES 6,C
				res(6, C);
				break;
		
			case 0xB2: // RES 6,D
				res(6, D);
				break;
		
			case 0xB3: // RES 6,E
				res(6, E);
				break;
		
			case 0xB4: // RES 6,H
				res(6, H);
				break;
		
			case 0xB5: // RES 6,L
				res(6, L);
				break;
		
			case 0xB6: // RES 6,(HL)
				resAt(6, hl());
				break;
		
			case 0xB7: // RES 6,A
				res(6, A);
				break;
		
			case 0xB8: // RES 7,B
				res(7, B);
				break;
		
			case 0xB9: // RES 7,C
				res(7, C);
				break;
		
			case 0xBA: // RES 7,D
				res(7, D);
				break;
		
			case 0xBB: // RES 7,E
				res(7, E);
				break;
		
			case 0xBC: // RES 7,H
				res(7, H);
				break;
		
			case 0xBD: // RES 7,L
				res(7, L);
				break;
		
			case 0xBE: // RES 7,(HL)
				resAt(7, hl());
				break;
		
			case 0xBF: // RES 7,A
				res(7, A);
				break;
		
			case 0xC0: // SET 0,B
				set(0, B);
				break;
		
			case 0xC1: // SET 0,C
				set(0, C);
				break;
		
			case 0xC2: // SET 0,D
				set(0, D);
				break;
		
			case 0xC3: // SET 0,E
				set(0, E);
				break;
		
			case 0xC4: // SET 0,H
				set(0, H);
				break;
		
			case 0xC5: // SET 0,L
				set(0, L);
				break;
		
			case 0xC6: // SET 0,(HL)
				setAt(0, hl());
				break;
		
			case 0xC7: // SET 0,A
				set(0, A);
				break;
		
			case 0xC8: // SET 1,B
				set(1, B);
				break;
		
			case 0xC9: // SET 1,C
				set(1, C);
				break;
		
			case 0xCA: // SET 1,D
				set(1, D);
				break;
		
			case 0xCB: // SET 1,E
				set(1, E);
				break;
		
			case 0xCC: // SET 1,H
				set(1, H);
				break;
		
			case 0xCD: // SET 1,L
				set(1, L);
				break;
		
			case 0xCE: // SET 1,(HL)
				setAt(1, hl());
				break;
		
			case 0xCF: // SET 1,A
				set(1, A);
				break;
		
			case 0xD0: // SET 2,B
				set(2, B);
				break;
		
			case 0xD1: // SET 2,C
				set(2, C);
				break;
		
			case 0xD2: // SET 2,D
				set(2, D);
				break;
		
			case 0xD3: // SET 2,E
				set(2, E);
				break;
		
			case 0xD4: // SET 2,H
				set(2, H);
				break;
		
			case 0xD5: // SET 2,L
				set(2, L);
				break;
		
			case 0xD6: // SET 2,(HL)
				setAt(2, hl());
				break;
		
			case 0xD7: // SET 2,A
				set(2, A);
				break;
		
			case 0xD8: // SET 3,B
				set(3, B);
				break;
		
			case 0xD9: // SET 3,C
				set(3, C);
				break;
		
			case 0xDA: // SET 3,D
				set(3, D);
				break;
		
			case 0xDB: // SET 3,E
				set(3, E);
				break;
		
			case 0xDC: // SET 3,H
				set(3, H);
				break;
		
			case 0xDD: // SET 3,L
				set(3, L);
				break;
		
			case 0xDE: // SET 3,(HL)
				setAt(3, hl());
				break;
		
			case 0xDF: // SET 3,A
				set(3, A);
				break;
		
			case 0xE0: // SET 4,B
				set(4, B);
				break;
		
			case 0xE1: // SET 4,C
				set(4, C);
				break;
		
			case 0xE2: // SET 4,D
				set(4, D);
				break;
		
			case 0xE3: // SET 4,E
				set(4, E);
				break;
		
			case 0xE4: // SET 4,H
				set(4, H);
				break;
		
			case 0xE5: // SET 4,L
				set(4, L);
				break;
		
			case 0xE6: // SET 4,(HL)
				setAt(4, hl());
				break;
		
			case 0xE7: // SET 4,A
				set(4, A);
				break;
		
			case 0xE8: // SET 5,B
				set(5, B);
				break;
		
			case 0xE9: // SET 5,C
				set(5, C);
				break;
		
			case 0xEA: // SET 5,D
				set(5, D);
				break;
		
			case 0xEB: // SET 5,E
				set(5, E);
				break;
		
			case 0xEC: // SET 5,H
				set(5, H);
				break;
		
			case 0xED: // SET 5,L
				set(5, L);
				break;
		
			case 0xEE: // SET 5,(HL)
				setAt(5, hl());
				break;
		
			case 0xEF: // SET 5,A
				set(5, A);
				break;
		
			case 0xF0: // SET 6,B
				set(6, B);
				break;
		
			case 0xF1: // SET 6,C
				set(6, C);
				break;
		
			case 0xF2: // SET 6,D
				set(6, D);
				break;
		
			case 0xF3: // SET 6,E
				set(6, E);
				break;
		
			case 0xF4: // SET 6,H
				set(6, H);
				break;
		
			case 0xF5: // SET 6,L
				set(6, L);
				break;
		
			case 0xF6: // SET 6,(HL)
				setAt(6, hl());
				break;
		
			case 0xF7: // SET 6,A
				set(6, A);
				break;
		
			case 0xF8: // SET 7,B
				set(7, B);
				break;
		
			case 0xF9: // SET 7,C
				set(7, C);
				break;
		
			case 0xFA: // SET 7,D
				set(7, D);
				break;
		
			case 0xFB: // SET 7,E
				set(7, E);
				break;
		
			case 0xFC: // SET 7,H
				set(7, H);
				break;
		
			case 0xFD: // SET 7,L
				set(7, L);
				break;
		
			case 0xFE: // SET 7,(HL)
				setAt(7, hl());
				break;
		
			case 0xFF: // SET 7,A
				set(7, A);
				break;
			}
			clock.executedCBOp(cbOpcode);
			break;
		
		case 0xCC: // CALL FZ, nn
			if (isZero()) call(readPC16());
			else pc += 2;
			break;
		
		case 0xCD: // CALL nn
			call(readPC16());
			break;
		
		case 0xCE: // ADC A, n
			adcTo(A, readPC());
			break;
		
		case 0xCF: // RST 0x08
			rst(0x08);
			break;
		
		case 0xD0: // RET !FC
			if (!isCarry()) ret();
			break;
		
		case 0xD1: // POP DE
			setDE(pop());
			break;
		
		case 0xD2: // JP !FC, nn
			// Jump to position at next 2 bytes
			// IF not carry
			if (!isCarry()) jp(readPC16());
			else pc += 2;
			break;
		
		case 0xD3: // 0xD3 - Illegal
			throw new IllegalOperationException(opcode);
		
		case 0xD4: // CALL !FC, nn
			if (!isCarry()) call(readPC16());
			else pc += 2;
			break;
		
		case 0xD5: // PUSH DE
			push(de());
			break;
		
		case 0xD6: // SUB A, n
			subTo(A, readPC());
			break;
		
		case 0xD7: // RST 0x10
			rst(0x10);
			break;
		
		case 0xD8: // RET FC
			if (isCarry()) ret();
			break;
		
		case 0xD9: // RETI
			ret();
			mmu.interrupts.enableInterrupts();
			break;
		
		case 0xDA: // JP FC, nn
			if (isCarry()) jp(readPC16());
			else pc += 2;
			break;
		
		case 0xDB: // 0xDB - Illegal
			throw new IllegalOperationException(opcode);
		
		case 0xDC: // CALL FC, nn
			if (isCarry()) call(readPC16());
			else pc += 2;
			break;
		
		case 0xDD: // 0xDD - Illegal
			throw new IllegalOperationException(opcode);
		
		case 0xDE: // SBC A, n
			sbcTo(A, readPC());
			break;
		
		case 0xDF: // RST 0x18
			rst(0x18);
			break;
		
		case 0xE0: // LDH (n), A
			// Put A into memory address 0xFF00 + n
			mmu.write(0xFF00 + readPC(), regs[A]);
			break;
		
		case 0xE1: // POP HL
			setHL(pop());
			break;
		
		case 0xE2: // LD (0xFF00 + C), A
			mmu.write(0xFF00 + regs[C], regs[A]);
			break;
		
		case 0xE3: // 0xE3 - Illegal
		case 0xE4: // 0xE4 - Illegal
			throw new IllegalOperationException(opcode);
		
		case 0xE5: // PUSH HL
			push(hl());
			break;
		
		case 0xE6: // AND n
			andTo(readPC());
			break;
		
		case 0xE7: // RST 0x20
			rst(0x20);
			break;
		
		case 0xE8: // ADD SP, n
			addSP(readPC());
			break;
		
		case 0xE9: // JP HL
			jp(hl());
			break;
		
		case 0xEA: // LD (nn), A
			mmu.write(readPC16(), regs[A]);
			break;
		
		case 0xEB: // 0xEB - Illegal
		case 0xEC: // 0xEC - Illegal
		case 0xED: // 0xED - Illegal
			throw new IllegalOperationException(opcode);
		
		case 0xEE: // XOR n
			xorTo(readPC());
			break;
		
		case 0xEF: // RST 0x28
			rst(0x28);
			break;
		
		case 0xF0: // LDH A, (0xFF00 + n)
			// Set A to value at (0xFF00 + n)
			regs[A] = mmu.read(0xFF00 + readPC());
			break;
		
		case 0xF1: // POP AF
			setAF(pop());
			break;
		
		case 0xF2: // LD A, (0xFF00 + C)
			regs[A] = mmu.read(0xFF00 + regs[C]);
			break;
		
		case 0xF3: // DI
			mmu.interrupts.disableInterrupts();
			break;
		
		case 0xF4: // 0xF4 - Illegal
			throw new IllegalOperationException(opcode);
		
		case 0xF5: // PUSH AF
			push(af());
			break;
		
		case 0xF6: // OR n
			orTo(readPC());
			break;
		
		case 0xF7: // RST 0x30
			rst(0x30);
			break;
		
		case 0xF8: // LDHL SP, n
			// Add SP + n, store result in HL
			setHLAfterAdd(sp, readPC()); // wow this is ugly
			break;
		
		case 0xF9: // LD SP, HL
			setSP(hl());
			break;
		
		case 0xFA: // LD A, (nn)
			regs[A] = mmu.read(readPC16());
			break;
		
		case 0xFB: // EI
			mmu.interrupts.enableInterrupts();
			break;
		
		case 0xFC: // 0xFC - Illegal
		case 0xFD: // 0xFD - Illegal
			throw new IllegalOperationException(opcode);
		
		case 0xFE: // CP n
			cpTo(readPC());
			break;
		
		case 0xFF: // RST 0x38
			rst(0x38);
		}
	}

    public void loadFromSaveState(SaveState s) {
        setA(s.a);
        setB(s.b);
        setC(s.c);
        setD(s.d);
        setE(s.e);
        setF(s.f);
        setH(s.h);
        setL(s.l);

        setPc(s.pc);
        setSP(s.sp);
    }

    public void stop() {
        this.running = false;
    }

    public void pause() {
        this.paused = true;
    }

    public void unpause() {
        this.paused = false;
    }

    protected void log(int opcode, int[] regs) {}

    public boolean isPaused() {
        return this.paused;
    }

	public class IllegalOperationException extends Exception {
		private static final long serialVersionUID = 8646636447363934844L;

		public IllegalOperationException(int opcode) {
			super("Invalid opcode: " + Integer.toHexString(opcode));
		}
	}
}
