Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 17:58:19 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                        ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.399 ns                        ; Controle:inst4|ALUSrcB[0]   ; S[28]                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 70.66 MHz ( period = 14.152 ns ) ; LS:inst14|LSOut[14]         ; Banco_reg:Reg_Control|Reg15[14] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDRReg|Saida[6] ; LS:inst14|LSOut[6]              ; clk        ; clk      ; 184          ;
; Total number of failed paths ;                                          ;               ;                                  ;                             ;                                 ;            ;          ; 184          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 70.66 MHz ( period = 14.152 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg15[14] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg24[26] ; clk        ; clk      ; None                        ; None                      ; 2.763 ns                ;
; N/A                                     ; 72.52 MHz ( period = 13.790 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg5[31]  ; clk        ; clk      ; None                        ; None                      ; 2.666 ns                ;
; N/A                                     ; 72.53 MHz ( period = 13.788 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg7[31]  ; clk        ; clk      ; None                        ; None                      ; 2.665 ns                ;
; N/A                                     ; 72.54 MHz ( period = 13.786 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg8[31]  ; clk        ; clk      ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; 72.76 MHz ( period = 13.744 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg18[31] ; clk        ; clk      ; None                        ; None                      ; 2.627 ns                ;
; N/A                                     ; 72.77 MHz ( period = 13.742 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg10[31] ; clk        ; clk      ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 72.77 MHz ( period = 13.742 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg26[31] ; clk        ; clk      ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.732 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg12[31] ; clk        ; clk      ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; 72.83 MHz ( period = 13.730 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg0[31]  ; clk        ; clk      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 72.83 MHz ( period = 13.730 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg16[31] ; clk        ; clk      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 73.23 MHz ( period = 13.656 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg11[31] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 73.25 MHz ( period = 13.652 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg15[31] ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A                                     ; 73.26 MHz ( period = 13.650 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg4[31]  ; clk        ; clk      ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg20[31] ; clk        ; clk      ; None                        ; None                      ; 2.592 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg19[31] ; clk        ; clk      ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg23[31] ; clk        ; clk      ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.642 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg28[31] ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A                                     ; 73.35 MHz ( period = 13.634 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg2[31]  ; clk        ; clk      ; None                        ; None                      ; 2.585 ns                ;
; N/A                                     ; 73.54 MHz ( period = 13.598 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg8[29]  ; clk        ; clk      ; None                        ; None                      ; 2.573 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg9[29]  ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; 73.87 MHz ( period = 13.538 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg21[31] ; clk        ; clk      ; None                        ; None                      ; 2.535 ns                ;
; N/A                                     ; 74.02 MHz ( period = 13.510 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg3[14]  ; clk        ; clk      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 74.09 MHz ( period = 13.498 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg30[31] ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 74.11 MHz ( period = 13.494 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg14[31] ; clk        ; clk      ; None                        ; None                      ; 2.515 ns                ;
; N/A                                     ; 74.13 MHz ( period = 13.490 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg22[31] ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A                                     ; 74.18 MHz ( period = 13.480 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg30[4]  ; clk        ; clk      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; 74.31 MHz ( period = 13.458 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg26[4]  ; clk        ; clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A                                     ; 74.35 MHz ( period = 13.450 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg3[0]   ; clk        ; clk      ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.446 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg13[4]  ; clk        ; clk      ; None                        ; None                      ; 2.503 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.446 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg9[4]   ; clk        ; clk      ; None                        ; None                      ; 2.503 ns                ;
; N/A                                     ; 74.47 MHz ( period = 13.428 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg7[4]   ; clk        ; clk      ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; 74.48 MHz ( period = 13.426 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg3[31]  ; clk        ; clk      ; None                        ; None                      ; 2.473 ns                ;
; N/A                                     ; 74.59 MHz ( period = 13.406 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg11[4]  ; clk        ; clk      ; None                        ; None                      ; 2.487 ns                ;
; N/A                                     ; 74.60 MHz ( period = 13.404 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg10[4]  ; clk        ; clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A                                     ; 74.62 MHz ( period = 13.402 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg31[4]  ; clk        ; clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A                                     ; 74.74 MHz ( period = 13.380 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg19[0]  ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A                                     ; 74.75 MHz ( period = 13.378 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg23[0]  ; clk        ; clk      ; None                        ; None                      ; 2.456 ns                ;
; N/A                                     ; 74.91 MHz ( period = 13.350 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg19[4]  ; clk        ; clk      ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 75.09 MHz ( period = 13.318 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg27[31] ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 75.13 MHz ( period = 13.310 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg31[31] ; clk        ; clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 75.31 MHz ( period = 13.278 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg9[31]  ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 75.31 MHz ( period = 13.278 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg29[31] ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 75.32 MHz ( period = 13.276 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg6[31]  ; clk        ; clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A                                     ; 75.37 MHz ( period = 13.268 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg25[31] ; clk        ; clk      ; None                        ; None                      ; 2.404 ns                ;
; N/A                                     ; 75.38 MHz ( period = 13.266 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg13[31] ; clk        ; clk      ; None                        ; None                      ; 2.382 ns                ;
; N/A                                     ; 75.38 MHz ( period = 13.266 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg15[29] ; clk        ; clk      ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; 75.40 MHz ( period = 13.262 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg3[29]  ; clk        ; clk      ; None                        ; None                      ; 2.411 ns                ;
; N/A                                     ; 75.41 MHz ( period = 13.260 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg26[29] ; clk        ; clk      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; 75.41 MHz ( period = 13.260 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg7[29]  ; clk        ; clk      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; 75.46 MHz ( period = 13.252 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg6[28]  ; clk        ; clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; 75.46 MHz ( period = 13.252 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg22[28] ; clk        ; clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; 75.48 MHz ( period = 13.248 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg1[26]  ; clk        ; clk      ; None                        ; None                      ; 2.402 ns                ;
; N/A                                     ; 75.53 MHz ( period = 13.240 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg5[26]  ; clk        ; clk      ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg30[28] ; clk        ; clk      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 75.70 MHz ( period = 13.210 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg5[29]  ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg29[28] ; clk        ; clk      ; None                        ; None                      ; 2.374 ns                ;
; N/A                                     ; 75.78 MHz ( period = 13.196 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg31[28] ; clk        ; clk      ; None                        ; None                      ; 2.373 ns                ;
; N/A                                     ; 75.79 MHz ( period = 13.194 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg11[26] ; clk        ; clk      ; None                        ; None                      ; 2.377 ns                ;
; N/A                                     ; 75.80 MHz ( period = 13.192 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg11[29] ; clk        ; clk      ; None                        ; None                      ; 2.373 ns                ;
; N/A                                     ; 75.80 MHz ( period = 13.192 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg15[26] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A                                     ; 75.82 MHz ( period = 13.190 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg9[26]  ; clk        ; clk      ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; 75.84 MHz ( period = 13.186 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg25[28] ; clk        ; clk      ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 75.87 MHz ( period = 13.180 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg0[28]  ; clk        ; clk      ; None                        ; None                      ; 2.373 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg16[28] ; clk        ; clk      ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; 75.94 MHz ( period = 13.168 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg17[14] ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 75.98 MHz ( period = 13.162 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg1[31]  ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 75.99 MHz ( period = 13.160 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg21[14] ; clk        ; clk      ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 76.00 MHz ( period = 13.158 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg17[29] ; clk        ; clk      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 76.00 MHz ( period = 13.158 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg21[29] ; clk        ; clk      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 76.00 MHz ( period = 13.158 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg27[28] ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 76.02 MHz ( period = 13.154 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg19[29] ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; 76.02 MHz ( period = 13.154 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg2[26]  ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 76.03 MHz ( period = 13.152 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg23[29] ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 76.07 MHz ( period = 13.146 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg18[26] ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 76.10 MHz ( period = 13.140 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg13[29] ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 76.22 MHz ( period = 13.120 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg6[26]  ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; 76.22 MHz ( period = 13.120 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg22[26] ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg14[1]  ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 76.28 MHz ( period = 13.110 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg14[26] ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A                                     ; 76.28 MHz ( period = 13.110 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg28[1]  ; clk        ; clk      ; None                        ; None                      ; 2.332 ns                ;
; N/A                                     ; 76.29 MHz ( period = 13.108 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg12[1]  ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 76.30 MHz ( period = 13.106 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg9[0]   ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg13[0]  ; clk        ; clk      ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg15[0]  ; clk        ; clk      ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; 76.37 MHz ( period = 13.094 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg10[28] ; clk        ; clk      ; None                        ; None                      ; 2.325 ns                ;
; N/A                                     ; 76.38 MHz ( period = 13.092 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg18[1]  ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A                                     ; 76.39 MHz ( period = 13.090 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg18[0]  ; clk        ; clk      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 76.46 MHz ( period = 13.078 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg11[14] ; clk        ; clk      ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; 76.48 MHz ( period = 13.076 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg25[14] ; clk        ; clk      ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 76.50 MHz ( period = 13.072 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg14[4]  ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; 76.51 MHz ( period = 13.070 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg9[8]   ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 76.52 MHz ( period = 13.068 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg25[8]  ; clk        ; clk      ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 76.53 MHz ( period = 13.066 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg6[29]  ; clk        ; clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; 76.53 MHz ( period = 13.066 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg20[4]  ; clk        ; clk      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; 76.55 MHz ( period = 13.064 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg4[4]   ; clk        ; clk      ; None                        ; None                      ; 2.301 ns                ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg4[1]   ; clk        ; clk      ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg5[14]  ; clk        ; clk      ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg1[14]  ; clk        ; clk      ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg7[14]  ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 76.57 MHz ( period = 13.060 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg13[26] ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 76.57 MHz ( period = 13.060 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg10[14] ; clk        ; clk      ; None                        ; None                      ; 2.312 ns                ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg22[1]  ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg30[19] ; clk        ; clk      ; None                        ; None                      ; 2.299 ns                ;
; N/A                                     ; 76.62 MHz ( period = 13.052 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg29[26] ; clk        ; clk      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; 76.62 MHz ( period = 13.052 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg20[1]  ; clk        ; clk      ; None                        ; None                      ; 2.303 ns                ;
; N/A                                     ; 76.63 MHz ( period = 13.050 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg25[4]  ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 76.63 MHz ( period = 13.050 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg29[14] ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; 76.65 MHz ( period = 13.046 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg30[1]  ; clk        ; clk      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 76.66 MHz ( period = 13.044 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg18[4]  ; clk        ; clk      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 76.66 MHz ( period = 13.044 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg2[4]   ; clk        ; clk      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 76.66 MHz ( period = 13.044 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg23[14] ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 76.68 MHz ( period = 13.042 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg8[26]  ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; 76.68 MHz ( period = 13.042 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg14[14] ; clk        ; clk      ; None                        ; None                      ; 2.288 ns                ;
; N/A                                     ; 76.70 MHz ( period = 13.038 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg19[28] ; clk        ; clk      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; 76.75 MHz ( period = 13.030 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg27[4]  ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; 76.75 MHz ( period = 13.030 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg23[4]  ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 76.77 MHz ( period = 13.026 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg28[4]  ; clk        ; clk      ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 76.78 MHz ( period = 13.024 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg25[0]  ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 76.78 MHz ( period = 13.024 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg29[0]  ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 76.78 MHz ( period = 13.024 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg12[4]  ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 76.79 MHz ( period = 13.022 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg8[4]   ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; 76.80 MHz ( period = 13.020 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg6[0]   ; clk        ; clk      ; None                        ; None                      ; 2.298 ns                ;
; N/A                                     ; 76.82 MHz ( period = 13.018 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg11[0]  ; clk        ; clk      ; None                        ; None                      ; 2.299 ns                ;
; N/A                                     ; 76.83 MHz ( period = 13.016 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg0[26]  ; clk        ; clk      ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 76.84 MHz ( period = 13.014 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg16[26] ; clk        ; clk      ; None                        ; None                      ; 2.288 ns                ;
; N/A                                     ; 76.84 MHz ( period = 13.014 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg31[0]  ; clk        ; clk      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 76.84 MHz ( period = 13.014 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg27[0]  ; clk        ; clk      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 76.89 MHz ( period = 13.006 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg18[14] ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 76.89 MHz ( period = 13.006 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg26[14] ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 76.91 MHz ( period = 13.002 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg6[9]   ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; 76.91 MHz ( period = 13.002 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg2[14]  ; clk        ; clk      ; None                        ; None                      ; 2.267 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg25[3]  ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg19[25] ; clk        ; clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg30[9]  ; clk        ; clk      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; 76.96 MHz ( period = 12.994 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg17[0]  ; clk        ; clk      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 77.01 MHz ( period = 12.986 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg29[3]  ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A                                     ; 77.01 MHz ( period = 12.986 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg22[9]  ; clk        ; clk      ; None                        ; None                      ; 2.285 ns                ;
; N/A                                     ; 77.02 MHz ( period = 12.984 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg26[0]  ; clk        ; clk      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; 77.02 MHz ( period = 12.984 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg10[0]  ; clk        ; clk      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; 77.03 MHz ( period = 12.982 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg21[0]  ; clk        ; clk      ; None                        ; None                      ; 2.274 ns                ;
; N/A                                     ; 77.04 MHz ( period = 12.980 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg22[4]  ; clk        ; clk      ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; 77.07 MHz ( period = 12.976 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg19[26] ; clk        ; clk      ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; 77.09 MHz ( period = 12.972 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg3[1]   ; clk        ; clk      ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 77.10 MHz ( period = 12.970 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg27[3]  ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 77.12 MHz ( period = 12.966 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg19[14] ; clk        ; clk      ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg30[14] ; clk        ; clk      ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; 77.22 MHz ( period = 12.950 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg27[14] ; clk        ; clk      ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; 77.29 MHz ( period = 12.938 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg1[9]   ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg11[9]  ; clk        ; clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 77.54 MHz ( period = 12.896 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg11[27] ; clk        ; clk      ; None                        ; None                      ; 2.228 ns                ;
; N/A                                     ; 77.57 MHz ( period = 12.892 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg30[21] ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg22[29] ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 77.63 MHz ( period = 12.882 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg14[29] ; clk        ; clk      ; None                        ; None                      ; 2.214 ns                ;
; N/A                                     ; 77.63 MHz ( period = 12.882 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg21[28] ; clk        ; clk      ; None                        ; None                      ; 2.222 ns                ;
; N/A                                     ; 77.63 MHz ( period = 12.882 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg20[28] ; clk        ; clk      ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg12[26] ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg5[1]   ; clk        ; clk      ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 77.65 MHz ( period = 12.878 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg9[21]  ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; 77.66 MHz ( period = 12.876 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg11[1]  ; clk        ; clk      ; None                        ; None                      ; 2.210 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg1[1]   ; clk        ; clk      ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; 77.70 MHz ( period = 12.870 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg13[28] ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; 77.70 MHz ( period = 12.870 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg13[21] ; clk        ; clk      ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 77.71 MHz ( period = 12.868 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg15[4]  ; clk        ; clk      ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; 77.74 MHz ( period = 12.864 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg30[29] ; clk        ; clk      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 77.74 MHz ( period = 12.864 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg12[21] ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 77.75 MHz ( period = 12.862 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg8[27]  ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 77.82 MHz ( period = 12.850 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg2[28]  ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 77.89 MHz ( period = 12.838 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg18[28] ; clk        ; clk      ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg26[9]  ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; 77.94 MHz ( period = 12.830 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg28[14] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 77.97 MHz ( period = 12.826 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg28[29] ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 78.04 MHz ( period = 12.814 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg20[29] ; clk        ; clk      ; None                        ; None                      ; 2.180 ns                ;
; N/A                                     ; 78.05 MHz ( period = 12.812 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg29[4]  ; clk        ; clk      ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; 78.06 MHz ( period = 12.810 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg21[4]  ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; 78.09 MHz ( period = 12.806 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg8[28]  ; clk        ; clk      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg17[4]  ; clk        ; clk      ; None                        ; None                      ; 2.179 ns                ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg12[8]  ; clk        ; clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 78.14 MHz ( period = 12.798 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg17[26] ; clk        ; clk      ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 78.16 MHz ( period = 12.794 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg16[29] ; clk        ; clk      ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; 78.17 MHz ( period = 12.792 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg31[14] ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg21[26] ; clk        ; clk      ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg26[1]  ; clk        ; clk      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; 78.24 MHz ( period = 12.782 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg3[26]  ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; 78.25 MHz ( period = 12.780 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg26[26] ; clk        ; clk      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 78.26 MHz ( period = 12.778 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg7[26]  ; clk        ; clk      ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; 78.26 MHz ( period = 12.778 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg12[0]  ; clk        ; clk      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 78.28 MHz ( period = 12.774 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg5[8]   ; clk        ; clk      ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 78.28 MHz ( period = 12.774 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg13[8]  ; clk        ; clk      ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 78.30 MHz ( period = 12.772 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg0[29]  ; clk        ; clk      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; 78.32 MHz ( period = 12.768 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg15[8]  ; clk        ; clk      ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 78.35 MHz ( period = 12.764 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg7[8]   ; clk        ; clk      ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; 78.36 MHz ( period = 12.762 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg2[8]   ; clk        ; clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A                                     ; 78.37 MHz ( period = 12.760 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg26[8]  ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 78.38 MHz ( period = 12.758 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg1[8]   ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; 78.39 MHz ( period = 12.756 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg18[8]  ; clk        ; clk      ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 78.53 MHz ( period = 12.734 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg15[1]  ; clk        ; clk      ; None                        ; None                      ; 2.134 ns                ;
; N/A                                     ; 78.63 MHz ( period = 12.718 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg27[8]  ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 78.65 MHz ( period = 12.714 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg29[8]  ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A                                     ; 78.68 MHz ( period = 12.710 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg10[21] ; clk        ; clk      ; None                        ; None                      ; 2.127 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                   ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]     ; LS:inst14|LSOut[6]        ; clk        ; clk      ; None                       ; None                       ; 0.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]  ; SS:inst15|toWriteData[1]  ; clk        ; clk      ; None                       ; None                       ; 0.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]  ; SS:inst15|toWriteData[3]  ; clk        ; clk      ; None                       ; None                       ; 0.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]  ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 0.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 0.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 0.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]     ; LS:inst14|LSOut[0]        ; clk        ; clk      ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]     ; LS:inst14|LSOut[7]        ; clk        ; clk      ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 0.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 0.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 0.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13] ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 1.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 1.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18] ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11] ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17] ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 1.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10] ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28] ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]  ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]  ; SS:inst15|toWriteData[7]  ; clk        ; clk      ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21] ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]  ; SS:inst15|toWriteData[0]  ; clk        ; clk      ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]     ; LS:inst14|LSOut[4]        ; clk        ; clk      ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]     ; LS:inst14|LSOut[5]        ; clk        ; clk      ; None                       ; None                       ; 1.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]     ; LS:inst14|LSOut[1]        ; clk        ; clk      ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]  ; SS:inst15|toWriteData[4]  ; clk        ; clk      ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]     ; LS:inst14|LSOut[2]        ; clk        ; clk      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 1.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14] ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 1.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]     ; LS:inst14|LSOut[3]        ; clk        ; clk      ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16] ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15] ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20] ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]  ; SS:inst15|toWriteData[6]  ; clk        ; clk      ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12] ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19] ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26] ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25] ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]  ; SS:inst15|toWriteData[2]  ; clk        ; clk      ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30] ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29] ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23] ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24] ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]  ; SS:inst15|toWriteData[5]  ; clk        ; clk      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22] ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31] ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27] ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.718 ns                 ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                  ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 15.399 ns  ; Controle:inst4|ALUSrcB[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.353 ns  ; Registrador:B_Control|Saida[3]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.333 ns  ; Controle:inst4|ALUControl[1]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.333 ns  ; Controle:inst4|ALUSrcB[1]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.318 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.317 ns  ; Controle:inst4|ALUControl[0]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.271 ns  ; Registrador:B_Control|Saida[4]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.269 ns  ; Controle:inst4|ALUControl[2]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.180 ns  ; Registrador:PCWrite|Saida[3]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.169 ns  ; Controle:inst4|ALUSrcA[1]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.146 ns  ; Registrador:PCWrite|Saida[5]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.134 ns  ; Registrador:A_Control|Saida[3]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.121 ns  ; Controle:inst4|ALUSrcB[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.114 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.075 ns  ; Registrador:B_Control|Saida[3]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.055 ns  ; Controle:inst4|ALUControl[1]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.055 ns  ; Controle:inst4|ALUSrcB[1]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.040 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.039 ns  ; Controle:inst4|ALUControl[0]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.034 ns  ; Registrador:A_Control|Saida[5]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.026 ns  ; Controle:inst4|ALUSrcB[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.994 ns  ; Registrador:B_Control|Saida[5]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.993 ns  ; Registrador:B_Control|Saida[4]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.991 ns  ; Controle:inst4|ALUControl[2]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.989 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.980 ns  ; Registrador:B_Control|Saida[3]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.960 ns  ; Controle:inst4|ALUControl[1]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.960 ns  ; Controle:inst4|ALUSrcB[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.945 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.944 ns  ; Controle:inst4|ALUControl[0]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.905 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.902 ns  ; Registrador:PCWrite|Saida[3]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.898 ns  ; Registrador:B_Control|Saida[4]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.896 ns  ; Controle:inst4|ALUControl[2]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.891 ns  ; Controle:inst4|ALUSrcA[1]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.868 ns  ; Registrador:PCWrite|Saida[5]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.856 ns  ; Registrador:A_Control|Saida[3]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.836 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.807 ns  ; Registrador:PCWrite|Saida[3]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.796 ns  ; Controle:inst4|ALUSrcA[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.773 ns  ; Registrador:PCWrite|Saida[5]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.761 ns  ; Registrador:A_Control|Saida[3]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.756 ns  ; Registrador:A_Control|Saida[5]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.741 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.726 ns  ; Controle:inst4|ALUSrcB[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.716 ns  ; Registrador:B_Control|Saida[5]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.711 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.684 ns  ; Controle:inst4|ALUSrcA[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.680 ns  ; Registrador:B_Control|Saida[3]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.677 ns  ; Controle:inst4|ALUSrcB[0]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.661 ns  ; Registrador:A_Control|Saida[5]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.660 ns  ; Controle:inst4|ALUControl[1]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.660 ns  ; Controle:inst4|ALUSrcB[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.649 ns  ; Registrador:A_Control|Saida[1]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.645 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.644 ns  ; Controle:inst4|ALUControl[0]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.631 ns  ; Registrador:B_Control|Saida[3]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.627 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.621 ns  ; Registrador:B_Control|Saida[5]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.616 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.611 ns  ; Controle:inst4|ALUControl[1]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.611 ns  ; Controle:inst4|ALUSrcB[1]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.598 ns  ; Registrador:B_Control|Saida[4]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.596 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.596 ns  ; Controle:inst4|ALUControl[2]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.595 ns  ; Controle:inst4|ALUControl[0]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.549 ns  ; Registrador:B_Control|Saida[4]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.547 ns  ; Controle:inst4|ALUControl[2]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.538 ns  ; Controle:inst4|ALUSrcB[0]             ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.532 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.524 ns  ; Registrador:PCWrite|Saida[0]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.507 ns  ; Registrador:PCWrite|Saida[3]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.496 ns  ; Controle:inst4|ALUSrcA[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.492 ns  ; Registrador:B_Control|Saida[3]        ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.482 ns  ; Instr_Reg:IRWrite|Instr15_0[12]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.473 ns  ; Registrador:PCWrite|Saida[5]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.472 ns  ; Controle:inst4|ALUControl[1]          ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.472 ns  ; Controle:inst4|ALUSrcB[1]             ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.461 ns  ; Registrador:A_Control|Saida[3]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.458 ns  ; Registrador:PCWrite|Saida[3]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.457 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.456 ns  ; Controle:inst4|ALUControl[0]          ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.447 ns  ; Controle:inst4|ALUSrcA[1]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.441 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.424 ns  ; Registrador:PCWrite|Saida[5]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.412 ns  ; Registrador:A_Control|Saida[3]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.410 ns  ; Registrador:B_Control|Saida[4]        ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.409 ns  ; Registrador:B_Control|Saida[1]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.408 ns  ; Controle:inst4|ALUControl[2]          ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.406 ns  ; Controle:inst4|ALUSrcA[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.402 ns  ; Registrador:MDRReg|Saida[3]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.401 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE   ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.399 ns  ; Registrador:MDRReg|Saida[5]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.392 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.389 ns  ; Registrador:B_Control|Saida[0]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.371 ns  ; Registrador:A_Control|Saida[1]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.361 ns  ; Registrador:A_Control|Saida[5]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.329 ns  ; Controle:inst4|ALUSrcB[0]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.321 ns  ; Registrador:B_Control|Saida[5]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.319 ns  ; Registrador:PCWrite|Saida[3]          ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.316 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.312 ns  ; Registrador:A_Control|Saida[5]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.311 ns  ; Controle:inst4|ALUSrcA[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.308 ns  ; Controle:inst4|ALUSrcA[1]             ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.285 ns  ; Registrador:PCWrite|Saida[5]          ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.283 ns  ; Registrador:B_Control|Saida[3]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.279 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]  ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.276 ns  ; Registrador:A_Control|Saida[1]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.273 ns  ; Registrador:A_Control|Saida[3]        ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.272 ns  ; Registrador:B_Control|Saida[5]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.267 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.263 ns  ; Controle:inst4|ALUControl[1]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.263 ns  ; Controle:inst4|ALUSrcB[1]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.253 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.248 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.248 ns  ; Registrador:A_Control|Saida[0]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.247 ns  ; Controle:inst4|ALUControl[0]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.246 ns  ; Registrador:PCWrite|Saida[0]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.235 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.232 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.217 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.212 ns  ; Controle:inst4|ALUSrcB[0]             ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.212 ns  ; Registrador:PCWrite|Saida[4]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.204 ns  ; Instr_Reg:IRWrite|Instr15_0[12]       ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.201 ns  ; Registrador:B_Control|Saida[4]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.199 ns  ; Controle:inst4|ALUControl[2]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.196 ns  ; Registrador:MDRReg|Saida[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.193 ns  ; Registrador:PCWrite|Saida[2]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.183 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.178 ns  ; Controle:inst4|ALUSrcB[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.173 ns  ; Registrador:A_Control|Saida[5]        ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.166 ns  ; Registrador:B_Control|Saida[3]        ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.151 ns  ; Registrador:PCWrite|Saida[0]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.146 ns  ; Controle:inst4|ALUControl[1]          ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.146 ns  ; Controle:inst4|ALUSrcB[1]             ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.143 ns  ; Registrador:PCWrite|Saida[7]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.135 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.133 ns  ; Registrador:B_Control|Saida[5]        ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.132 ns  ; Registrador:B_Control|Saida[3]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.131 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.131 ns  ; Registrador:B_Control|Saida[1]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.130 ns  ; Controle:inst4|ALUControl[0]          ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.128 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.124 ns  ; Registrador:MDRReg|Saida[3]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.123 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.121 ns  ; Registrador:MDRReg|Saida[5]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.112 ns  ; Controle:inst4|ALUControl[1]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.112 ns  ; Controle:inst4|ALUSrcB[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.111 ns  ; Registrador:B_Control|Saida[0]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.110 ns  ; Registrador:PCWrite|Saida[3]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.109 ns  ; Instr_Reg:IRWrite|Instr15_0[12]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.099 ns  ; Controle:inst4|ALUSrcA[1]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.097 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.096 ns  ; Controle:inst4|ALUControl[0]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.087 ns  ; Registrador:A_Control|Saida[2]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.084 ns  ; Registrador:B_Control|Saida[4]        ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.082 ns  ; Controle:inst4|ALUControl[2]          ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.076 ns  ; Registrador:PCWrite|Saida[5]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.064 ns  ; Registrador:A_Control|Saida[3]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.050 ns  ; Registrador:B_Control|Saida[4]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.048 ns  ; Controle:inst4|ALUControl[2]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.044 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.044 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.036 ns  ; Registrador:B_Control|Saida[1]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.035 ns  ; Registrador:A_Control|Saida[4]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.029 ns  ; Registrador:MDRReg|Saida[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.028 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.026 ns  ; Registrador:MDRReg|Saida[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.016 ns  ; Registrador:B_Control|Saida[0]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.011 ns  ; Controle:inst4|ALUSrcA[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.001 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]  ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.993 ns  ; Registrador:PCWrite|Saida[3]          ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 13.982 ns  ; Controle:inst4|ALUSrcA[1]             ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 13.976 ns  ; Registrador:A_Control|Saida[1]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.970 ns  ; Registrador:A_Control|Saida[0]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.964 ns  ; Registrador:A_Control|Saida[5]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 13.962 ns  ; Controle:inst4|ALUSrcA[0]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.959 ns  ; Registrador:PCWrite|Saida[5]          ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 13.959 ns  ; Registrador:PCWrite|Saida[3]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.957 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.951 ns  ; Registrador:MDRReg|Saida[4]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.950 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.948 ns  ; Controle:inst4|ALUSrcA[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.947 ns  ; Registrador:A_Control|Saida[3]        ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 13.939 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.934 ns  ; Registrador:PCWrite|Saida[4]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.931 ns  ; Registrador:PCWrite|Saida[6]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.927 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 13.927 ns  ; Registrador:A_Control|Saida[1]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.926 ns  ; ShiftLeft2de32pra32:inst|outputSL[17] ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.926 ns  ; Controle:inst4|ALUSrcB[0]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 13.925 ns  ; Registrador:PCWrite|Saida[5]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.924 ns  ; Registrador:B_Control|Saida[5]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 13.919 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 13.918 ns  ; Registrador:MDRReg|Saida[0]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.915 ns  ; Registrador:PCWrite|Saida[2]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.913 ns  ; Registrador:A_Control|Saida[3]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.906 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]  ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.893 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.883 ns  ; Registrador:B_Control|Saida[2]        ; S[28]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                       ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 17:58:18 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
Info: Clock "clk" has Internal fmax of 70.66 MHz between source register "LS:inst14|LSOut[14]" and destination register "Banco_reg:Reg_Control|Reg15[14]" (period= 14.152 ns)
    Info: + Longest register to register delay is 2.856 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; REG Node = 'LS:inst14|LSOut[14]'
        Info: 2: + IC(0.526 ns) + CELL(0.053 ns) = 0.579 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux17~0'
        Info: 3: + IC(0.486 ns) + CELL(0.053 ns) = 1.118 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux17~2'
        Info: 4: + IC(1.429 ns) + CELL(0.309 ns) = 2.856 ns; Loc. = LCFF_X21_Y13_N7; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg15[14]'
        Info: Total cell delay = 0.415 ns ( 14.53 % )
        Info: Total interconnect delay = 2.441 ns ( 85.47 % )
    Info: - Smallest clock skew is -4.130 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y13_N7; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg15[14]'
            Info: Total cell delay = 1.472 ns ( 59.28 % )
            Info: Total interconnect delay = 1.011 ns ( 40.72 % )
        Info: - Longest clock path from clock "clk" to source register is 6.613 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.017 ns) + CELL(0.712 ns) = 2.583 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 25; REG Node = 'Controle:inst4|LSControl[1]'
            Info: 3: + IC(1.377 ns) + CELL(0.225 ns) = 4.185 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.474 ns) + CELL(0.000 ns) = 5.659 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 6.613 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; REG Node = 'LS:inst14|LSOut[14]'
            Info: Total cell delay = 1.844 ns ( 27.88 % )
            Info: Total interconnect delay = 4.769 ns ( 72.12 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDRReg|Saida[6]" and destination pin or register "LS:inst14|LSOut[6]" for clock "clk" (Hold time is 3.456 ns)
    Info: + Largest clock skew is 4.128 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.583 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.017 ns) + CELL(0.712 ns) = 2.583 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 25; REG Node = 'Controle:inst4|LSControl[1]'
            Info: 3: + IC(1.377 ns) + CELL(0.225 ns) = 4.185 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.474 ns) + CELL(0.000 ns) = 5.659 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(0.871 ns) + CELL(0.053 ns) = 6.583 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 2; REG Node = 'LS:inst14|LSOut[6]'
            Info: Total cell delay = 1.844 ns ( 28.01 % )
            Info: Total interconnect delay = 4.739 ns ( 71.99 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.455 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X13_Y16_N23; Fanout = 3; REG Node = 'Registrador:MDRReg|Saida[6]'
            Info: Total cell delay = 1.472 ns ( 59.96 % )
            Info: Total interconnect delay = 0.983 ns ( 40.04 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.578 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y16_N23; Fanout = 3; REG Node = 'Registrador:MDRReg|Saida[6]'
        Info: 2: + IC(0.350 ns) + CELL(0.228 ns) = 0.578 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 2; REG Node = 'LS:inst14|LSOut[6]'
        Info: Total cell delay = 0.228 ns ( 39.45 % )
        Info: Total interconnect delay = 0.350 ns ( 60.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "S[28]" through register "Controle:inst4|ALUSrcB[0]" is 15.399 ns
    Info: + Longest clock path from clock "clk" to source register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 24; REG Node = 'Controle:inst4|ALUSrcB[0]'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.840 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 24; REG Node = 'Controle:inst4|ALUSrcB[0]'
        Info: 2: + IC(0.517 ns) + CELL(0.228 ns) = 0.745 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 3; COMB Node = 'ALUSrcB:inst6|Mux27~0'
        Info: 3: + IC(0.588 ns) + CELL(0.053 ns) = 1.386 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux59~0'
        Info: 4: + IC(1.034 ns) + CELL(0.272 ns) = 2.692 ns; Loc. = LCCOMB_X15_Y13_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~25'
        Info: 5: + IC(0.766 ns) + CELL(0.154 ns) = 3.612 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.232 ns) + CELL(0.053 ns) = 3.897 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~7'
        Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 4.163 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~8'
        Info: 8: + IC(0.379 ns) + CELL(0.053 ns) = 4.595 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~9'
        Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 4.864 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~10'
        Info: 10: + IC(0.839 ns) + CELL(0.053 ns) = 5.756 ns; Loc. = LCCOMB_X22_Y11_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~11'
        Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 6.026 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[17]~12'
        Info: 12: + IC(0.226 ns) + CELL(0.053 ns) = 6.305 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~13DUPLICATE'
        Info: 13: + IC(0.226 ns) + CELL(0.053 ns) = 6.584 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[21]~14DUPLICATE'
        Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 6.861 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~15'
        Info: 15: + IC(0.236 ns) + CELL(0.053 ns) = 7.150 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~16'
        Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 7.417 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~17'
        Info: 17: + IC(0.626 ns) + CELL(0.053 ns) = 8.096 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux3~0'
        Info: 18: + IC(2.600 ns) + CELL(2.144 ns) = 12.840 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'S[28]'
        Info: Total cell delay = 3.487 ns ( 27.16 % )
        Info: Total interconnect delay = 9.353 ns ( 72.84 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4398 megabytes
    Info: Processing ended: Fri Oct 18 17:58:19 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


