Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug  8 16:59:26 2021
| Host         : DESKTOP-2N1UFQC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_Complex_timing_summary_routed.rpt -pb CPU_Complex_timing_summary_routed.pb -rpx CPU_Complex_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_Complex
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (456)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (154)
--------------------------
 There are 154 register/latch pins with no clock driven by root clock pin: cpu_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (456)
--------------------------------------------------
 There are 456 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.898        0.000                      0                   17        0.331        0.000                      0                   17       41.160        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        73.898        0.000                      0                   17        0.331        0.000                      0                   17       41.160        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       73.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.898ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 3.545ns (38.720%)  route 5.610ns (61.280%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 88.188 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.613     5.156    ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ram/mem_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.028 r  ram/mem_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.094    ram/mem_reg_0_4_n_0
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.519 r  ram/mem_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.643    10.162    cpu/ir/o_data[0]
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.286 r  cpu/ir/data[4]_i_4/O
                         net (fo=1, routed)           1.242    11.528    cpu/cu/data_reg[4]_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.124    11.652 r  cpu/cu/data[4]_i_1__3/O
                         net (fo=21, routed)          2.660    14.312    ram/i_data[4]
    RAMB36_X1Y0          RAMB36E1                                     r  ram/mem_reg_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.494    88.188    ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ram/mem_reg_0_4/CLKARDCLK
                         clock pessimism              0.298    88.486    
                         clock uncertainty           -0.035    88.451    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.210    ram/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         88.210    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                 73.898    

Slack (MET) :             74.217ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 3.545ns (40.234%)  route 5.266ns (59.766%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.613     5.156    ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ram/mem_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.028 r  ram/mem_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.094    ram/mem_reg_0_4_n_0
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.519 r  ram/mem_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.643    10.162    cpu/ir/o_data[0]
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.286 r  cpu/ir/data[4]_i_4/O
                         net (fo=1, routed)           1.242    11.528    cpu/cu/data_reg[4]_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.124    11.652 r  cpu/cu/data[4]_i_1__3/O
                         net (fo=21, routed)          2.316    13.967    ram/i_data[4]
    RAMB36_X1Y1          RAMB36E1                                     r  ram/mem_reg_1_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.493    88.187    ram/clk
    RAMB36_X1Y1          RAMB36E1                                     r  ram/mem_reg_1_4/CLKARDCLK
                         clock pessimism              0.273    88.460    
                         clock uncertainty           -0.035    88.425    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.184    ram/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         88.184    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                 74.217    

Slack (MET) :             74.776ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.070ns  (logic 3.540ns (43.868%)  route 4.530ns (56.132%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 88.183 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.606     5.149    ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ram/mem_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.021 r  ram/mem_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.087    ram/mem_reg_0_1_n_0
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.512 r  ram/mem_reg_1_1/DOADO[0]
                         net (fo=2, routed)           1.423     9.934    cpu/cu/o_data[1]
    SLICE_X47Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.058 f  cpu/cu/o_db_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           1.311    11.369    cpu/cu/o_db_OBUF[1]_inst_i_2_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.119    11.488 r  cpu/cu/data[1]_i_1__3/O
                         net (fo=12, routed)          1.731    13.219    ram/i_data[1]
    RAMB36_X2Y6          RAMB36E1                                     r  ram/mem_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.489    88.183    ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ram/mem_reg_0_1/CLKARDCLK
                         clock pessimism              0.296    88.479    
                         clock uncertainty           -0.035    88.444    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.449    87.995    ram/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         87.995    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                 74.776    

Slack (MET) :             75.193ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 3.540ns (46.381%)  route 4.092ns (53.619%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.606     5.149    ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ram/mem_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.021 r  ram/mem_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.087    ram/mem_reg_0_1_n_0
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.512 r  ram/mem_reg_1_1/DOADO[0]
                         net (fo=2, routed)           1.423     9.934    cpu/cu/o_data[1]
    SLICE_X47Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.058 f  cpu/cu/o_db_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           1.311    11.369    cpu/cu/o_db_OBUF[1]_inst_i_2_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.119    11.488 r  cpu/cu/data[1]_i_1__3/O
                         net (fo=12, routed)          1.293    12.782    ram/i_data[1]
    RAMB36_X2Y7          RAMB36E1                                     r  ram/mem_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.493    88.187    ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  ram/mem_reg_1_1/CLKARDCLK
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.449    87.975    ram/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         87.975    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                 75.193    

Slack (MET) :             75.477ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 3.545ns (46.786%)  route 4.032ns (53.214%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.152    ram/clk
    RAMB36_X2Y2          RAMB36E1                                     r  ram/mem_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.024 r  ram/mem_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.090    ram/mem_reg_0_5_n_0
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.515 r  ram/mem_reg_1_5/DOADO[0]
                         net (fo=1, routed)           1.644    10.159    cpu/cu/o_data[4]
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.283 r  cpu/cu/data[5]_i_3/O
                         net (fo=1, routed)           0.670    10.953    cpu/cu/data[5]_i_3_n_0
    SLICE_X47Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.077 r  cpu/cu/data[5]_i_1__3/O
                         net (fo=21, routed)          1.652    12.729    ram/i_data[5]
    RAMB36_X2Y2          RAMB36E1                                     r  ram/mem_reg_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.491    88.185    ram/clk
    RAMB36_X2Y2          RAMB36E1                                     r  ram/mem_reg_0_5/CLKARDCLK
                         clock pessimism              0.297    88.482    
                         clock uncertainty           -0.035    88.447    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.206    ram/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         88.206    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                 75.477    

Slack (MET) :             75.686ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 3.545ns (48.114%)  route 3.823ns (51.886%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.596     5.139    ram/clk
    RAMB36_X2Y4          RAMB36E1                                     r  ram/mem_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.011 r  ram/mem_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.077    ram/mem_reg_0_0_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.502 r  ram/mem_reg_1_0/DOADO[0]
                         net (fo=1, routed)           1.606    10.108    cpu/cu/o_data[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.232 r  cpu/cu/data[0]_i_3/O
                         net (fo=1, routed)           0.286    10.518    cpu/cu/data[0]_i_3_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.124    10.642 r  cpu/cu/data[0]_i_1__3/O
                         net (fo=21, routed)          1.865    12.507    ram/i_data[0]
    RAMB36_X2Y4          RAMB36E1                                     r  ram/mem_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.481    88.175    ram/clk
    RAMB36_X2Y4          RAMB36E1                                     r  ram/mem_reg_0_0/CLKARDCLK
                         clock pessimism              0.294    88.469    
                         clock uncertainty           -0.035    88.434    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.193    ram/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         88.193    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                 75.686    

Slack (MET) :             75.799ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 3.545ns (49.069%)  route 3.679ns (50.931%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.152    ram/clk
    RAMB36_X2Y2          RAMB36E1                                     r  ram/mem_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.024 r  ram/mem_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.090    ram/mem_reg_0_5_n_0
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.515 r  ram/mem_reg_1_5/DOADO[0]
                         net (fo=1, routed)           1.644    10.159    cpu/cu/o_data[4]
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.283 r  cpu/cu/data[5]_i_3/O
                         net (fo=1, routed)           0.670    10.953    cpu/cu/data[5]_i_3_n_0
    SLICE_X47Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.077 r  cpu/cu/data[5]_i_1__3/O
                         net (fo=21, routed)          1.300    12.377    ram/i_data[5]
    RAMB36_X2Y3          RAMB36E1                                     r  ram/mem_reg_1_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.486    88.180    ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  ram/mem_reg_1_5/CLKARDCLK
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.176    ram/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                         88.176    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                 75.799    

Slack (MET) :             76.026ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.545ns (50.672%)  route 3.451ns (49.328%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.178 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.596     5.139    ram/clk
    RAMB36_X2Y4          RAMB36E1                                     r  ram/mem_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.011 r  ram/mem_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.077    ram/mem_reg_0_0_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.502 r  ram/mem_reg_1_0/DOADO[0]
                         net (fo=1, routed)           1.606    10.108    cpu/cu/o_data[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.232 r  cpu/cu/data[0]_i_3/O
                         net (fo=1, routed)           0.286    10.518    cpu/cu/data[0]_i_3_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.124    10.642 r  cpu/cu/data[0]_i_1__3/O
                         net (fo=21, routed)          1.493    12.135    ram/i_data[0]
    RAMB36_X2Y5          RAMB36E1                                     r  ram/mem_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.484    88.178    ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  ram/mem_reg_1_0/CLKARDCLK
                         clock pessimism              0.259    88.437    
                         clock uncertainty           -0.035    88.402    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.161    ram/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         88.161    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                 76.026    

Slack (MET) :             76.041ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 3.545ns (50.725%)  route 3.444ns (49.275%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.613     5.156    ram/clk
    RAMB36_X1Y8          RAMB36E1                                     r  ram/mem_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.028 r  ram/mem_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.094    ram/mem_reg_0_2_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.519 r  ram/mem_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.330     9.849    cpu/cu/o_data[2]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  cpu/cu/data[2]_i_3/O
                         net (fo=1, routed)           0.149    10.122    cpu/cu/data[2]_i_3_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I1_O)        0.124    10.246 r  cpu/cu/data[2]_i_1__3/O
                         net (fo=21, routed)          1.899    12.145    ram/i_data[2]
    RAMB36_X1Y9          RAMB36E1                                     r  ram/mem_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.495    88.189    ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  ram/mem_reg_1_2/CLKARDCLK
                         clock pessimism              0.273    88.462    
                         clock uncertainty           -0.035    88.427    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.186    ram/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         88.186    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                 76.041    

Slack (MET) :             76.268ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 3.545ns (52.244%)  route 3.240ns (47.755%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 88.183 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.608     5.151    ram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ram/mem_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.023 r  ram/mem_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.089    ram/mem_reg_0_6_n_0
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.514 r  ram/mem_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.443     9.957    cpu/cu/o_data[5]
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.081 r  cpu/cu/data[6]_i_3/O
                         net (fo=1, routed)           0.151    10.232    cpu/cu/data[6]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.356 r  cpu/cu/data[6]_i_1__3/O
                         net (fo=21, routed)          1.580    11.937    ram/i_data[6]
    RAMB36_X1Y2          RAMB36E1                                     r  ram/mem_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.489    88.183    ram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ram/mem_reg_0_6/CLKARDCLK
                         clock pessimism              0.298    88.481    
                         clock uncertainty           -0.035    88.446    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.205    ram/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         88.205    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                 76.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 cpu_clk_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cpu_clk_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@41.660ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        0.456ns  (logic 0.212ns (46.457%)  route 0.244ns (53.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 43.641 - 41.660 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 43.127 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.904 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.538    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.564 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563    43.127    clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  cpu_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.167    43.294 f  cpu_clk_reg/Q
                         net (fo=3, routed)           0.244    43.538    cpu_clk
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    43.583 r  cpu_clk_i_1/O
                         net (fo=1, routed)           0.000    43.583    p_0_in
    SLICE_X38Y46         FDCE                                         r  cpu_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    42.780    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    42.809 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832    43.641    clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  cpu_clk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    43.127    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.125    43.252    cpu_clk_reg
  -------------------------------------------------------------------
                         required time                        -43.252    
                         arrival time                          43.583    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             1.570ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.675ns (38.887%)  route 1.061ns (61.113%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.606     1.510    ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ram/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  ram/mem_reg_1_3/DOADO[0]
                         net (fo=1, routed)           0.527     2.622    cpu/cu/o_data[3]
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.045     2.667 r  cpu/cu/o_db_OBUF[3]_inst_i_5/O
                         net (fo=7, routed)           0.367     3.034    cpu/cu/mem_reg_1_3
    SLICE_X48Y30         LUT5 (Prop_lut5_I1_O)        0.045     3.079 r  cpu/cu/data[3]_i_1__3/O
                         net (fo=12, routed)          0.167     3.246    ram/i_data[3]
    RAMB36_X1Y6          RAMB36E1                                     r  ram/mem_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.021    ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  ram/mem_reg_0_3/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.676    ram/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.675ns (36.790%)  route 1.160ns (63.210%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.502    ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ram/mem_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.087 r  ram/mem_reg_1_7/DOADO[0]
                         net (fo=1, routed)           0.368     2.455    cpu/cu/o_data[6]
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.500 r  cpu/cu/data[7]_i_10/O
                         net (fo=1, routed)           0.230     2.731    cpu/cu/data[7]_i_10_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.776 r  cpu/cu/data[7]_i_2__3/O
                         net (fo=21, routed)          0.561     3.337    ram/i_data[7]
    RAMB36_X1Y4          RAMB36E1                                     r  ram/mem_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.863     2.013    ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  ram/mem_reg_0_7/CLKARDCLK
                         clock pessimism             -0.479     1.533    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.688    ram/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.675ns (35.786%)  route 1.211ns (64.214%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.502    ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ram/mem_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.087 r  ram/mem_reg_1_7/DOADO[0]
                         net (fo=1, routed)           0.368     2.455    cpu/cu/o_data[6]
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.500 r  cpu/cu/data[7]_i_10/O
                         net (fo=1, routed)           0.230     2.731    cpu/cu/data[7]_i_10_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.776 r  cpu/cu/data[7]_i_2__3/O
                         net (fo=21, routed)          0.613     3.388    ram/i_data[7]
    RAMB36_X1Y5          RAMB36E1                                     r  ram/mem_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.866     2.016    ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ram/mem_reg_1_7/CLKARDCLK
                         clock pessimism             -0.513     1.502    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.657    ram/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.675ns (34.496%)  route 1.282ns (65.504%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.505    ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  ram/mem_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.090 r  ram/mem_reg_1_6/DOADO[0]
                         net (fo=1, routed)           0.602     2.693    cpu/cu/o_data[5]
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.738 r  cpu/cu/data[6]_i_3/O
                         net (fo=1, routed)           0.050     2.788    cpu/cu/data[6]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.833 r  cpu/cu/data[6]_i_1__3/O
                         net (fo=21, routed)          0.629     3.462    ram/i_data[6]
    RAMB36_X1Y3          RAMB36E1                                     r  ram/mem_reg_1_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.869     2.019    ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  ram/mem_reg_1_6/CLKARDCLK
                         clock pessimism             -0.513     1.505    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.660    ram/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.675ns (33.808%)  route 1.322ns (66.192%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.609     1.513    ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  ram/mem_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.098 r  ram/mem_reg_1_2/DOADO[0]
                         net (fo=1, routed)           0.577     2.675    cpu/cu/o_data[2]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.045     2.720 r  cpu/cu/data[2]_i_3/O
                         net (fo=1, routed)           0.049     2.769    cpu/cu/data[2]_i_3_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.814 r  cpu/cu/data[2]_i_1__3/O
                         net (fo=21, routed)          0.696     3.510    ram/i_data[2]
    RAMB36_X1Y8          RAMB36E1                                     r  ram/mem_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.878     2.028    ram/clk
    RAMB36_X1Y8          RAMB36E1                                     r  ram/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.683    ram/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.923ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.675ns (32.203%)  route 1.421ns (67.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.505    ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  ram/mem_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.090 r  ram/mem_reg_1_6/DOADO[0]
                         net (fo=1, routed)           0.602     2.693    cpu/cu/o_data[5]
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.738 r  cpu/cu/data[6]_i_3/O
                         net (fo=1, routed)           0.050     2.788    cpu/cu/data[6]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.833 r  cpu/cu/data[6]_i_1__3/O
                         net (fo=21, routed)          0.768     3.601    ram/i_data[6]
    RAMB36_X1Y2          RAMB36E1                                     r  ram/mem_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.873     2.023    ram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ram/mem_reg_0_6/CLKARDCLK
                         clock pessimism             -0.499     1.523    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.678    ram/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.675ns (31.567%)  route 1.463ns (68.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.606     1.510    ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ram/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  ram/mem_reg_1_3/DOADO[0]
                         net (fo=1, routed)           0.527     2.622    cpu/cu/o_data[3]
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.045     2.667 r  cpu/cu/o_db_OBUF[3]_inst_i_5/O
                         net (fo=7, routed)           0.367     3.034    cpu/cu/mem_reg_1_3
    SLICE_X48Y30         LUT5 (Prop_lut5_I1_O)        0.045     3.079 r  cpu/cu/data[3]_i_1__3/O
                         net (fo=12, routed)          0.569     3.648    ram/i_data[3]
    RAMB36_X1Y7          RAMB36E1                                     r  ram/mem_reg_1_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.876     2.026    ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ram/mem_reg_1_3/CLKARDCLK
                         clock pessimism             -0.515     1.510    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.665    ram/mem_reg_1_3
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.996ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.675ns (31.385%)  route 1.476ns (68.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.504    ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  ram/mem_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.089 r  ram/mem_reg_1_0/DOADO[0]
                         net (fo=1, routed)           0.672     2.761    cpu/cu/o_data[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.806 r  cpu/cu/data[0]_i_3/O
                         net (fo=1, routed)           0.091     2.898    cpu/cu/data[0]_i_3_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.045     2.943 r  cpu/cu/data[0]_i_1__3/O
                         net (fo=21, routed)          0.712     3.655    ram/i_data[0]
    RAMB36_X2Y5          RAMB36E1                                     r  ram/mem_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.867     2.017    ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  ram/mem_reg_1_0/CLKARDCLK
                         clock pessimism             -0.512     1.504    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.659    ram/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.037ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.675ns (30.789%)  route 1.517ns (69.211%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.609     1.513    ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  ram/mem_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.098 r  ram/mem_reg_1_2/DOADO[0]
                         net (fo=1, routed)           0.577     2.675    cpu/cu/o_data[2]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.045     2.720 r  cpu/cu/data[2]_i_3/O
                         net (fo=1, routed)           0.049     2.769    cpu/cu/data[2]_i_3_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.814 r  cpu/cu/data[2]_i_1__3/O
                         net (fo=21, routed)          0.891     3.705    ram/i_data[2]
    RAMB36_X1Y9          RAMB36E1                                     r  ram/mem_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.879     2.029    ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  ram/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.515     1.513    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.668    ram/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  2.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X2Y6   ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y6   ram/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X2Y2   ram/mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y4   ram/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X2Y7   ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y7   ram/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X2Y3   ram/mem_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y5   ram/mem_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y8   ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y0   ram/mem_reg_0_4/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X38Y46  cpu_clk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X38Y46  cpu_clk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X38Y46  cpu_clk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X38Y46  cpu_clk_reg/C



