// Seed: 3364508710
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    input  uwire id_2,
    input  uwire id_3,
    output wire  id_4,
    input  wor   id_5,
    input  uwire id_6
);
  wire  id_8;
  logic id_9;
  parameter id_10 = 1;
  assign id_1 = id_3 && id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd63
) (
    output wand id_0,
    output supply1 id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    input uwire id_5,
    input wand _id_6,
    input wire id_7,
    output wire id_8,
    output wand id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri0 id_16,
    output supply1 id_17,
    output supply1 id_18,
    input supply1 id_19,
    output tri id_20
);
  assign id_8 = id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_3,
      id_18,
      id_5,
      id_5
  );
  assign modCall_1.id_6 = 0;
  wire id_22;
  wire [id_6 : 1] id_23;
endmodule
