Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Pineda/Desktop/Presentacion/Procesador/tb_Second_isim_beh.exe -prj C:/Users/Pineda/Desktop/Presentacion/Procesador/tb_Second_beh.prj work.tb_Second 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/UC.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/Sumador.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/SEU.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/RegisterFile.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/PC.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/MUX.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/IM.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/Second.vhd" into library work
Parsing VHDL file "C:/Users/Pineda/Desktop/Presentacion/Procesador/tb_Second.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture arq_sumador of entity Sumador [sumador_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity UC [uc_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Second [second_default]
Compiling architecture behavior of entity tb_second
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable C:/Users/Pineda/Desktop/Presentacion/Procesador/tb_Second_isim_beh.exe
Fuse Memory Usage: 34548 KB
Fuse CPU Usage: 1077 ms
