

================================================================
== Vitis HLS Report for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'
================================================================
* Date:           Fri Dec  9 11:05:08 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      283|  10.000 ns|  1.415 us|    2|  283|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SKIP_X_SKIP_Y  |        0|      281|        30|          4|          2|  0 ~ 64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     963|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    24|    1254|    1122|    -|
|Memory           |        0|     -|      32|      16|    -|
|Multiplexer      |        -|     -|       -|     818|    -|
|Register         |        -|     -|    1757|     256|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    24|    3043|    3175|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |hadd_16ns_16ns_16_5_full_dsp_1_U211  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U212  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U213  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U214  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U215  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U220   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U221   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U222   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U216  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U217  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U218  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U219  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  24| 1254| 1122|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |                        Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_14_U  |fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R  |        0|  16|   8|    0|    32|   16|     1|          512|
    |w_9_U   |fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R   |        0|  16|   8|    0|    32|   16|     1|          512|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                                     |        0|  32|  16|    0|    64|   32|     2|         1024|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add40_fu_493_p2            |         +|   0|  0|  13|           6|           6|
    |add40_mid1_fu_616_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln1027_fu_510_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln22_fu_666_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln28_fu_734_p2         |         +|   0|  0|  12|           5|           5|
    |add_ln29_1_fu_751_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln29_fu_746_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln30_1_fu_762_p2       |         +|   0|  0|  18|          11|           6|
    |add_ln30_fu_756_p2         |         +|   0|  0|  19|          12|           6|
    |add_ln328_fu_900_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln36_fu_1017_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln37_fu_1035_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln388_1_fu_905_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln388_2_fu_915_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln388_fu_890_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln38_fu_1030_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln39_fu_1040_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln47_fu_808_p2         |         +|   0|  0|  39|          32|           7|
    |add_ln57_fu_537_p2         |         +|   0|  0|  39|          32|           7|
    |j1_5_fu_525_p2             |         +|   0|  0|  39|          32|           1|
    |j2_1_fu_798_p2             |         +|   0|  0|  39|          32|           1|
    |icmp_ln1027_6_fu_575_p2    |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln1027_fu_505_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln40_fu_793_p2        |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln44_fu_803_p2        |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln50_fu_519_p2        |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln54_fu_531_p2        |      icmp|   0|  0|  20|          32|           5|
    |j1_6_fu_543_p3             |    select|   0|  0|  32|           1|           1|
    |j1_7_fu_559_p3             |    select|   0|  0|  32|           1|          32|
    |j2_2_fu_814_p3             |    select|   0|  0|  32|           1|           1|
    |j2_3_fu_829_p3             |    select|   0|  0|  32|           1|          32|
    |k2_3_fu_672_p3             |    select|   0|  0|   7|           1|           1|
    |m1_4_fu_551_p3             |    select|   0|  0|  32|           1|          32|
    |m1_5_fu_567_p3             |    select|   0|  0|  32|           1|          32|
    |m2_1_fu_821_p3             |    select|   0|  0|  32|           1|          32|
    |m2_2_fu_837_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln1027_2_fu_580_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln1027_3_fu_588_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_4_fu_710_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1027_5_fu_628_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln1027_6_fu_636_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_fu_703_p3    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |empty_74_fu_499_p2         |       xor|   0|  0|   2|           1|           1|
    |p_mid16_fu_622_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln1027_fu_855_p2       |       xor|   0|  0|   7|           6|           7|
    |xor_ln36_fu_778_p2         |       xor|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 963|         474|         479|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |I_address0                        |  20|          4|   12|         48|
    |X_0_0_address0                    |  26|          5|   10|         50|
    |X_0_0_d0                          |  26|          5|   32|        160|
    |X_0_1_address0                    |  26|          5|   10|         50|
    |X_0_1_d0                          |  26|          5|   32|        160|
    |X_1_0_address0                    |  26|          5|   10|         50|
    |X_1_0_d0                          |  26|          5|   32|        160|
    |X_1_1_address0                    |  26|          5|   10|         50|
    |X_1_1_d0                          |  26|          5|   32|        160|
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |grp_fu_377_p0                     |  26|          5|   16|         80|
    |grp_fu_377_p1                     |  26|          5|   16|         80|
    |grp_fu_381_p0                     |  26|          5|   16|         80|
    |grp_fu_381_p1                     |  26|          5|   16|         80|
    |grp_fu_397_p0                     |  26|          5|   16|         80|
    |grp_fu_397_p1                     |  26|          5|   16|         80|
    |grp_fu_401_p0                     |  20|          4|   16|         64|
    |grp_fu_401_p1                     |  20|          4|   16|         64|
    |grp_fu_405_p0                     |  20|          4|   16|         64|
    |grp_fu_405_p1                     |  20|          4|   16|         64|
    |grp_fu_413_p0                     |  26|          5|   16|         80|
    |grp_fu_413_p1                     |  20|          4|   16|         64|
    |grp_fu_417_p0                     |  26|          5|   16|         80|
    |grp_fu_417_p1                     |  26|          5|   16|         80|
    |grp_fu_421_p0                     |  26|          5|   16|         80|
    |grp_fu_421_p1                     |  20|          4|   16|         64|
    |indvar_flatten_fu_114             |   9|          2|   14|         28|
    |j1_fu_106                         |   9|          2|   32|         64|
    |j2_fu_98                          |   9|          2|   32|         64|
    |k2_fu_94                          |   9|          2|    7|         14|
    |m1_fu_110                         |   9|          2|   32|         64|
    |m2_fu_102                         |   9|          2|   32|         64|
    |w_14_address0                     |  20|          4|    5|         20|
    |w_9_address0                      |  20|          4|    5|         20|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 818|        163|  606|       2435|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add3_i_i29442_partset_reg_1583    |  32|   0|   32|          0|
    |add40_mid1_reg_1200               |   6|   0|    6|          0|
    |add40_reg_1167                    |   6|   0|    6|          0|
    |add_ln28_reg_1271                 |   5|   0|    5|          0|
    |add_ln29_reg_1276                 |  12|   0|   12|          0|
    |add_ln30_reg_1282                 |  12|   0|   12|          0|
    |add_ln328_reg_1335                |  12|   0|   12|          0|
    |add_ln328_reg_1335_pp0_iter1_reg  |  12|   0|   12|          0|
    |add_ln37_reg_1596                 |  10|   0|   10|          0|
    |add_ln388_2_reg_1345              |  12|   0|   12|          0|
    |add_ln38_reg_1591                 |  10|   0|   10|          0|
    |add_ln39_reg_1601                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |icmp_ln1027_6_reg_1176            |   1|   0|    1|          0|
    |icmp_ln1027_reg_1172              |   1|   0|    1|          0|
    |indvar_flatten_fu_114             |  14|   0|   14|          0|
    |j1_fu_106                         |  32|   0|   32|          0|
    |j2_fu_98                          |  32|   0|   32|          0|
    |k2_fu_94                          |   7|   0|    7|          0|
    |lshr_ln1_reg_1298                 |  10|   0|   10|          0|
    |lshr_ln_reg_1288                  |  10|   0|   10|          0|
    |m1_fu_110                         |  32|   0|   32|          0|
    |m2_fu_102                         |  32|   0|   32|          0|
    |mul3_i_i1_reg_1437                |  16|   0|   16|          0|
    |mul3_i_i2_reg_1462                |  16|   0|   16|          0|
    |mul3_i_i_reg_1417                 |  16|   0|   16|          0|
    |mul6_i_i1_reg_1447                |  16|   0|   16|          0|
    |mul6_i_i2_reg_1467                |  16|   0|   16|          0|
    |mul6_i_i_reg_1422                 |  16|   0|   16|          0|
    |mul9_i_i1_reg_1452                |  16|   0|   16|          0|
    |mul9_i_i2_reg_1472                |  16|   0|   16|          0|
    |mul9_i_i_reg_1427                 |  16|   0|   16|          0|
    |mul_i_i1_reg_1432                 |  16|   0|   16|          0|
    |mul_i_i2_reg_1457                 |  16|   0|   16|          0|
    |mul_i_i_reg_1412                  |  16|   0|   16|          0|
    |p_cast30_mid2_v_reg_1315          |   5|   0|    5|          0|
    |p_cast_mid2_v_reg_1255            |   5|   0|    5|          0|
    |p_r_3_reg_1501                    |  16|   0|   16|          0|
    |p_r_4_reg_1513                    |  16|   0|   16|          0|
    |p_r_M_imag_23_reg_1382            |  16|   0|   16|          0|
    |p_r_M_imag_25_reg_1406            |  16|   0|   16|          0|
    |p_r_M_imag_27_reg_1483            |  16|   0|   16|          0|
    |p_r_M_imag_29_reg_1495            |  16|   0|   16|          0|
    |p_r_M_imag_33_reg_1578            |  16|   0|   16|          0|
    |p_r_M_imag_34_reg_1543            |  16|   0|   16|          0|
    |p_r_M_imag_36_reg_1537            |  16|   0|   16|          0|
    |p_r_M_imag_37_reg_1507            |  16|   0|   16|          0|
    |p_r_M_imag_38_reg_1519            |  16|   0|   16|          0|
    |p_r_M_imag_39_reg_1555            |  16|   0|   16|          0|
    |p_r_M_imag_40_reg_1567            |  16|   0|   16|          0|
    |p_r_M_imag_reg_1394               |  16|   0|   16|          0|
    |p_r_M_real_21_reg_1376            |  16|   0|   16|          0|
    |p_r_M_real_23_reg_1400            |  16|   0|   16|          0|
    |p_r_M_real_25_reg_1477            |  16|   0|   16|          0|
    |p_r_M_real_31_reg_1573            |  16|   0|   16|          0|
    |p_r_M_real_32_reg_1531            |  16|   0|   16|          0|
    |p_r_M_real_34_reg_1525            |  16|   0|   16|          0|
    |p_r_M_real_35_reg_1549            |  16|   0|   16|          0|
    |p_r_M_real_36_reg_1561            |  16|   0|   16|          0|
    |p_r_M_real_3_reg_1606             |  16|   0|   16|          0|
    |p_r_reg_1489                      |  16|   0|   16|          0|
    |select_ln1027_2_reg_1182          |  32|   0|   32|          0|
    |select_ln1027_3_reg_1190          |  32|   0|   32|          0|
    |select_ln1027_4_reg_1239          |   6|   0|    6|          0|
    |select_ln1027_5_reg_1205          |   1|   0|    1|          0|
    |sub3_i_i29862_partset_reg_1611    |  32|   0|   32|          0|
    |sub3_i_i30282_partset_reg_1619    |  32|   0|   32|          0|
    |trunc_ln1027_4_reg_1195           |   5|   0|    5|          0|
    |trunc_ln1027_8_reg_1209           |  12|   0|   12|          0|
    |trunc_ln1027_9_reg_1214           |   5|   0|    5|          0|
    |trunc_ln29_1_reg_1229             |   1|   0|    1|          0|
    |trunc_ln29_3_reg_1234             |  11|   0|   11|          0|
    |trunc_ln388_1_reg_1366            |  16|   0|   16|          0|
    |trunc_ln388_reg_1361              |  16|   0|   16|          0|
    |w12_M_imag_reg_1355               |  16|   0|   16|          0|
    |w12_M_real_reg_1350               |  16|   0|   16|          0|
    |w2_M_imag_reg_1265                |  16|   0|   16|          0|
    |w2_M_imag_reg_1265_pp0_iter1_reg  |  16|   0|   16|          0|
    |w2_M_real_reg_1260                |  16|   0|   16|          0|
    |w2_M_real_reg_1260_pp0_iter1_reg  |  16|   0|   16|          0|
    |w_14_load_reg_1309                |  16|   0|   16|          0|
    |w_9_load_reg_1304                 |  16|   0|   16|          0|
    |xor_ln36_reg_1294                 |   1|   0|    1|          0|
    |icmp_ln1027_reg_1172              |  64|  32|    1|          0|
    |lshr_ln1_reg_1298                 |  64|  32|   10|          0|
    |lshr_ln_reg_1288                  |  64|  32|   10|          0|
    |p_cast30_mid2_v_reg_1315          |  64|  32|    5|          0|
    |p_cast_mid2_v_reg_1255            |  64|  32|    5|          0|
    |p_r_M_imag_27_reg_1483            |  64|  32|   16|          0|
    |select_ln1027_5_reg_1205          |  64|  32|    1|          0|
    |xor_ln36_reg_1294                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1757| 256| 1294|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_SKIP_X_SKIP_Y|  return value|
|bound           |   in|   14|     ap_none|                               bound|        scalar|
|trunc_ln10      |   in|    7|     ap_none|                          trunc_ln10|        scalar|
|I_address0      |  out|   12|   ap_memory|                                   I|         array|
|I_ce0           |  out|    1|   ap_memory|                                   I|         array|
|I_q0            |   in|   32|   ap_memory|                                   I|         array|
|I_address1      |  out|   12|   ap_memory|                                   I|         array|
|I_ce1           |  out|    1|   ap_memory|                                   I|         array|
|I_q1            |   in|   32|   ap_memory|                                   I|         array|
|X_0_0_address0  |  out|   10|   ap_memory|                               X_0_0|         array|
|X_0_0_ce0       |  out|    1|   ap_memory|                               X_0_0|         array|
|X_0_0_we0       |  out|    1|   ap_memory|                               X_0_0|         array|
|X_0_0_d0        |  out|   32|   ap_memory|                               X_0_0|         array|
|X_0_1_address0  |  out|   10|   ap_memory|                               X_0_1|         array|
|X_0_1_ce0       |  out|    1|   ap_memory|                               X_0_1|         array|
|X_0_1_we0       |  out|    1|   ap_memory|                               X_0_1|         array|
|X_0_1_d0        |  out|   32|   ap_memory|                               X_0_1|         array|
|X_1_0_address0  |  out|   10|   ap_memory|                               X_1_0|         array|
|X_1_0_ce0       |  out|    1|   ap_memory|                               X_1_0|         array|
|X_1_0_we0       |  out|    1|   ap_memory|                               X_1_0|         array|
|X_1_0_d0        |  out|   32|   ap_memory|                               X_1_0|         array|
|X_1_1_address0  |  out|   10|   ap_memory|                               X_1_1|         array|
|X_1_1_ce0       |  out|    1|   ap_memory|                               X_1_1|         array|
|X_1_1_we0       |  out|    1|   ap_memory|                               X_1_1|         array|
|X_1_1_d0        |  out|   32|   ap_memory|                               X_1_1|         array|
+----------------+-----+-----+------------+------------------------------------+--------------+

