2018,DAC,"Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.",UFRGS,Marcelo Brandalero; Luigi Carro; Antonio Carlos Schneider Beck; Muhammad Shafique 0001,https://doi.org/10.1145/3195970.3195993,top,C,no_arxiv,0
2018,DAC,"Employing classification-based algorithms for general-purpose approximate computing.",UFRGS,Geraldo F. Oliveira; Larissa Rozales Gonçalves; Marcelo Brandalero; Antonio Carlos Schneider Beck; Luigi Carro,https://doi.org/10.1145/3195970.3196043,top,C,no_arxiv,0
2018,DAC,"Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.",UFRGS,Felipe da Rosa; Vitor V. Bandeira; Ricardo Reis; Luciano Ost,https://doi.org/10.1145/3195970.3196050,top,C,no_arxiv,0
2018,ICCAD,"Unlocking fine-grain parallelism for AIG rewriting.",UFRGS,Vinicius Neves Possani; Yi-Shan Lu; Alan Mishchenko; Keshav Pingali; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1145/3240765.3240861,top,C,no_arxiv,0
2017,DATE,"A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams.",UFRGS,Marcelo Brandalero; Antonio Carlos Schneider Beck,https://doi.org/10.23919/DATE.2017.7927223,null,C,no_arxiv,2
2017,DATE,"An energy-efficient memory hierarchy for multi-issue processors.",UFRGS,Tiago T. Jost; Gabriel L. Nazar; Luigi Carro,https://doi.org/10.23919/DATE.2017.7927018,null,C,no_arxiv,0
2017,DATE,"Operand size reconfiguration for big data processing in memory.",UFRGS,Paulo C. Santos; Geraldo F. Oliveira; Diego G. Tome; Marco Antonio Zanata Alves; Eduardo Cunha de Almeida; Luigi Carro,https://doi.org/10.23919/DATE.2017.7927081,null,C,no_arxiv,3
2016,DATE,"A reconfigurable heterogeneous multicore with a homogeneous ISA.",UFRGS,Jeckson Dellagostin Souza; Luigi Carro; Mateus Beck Rutzig; Antonio Carlos Schneider Beck,http://ieeexplore.ieee.org/document/7459568/,null,C,no_arxiv,
2016,DATE,"Large vector extensions inside the HMC.",UFRGS,Marco Antonio Zanata Alves; Matthias Diener; Paulo C. Santos; Luigi Carro,http://ieeexplore.ieee.org/document/7459502/,null,C,no_arxiv,
2016,DATE,"Run-time phase prediction for a reconfigurable VLIW processor.",UFRGS,Qi Guo; Anderson Luiz Sartor; Anthony Brandon; Antonio C. S. Beck; Xuehai Zhou; Stephan Wong,http://ieeexplore.ieee.org/document/7459574/,null,C,no_arxiv,
2015,ASP-DAC,"Gate sizing and threshold voltage assignment for high performance microprocessor designs.",UFRGS,Tiago Reimann; Cliff C. N. Sze; Ricardo Reis,https://doi.org/10.1109/ASPDAC.2015.7059007,null,C,no_arxiv,3
2015,DAC,"Verification of gate-level arithmetic circuits by function extraction.",UNESP,Maciej J. Ciesielski; Cunxi Yu; Walter Brown; Duo Liu; André Rossi,https://doi.org/10.1145/2744769.2744925,top,C,no_arxiv,22
2015,DATE,"A deblocking filter hardware architecture for the high efficiency video coding standard.",UFRGS,Cláudio Machado Diniz; Muhammad Shafique 0001; Felipe Vogel Dalcin; Sergio Bampi; Jörg Henkel,http://dl.acm.org/citation.cfm?id=2757160,null,C,no_arxiv,
2015,ICCAD,"Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization.",UFSC,Vinicius S. Livramento; Chrystian Guth; Renan Netto; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD.2015.7372615,top,C,no_arxiv,0
2015,ICCAD,"Threshold Logic Synthesis Based on Cut Pruning.",UFRGS,Augusto Neutzling; Jody Maick Matos; André Inácio Reis; Renato P. Ribas; Alan Mishchenko,https://doi.org/10.1109/ICCAD.2015.7372610,top,C,no_arxiv,7
2014,DATE,"GPGPUs: How to combine high computational power with high reliability.",UFRGS,Leonardo Arturo Bautista-Gomez; Franck Cappello; Luigi Carro; Nathan DeBardeleben; Bo Fang; Sudhanva Gurumurthi; Karthik Pattabiraman; Paolo Rech; Matteo Sonza Reorda,https://doi.org/10.7873/DATE.2014.354,null,C,no_arxiv,6
2014,DATE,"dSVM: Energy-efficient distributed Scratchpad Video Memory Architecture for the next-generation High Efficiency Video Coding.",UFPEL; UFRGS,Felipe Sampaio; Muhammad Shafique 0001; Bruno Zatt; Sergio Bampi; Jörg Henkel,https://doi.org/10.7873/DATE.2014.033,null,C,no_arxiv,3
2014,ICCAD,"A systematic approach for analyzing and optimizing cell-internal signal electromigration.",UFRGS,Gracieli Posser; Vivek Mishra; Palkesh Jain; Ricardo Reis; Sachin S. Sapatnekar,https://doi.org/10.1109/ICCAD.2014.7001395,top,C,no_arxiv,7
2014,ICCAD,"Energy-efficient architecture for advanced video memory.",UFPEL; UFRGS,Felipe Sampaio; Muhammad Shafique 0001; Bruno Zatt; Sergio Bampi; Jörg Henkel,https://doi.org/10.1109/ICCAD.2014.7001343,top,C,no_arxiv,11
