read_verilog ../top.v
proc
fsm_detect
fsm_extract
fsm_recode -encoding binary
fsm_recode -encoding binary
opt
fsm_opt
select -assert-count 1 t:$fsm
synth -top top
write_verilog synth.v
