$date
  Thu Nov 14 15:14:00 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module gray2bcdtb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 3 $ bcd[2:0] $end
$scope module uut $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 3 ( bcd[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
b000 $
0%
0&
0'
b000 (
#10000000
1#
b001 $
1'
b001 (
#20000000
1"
b010 $
1&
b010 (
#30000000
0#
b011 $
0'
b011 (
#40000000
1!
b100 $
1%
b100 (
#50000000
1#
b101 $
1'
b101 (
#60000000
0"
b110 $
0&
b110 (
#70000000
0#
b111 $
0'
b111 (
#80000000
