Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 17 09:28:58 2024
| Host         : ST04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
TIMING-18  Warning           Missing input or output delay                                     20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (5)
6. checking no_output_delay (19)
7. checking multiple_clock (394)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_fndcontrol2_0/inst/U2/clk1000Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (394)
--------------------------------
 There are 394 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.319        0.000                      0                  885        0.047        0.000                      0                  885        3.000        0.000                       0                   400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clk_pin                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        5.428        0.000                      0                  526        0.122        0.000                      0                  526        4.020        0.000                       0                   396  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          5.427        0.000                      0                  526        0.122        0.000                      0                  526        4.020        0.000                       0                   396  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0_1        5.427        0.000                      0                  526        0.047        0.000                      0                  526  
clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0          5.427        0.000                      0                  526        0.047        0.000                      0                  526  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0          5.319        0.000                      0                  359        0.868        0.000                      0                  359  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0          5.319        0.000                      0                  359        0.794        0.000                      0                  359  
**async_default**              clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0_1        5.319        0.000                      0                  359        0.794        0.000                      0                  359  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        5.320        0.000                      0                  359        0.868        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0                                   
(none)                         clk_out1_design_1_clk_wiz_0_1                                 
(none)                         clkfbout_design_1_clk_wiz_0                                   
(none)                         clkfbout_design_1_clk_wiz_0_1                                 
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.247ns (27.446%)  route 3.296ns (72.554%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.030     2.760    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.884 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_2__0/O
                         net (fo=1, routed)           0.590     3.474    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_2__0_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.598 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1_n_0
    SLICE_X54Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X54Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.945    
    SLICE_X54Y9          FDCE (Setup_fdce_C_D)        0.081     9.026    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.952ns (21.691%)  route 3.437ns (78.309%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.558    -0.954    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X49Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.498 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/Q
                         net (fo=5, routed)           1.025     0.527    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124     0.651 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ss_i_3/O
                         net (fo=2, routed)           0.962     1.614    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ss_i_3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.738 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_11/O
                         net (fo=1, routed)           0.776     2.513    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_11_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_5/O
                         net (fo=1, routed)           0.674     3.311    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124     3.435 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_1/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_1_n_0
    SLICE_X48Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X48Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/C
                         clock pessimism              0.578     9.019    
                         clock uncertainty           -0.074     8.946    
    SLICE_X48Y22         FDCE (Setup_fdce_C_D)        0.029     8.975    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.247ns (28.669%)  route 3.103ns (71.331%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.025     2.755    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_2/O
                         net (fo=1, routed)           0.401     3.280    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.404 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.404    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.945    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.029     8.974    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.090ns (25.270%)  route 3.223ns (74.730%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     3.240    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.364 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.364    design_1_i/top_fndcontrol2_0/inst/U2/cnt[21]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.949    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.029     8.978    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.090ns (25.281%)  route 3.221ns (74.719%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.083     3.238    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.362 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.362    design_1_i/top_fndcontrol2_0/inst/U2/cnt[23]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.949    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.031     8.980    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.116ns (25.717%)  route 3.223ns (74.283%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     3.240    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.150     3.390 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.390    design_1_i/top_fndcontrol2_0/inst/U2/cnt[22]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.949    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.075     9.024    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.116ns (25.729%)  route 3.221ns (74.271%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.083     3.238    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.150     3.388 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.388    design_1_i/top_fndcontrol2_0/inst/U2/cnt[24]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.949    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.075     9.024    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.188ns (27.535%)  route 3.127ns (72.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X53Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=42, routed)          1.045     0.555    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.152     0.707 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_3/O
                         net (fo=2, routed)           0.682     1.389    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_3_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I0_O)        0.332     1.721 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_4/O
                         net (fo=1, routed)           0.720     2.441    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_4_n_0
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.565 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_3/O
                         net (fo=1, routed)           0.680     3.245    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_3_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.369 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.369    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.447     8.452    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/C
                         clock pessimism              0.578     9.029    
                         clock uncertainty           -0.074     8.956    
    SLICE_X50Y14         FDCE (Setup_fdce_C_D)        0.077     9.033    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.247ns (29.332%)  route 3.004ns (70.668%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.027     2.757    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.881 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_2__0/O
                         net (fo=1, routed)           0.301     3.182    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_2__0_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.306 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.306    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.945    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031     8.976    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.247ns (29.387%)  route 2.996ns (70.613%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           0.860     2.590    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_2/O
                         net (fo=1, routed)           0.460     3.174    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.298 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.298    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.945    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031     8.976    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.428    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.625    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.075    -0.550    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.563    -0.618    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.386    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2[0]
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.341 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1_n_0
    SLICE_X54Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.833    -0.857    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X54Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.121    -0.484    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.407    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.627    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.060    -0.567    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.400    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.355 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.253    -0.612    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.092    -0.520    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.553    -0.628    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/Q
                         net (fo=1, routed)           0.113    -0.375    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/start_w
    SLICE_X49Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X49Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.070    -0.544    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.439%)  route 0.139ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/Q
                         net (fo=3, routed)           0.139    -0.348    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_8
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/C
                         clock pessimism              0.253    -0.611    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.070    -0.541    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.351    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_13
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
                         clock pessimism              0.253    -0.615    
    SLICE_X51Y24         FDCE (Hold_fdce_C_D)         0.070    -0.545    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/Q
                         net (fo=3, routed)           0.133    -0.351    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_9
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                         clock pessimism              0.253    -0.611    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.066    -0.545    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X53Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/Q
                         net (fo=3, routed)           0.131    -0.355    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_7
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X52Y23         FDCE (Hold_fdce_C_D)         0.063    -0.551    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.555    -0.626    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.148    -0.478 f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/Q
                         net (fo=2, routed)           0.071    -0.407    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.098    -0.309 r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_i_1__1_n_0
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.823    -0.867    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/C
                         clock pessimism              0.240    -0.626    
    SLICE_X46Y20         FDCE (Hold_fdce_C_D)         0.121    -0.505    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.247ns (27.446%)  route 3.296ns (72.554%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.030     2.760    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.884 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_2__0/O
                         net (fo=1, routed)           0.590     3.474    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_2__0_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.598 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1_n_0
    SLICE_X54Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X54Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X54Y9          FDCE (Setup_fdce_C_D)        0.081     9.025    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.952ns (21.691%)  route 3.437ns (78.309%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.558    -0.954    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X49Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.498 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/Q
                         net (fo=5, routed)           1.025     0.527    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124     0.651 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ss_i_3/O
                         net (fo=2, routed)           0.962     1.614    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ss_i_3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.738 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_11/O
                         net (fo=1, routed)           0.776     2.513    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_11_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_5/O
                         net (fo=1, routed)           0.674     3.311    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124     3.435 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_1/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_1_n_0
    SLICE_X48Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X48Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/C
                         clock pessimism              0.578     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X48Y22         FDCE (Setup_fdce_C_D)        0.029     8.974    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.247ns (28.669%)  route 3.103ns (71.331%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.025     2.755    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_2/O
                         net (fo=1, routed)           0.401     3.280    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.404 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.404    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.029     8.973    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.090ns (25.270%)  route 3.223ns (74.730%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     3.240    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.364 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.364    design_1_i/top_fndcontrol2_0/inst/U2/cnt[21]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.029     8.977    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.090ns (25.281%)  route 3.221ns (74.719%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.083     3.238    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.362 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.362    design_1_i/top_fndcontrol2_0/inst/U2/cnt[23]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.031     8.979    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.979    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.116ns (25.717%)  route 3.223ns (74.283%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     3.240    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.150     3.390 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.390    design_1_i/top_fndcontrol2_0/inst/U2/cnt[22]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.075     9.023    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.116ns (25.729%)  route 3.221ns (74.271%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.083     3.238    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.150     3.388 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.388    design_1_i/top_fndcontrol2_0/inst/U2/cnt[24]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.075     9.023    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.188ns (27.535%)  route 3.127ns (72.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X53Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=42, routed)          1.045     0.555    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.152     0.707 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_3/O
                         net (fo=2, routed)           0.682     1.389    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_3_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I0_O)        0.332     1.721 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_4/O
                         net (fo=1, routed)           0.720     2.441    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_4_n_0
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.565 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_3/O
                         net (fo=1, routed)           0.680     3.245    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_3_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.369 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.369    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.447     8.452    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/C
                         clock pessimism              0.578     9.029    
                         clock uncertainty           -0.074     8.955    
    SLICE_X50Y14         FDCE (Setup_fdce_C_D)        0.077     9.032    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.247ns (29.332%)  route 3.004ns (70.668%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.027     2.757    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.881 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_2__0/O
                         net (fo=1, routed)           0.301     3.182    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_2__0_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.306 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.306    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031     8.975    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.247ns (29.387%)  route 2.996ns (70.613%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           0.860     2.590    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_2/O
                         net (fo=1, routed)           0.460     3.174    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.298 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.298    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031     8.975    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.428    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.625    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.075    -0.550    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.563    -0.618    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.386    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2[0]
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.341 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1_n_0
    SLICE_X54Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.833    -0.857    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X54Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.121    -0.484    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.407    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.627    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.060    -0.567    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.400    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.355 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.253    -0.612    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.092    -0.520    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.553    -0.628    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/Q
                         net (fo=1, routed)           0.113    -0.375    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/start_w
    SLICE_X49Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X49Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.070    -0.544    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.439%)  route 0.139ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/Q
                         net (fo=3, routed)           0.139    -0.348    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_8
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/C
                         clock pessimism              0.253    -0.611    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.070    -0.541    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.351    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_13
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
                         clock pessimism              0.253    -0.615    
    SLICE_X51Y24         FDCE (Hold_fdce_C_D)         0.070    -0.545    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/Q
                         net (fo=3, routed)           0.133    -0.351    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_9
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                         clock pessimism              0.253    -0.611    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.066    -0.545    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X53Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/Q
                         net (fo=3, routed)           0.131    -0.355    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_7
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X52Y23         FDCE (Hold_fdce_C_D)         0.063    -0.551    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.555    -0.626    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.148    -0.478 f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/Q
                         net (fo=2, routed)           0.071    -0.407    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.098    -0.309 r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_i_1__1_n_0
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.823    -0.867    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/C
                         clock pessimism              0.240    -0.626    
    SLICE_X46Y20         FDCE (Hold_fdce_C_D)         0.121    -0.505    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y26     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.247ns (27.446%)  route 3.296ns (72.554%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.030     2.760    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.884 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_2__0/O
                         net (fo=1, routed)           0.590     3.474    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_2__0_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.598 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1_n_0
    SLICE_X54Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X54Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X54Y9          FDCE (Setup_fdce_C_D)        0.081     9.025    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.952ns (21.691%)  route 3.437ns (78.309%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.558    -0.954    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X49Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.498 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/Q
                         net (fo=5, routed)           1.025     0.527    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124     0.651 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ss_i_3/O
                         net (fo=2, routed)           0.962     1.614    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ss_i_3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.738 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_11/O
                         net (fo=1, routed)           0.776     2.513    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_11_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_5/O
                         net (fo=1, routed)           0.674     3.311    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124     3.435 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_1/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_1_n_0
    SLICE_X48Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X48Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/C
                         clock pessimism              0.578     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X48Y22         FDCE (Setup_fdce_C_D)        0.029     8.974    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.247ns (28.669%)  route 3.103ns (71.331%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.025     2.755    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_2/O
                         net (fo=1, routed)           0.401     3.280    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.404 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.404    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.029     8.973    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.090ns (25.270%)  route 3.223ns (74.730%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     3.240    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.364 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.364    design_1_i/top_fndcontrol2_0/inst/U2/cnt[21]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.029     8.977    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.090ns (25.281%)  route 3.221ns (74.719%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.083     3.238    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.362 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.362    design_1_i/top_fndcontrol2_0/inst/U2/cnt[23]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.031     8.979    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.979    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.116ns (25.717%)  route 3.223ns (74.283%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     3.240    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.150     3.390 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.390    design_1_i/top_fndcontrol2_0/inst/U2/cnt[22]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.075     9.023    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.116ns (25.729%)  route 3.221ns (74.271%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.083     3.238    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.150     3.388 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.388    design_1_i/top_fndcontrol2_0/inst/U2/cnt[24]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.075     9.023    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.188ns (27.535%)  route 3.127ns (72.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X53Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=42, routed)          1.045     0.555    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.152     0.707 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_3/O
                         net (fo=2, routed)           0.682     1.389    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_3_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I0_O)        0.332     1.721 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_4/O
                         net (fo=1, routed)           0.720     2.441    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_4_n_0
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.565 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_3/O
                         net (fo=1, routed)           0.680     3.245    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_3_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.369 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.369    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.447     8.452    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/C
                         clock pessimism              0.578     9.029    
                         clock uncertainty           -0.074     8.955    
    SLICE_X50Y14         FDCE (Setup_fdce_C_D)        0.077     9.032    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.247ns (29.332%)  route 3.004ns (70.668%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.027     2.757    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.881 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_2__0/O
                         net (fo=1, routed)           0.301     3.182    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_2__0_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.306 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.306    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031     8.975    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.247ns (29.387%)  route 2.996ns (70.613%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           0.860     2.590    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_2/O
                         net (fo=1, routed)           0.460     3.174    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.298 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.298    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031     8.975    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.428    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.075    -0.476    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.563    -0.618    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.386    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2[0]
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.341 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1_n_0
    SLICE_X54Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.833    -0.857    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X54Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.121    -0.410    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.407    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.060    -0.493    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.400    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.355 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.092    -0.446    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.553    -0.628    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/Q
                         net (fo=1, routed)           0.113    -0.375    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/start_w
    SLICE_X49Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X49Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.070    -0.470    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.439%)  route 0.139ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/Q
                         net (fo=3, routed)           0.139    -0.348    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_8
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.070    -0.467    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.351    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_13
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X51Y24         FDCE (Hold_fdce_C_D)         0.070    -0.471    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/Q
                         net (fo=3, routed)           0.133    -0.351    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_9
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.066    -0.471    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X53Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/Q
                         net (fo=3, routed)           0.131    -0.355    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_7
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X52Y23         FDCE (Hold_fdce_C_D)         0.063    -0.477    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.555    -0.626    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.148    -0.478 f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/Q
                         net (fo=2, routed)           0.071    -0.407    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.098    -0.309 r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_i_1__1_n_0
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.823    -0.867    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.074    -0.552    
    SLICE_X46Y20         FDCE (Hold_fdce_C_D)         0.121    -0.431    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.247ns (27.446%)  route 3.296ns (72.554%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.030     2.760    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.884 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_2__0/O
                         net (fo=1, routed)           0.590     3.474    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_2__0_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.598 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[6]_i_1_n_0
    SLICE_X54Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X54Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X54Y9          FDCE (Setup_fdce_C_D)        0.081     9.025    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.952ns (21.691%)  route 3.437ns (78.309%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.558    -0.954    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X49Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.498 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]/Q
                         net (fo=5, routed)           1.025     0.527    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ready_cnt_reg[4]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.124     0.651 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ss_i_3/O
                         net (fo=2, routed)           0.962     1.614    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/ss_i_3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.738 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_11/O
                         net (fo=1, routed)           0.776     2.513    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_11_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.637 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_5/O
                         net (fo=1, routed)           0.674     3.311    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124     3.435 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_1/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_i_1_n_0
    SLICE_X48Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437     8.442    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X48Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg/C
                         clock pessimism              0.578     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X48Y22         FDCE (Setup_fdce_C_D)        0.029     8.974    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/mosi_reg
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.247ns (28.669%)  route 3.103ns (71.331%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.025     2.755    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_2/O
                         net (fo=1, routed)           0.401     3.280    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.404 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.404    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[2]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.029     8.973    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.090ns (25.270%)  route 3.223ns (74.730%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     3.240    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.364 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.364    design_1_i/top_fndcontrol2_0/inst/U2/cnt[21]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.029     8.977    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.090ns (25.281%)  route 3.221ns (74.719%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.083     3.238    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.362 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.362    design_1_i/top_fndcontrol2_0/inst/U2/cnt[23]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.031     8.979    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.979    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.116ns (25.717%)  route 3.223ns (74.283%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.085     3.240    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.150     3.390 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.390    design_1_i/top_fndcontrol2_0/inst/U2/cnt[22]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.075     9.023    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.116ns (25.729%)  route 3.221ns (74.271%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.562    -0.950    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y17         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419    -0.531 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.926     0.396    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg_n_0_[6]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.299     0.695 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6/O
                         net (fo=1, routed)           0.641     1.336    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4/O
                         net (fo=1, routed)           0.572     2.031    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.155 f  design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.083     3.238    design_1_i/top_fndcontrol2_0/inst/U2/cnt[25]_i_2_n_0
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.150     3.388 r  design_1_i/top_fndcontrol2_0/inst/U2/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.388    design_1_i/top_fndcontrol2_0/inst/U2/cnt[24]
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.440     8.445    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]/C
                         clock pessimism              0.578     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.075     9.023    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.188ns (27.535%)  route 3.127ns (72.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X53Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[0]/Q
                         net (fo=42, routed)          1.045     0.555    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg_n_0_[0]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.152     0.707 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_3/O
                         net (fo=2, routed)           0.682     1.389    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/wa_sckn_cnt[3]_i_3_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I0_O)        0.332     1.721 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_4/O
                         net (fo=1, routed)           0.720     2.441    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_4_n_0
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.124     2.565 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_3/O
                         net (fo=1, routed)           0.680     3.245    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_3_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.369 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.369    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state[1]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.447     8.452    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y14         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]/C
                         clock pessimism              0.578     9.029    
                         clock uncertainty           -0.074     8.955    
    SLICE_X50Y14         FDCE (Setup_fdce_C_D)        0.077     9.032    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.247ns (29.332%)  route 3.004ns (70.668%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           1.027     2.757    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.881 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_2__0/O
                         net (fo=1, routed)           0.301     3.182    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_2__0_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.306 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.306    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[3]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031     8.975    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.247ns (29.387%)  route 2.996ns (70.613%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.566    -0.946    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X50Y13         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]/Q
                         net (fo=12, routed)          0.841     0.414    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/ra_sckn_cnt_reg[0]
    SLICE_X53Y13         LUT4 (Prop_lut4_I0_O)        0.154     0.568 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2/O
                         net (fo=4, routed)           0.835     1.403    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/raddr[0]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.327     1.730 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8/O
                         net (fo=8, routed)           0.860     2.590    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[7]_i_8_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_2/O
                         net (fo=1, routed)           0.460     3.174    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_2_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.298 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.298    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[4]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.450     8.455    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y9          FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031     8.975    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.428    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.075    -0.476    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.563    -0.618    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X55Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.386    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/user_reg2[0]
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.341 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata[0]_i_1_n_0
    SLICE_X54Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.833    -0.857    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/clk
    SLICE_X54Y12         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.121    -0.410    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.407    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.060    -0.493    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.400    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.355 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.092    -0.446    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.553    -0.628    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X48Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  design_1_i/top_fndcontrol2_0/inst/U0/start_w_reg/Q
                         net (fo=1, routed)           0.113    -0.375    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/start_w
    SLICE_X49Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X49Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.070    -0.470    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/startw_1d_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.439%)  route 0.139ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[6]/Q
                         net (fo=3, routed)           0.139    -0.348    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_8
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.070    -0.467    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.351    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_13
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X51Y24         FDCE (Hold_fdce_C_D)         0.070    -0.471    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[5]/Q
                         net (fo=3, routed)           0.133    -0.351    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_9
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.066    -0.471    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/clk
    SLICE_X53Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1/rdata_reg[7]/Q
                         net (fo=3, routed)           0.131    -0.355    design_1_i/top_fndcontrol2_0/inst/U0/spi_master_u1_n_7
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X52Y23         FDCE (Hold_fdce_C_D)         0.063    -0.477    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.555    -0.626    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.148    -0.478 f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg/Q
                         net (fo=2, routed)           0.071    -0.407    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn2_reg_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.098    -0.309 r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_i_1__1_n_0
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.823    -0.867    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X46Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.074    -0.552    
    SLICE_X46Y20         FDCE (Hold_fdce_C_D)         0.121    -0.431    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_out_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.637ns (16.039%)  route 3.334ns (83.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.561     3.013    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.430     8.435    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.592     8.332    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.637ns (16.039%)  route 3.334ns (83.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.561     3.013    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.430     8.435    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.550     8.374    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.753    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.753    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.753    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.753    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.732    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.732    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.732    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.732    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.166    -0.757    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.213ns (25.983%)  route 0.607ns (74.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.301     0.192    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y21         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.166    -0.756    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.949    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.637ns (16.039%)  route 3.334ns (83.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.561     3.013    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.430     8.435    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.592     8.332    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.637ns (16.039%)  route 3.334ns (83.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.561     3.013    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.430     8.435    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.550     8.374    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.679    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.679    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.679    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.679    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.658    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.658    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.658    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.658    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.166    -0.683    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.213ns (25.983%)  route 0.607ns (74.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.301     0.192    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y21         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.166    -0.682    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.874    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.637ns (16.039%)  route 3.334ns (83.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.561     3.013    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.430     8.435    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.592     8.332    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.334    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.637ns (16.039%)  route 3.334ns (83.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.561     3.013    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.430     8.435    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.550     8.374    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.376    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.679    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.679    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.679    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.679    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.658    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.658    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.658    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.658    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/C
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.166    -0.683    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.213ns (25.983%)  route 0.607ns (74.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.301     0.192    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y21         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.166    -0.682    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.874    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.637ns (16.039%)  route 3.334ns (83.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.561     3.013    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.430     8.435    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.925    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.592     8.333    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.335    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.335    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.335    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.592     8.335    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.637ns (16.039%)  route 3.334ns (83.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.561     3.013    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.430     8.435    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.925    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.550     8.375    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.377    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.377    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.377    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.637ns (16.123%)  route 3.314ns (83.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.774     0.333    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.119     0.452 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         2.540     2.992    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn2_reg_0
    SLICE_X42Y23         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.432     8.437    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X42Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.550     8.377    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  5.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.753    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.753    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.753    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.213ns (28.693%)  route 0.529ns (71.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.223     0.115    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y18         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.828    -0.862    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.166    -0.753    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.732    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.732    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.732    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U0/reset_0
    SLICE_X52Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.141    -0.732    design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.213ns (27.831%)  route 0.552ns (72.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.246     0.138    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y22         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.824    -0.866    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.166    -0.757    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.213ns (25.983%)  route 0.607ns (74.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.301     0.192    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[0]_0
    SLICE_X53Y21         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U2/clk
    SLICE_X53Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.166    -0.756    design_1_i/top_fndcontrol2_0/inst/U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.949    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 1.456ns (46.475%)  route 1.677ns (53.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.677     3.133    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437    -1.558    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.224ns (23.950%)  route 0.712ns (76.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.712     0.936    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 1.456ns (46.475%)  route 1.677ns (53.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.677     3.133    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437    -1.558    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.224ns (23.950%)  route 0.712ns (76.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.712     0.936    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.010ns  (logic 5.231ns (43.552%)  route 6.779ns (56.448%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           3.278     4.729    design_1_i/top_fndcontrol2_0/inst/U0/btn[2]
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.853 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.183     6.036    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.160 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           2.318     8.479    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.010 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.010    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            fnd_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.992ns  (logic 5.446ns (45.411%)  route 6.546ns (54.589%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           3.278     4.729    design_1_i/top_fndcontrol2_0/inst/U0/btn[2]
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.853 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.183     6.036    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I2_O)        0.153     6.189 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[0]_INST_0/O
                         net (fo=1, routed)           2.085     8.275    fnd_0_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    11.992 r  fnd_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.992    fnd_0[0]
    W7                                                                r  fnd_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            fnd_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.847ns  (logic 5.455ns (46.045%)  route 6.392ns (53.955%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           3.084     4.536    design_1_i/top_fndcontrol2_0/inst/U0/btn[3]
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.660 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.042     5.703    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I2_O)        0.150     5.853 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[5]_INST_0/O
                         net (fo=1, routed)           2.265     8.118    fnd_0_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    11.847 r  fnd_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.847    fnd_0[5]
    V5                                                                r  fnd_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.812ns  (logic 5.219ns (44.186%)  route 6.593ns (55.814%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           3.278     4.729    design_1_i/top_fndcontrol2_0/inst/U0/btn[2]
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.853 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.202     6.055    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.179 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           2.112     8.292    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.812 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.812    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            fnd_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.540ns  (logic 5.464ns (47.346%)  route 6.076ns (52.654%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           3.084     4.536    design_1_i/top_fndcontrol2_0/inst/U0/btn[3]
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.660 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.044     5.705    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I2_O)        0.148     5.853 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[2]_INST_0/O
                         net (fo=1, routed)           1.948     7.801    fnd_0_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    11.540 r  fnd_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.540    fnd_0[2]
    U8                                                                r  fnd_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.437ns  (logic 5.230ns (45.724%)  route 6.208ns (54.276%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           3.084     4.536    design_1_i/top_fndcontrol2_0/inst/U0/btn[3]
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.660 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.044     5.705    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.829 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           2.079     7.908    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.437 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.437    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.304ns  (logic 5.236ns (46.322%)  route 6.068ns (53.678%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           3.084     4.536    design_1_i/top_fndcontrol2_0/inst/U0/btn[3]
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.660 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.042     5.703    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124     5.827 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           1.941     7.768    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.304 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.304    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.610ns  (logic 4.316ns (56.712%)  route 3.294ns (43.288%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          1.155     1.611    design_1_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.154     1.765 r  design_1_i/top_fndcontrol2_0/inst/U1/fndsel[0]_INST_0/O
                         net (fo=1, routed)           2.139     3.904    fndsel_0_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.610 r  fndsel_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.610    fndsel_0[0]
    U2                                                                r  fndsel_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.333ns (60.905%)  route 2.781ns (39.095%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    design_1_i/top_fndcontrol2_0/inst/U1/Q[1]
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.152     1.298 r  design_1_i/top_fndcontrol2_0/inst/U1/fndsel[2]_INST_0/O
                         net (fo=1, routed)           2.091     3.389    fndsel_0_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.114 r  fndsel_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.114    fndsel_0[2]
    V4                                                                r  fndsel_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 4.079ns (59.169%)  route 2.815ns (40.831%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    design_1_i/top_fndcontrol2_0/inst/U1/Q[1]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.270 r  design_1_i/top_fndcontrol2_0/inst/U1/fndsel[1]_INST_0/O
                         net (fo=1, routed)           2.125     3.395    fndsel_0_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.894 r  fndsel_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.894    fndsel_0[1]
    U4                                                                r  fndsel_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.181     0.322    design_1_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.043     0.365 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    design_1_i/top_fndcontrol2_0/inst/U1/out_counter[1]_i_1_n_0
    SLICE_X55Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.186ns (22.947%)  route 0.625ns (77.053%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.454     0.595    design_1_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X55Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.640 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.171     0.811    design_1_i/top_fndcontrol2_0/inst/U1/out_counter[0]_i_1_n_0
    SLICE_X55Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.397ns (67.583%)  route 0.670ns (32.417%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.181     0.322    design_1_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  design_1_i/top_fndcontrol2_0/inst/U1/fndsel[3]_INST_0/O
                         net (fo=1, routed)           0.489     0.856    fndsel_0_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.068 r  fndsel_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.068    fndsel_0[3]
    W4                                                                r  fndsel_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.386ns (65.416%)  route 0.733ns (34.584%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.179     0.320    design_1_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  design_1_i/top_fndcontrol2_0/inst/U1/fndsel[1]_INST_0/O
                         net (fo=1, routed)           0.554     0.919    fndsel_0_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.119 r  fndsel_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.119    fndsel_0[1]
    U4                                                                r  fndsel_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.469ns (66.913%)  route 0.726ns (33.087%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.179     0.320    design_1_i/top_fndcontrol2_0/inst/U1/Q[0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  design_1_i/top_fndcontrol2_0/inst/U1/fndsel[2]_INST_0/O
                         net (fo=1, routed)           0.547     0.909    fndsel_0_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.195 r  fndsel_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.195    fndsel_0[2]
    V4                                                                r  fndsel_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndsel_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.455ns (64.602%)  route 0.797ns (35.398%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.231     0.372    design_1_i/top_fndcontrol2_0/inst/U1/Q[1]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.417 r  design_1_i/top_fndcontrol2_0/inst/U1/fndsel[0]_INST_0/O
                         net (fo=1, routed)           0.566     0.983    fndsel_0_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.269     2.252 r  fndsel_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.252    fndsel_0[0]
    U2                                                                r  fndsel_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.467ns (57.900%)  route 1.067ns (42.100%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.286     0.427    design_1_i/top_fndcontrol2_0/inst/U0/Q[1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.472 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.299     0.771    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.816 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           0.482     1.298    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.534 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.534    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.452ns (56.513%)  route 1.117ns (43.487%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/Q
                         net (fo=10, routed)          0.308     0.449    design_1_i/top_fndcontrol2_0/inst/U0/Q[0]
    SLICE_X52Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.494 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.252     0.747    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_4_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.792 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           0.556     1.348    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.569 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.569    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.461ns (56.650%)  route 1.118ns (43.350%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.286     0.427    design_1_i/top_fndcontrol2_0/inst/U0/Q[1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.472 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.295     0.767    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.812 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           0.537     1.349    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.579 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.579    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fnd_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.536ns (58.996%)  route 1.068ns (41.004%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/Q
                         net (fo=9, routed)           0.286     0.427    design_1_i/top_fndcontrol2_0/inst/U0/Q[1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.472 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.295     0.767    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.048     0.815 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[2]_INST_0/O
                         net (fo=1, routed)           0.487     1.302    fnd_0_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.302     2.604 r  fnd_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.604    fnd_0[2]
    U8                                                                r  fnd_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.568ns  (logic 4.522ns (52.782%)  route 4.046ns (47.218%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.554    -0.958    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/Q
                         net (fo=1, routed)           0.793     0.354    design_1_i/top_fndcontrol2_0/inst/U0/led_out[4]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.987     1.465    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.152     1.617 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[5]_INST_0/O
                         net (fo=1, routed)           2.265     3.882    fnd_0_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728     7.610 r  fnd_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.610    fnd_0[5]
    V5                                                                r  fnd_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 4.297ns (50.917%)  route 4.143ns (49.083%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/Q
                         net (fo=1, routed)           0.641     0.201    design_1_i/top_fndcontrol2_0/inst/U0/led_out[6]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.325 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.183     1.508    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.632 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           2.318     3.950    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.482 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.482    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.513ns (53.580%)  route 3.910ns (46.420%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/Q
                         net (fo=1, routed)           0.641     0.201    design_1_i/top_fndcontrol2_0/inst/U0/led_out[6]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.325 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.183     1.508    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I2_O)        0.153     1.661 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[0]_INST_0/O
                         net (fo=1, routed)           2.085     3.746    fnd_0_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718     7.464 r  fnd_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.464    fnd_0[0]
    W7                                                                r  fnd_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 4.531ns (54.797%)  route 3.738ns (45.203%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.554    -0.958    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/Q
                         net (fo=1, routed)           0.793     0.354    design_1_i/top_fndcontrol2_0/inst/U0/led_out[4]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.997     1.475    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.150     1.625 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[2]_INST_0/O
                         net (fo=1, routed)           1.948     3.572    fnd_0_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739     7.311 r  fnd_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.311    fnd_0[2]
    U8                                                                r  fnd_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 4.286ns (52.003%)  route 3.956ns (47.997%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/Q
                         net (fo=1, routed)           0.641     0.201    design_1_i/top_fndcontrol2_0/inst/U0/led_out[6]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.325 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.202     1.527    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.651 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           2.112     3.763    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.283 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.283    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.295ns (52.608%)  route 3.869ns (47.392%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.554    -0.958    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/Q
                         net (fo=1, routed)           0.793     0.354    design_1_i/top_fndcontrol2_0/inst/U0/led_out[4]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.997     1.475    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.599 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           2.079     3.678    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.207 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.207    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.302ns (53.617%)  route 3.721ns (46.383%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.554    -0.958    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/Q
                         net (fo=1, routed)           0.793     0.354    design_1_i/top_fndcontrol2_0/inst/U0/led_out[4]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.987     1.465    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.589 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           1.941     3.530    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.065 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.065    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 3.986ns (52.261%)  route 3.641ns (47.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.551    -0.961    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.641     3.136    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.666 r  led_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.666    led_out_0[1]
    E19                                                               r  led_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 3.970ns (53.293%)  route 3.480ns (46.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.557    -0.955    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.480     2.981    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.496 r  led_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.496    led_out_0[5]
    U15                                                               r  led_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 4.023ns (54.859%)  route 3.310ns (45.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.555    -0.957    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X46Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.310     2.872    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.376 r  led_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.376    led_out_0[0]
    U16                                                               r  led_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.213ns (21.471%)  route 0.779ns (78.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.473     0.365    design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]_0
    SLICE_X55Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.213ns (21.471%)  route 0.779ns (78.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.473     0.365    design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]_0
    SLICE_X55Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.366ns (60.886%)  route 0.878ns (39.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X46Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.878     0.416    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.618 r  led_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.618    led_out_0[2]
    U19                                                               r  led_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.374ns (61.017%)  route 0.878ns (38.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X46Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.878     0.416    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.626 r  led_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.626    led_out_0[4]
    W18                                                               r  led_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.430ns (62.383%)  route 0.862ns (37.617%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/reset
    SLICE_X54Y22         LUT5 (Prop_lut5_I1_O)        0.045    -0.112 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           0.556     0.444    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.665 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.665    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.493ns (63.497%)  route 0.858ns (36.503%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.315    -0.148    design_1_i/top_fndcontrol2_0/inst/U0/reset
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.049    -0.099 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[0]_INST_0/O
                         net (fo=1, routed)           0.543     0.444    fnd_0_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     1.724 r  fnd_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.724    fnd_0[0]
    W7                                                                r  fnd_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.490ns (63.449%)  route 0.859ns (36.551%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.353    design_1_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.268    -0.040    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.005 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           0.482     0.487    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.724 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.724    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.484ns (61.869%)  route 0.915ns (38.131%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.353    design_1_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.269    -0.039    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.006 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           0.537     0.543    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.773 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.773    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.441ns (59.942%)  route 0.963ns (40.058%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.315    -0.148    design_1_i/top_fndcontrol2_0/inst/U0/reset
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.103 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           0.648     0.545    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.777 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.777    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.351ns (55.939%)  route 1.064ns (44.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.064     0.580    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.790 r  led_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.790    led_out_0[3]
    V19                                                               r  led_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.568ns  (logic 4.522ns (52.782%)  route 4.046ns (47.218%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.554    -0.958    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/Q
                         net (fo=1, routed)           0.793     0.354    design_1_i/top_fndcontrol2_0/inst/U0/led_out[4]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.987     1.465    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.152     1.617 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[5]_INST_0/O
                         net (fo=1, routed)           2.265     3.882    fnd_0_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728     7.610 r  fnd_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.610    fnd_0[5]
    V5                                                                r  fnd_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 4.297ns (50.917%)  route 4.143ns (49.083%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/Q
                         net (fo=1, routed)           0.641     0.201    design_1_i/top_fndcontrol2_0/inst/U0/led_out[6]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.325 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.183     1.508    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.632 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           2.318     3.950    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.482 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.482    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.513ns (53.580%)  route 3.910ns (46.420%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/Q
                         net (fo=1, routed)           0.641     0.201    design_1_i/top_fndcontrol2_0/inst/U0/led_out[6]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.325 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.183     1.508    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I2_O)        0.153     1.661 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[0]_INST_0/O
                         net (fo=1, routed)           2.085     3.746    fnd_0_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718     7.464 r  fnd_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.464    fnd_0[0]
    W7                                                                r  fnd_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 4.531ns (54.797%)  route 3.738ns (45.203%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.554    -0.958    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/Q
                         net (fo=1, routed)           0.793     0.354    design_1_i/top_fndcontrol2_0/inst/U0/led_out[4]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.997     1.475    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.150     1.625 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[2]_INST_0/O
                         net (fo=1, routed)           1.948     3.572    fnd_0_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739     7.311 r  fnd_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.311    fnd_0[2]
    U8                                                                r  fnd_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 4.286ns (52.003%)  route 3.956ns (47.997%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.553    -0.959    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y23         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[6]/Q
                         net (fo=1, routed)           0.641     0.201    design_1_i/top_fndcontrol2_0/inst/U0/led_out[6]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.325 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.202     1.527    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_1_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.651 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           2.112     3.763    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.283 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.283    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.295ns (52.608%)  route 3.869ns (47.392%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.554    -0.958    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/Q
                         net (fo=1, routed)           0.793     0.354    design_1_i/top_fndcontrol2_0/inst/U0/led_out[4]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.997     1.475    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.599 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           2.079     3.678    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.207 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.207    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.302ns (53.617%)  route 3.721ns (46.383%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.554    -0.958    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]/Q
                         net (fo=1, routed)           0.793     0.354    design_1_i/top_fndcontrol2_0/inst/U0/led_out[4]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.124     0.478 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.987     1.465    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.589 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           1.941     3.530    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.065 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.065    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 3.986ns (52.261%)  route 3.641ns (47.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.551    -0.961    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y24         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.641     3.136    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.666 r  led_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.666    led_out_0[1]
    E19                                                               r  led_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 3.970ns (53.293%)  route 3.480ns (46.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.557    -0.955    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.480     2.981    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.496 r  led_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.496    led_out_0[5]
    U15                                                               r  led_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 4.023ns (54.859%)  route 3.310ns (45.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.555    -0.957    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X46Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.310     2.872    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.376 r  led_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.376    led_out_0[0]
    U16                                                               r  led_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.213ns (21.471%)  route 0.779ns (78.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.473     0.365    design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]_0
    SLICE_X55Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.213ns (21.471%)  route 0.779ns (78.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/reset
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.049    -0.108 f  design_1_i/top_fndcontrol2_0/inst/U0/spi_slave_u1/led[7]_i_2/O
                         net (fo=361, routed)         0.473     0.365    design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]_0
    SLICE_X55Y25         FDCE                                         f  design_1_i/top_fndcontrol2_0/inst/U1/out_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.366ns (60.886%)  route 0.878ns (39.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X46Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.878     0.416    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.618 r  led_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.618    led_out_0[2]
    U19                                                               r  led_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.374ns (61.017%)  route 0.878ns (38.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X46Y19         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.878     0.416    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.626 r  led_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.626    led_out_0[4]
    W18                                                               r  led_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.430ns (62.383%)  route 0.862ns (37.617%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.306    -0.157    design_1_i/top_fndcontrol2_0/inst/U0/reset
    SLICE_X54Y22         LUT5 (Prop_lut5_I1_O)        0.045    -0.112 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[4]_INST_0/O
                         net (fo=1, routed)           0.556     0.444    fnd_0_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.665 r  fnd_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.665    fnd_0[4]
    U5                                                                r  fnd_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.493ns (63.497%)  route 0.858ns (36.503%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.315    -0.148    design_1_i/top_fndcontrol2_0/inst/U0/reset
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.049    -0.099 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[0]_INST_0/O
                         net (fo=1, routed)           0.543     0.444    fnd_0_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     1.724 r  fnd_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.724    fnd_0[0]
    W7                                                                r  fnd_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.490ns (63.449%)  route 0.859ns (36.551%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.353    design_1_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.268    -0.040    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.005 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[3]_INST_0/O
                         net (fo=1, routed)           0.482     0.487    fnd_0_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.724 r  fnd_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.724    fnd_0[3]
    V8                                                                r  fnd_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.484ns (61.869%)  route 0.915ns (38.131%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X52Y22         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.353    design_1_i/top_fndcontrol2_0/inst/U0/led_out[5]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.269    -0.039    design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0_i_3_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.006 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[1]_INST_0/O
                         net (fo=1, routed)           0.537     0.543    fnd_0_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.773 r  fnd_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.773    fnd_0[1]
    W6                                                                r  fnd_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.441ns (59.942%)  route 0.963ns (40.058%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.315    -0.148    design_1_i/top_fndcontrol2_0/inst/U0/reset
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.103 r  design_1_i/top_fndcontrol2_0/inst/U0/fnd[6]_INST_0/O
                         net (fo=1, routed)           0.648     0.545    fnd_0_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.777 r  fnd_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.777    fnd_0[6]
    U7                                                                r  fnd_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.351ns (55.939%)  route 1.064ns (44.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.556    -0.625    design_1_i/top_fndcontrol2_0/inst/U0/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/top_fndcontrol2_0/inst/U0/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.064     0.580    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.790 r  led_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.790    led_out_0[3]
    V19                                                               r  led_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 1.454ns (35.775%)  route 2.610ns (64.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           2.610     4.064    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn[0]
    SLICE_X46Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.431    -1.564    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X46Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.452ns (36.919%)  route 2.482ns (63.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           2.482     3.934    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn[0]
    SLICE_X40Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.435    -1.560    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/clk
    SLICE_X40Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 1.451ns (38.466%)  route 2.322ns (61.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.322     3.773    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn[0]
    SLICE_X46Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438    -1.557    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X46Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.755ns  (logic 1.451ns (38.646%)  route 2.304ns (61.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           2.304     3.755    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn[0]
    SLICE_X47Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437    -1.558    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X47Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 0.124ns (6.339%)  route 1.832ns (93.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.832     1.832    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.956 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.956    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X53Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437    -1.558    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.045ns (5.493%)  route 0.774ns (94.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.774     0.774    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.819 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.819    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X53Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.219ns (18.041%)  route 0.997ns (81.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           0.997     1.216    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn[0]
    SLICE_X46Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X46Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.219ns (17.682%)  route 1.021ns (82.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           1.021     1.240    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn[0]
    SLICE_X47Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.823    -0.867    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X47Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.221ns (16.719%)  route 1.099ns (83.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           1.099     1.319    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn[0]
    SLICE_X40Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/clk
    SLICE_X40Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.222ns (14.638%)  route 1.294ns (85.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           1.294     1.516    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn[0]
    SLICE_X46Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.818    -0.872    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X46Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 1.454ns (35.775%)  route 2.610ns (64.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           2.610     4.064    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn[0]
    SLICE_X46Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.431    -1.564    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X46Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.452ns (36.919%)  route 2.482ns (63.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           2.482     3.934    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn[0]
    SLICE_X40Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.435    -1.560    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/clk
    SLICE_X40Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 1.451ns (38.466%)  route 2.322ns (61.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.322     3.773    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn[0]
    SLICE_X46Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.438    -1.557    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X46Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.755ns  (logic 1.451ns (38.646%)  route 2.304ns (61.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           2.304     3.755    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn[0]
    SLICE_X47Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437    -1.558    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X47Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 0.124ns (6.339%)  route 1.832ns (93.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.832     1.832    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.956 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.956    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X53Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         1.437    -1.558    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.045ns (5.493%)  route 0.774ns (94.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.774     0.774    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.819 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.819    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X53Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.822    -0.868    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y26         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 btn_0[1]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.219ns (18.041%)  route 0.997ns (81.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF[1]_inst/O
                         net (fo=2, routed)           0.997     1.216    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn[0]
    SLICE_X46Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.825    -0.865    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/clk
    SLICE_X46Y18         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u2/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.219ns (17.682%)  route 1.021ns (82.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF[2]_inst/O
                         net (fo=2, routed)           1.021     1.240    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn[0]
    SLICE_X47Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.823    -0.867    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/clk
    SLICE_X47Y20         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u3/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[3]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.221ns (16.719%)  route 1.099ns (83.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_0[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_0_IBUF[3]_inst/O
                         net (fo=2, routed)           1.099     1.319    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn[0]
    SLICE_X40Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.821    -0.869    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/clk
    SLICE_X40Y21         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u4/btn_1d_reg/C

Slack:                    inf
  Source:                 btn_0[0]
                            (input port)
  Destination:            design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.222ns (14.638%)  route 1.294ns (85.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_0[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_0_IBUF[0]_inst/O
                         net (fo=2, routed)           1.294     1.516    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn[0]
    SLICE_X46Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=394, routed)         0.818    -0.872    design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/clk
    SLICE_X46Y25         FDCE                                         r  design_1_i/top_fndcontrol2_0/inst/U0/btn_in_u1/btn_1d_reg/C





