Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 44967942882343d2adddbafa39730508 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Blink_Blank_Logic_func_synth xil_defaultlib.TB_Blink_Blank_Logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Blink_Blank_Logic [blink_blank_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_blink_blank_logic
Built simulation snapshot TB_Blink_Blank_Logic_func_synth
