// Seed: 1647984031
module module_0 ();
  reg id_1;
  assign id_1 = id_1 - id_1;
  always_comb id_1 <= #1 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  output tri id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_6] = -1;
  assign id_3 = -1;
  wire [id_6  -  (  1  ) : 1] id_9;
  module_0 modCall_1 ();
endmodule
