vendor_name = ModelSim
source_file = 1, C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf
source_file = 1, C:/ECE385_Project_Files/Lab2_control_logic_test/Waveform.vwf
source_file = 1, C:/ECE385_Project_Files/Lab2_control_logic_test/Waveform1.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/others/maxplus2/7400.bdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/others/maxplus2/7485.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/others/maxplus2/f7485.bdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/others/maxplus2/74193.bdf
design_name = control_logic_test
instance = comp, \B~output , B~output, control_logic_test, 1
instance = comp, \A~output , A~output, control_logic_test, 1
instance = comp, \select~output , select~output, control_logic_test, 1
instance = comp, \Qa~output , Qa~output, control_logic_test, 1
instance = comp, \Qb~output , Qb~output, control_logic_test, 1
instance = comp, \Qc~output , Qc~output, control_logic_test, 1
instance = comp, \Qd~output , Qd~output, control_logic_test, 1
instance = comp, \HIGH~input , HIGH~input, control_logic_test, 1
instance = comp, \FETCH~input , FETCH~input, control_logic_test, 1
instance = comp, \CLOCK~input , CLOCK~input, control_logic_test, 1
instance = comp, \inst3|94 , inst3|94, control_logic_test, 1
instance = comp, \inst3|26~0 , inst3|26~0, control_logic_test, 1
instance = comp, \LOW~input , LOW~input, control_logic_test, 1
instance = comp, \inst3|85 , inst3|85, control_logic_test, 1
instance = comp, \inst3|85~clkctrl , inst3|85~clkctrl, control_logic_test, 1
instance = comp, \inst3|26 , inst3|26, control_logic_test, 1
instance = comp, \inst3|93 , inst3|93, control_logic_test, 1
instance = comp, \inst3|25~0 , inst3|25~0, control_logic_test, 1
instance = comp, \inst3|25 , inst3|25, control_logic_test, 1
instance = comp, \SAR1~input , SAR1~input, control_logic_test, 1
instance = comp, \SAR0~input , SAR0~input, control_logic_test, 1
instance = comp, \inst|4~0 , inst|4~0, control_logic_test, 1
instance = comp, \inst|4~1 , inst|4~1, control_logic_test, 1
instance = comp, \LDSBR~input , LDSBR~input, control_logic_test, 1
instance = comp, \STORE~input , STORE~input, control_logic_test, 1
instance = comp, \inst11|4~0 , inst11|4~0, control_logic_test, 1
instance = comp, \inst3|92 , inst3|92, control_logic_test, 1
instance = comp, \inst3|24~0 , inst3|24~0, control_logic_test, 1
instance = comp, \inst3|24 , inst3|24, control_logic_test, 1
instance = comp, \inst3|91~0 , inst3|91~0, control_logic_test, 1
instance = comp, \inst3|91 , inst3|91, control_logic_test, 1
instance = comp, \inst3|23~0 , inst3|23~0, control_logic_test, 1
instance = comp, \inst3|23 , inst3|23, control_logic_test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
