# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../spacewire_rt.srcs/sources_1/new/delays.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/new/c_gate.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/new/latch.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/imports/new/AsyncConverter.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sim_1/imports/new/InputToDualRail.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/imports/new/SignalGenerator.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/imports/new/ClockGenerator.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sim_1/imports/new/Sink.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/new/MUX1.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/new/2X2CROSS.vhd" \
"../../../../spacewire_rt.srcs/sources_1/new/APU.vhd" \
"../../../../spacewire_rt.srcs/sources_1/new/address_selection.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_0_0/sim/design_1_latch_0_0.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_2_0/sim/design_1_latch_2_0.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_ClockGenerator_0_0/sim/design_1_ClockGenerator_0_0.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_Sink_0_1/sim/design_1_Sink_0_1.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_CROSS2X2_0_1/sim/design_1_CROSS2X2_0_1.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_APU_0_0/sim/design_1_APU_0_0.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_0_1/sim/design_1_latch_0_1.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_1_0/sim/design_1_latch_1_0.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_1_1/sim/design_1_latch_1_1.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_1_2/sim/design_1_latch_1_2.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_1_3/sim/design_1_latch_1_3.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_1_4/sim/design_1_latch_1_4.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_1_5/sim/design_1_latch_1_5.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_0_2/sim/design_1_latch_0_2.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_0_3/sim/design_1_latch_0_3.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_10_0/sim/design_1_latch_10_0.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_address_selection_0_0/sim/design_1_address_selection_0_0.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_latch_2_1/sim/design_1_latch_2_1.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/ip/design_1_Sink_0_2/sim/design_1_Sink_0_2.vhd" \
"../../../../spacewire_rt.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../spacewire_rt.srcs/sim_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
