
WHEEL_BALACING_CAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d21c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  0800d3b0  0800d3b0  0000e3b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7b4  0800d7b4  0000f2dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d7b4  0800d7b4  0000e7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7bc  0800d7bc  0000f2dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7bc  0800d7bc  0000e7bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d7c0  0800d7c0  0000e7c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002dc  20000000  0800d7c4  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f2dc  2**0
                  CONTENTS
 10 .bss          00002064  200002e0  200002e0  0000f2e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20002344  20002344  0000f2e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f2dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001813a  00000000  00000000  0000f30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c08  00000000  00000000  00027446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001590  00000000  00000000  0002b050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001091  00000000  00000000  0002c5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000257b6  00000000  00000000  0002d671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bc30  00000000  00000000  00052e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d21d1  00000000  00000000  0006ea57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00140c28  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a78  00000000  00000000  00140c6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  001476e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002e0 	.word	0x200002e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d394 	.word	0x0800d394

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002e4 	.word	0x200002e4
 80001cc:	0800d394 	.word	0x0800d394

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
	while(CDC_Transmit_FS((uint8_t*) ptr, len) == USBD_BUSY);
 8000ee0:	bf00      	nop
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	68b8      	ldr	r0, [r7, #8]
 8000eea:	f009 f917 	bl	800a11c <CDC_Transmit_FS>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d0f6      	beq.n	8000ee2 <_write+0xe>
    return len;
 8000ef4:	687b      	ldr	r3, [r7, #4]
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <USB_CDC_RxHandler>:

void USB_CDC_RxHandler(uint8_t* Buf, uint32_t Len)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
	memcpy(sbBuffer, Buf, Len);
 8000f0a:	683a      	ldr	r2, [r7, #0]
 8000f0c:	6879      	ldr	r1, [r7, #4]
 8000f0e:	480b      	ldr	r0, [pc, #44]	@ (8000f3c <USB_CDC_RxHandler+0x3c>)
 8000f10:	f00a fc2d 	bl	800b76e <memcpy>
	sbBuffer[Len] = '\0';
 8000f14:	4a09      	ldr	r2, [pc, #36]	@ (8000f3c <USB_CDC_RxHandler+0x3c>)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	4413      	add	r3, r2
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	701a      	strb	r2, [r3, #0]
	sbBufferLen = Len;
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <USB_CDC_RxHandler+0x40>)
 8000f24:	701a      	strb	r2, [r3, #0]
	CDC_Transmit_FS(space, sizeof(space));
 8000f26:	2103      	movs	r1, #3
 8000f28:	4806      	ldr	r0, [pc, #24]	@ (8000f44 <USB_CDC_RxHandler+0x44>)
 8000f2a:	f009 f8f7 	bl	800a11c <CDC_Transmit_FS>

	USB_ReceiveFlag = 1;
 8000f2e:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <USB_CDC_RxHandler+0x48>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	200005d0 	.word	0x200005d0
 8000f40:	20000010 	.word	0x20000010
 8000f44:	20000014 	.word	0x20000014
 8000f48:	20000602 	.word	0x20000602

08000f4c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a05      	ldr	r2, [pc, #20]	@ (8000f70 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d102      	bne.n	8000f64 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		OneSecondFlag = 1;
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	701a      	strb	r2, [r3, #0]
	}
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	40000800 	.word	0x40000800
 8000f74:	20000603 	.word	0x20000603

08000f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7e:	f001 f8bb 	bl	80020f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f82:	f000 f8a3 	bl	80010cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f86:	f000 fb45 	bl	8001614 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000f8a:	f008 fffb 	bl	8009f84 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8000f8e:	f000 f907 	bl	80011a0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000f92:	f000 f933 	bl	80011fc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f96:	f000 f9d1 	bl	800133c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f9a:	f000 fa45 	bl	8001428 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000f9e:	f000 fae5 	bl	800156c <MX_TIM5_Init>
  MX_TIM4_Init();
 8000fa2:	f000 fa95 	bl	80014d0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4831      	ldr	r0, [pc, #196]	@ (8001070 <main+0xf8>)
 8000faa:	f004 fc17 	bl	80057dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4830      	ldr	r0, [pc, #192]	@ (8001074 <main+0xfc>)
 8000fb2:	f004 fc13 	bl	80057dc <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000fb6:	213c      	movs	r1, #60	@ 0x3c
 8000fb8:	482f      	ldr	r0, [pc, #188]	@ (8001078 <main+0x100>)
 8000fba:	f004 fd7d 	bl	8005ab8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8000fbe:	213c      	movs	r1, #60	@ 0x3c
 8000fc0:	482e      	ldr	r0, [pc, #184]	@ (800107c <main+0x104>)
 8000fc2:	f004 fd79 	bl	8005ab8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim4);
 8000fc6:	482e      	ldr	r0, [pc, #184]	@ (8001080 <main+0x108>)
 8000fc8:	f004 fb3e 	bl	8005648 <HAL_TIM_Base_Start_IT>

  HAL_Delay(1000);
 8000fcc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fd0:	f001 f904 	bl	80021dc <HAL_Delay>
  mpu6050_init(&MPU6050, &Angle);
 8000fd4:	492b      	ldr	r1, [pc, #172]	@ (8001084 <main+0x10c>)
 8000fd6:	482c      	ldr	r0, [pc, #176]	@ (8001088 <main+0x110>)
 8000fd8:	f000 fcd8 	bl	800198c <mpu6050_init>
  Motor_Init(&MT, &Rotational_Speed);
 8000fdc:	492b      	ldr	r1, [pc, #172]	@ (800108c <main+0x114>)
 8000fde:	482c      	ldr	r0, [pc, #176]	@ (8001090 <main+0x118>)
 8000fe0:	f000 fc9e 	bl	8001920 <Motor_Init>
  PID_Init(&PID_Angle, &Angle, &Angle_Output, &Angle_Setpoint, Angle_kp, Angle_ki, Angle_kd, _PID_ON_REVERSE);
 8000fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8001094 <main+0x11c>)
 8000fe6:	edd3 7a00 	vldr	s15, [r3]
 8000fea:	4b2b      	ldr	r3, [pc, #172]	@ (8001098 <main+0x120>)
 8000fec:	ed93 7a00 	vldr	s14, [r3]
 8000ff0:	4b2a      	ldr	r3, [pc, #168]	@ (800109c <main+0x124>)
 8000ff2:	edd3 6a00 	vldr	s13, [r3]
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	eeb0 1a66 	vmov.f32	s2, s13
 8000ffe:	eef0 0a47 	vmov.f32	s1, s14
 8001002:	eeb0 0a67 	vmov.f32	s0, s15
 8001006:	4b26      	ldr	r3, [pc, #152]	@ (80010a0 <main+0x128>)
 8001008:	4a26      	ldr	r2, [pc, #152]	@ (80010a4 <main+0x12c>)
 800100a:	491e      	ldr	r1, [pc, #120]	@ (8001084 <main+0x10c>)
 800100c:	4826      	ldr	r0, [pc, #152]	@ (80010a8 <main+0x130>)
 800100e:	f000 fd1d 	bl	8001a4c <PID_Init>
  PID_Init(&PID_Velocity, &Rotational_Speed, &Velocity_Output, &Velocity_Setpoint, Velocity_kp, Velocity_ki, Velocity_kd, _PID_ON_DIRECT);
 8001012:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <main+0x134>)
 8001014:	edd3 7a00 	vldr	s15, [r3]
 8001018:	4b25      	ldr	r3, [pc, #148]	@ (80010b0 <main+0x138>)
 800101a:	ed93 7a00 	vldr	s14, [r3]
 800101e:	4b25      	ldr	r3, [pc, #148]	@ (80010b4 <main+0x13c>)
 8001020:	edd3 6a00 	vldr	s13, [r3]
 8001024:	2300      	movs	r3, #0
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	eeb0 1a66 	vmov.f32	s2, s13
 800102c:	eef0 0a47 	vmov.f32	s1, s14
 8001030:	eeb0 0a67 	vmov.f32	s0, s15
 8001034:	4b20      	ldr	r3, [pc, #128]	@ (80010b8 <main+0x140>)
 8001036:	4a21      	ldr	r2, [pc, #132]	@ (80010bc <main+0x144>)
 8001038:	4914      	ldr	r1, [pc, #80]	@ (800108c <main+0x114>)
 800103a:	4821      	ldr	r0, [pc, #132]	@ (80010c0 <main+0x148>)
 800103c:	f000 fd06 	bl	8001a4c <PID_Init>

  timer = HAL_GetTick();
 8001040:	f001 f8c0 	bl	80021c4 <HAL_GetTick>
 8001044:	4603      	mov	r3, r0
 8001046:	4a1f      	ldr	r2, [pc, #124]	@ (80010c4 <main+0x14c>)
 8001048:	6013      	str	r3, [r2, #0]
//	  	  USB_ReceiveFlag = 0;
//	  }

//	  mpu6050_read_All(&MPU6050);

	  if (OneSecondFlag)
 800104a:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <main+0x150>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d006      	beq.n	8001060 <main+0xe8>
	  {
//		  computePID(&PID_Angle);
//	  	  Velocity_Setpoint = tanh(0.01 * Angle_Output) * RPM_MAX;
		  Motor_CalculateVelocity(&MT, &htim3);
 8001052:	4909      	ldr	r1, [pc, #36]	@ (8001078 <main+0x100>)
 8001054:	480e      	ldr	r0, [pc, #56]	@ (8001090 <main+0x118>)
 8001056:	f000 fc71 	bl	800193c <Motor_CalculateVelocity>
//		  computePID(&PID_Velocity);

		  OneSecondFlag = 0;
 800105a:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <main+0x150>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
	  }

//	  Motor_getPercent(&MT, Velocity_Output);
//	  Motor_Controller(ALL, MT.dir, MT.per, 0);

	  Motor_Controller(ALL, F, 100, 0);
 8001060:	2300      	movs	r3, #0
 8001062:	2264      	movs	r2, #100	@ 0x64
 8001064:	2100      	movs	r1, #0
 8001066:	2002      	movs	r0, #2
 8001068:	f000 fbf4 	bl	8001854 <Motor_Controller>
	  if (OneSecondFlag)
 800106c:	e7ed      	b.n	800104a <main+0xd2>
 800106e:	bf00      	nop
 8001070:	20000350 	.word	0x20000350
 8001074:	20000398 	.word	0x20000398
 8001078:	200003e0 	.word	0x200003e0
 800107c:	20000470 	.word	0x20000470
 8001080:	20000428 	.word	0x20000428
 8001084:	20000598 	.word	0x20000598
 8001088:	200004b8 	.word	0x200004b8
 800108c:	200005a0 	.word	0x200005a0
 8001090:	20000518 	.word	0x20000518
 8001094:	2000000c 	.word	0x2000000c
 8001098:	200005c8 	.word	0x200005c8
 800109c:	200005cc 	.word	0x200005cc
 80010a0:	200005b8 	.word	0x200005b8
 80010a4:	200005a8 	.word	0x200005a8
 80010a8:	20000528 	.word	0x20000528
 80010ac:	200005c0 	.word	0x200005c0
 80010b0:	20000008 	.word	0x20000008
 80010b4:	200005c4 	.word	0x200005c4
 80010b8:	20000000 	.word	0x20000000
 80010bc:	200005b0 	.word	0x200005b0
 80010c0:	20000560 	.word	0x20000560
 80010c4:	20000608 	.word	0x20000608
 80010c8:	20000603 	.word	0x20000603

080010cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b094      	sub	sp, #80	@ 0x50
 80010d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d2:	f107 0320 	add.w	r3, r7, #32
 80010d6:	2230      	movs	r2, #48	@ 0x30
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f00a fac8 	bl	800b670 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f0:	2300      	movs	r3, #0
 80010f2:	60bb      	str	r3, [r7, #8]
 80010f4:	4b28      	ldr	r3, [pc, #160]	@ (8001198 <SystemClock_Config+0xcc>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	4a27      	ldr	r2, [pc, #156]	@ (8001198 <SystemClock_Config+0xcc>)
 80010fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001100:	4b25      	ldr	r3, [pc, #148]	@ (8001198 <SystemClock_Config+0xcc>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001104:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800110c:	2300      	movs	r3, #0
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	4b22      	ldr	r3, [pc, #136]	@ (800119c <SystemClock_Config+0xd0>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a21      	ldr	r2, [pc, #132]	@ (800119c <SystemClock_Config+0xd0>)
 8001116:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	4b1f      	ldr	r3, [pc, #124]	@ (800119c <SystemClock_Config+0xd0>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001124:	607b      	str	r3, [r7, #4]
 8001126:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001128:	2301      	movs	r3, #1
 800112a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800112c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001130:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001132:	2302      	movs	r3, #2
 8001134:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001136:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800113a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800113c:	2304      	movs	r3, #4
 800113e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001140:	2348      	movs	r3, #72	@ 0x48
 8001142:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001144:	2302      	movs	r3, #2
 8001146:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001148:	2303      	movs	r3, #3
 800114a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114c:	f107 0320 	add.w	r3, r7, #32
 8001150:	4618      	mov	r0, r3
 8001152:	f003 fda5 	bl	8004ca0 <HAL_RCC_OscConfig>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800115c:	f000 fadc 	bl	8001718 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001160:	230f      	movs	r3, #15
 8001162:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001164:	2302      	movs	r3, #2
 8001166:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800116c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001170:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001172:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001176:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	2102      	movs	r1, #2
 800117e:	4618      	mov	r0, r3
 8001180:	f004 f806 	bl	8005190 <HAL_RCC_ClockConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800118a:	f000 fac5 	bl	8001718 <Error_Handler>
  }
}
 800118e:	bf00      	nop
 8001190:	3750      	adds	r7, #80	@ 0x50
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40023800 	.word	0x40023800
 800119c:	40007000 	.word	0x40007000

080011a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011a4:	4b12      	ldr	r3, [pc, #72]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011a6:	4a13      	ldr	r2, [pc, #76]	@ (80011f4 <MX_I2C1_Init+0x54>)
 80011a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011aa:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011ac:	4a12      	ldr	r2, [pc, #72]	@ (80011f8 <MX_I2C1_Init+0x58>)
 80011ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011c4:	4b0a      	ldr	r3, [pc, #40]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ca:	4b09      	ldr	r3, [pc, #36]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011d0:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011d6:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011d8:	2200      	movs	r2, #0
 80011da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011dc:	4804      	ldr	r0, [pc, #16]	@ (80011f0 <MX_I2C1_Init+0x50>)
 80011de:	f001 fae9 	bl	80027b4 <HAL_I2C_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011e8:	f000 fa96 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200002fc 	.word	0x200002fc
 80011f4:	40005400 	.word	0x40005400
 80011f8:	000186a0 	.word	0x000186a0

080011fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b096      	sub	sp, #88	@ 0x58
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001202:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001210:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800121a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
 8001228:	611a      	str	r2, [r3, #16]
 800122a:	615a      	str	r2, [r3, #20]
 800122c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	2220      	movs	r2, #32
 8001232:	2100      	movs	r1, #0
 8001234:	4618      	mov	r0, r3
 8001236:	f00a fa1b 	bl	800b670 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800123a:	4b3e      	ldr	r3, [pc, #248]	@ (8001334 <MX_TIM1_Init+0x138>)
 800123c:	4a3e      	ldr	r2, [pc, #248]	@ (8001338 <MX_TIM1_Init+0x13c>)
 800123e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001240:	4b3c      	ldr	r3, [pc, #240]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001242:	2247      	movs	r2, #71	@ 0x47
 8001244:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001246:	4b3b      	ldr	r3, [pc, #236]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800124c:	4b39      	ldr	r3, [pc, #228]	@ (8001334 <MX_TIM1_Init+0x138>)
 800124e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001252:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001254:	4b37      	ldr	r3, [pc, #220]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001256:	2200      	movs	r2, #0
 8001258:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800125a:	4b36      	ldr	r3, [pc, #216]	@ (8001334 <MX_TIM1_Init+0x138>)
 800125c:	2200      	movs	r2, #0
 800125e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001260:	4b34      	ldr	r3, [pc, #208]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001262:	2200      	movs	r2, #0
 8001264:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001266:	4833      	ldr	r0, [pc, #204]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001268:	f004 f99e 	bl	80055a8 <HAL_TIM_Base_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001272:	f000 fa51 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001276:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800127a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800127c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001280:	4619      	mov	r1, r3
 8001282:	482c      	ldr	r0, [pc, #176]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001284:	f004 fe58 	bl	8005f38 <HAL_TIM_ConfigClockSource>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800128e:	f000 fa43 	bl	8001718 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001292:	4828      	ldr	r0, [pc, #160]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001294:	f004 fa48 	bl	8005728 <HAL_TIM_PWM_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800129e:	f000 fa3b 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a2:	2300      	movs	r3, #0
 80012a4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a6:	2300      	movs	r3, #0
 80012a8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012ae:	4619      	mov	r1, r3
 80012b0:	4820      	ldr	r0, [pc, #128]	@ (8001334 <MX_TIM1_Init+0x138>)
 80012b2:	f005 fa47 	bl	8006744 <HAL_TIMEx_MasterConfigSynchronization>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80012bc:	f000 fa2c 	bl	8001718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c0:	2360      	movs	r3, #96	@ 0x60
 80012c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012cc:	2300      	movs	r3, #0
 80012ce:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012d4:	2300      	movs	r3, #0
 80012d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012d8:	2300      	movs	r3, #0
 80012da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e0:	2200      	movs	r2, #0
 80012e2:	4619      	mov	r1, r3
 80012e4:	4813      	ldr	r0, [pc, #76]	@ (8001334 <MX_TIM1_Init+0x138>)
 80012e6:	f004 fd65 	bl	8005db4 <HAL_TIM_PWM_ConfigChannel>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80012f0:	f000 fa12 	bl	8001718 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001304:	2300      	movs	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001308:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800130c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	4619      	mov	r1, r3
 8001316:	4807      	ldr	r0, [pc, #28]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001318:	f005 fa90 	bl	800683c <HAL_TIMEx_ConfigBreakDeadTime>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001322:	f000 f9f9 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001326:	4803      	ldr	r0, [pc, #12]	@ (8001334 <MX_TIM1_Init+0x138>)
 8001328:	f000 fd5c 	bl	8001de4 <HAL_TIM_MspPostInit>

}
 800132c:	bf00      	nop
 800132e:	3758      	adds	r7, #88	@ 0x58
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20000350 	.word	0x20000350
 8001338:	40010000 	.word	0x40010000

0800133c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08e      	sub	sp, #56	@ 0x38
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001342:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001350:	f107 0320 	add.w	r3, r7, #32
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
 8001368:	615a      	str	r2, [r3, #20]
 800136a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800136c:	4b2d      	ldr	r3, [pc, #180]	@ (8001424 <MX_TIM2_Init+0xe8>)
 800136e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001372:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001374:	4b2b      	ldr	r3, [pc, #172]	@ (8001424 <MX_TIM2_Init+0xe8>)
 8001376:	2247      	movs	r2, #71	@ 0x47
 8001378:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137a:	4b2a      	ldr	r3, [pc, #168]	@ (8001424 <MX_TIM2_Init+0xe8>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001380:	4b28      	ldr	r3, [pc, #160]	@ (8001424 <MX_TIM2_Init+0xe8>)
 8001382:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001386:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001388:	4b26      	ldr	r3, [pc, #152]	@ (8001424 <MX_TIM2_Init+0xe8>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800138e:	4b25      	ldr	r3, [pc, #148]	@ (8001424 <MX_TIM2_Init+0xe8>)
 8001390:	2200      	movs	r2, #0
 8001392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001394:	4823      	ldr	r0, [pc, #140]	@ (8001424 <MX_TIM2_Init+0xe8>)
 8001396:	f004 f907 	bl	80055a8 <HAL_TIM_Base_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80013a0:	f000 f9ba 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ae:	4619      	mov	r1, r3
 80013b0:	481c      	ldr	r0, [pc, #112]	@ (8001424 <MX_TIM2_Init+0xe8>)
 80013b2:	f004 fdc1 	bl	8005f38 <HAL_TIM_ConfigClockSource>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80013bc:	f000 f9ac 	bl	8001718 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013c0:	4818      	ldr	r0, [pc, #96]	@ (8001424 <MX_TIM2_Init+0xe8>)
 80013c2:	f004 f9b1 	bl	8005728 <HAL_TIM_PWM_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80013cc:	f000 f9a4 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d0:	2300      	movs	r3, #0
 80013d2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013d8:	f107 0320 	add.w	r3, r7, #32
 80013dc:	4619      	mov	r1, r3
 80013de:	4811      	ldr	r0, [pc, #68]	@ (8001424 <MX_TIM2_Init+0xe8>)
 80013e0:	f005 f9b0 	bl	8006744 <HAL_TIMEx_MasterConfigSynchronization>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80013ea:	f000 f995 	bl	8001718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ee:	2360      	movs	r3, #96	@ 0x60
 80013f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2200      	movs	r2, #0
 8001402:	4619      	mov	r1, r3
 8001404:	4807      	ldr	r0, [pc, #28]	@ (8001424 <MX_TIM2_Init+0xe8>)
 8001406:	f004 fcd5 	bl	8005db4 <HAL_TIM_PWM_ConfigChannel>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001410:	f000 f982 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <MX_TIM2_Init+0xe8>)
 8001416:	f000 fce5 	bl	8001de4 <HAL_TIM_MspPostInit>

}
 800141a:	bf00      	nop
 800141c:	3738      	adds	r7, #56	@ 0x38
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000398 	.word	0x20000398

08001428 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08c      	sub	sp, #48	@ 0x30
 800142c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	2224      	movs	r2, #36	@ 0x24
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f00a f91a 	bl	800b670 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001444:	4b20      	ldr	r3, [pc, #128]	@ (80014c8 <MX_TIM3_Init+0xa0>)
 8001446:	4a21      	ldr	r2, [pc, #132]	@ (80014cc <MX_TIM3_Init+0xa4>)
 8001448:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800144a:	4b1f      	ldr	r3, [pc, #124]	@ (80014c8 <MX_TIM3_Init+0xa0>)
 800144c:	2200      	movs	r2, #0
 800144e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001450:	4b1d      	ldr	r3, [pc, #116]	@ (80014c8 <MX_TIM3_Init+0xa0>)
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001456:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <MX_TIM3_Init+0xa0>)
 8001458:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800145c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800145e:	4b1a      	ldr	r3, [pc, #104]	@ (80014c8 <MX_TIM3_Init+0xa0>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001464:	4b18      	ldr	r3, [pc, #96]	@ (80014c8 <MX_TIM3_Init+0xa0>)
 8001466:	2200      	movs	r2, #0
 8001468:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800146a:	2303      	movs	r3, #3
 800146c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001472:	2301      	movs	r3, #1
 8001474:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001476:	2300      	movs	r3, #0
 8001478:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800147e:	2300      	movs	r3, #0
 8001480:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001482:	2301      	movs	r3, #1
 8001484:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001486:	2300      	movs	r3, #0
 8001488:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	4619      	mov	r1, r3
 8001494:	480c      	ldr	r0, [pc, #48]	@ (80014c8 <MX_TIM3_Init+0xa0>)
 8001496:	f004 fa69 	bl	800596c <HAL_TIM_Encoder_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80014a0:	f000 f93a 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a4:	2300      	movs	r3, #0
 80014a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	4619      	mov	r1, r3
 80014b0:	4805      	ldr	r0, [pc, #20]	@ (80014c8 <MX_TIM3_Init+0xa0>)
 80014b2:	f005 f947 	bl	8006744 <HAL_TIMEx_MasterConfigSynchronization>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80014bc:	f000 f92c 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014c0:	bf00      	nop
 80014c2:	3730      	adds	r7, #48	@ 0x30
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200003e0 	.word	0x200003e0
 80014cc:	40000400 	.word	0x40000400

080014d0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d6:	f107 0308 	add.w	r3, r7, #8
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e4:	463b      	mov	r3, r7
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001564 <MX_TIM4_Init+0x94>)
 80014ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001568 <MX_TIM4_Init+0x98>)
 80014f0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 80014f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <MX_TIM4_Init+0x94>)
 80014f4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80014f8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <MX_TIM4_Init+0x94>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001500:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <MX_TIM4_Init+0x94>)
 8001502:	2263      	movs	r2, #99	@ 0x63
 8001504:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001506:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <MX_TIM4_Init+0x94>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150c:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <MX_TIM4_Init+0x94>)
 800150e:	2200      	movs	r2, #0
 8001510:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001512:	4814      	ldr	r0, [pc, #80]	@ (8001564 <MX_TIM4_Init+0x94>)
 8001514:	f004 f848 	bl	80055a8 <HAL_TIM_Base_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800151e:	f000 f8fb 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001522:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001526:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001528:	f107 0308 	add.w	r3, r7, #8
 800152c:	4619      	mov	r1, r3
 800152e:	480d      	ldr	r0, [pc, #52]	@ (8001564 <MX_TIM4_Init+0x94>)
 8001530:	f004 fd02 	bl	8005f38 <HAL_TIM_ConfigClockSource>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800153a:	f000 f8ed 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800153e:	2300      	movs	r3, #0
 8001540:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001546:	463b      	mov	r3, r7
 8001548:	4619      	mov	r1, r3
 800154a:	4806      	ldr	r0, [pc, #24]	@ (8001564 <MX_TIM4_Init+0x94>)
 800154c:	f005 f8fa 	bl	8006744 <HAL_TIMEx_MasterConfigSynchronization>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001556:	f000 f8df 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000428 	.word	0x20000428
 8001568:	40000800 	.word	0x40000800

0800156c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08c      	sub	sp, #48	@ 0x30
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	2224      	movs	r2, #36	@ 0x24
 8001578:	2100      	movs	r1, #0
 800157a:	4618      	mov	r0, r3
 800157c:	f00a f878 	bl	800b670 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	1d3b      	adds	r3, r7, #4
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001588:	4b20      	ldr	r3, [pc, #128]	@ (800160c <MX_TIM5_Init+0xa0>)
 800158a:	4a21      	ldr	r2, [pc, #132]	@ (8001610 <MX_TIM5_Init+0xa4>)
 800158c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800158e:	4b1f      	ldr	r3, [pc, #124]	@ (800160c <MX_TIM5_Init+0xa0>)
 8001590:	2200      	movs	r2, #0
 8001592:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001594:	4b1d      	ldr	r3, [pc, #116]	@ (800160c <MX_TIM5_Init+0xa0>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800159a:	4b1c      	ldr	r3, [pc, #112]	@ (800160c <MX_TIM5_Init+0xa0>)
 800159c:	f04f 32ff 	mov.w	r2, #4294967295
 80015a0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a2:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <MX_TIM5_Init+0xa0>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a8:	4b18      	ldr	r3, [pc, #96]	@ (800160c <MX_TIM5_Init+0xa0>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015ae:	2303      	movs	r3, #3
 80015b0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015b2:	2300      	movs	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015b6:	2301      	movs	r3, #1
 80015b8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015c2:	2300      	movs	r3, #0
 80015c4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015c6:	2301      	movs	r3, #1
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80015d2:	f107 030c 	add.w	r3, r7, #12
 80015d6:	4619      	mov	r1, r3
 80015d8:	480c      	ldr	r0, [pc, #48]	@ (800160c <MX_TIM5_Init+0xa0>)
 80015da:	f004 f9c7 	bl	800596c <HAL_TIM_Encoder_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80015e4:	f000 f898 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e8:	2300      	movs	r3, #0
 80015ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	4619      	mov	r1, r3
 80015f4:	4805      	ldr	r0, [pc, #20]	@ (800160c <MX_TIM5_Init+0xa0>)
 80015f6:	f005 f8a5 	bl	8006744 <HAL_TIMEx_MasterConfigSynchronization>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001600:	f000 f88a 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	3730      	adds	r7, #48	@ 0x30
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000470 	.word	0x20000470
 8001610:	40000c00 	.word	0x40000c00

08001614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b08a      	sub	sp, #40	@ 0x28
 8001618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
 8001628:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	4b37      	ldr	r3, [pc, #220]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	4a36      	ldr	r2, [pc, #216]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001638:	6313      	str	r3, [r2, #48]	@ 0x30
 800163a:	4b34      	ldr	r3, [pc, #208]	@ (800170c <MX_GPIO_Init+0xf8>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001642:	613b      	str	r3, [r7, #16]
 8001644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	4b30      	ldr	r3, [pc, #192]	@ (800170c <MX_GPIO_Init+0xf8>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a2f      	ldr	r2, [pc, #188]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b2d      	ldr	r3, [pc, #180]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	4b29      	ldr	r3, [pc, #164]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a28      	ldr	r2, [pc, #160]	@ (800170c <MX_GPIO_Init+0xf8>)
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b26      	ldr	r3, [pc, #152]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0304 	and.w	r3, r3, #4
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	4b22      	ldr	r3, [pc, #136]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	4a21      	ldr	r2, [pc, #132]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001688:	f043 0302 	orr.w	r3, r3, #2
 800168c:	6313      	str	r3, [r2, #48]	@ 0x30
 800168e:	4b1f      	ldr	r3, [pc, #124]	@ (800170c <MX_GPIO_Init+0xf8>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	607b      	str	r3, [r7, #4]
 8001698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	603b      	str	r3, [r7, #0]
 800169e:	4b1b      	ldr	r3, [pc, #108]	@ (800170c <MX_GPIO_Init+0xf8>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	4a1a      	ldr	r2, [pc, #104]	@ (800170c <MX_GPIO_Init+0xf8>)
 80016a4:	f043 0310 	orr.w	r3, r3, #16
 80016a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016aa:	4b18      	ldr	r3, [pc, #96]	@ (800170c <MX_GPIO_Init+0xf8>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	f003 0310 	and.w	r3, r3, #16
 80016b2:	603b      	str	r3, [r7, #0]
 80016b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2130      	movs	r1, #48	@ 0x30
 80016ba:	4815      	ldr	r0, [pc, #84]	@ (8001710 <MX_GPIO_Init+0xfc>)
 80016bc:	f001 f860 	bl	8002780 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	2103      	movs	r1, #3
 80016c4:	4813      	ldr	r0, [pc, #76]	@ (8001714 <MX_GPIO_Init+0x100>)
 80016c6:	f001 f85b 	bl	8002780 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN3_Pin|IN4_Pin;
 80016ca:	2330      	movs	r3, #48	@ 0x30
 80016cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016d6:	2302      	movs	r3, #2
 80016d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	480b      	ldr	r0, [pc, #44]	@ (8001710 <MX_GPIO_Init+0xfc>)
 80016e2:	f000 feb1 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 80016e6:	2303      	movs	r3, #3
 80016e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f2:	2302      	movs	r3, #2
 80016f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	4805      	ldr	r0, [pc, #20]	@ (8001714 <MX_GPIO_Init+0x100>)
 80016fe:	f000 fea3 	bl	8002448 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001702:	bf00      	nop
 8001704:	3728      	adds	r7, #40	@ 0x28
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40023800 	.word	0x40023800
 8001710:	40020800 	.word	0x40020800
 8001714:	40020400 	.word	0x40020400

08001718 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800171c:	b672      	cpsid	i
}
 800171e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <Error_Handler+0x8>

08001724 <Motor1_Forward>:
 */

#include "motor.h"

void Motor1_Forward(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 8001728:	2201      	movs	r2, #1
 800172a:	2101      	movs	r1, #1
 800172c:	4804      	ldr	r0, [pc, #16]	@ (8001740 <Motor1_Forward+0x1c>)
 800172e:	f001 f827 	bl	8002780 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 8001732:	2200      	movs	r2, #0
 8001734:	2102      	movs	r1, #2
 8001736:	4802      	ldr	r0, [pc, #8]	@ (8001740 <Motor1_Forward+0x1c>)
 8001738:	f001 f822 	bl	8002780 <HAL_GPIO_WritePin>
}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40020400 	.word	0x40020400

08001744 <Motor2_Forward>:

void Motor2_Forward(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001748:	2200      	movs	r2, #0
 800174a:	2110      	movs	r1, #16
 800174c:	4804      	ldr	r0, [pc, #16]	@ (8001760 <Motor2_Forward+0x1c>)
 800174e:	f001 f817 	bl	8002780 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);
 8001752:	2201      	movs	r2, #1
 8001754:	2120      	movs	r1, #32
 8001756:	4802      	ldr	r0, [pc, #8]	@ (8001760 <Motor2_Forward+0x1c>)
 8001758:	f001 f812 	bl	8002780 <HAL_GPIO_WritePin>
}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40020800 	.word	0x40020800

08001764 <Motor1_Reverse>:

void Motor1_Reverse(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001768:	2200      	movs	r2, #0
 800176a:	2101      	movs	r1, #1
 800176c:	4804      	ldr	r0, [pc, #16]	@ (8001780 <Motor1_Reverse+0x1c>)
 800176e:	f001 f807 	bl	8002780 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001772:	2201      	movs	r2, #1
 8001774:	2102      	movs	r1, #2
 8001776:	4802      	ldr	r0, [pc, #8]	@ (8001780 <Motor1_Reverse+0x1c>)
 8001778:	f001 f802 	bl	8002780 <HAL_GPIO_WritePin>
}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40020400 	.word	0x40020400

08001784 <Motor2_Reverse>:

void Motor2_Reverse(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
 8001788:	2201      	movs	r2, #1
 800178a:	2110      	movs	r1, #16
 800178c:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <Motor2_Reverse+0x1c>)
 800178e:	f000 fff7 	bl	8002780 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 8001792:	2200      	movs	r2, #0
 8001794:	2120      	movs	r1, #32
 8001796:	4802      	ldr	r0, [pc, #8]	@ (80017a0 <Motor2_Reverse+0x1c>)
 8001798:	f000 fff2 	bl	8002780 <HAL_GPIO_WritePin>
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40020800 	.word	0x40020800

080017a4 <Motor1_Stop>:

void Motor1_Stop(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 80017a8:	2200      	movs	r2, #0
 80017aa:	2101      	movs	r1, #1
 80017ac:	4804      	ldr	r0, [pc, #16]	@ (80017c0 <Motor1_Stop+0x1c>)
 80017ae:	f000 ffe7 	bl	8002780 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2102      	movs	r1, #2
 80017b6:	4802      	ldr	r0, [pc, #8]	@ (80017c0 <Motor1_Stop+0x1c>)
 80017b8:	f000 ffe2 	bl	8002780 <HAL_GPIO_WritePin>
}
 80017bc:	bf00      	nop
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40020400 	.word	0x40020400

080017c4 <Motor2_Stop>:

void Motor2_Stop(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 80017c8:	2200      	movs	r2, #0
 80017ca:	2110      	movs	r1, #16
 80017cc:	4804      	ldr	r0, [pc, #16]	@ (80017e0 <Motor2_Stop+0x1c>)
 80017ce:	f000 ffd7 	bl	8002780 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 80017d2:	2200      	movs	r2, #0
 80017d4:	2120      	movs	r1, #32
 80017d6:	4802      	ldr	r0, [pc, #8]	@ (80017e0 <Motor2_Stop+0x1c>)
 80017d8:	f000 ffd2 	bl	8002780 <HAL_GPIO_WritePin>
}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40020800 	.word	0x40020800

080017e4 <Motor1_SetSpeed>:

void Motor1_SetSpeed(uint16_t percent)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	80fb      	strh	r3, [r7, #6]
	if (percent > PERCENT_MAX) percent = PERCENT_MAX;
 80017ee:	88fb      	ldrh	r3, [r7, #6]
 80017f0:	2b64      	cmp	r3, #100	@ 0x64
 80017f2:	d901      	bls.n	80017f8 <Motor1_SetSpeed+0x14>
 80017f4:	2364      	movs	r3, #100	@ 0x64
 80017f6:	80fb      	strh	r3, [r7, #6]
	if (percent < PERCENT_MIN) percent = PERCENT_MIN;

	uint16_t speed = percent * PWM_MAX / 100;
 80017f8:	88fb      	ldrh	r3, [r7, #6]
 80017fa:	461a      	mov	r2, r3
 80017fc:	0092      	lsls	r2, r2, #2
 80017fe:	4413      	add	r3, r2
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	81fb      	strh	r3, [r7, #14]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8001804:	4b04      	ldr	r3, [pc, #16]	@ (8001818 <Motor1_SetSpeed+0x34>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	89fa      	ldrh	r2, [r7, #14]
 800180a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	20000350 	.word	0x20000350

0800181c <Motor2_SetSpeed>:

void Motor2_SetSpeed(uint16_t percent)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	80fb      	strh	r3, [r7, #6]
	if (percent > PERCENT_MAX) percent = PERCENT_MAX;
 8001826:	88fb      	ldrh	r3, [r7, #6]
 8001828:	2b64      	cmp	r3, #100	@ 0x64
 800182a:	d901      	bls.n	8001830 <Motor2_SetSpeed+0x14>
 800182c:	2364      	movs	r3, #100	@ 0x64
 800182e:	80fb      	strh	r3, [r7, #6]
	if (percent < PERCENT_MIN) percent = PERCENT_MIN;

	uint16_t speed = percent * PWM_MAX / 100;
 8001830:	88fb      	ldrh	r3, [r7, #6]
 8001832:	461a      	mov	r2, r3
 8001834:	0092      	lsls	r2, r2, #2
 8001836:	4413      	add	r3, r2
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	81fb      	strh	r3, [r7, #14]

    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed);
 800183c:	4b04      	ldr	r3, [pc, #16]	@ (8001850 <Motor2_SetSpeed+0x34>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	89fa      	ldrh	r2, [r7, #14]
 8001842:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001844:	bf00      	nop
 8001846:	3714      	adds	r7, #20
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	20000398 	.word	0x20000398

08001854 <Motor_Controller>:
	if (!strcmp(str, "S")) return S;
	return -1;
}

void Motor_Controller(Motor Motor, Direction Direction, uint16_t percent1, uint16_t percent2)
{
 8001854:	b590      	push	{r4, r7, lr}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	4604      	mov	r4, r0
 800185c:	4608      	mov	r0, r1
 800185e:	4611      	mov	r1, r2
 8001860:	461a      	mov	r2, r3
 8001862:	4623      	mov	r3, r4
 8001864:	71fb      	strb	r3, [r7, #7]
 8001866:	4603      	mov	r3, r0
 8001868:	71bb      	strb	r3, [r7, #6]
 800186a:	460b      	mov	r3, r1
 800186c:	80bb      	strh	r3, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	807b      	strh	r3, [r7, #2]
	switch(Motor)
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d02c      	beq.n	80018d2 <Motor_Controller+0x7e>
 8001878:	2b02      	cmp	r3, #2
 800187a:	dc47      	bgt.n	800190c <Motor_Controller+0xb8>
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <Motor_Controller+0x32>
 8001880:	2b01      	cmp	r3, #1
 8001882:	d013      	beq.n	80018ac <Motor_Controller+0x58>
 8001884:	e042      	b.n	800190c <Motor_Controller+0xb8>
	{
		case M1:
			if (Direction == S) {
 8001886:	79bb      	ldrb	r3, [r7, #6]
 8001888:	2b02      	cmp	r3, #2
 800188a:	d102      	bne.n	8001892 <Motor_Controller+0x3e>
				Motor1_Stop();
 800188c:	f7ff ff8a 	bl	80017a4 <Motor1_Stop>
				break;
 8001890:	e040      	b.n	8001914 <Motor_Controller+0xc0>
			}
			if (Direction == F) {
 8001892:	79bb      	ldrb	r3, [r7, #6]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d102      	bne.n	800189e <Motor_Controller+0x4a>
				Motor1_Forward();
 8001898:	f7ff ff44 	bl	8001724 <Motor1_Forward>
 800189c:	e001      	b.n	80018a2 <Motor_Controller+0x4e>
			}
			else {
				Motor1_Reverse();
 800189e:	f7ff ff61 	bl	8001764 <Motor1_Reverse>
			}
			Motor1_SetSpeed(percent1);
 80018a2:	88bb      	ldrh	r3, [r7, #4]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff ff9d 	bl	80017e4 <Motor1_SetSpeed>
			break;
 80018aa:	e033      	b.n	8001914 <Motor_Controller+0xc0>
		case M2:
			if (Direction == S) {
 80018ac:	79bb      	ldrb	r3, [r7, #6]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d102      	bne.n	80018b8 <Motor_Controller+0x64>
				Motor2_Stop();
 80018b2:	f7ff ff87 	bl	80017c4 <Motor2_Stop>
				break;
 80018b6:	e02d      	b.n	8001914 <Motor_Controller+0xc0>
			}
			if (Direction == F) {
 80018b8:	79bb      	ldrb	r3, [r7, #6]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d102      	bne.n	80018c4 <Motor_Controller+0x70>
				Motor2_Forward();
 80018be:	f7ff ff41 	bl	8001744 <Motor2_Forward>
 80018c2:	e001      	b.n	80018c8 <Motor_Controller+0x74>
			}
			else  {
				Motor2_Reverse();
 80018c4:	f7ff ff5e 	bl	8001784 <Motor2_Reverse>
			}
			Motor2_SetSpeed(percent2);
 80018c8:	887b      	ldrh	r3, [r7, #2]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff ffa6 	bl	800181c <Motor2_SetSpeed>
			break;
 80018d0:	e020      	b.n	8001914 <Motor_Controller+0xc0>
		case ALL:
			if (Direction == S) {
 80018d2:	79bb      	ldrb	r3, [r7, #6]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d104      	bne.n	80018e2 <Motor_Controller+0x8e>
			    Motor1_Stop();
 80018d8:	f7ff ff64 	bl	80017a4 <Motor1_Stop>
			    Motor2_Stop();
 80018dc:	f7ff ff72 	bl	80017c4 <Motor2_Stop>
				break;
 80018e0:	e018      	b.n	8001914 <Motor_Controller+0xc0>
			}
			if (Direction == F) {
 80018e2:	79bb      	ldrb	r3, [r7, #6]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d104      	bne.n	80018f2 <Motor_Controller+0x9e>
			    Motor1_Forward();
 80018e8:	f7ff ff1c 	bl	8001724 <Motor1_Forward>
			    Motor2_Forward();
 80018ec:	f7ff ff2a 	bl	8001744 <Motor2_Forward>
 80018f0:	e003      	b.n	80018fa <Motor_Controller+0xa6>
			}
			else {
			    Motor1_Reverse();
 80018f2:	f7ff ff37 	bl	8001764 <Motor1_Reverse>
			    Motor2_Reverse();
 80018f6:	f7ff ff45 	bl	8001784 <Motor2_Reverse>
			}
		    Motor1_SetSpeed(percent1);
 80018fa:	88bb      	ldrh	r3, [r7, #4]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff71 	bl	80017e4 <Motor1_SetSpeed>
		    Motor2_SetSpeed(percent1);
 8001902:	88bb      	ldrh	r3, [r7, #4]
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff89 	bl	800181c <Motor2_SetSpeed>
			break;
 800190a:	e003      	b.n	8001914 <Motor_Controller+0xc0>
		default:
			printf("Control Motor Error!\r\n");
 800190c:	4803      	ldr	r0, [pc, #12]	@ (800191c <Motor_Controller+0xc8>)
 800190e:	f009 fdcf 	bl	800b4b0 <puts>
			break;
 8001912:	bf00      	nop
	}
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bd90      	pop	{r4, r7, pc}
 800191c:	0800d3c8 	.word	0x0800d3c8

08001920 <Motor_Init>:

void Motor_Init(Motor_TypeDef *MT, double* Rotational_Speed)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
	MT->Rotational_Speed = Rotational_Speed;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	609a      	str	r2, [r3, #8]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <Motor_CalculateVelocity>:

void Motor_CalculateVelocity(Motor_TypeDef *MT, TIM_HandleTypeDef *htim)
{
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
	volatile short encoder_cnt = __HAL_TIM_GET_COUNTER(htim);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194c:	b21b      	sxth	r3, r3
 800194e:	81fb      	strh	r3, [r7, #14]
	volatile short delta_cnt = encoder_cnt - MT->encoder_cnt_pre;
 8001950:	89fb      	ldrh	r3, [r7, #14]
 8001952:	b21b      	sxth	r3, r3
 8001954:	b29a      	uxth	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	881b      	ldrh	r3, [r3, #0]
 800195a:	b21b      	sxth	r3, r3
 800195c:	b29b      	uxth	r3, r3
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	b29b      	uxth	r3, r3
 8001962:	b21b      	sxth	r3, r3
 8001964:	81bb      	strh	r3, [r7, #12]
	MT->encoder_cnt_pre = encoder_cnt;
 8001966:	89fb      	ldrh	r3, [r7, #14]
 8001968:	b21a      	sxth	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	801a      	strh	r2, [r3, #0]

//	*MT->Rotational_Speed = delta_cnt * MINUTE / (CPR * RATE );
//	*MT->Rotational_Speed = delta_cnt / 33 * 100;
	*MT->Rotational_Speed = delta_cnt;
 800196e:	89bb      	ldrh	r3, [r7, #12]
 8001970:	b21a      	sxth	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	689c      	ldr	r4, [r3, #8]
 8001976:	4610      	mov	r0, r2
 8001978:	f7fe fdd4 	bl	8000524 <__aeabi_i2d>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	e9c4 2300 	strd	r2, r3, [r4]
}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bd90      	pop	{r4, r7, pc}

0800198c <mpu6050_init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

void mpu6050_init(MPU6050_t *DataStruct, double *output)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b088      	sub	sp, #32
 8001990:	af04      	add	r7, sp, #16
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
	DataStruct->myOutput = output;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	659a      	str	r2, [r3, #88]	@ 0x58
	uint8_t check; //dng  nhn gi tr ID cm bin (c t thanh ghi WHO_AM_I).
	uint8_t Data;

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, I2C_MEMADD_SIZE_8BIT, &check, 1, i2c_timeout);
 800199c:	2364      	movs	r3, #100	@ 0x64
 800199e:	9302      	str	r3, [sp, #8]
 80019a0:	2301      	movs	r3, #1
 80019a2:	9301      	str	r3, [sp, #4]
 80019a4:	f107 030f 	add.w	r3, r7, #15
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	2301      	movs	r3, #1
 80019ac:	2275      	movs	r2, #117	@ 0x75
 80019ae:	21d0      	movs	r1, #208	@ 0xd0
 80019b0:	4824      	ldr	r0, [pc, #144]	@ (8001a44 <mpu6050_init+0xb8>)
 80019b2:	f001 f93d 	bl	8002c30 <HAL_I2C_Mem_Read>
	check_global = check;
 80019b6:	7bfa      	ldrb	r2, [r7, #15]
 80019b8:	4b23      	ldr	r3, [pc, #140]	@ (8001a48 <mpu6050_init+0xbc>)
 80019ba:	701a      	strb	r2, [r3, #0]
	if(check==104)
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
 80019be:	2b68      	cmp	r3, #104	@ 0x68
 80019c0:	d13b      	bne.n	8001a3a <mpu6050_init+0xae>
		{
			Data=0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	73bb      	strb	r3, [r7, #14]
			HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80019c6:	2364      	movs	r3, #100	@ 0x64
 80019c8:	9302      	str	r3, [sp, #8]
 80019ca:	2301      	movs	r3, #1
 80019cc:	9301      	str	r3, [sp, #4]
 80019ce:	f107 030e 	add.w	r3, r7, #14
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	2301      	movs	r3, #1
 80019d6:	226b      	movs	r2, #107	@ 0x6b
 80019d8:	21d0      	movs	r1, #208	@ 0xd0
 80019da:	481a      	ldr	r0, [pc, #104]	@ (8001a44 <mpu6050_init+0xb8>)
 80019dc:	f001 f82e 	bl	8002a3c <HAL_I2C_Mem_Write>

			Data=0x07;
 80019e0:	2307      	movs	r3, #7
 80019e2:	73bb      	strb	r3, [r7, #14]
			HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80019e4:	2364      	movs	r3, #100	@ 0x64
 80019e6:	9302      	str	r3, [sp, #8]
 80019e8:	2301      	movs	r3, #1
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	f107 030e 	add.w	r3, r7, #14
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2301      	movs	r3, #1
 80019f4:	2219      	movs	r2, #25
 80019f6:	21d0      	movs	r1, #208	@ 0xd0
 80019f8:	4812      	ldr	r0, [pc, #72]	@ (8001a44 <mpu6050_init+0xb8>)
 80019fa:	f001 f81f 	bl	8002a3c <HAL_I2C_Mem_Write>

			Data = 0x00;
 80019fe:	2300      	movs	r3, #0
 8001a00:	73bb      	strb	r3, [r7, #14]
			HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001a02:	2364      	movs	r3, #100	@ 0x64
 8001a04:	9302      	str	r3, [sp, #8]
 8001a06:	2301      	movs	r3, #1
 8001a08:	9301      	str	r3, [sp, #4]
 8001a0a:	f107 030e 	add.w	r3, r7, #14
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	2301      	movs	r3, #1
 8001a12:	221c      	movs	r2, #28
 8001a14:	21d0      	movs	r1, #208	@ 0xd0
 8001a16:	480b      	ldr	r0, [pc, #44]	@ (8001a44 <mpu6050_init+0xb8>)
 8001a18:	f001 f810 	bl	8002a3c <HAL_I2C_Mem_Write>


			Data = 0x00;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73bb      	strb	r3, [r7, #14]
			HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001a20:	2364      	movs	r3, #100	@ 0x64
 8001a22:	9302      	str	r3, [sp, #8]
 8001a24:	2301      	movs	r3, #1
 8001a26:	9301      	str	r3, [sp, #4]
 8001a28:	f107 030e 	add.w	r3, r7, #14
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2301      	movs	r3, #1
 8001a30:	221b      	movs	r2, #27
 8001a32:	21d0      	movs	r1, #208	@ 0xd0
 8001a34:	4803      	ldr	r0, [pc, #12]	@ (8001a44 <mpu6050_init+0xb8>)
 8001a36:	f001 f801 	bl	8002a3c <HAL_I2C_Mem_Write>
		else{

		}


}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	200002fc 	.word	0x200002fc
 8001a48:	20000604 	.word	0x20000604

08001a4c <PID_Init>:
 *      Author: ACER
 */

#include "PID.h"

void PID_Init(PID_TypeDef *PID, double* input, double* output, double* setpoint, float Kp, float Ki, float Kd, PIDCD_TypeDef Direction){
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b088      	sub	sp, #32
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	61f8      	str	r0, [r7, #28]
 8001a54:	61b9      	str	r1, [r7, #24]
 8001a56:	617a      	str	r2, [r7, #20]
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a5e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a62:	ed87 1a01 	vstr	s2, [r7, #4]
    PID->MyInput = input;
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	619a      	str	r2, [r3, #24]
    PID->MyOutput = output;
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	61da      	str	r2, [r3, #28]
    PID->MySetpoint = setpoint;
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	621a      	str	r2, [r3, #32]

    PID->SampleTime = SAMPLE_TIME_DEFAULT;
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	2264      	movs	r2, #100	@ 0x64
 8001a7c:	611a      	str	r2, [r3, #16]

    setDirection(PID, Direction);
 8001a7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a82:	4619      	mov	r1, r3
 8001a84:	69f8      	ldr	r0, [r7, #28]
 8001a86:	f000 f815 	bl	8001ab4 <setDirection>
    setTunings(PID, Kp, Ki, Kd);
 8001a8a:	ed97 1a01 	vldr	s2, [r7, #4]
 8001a8e:	edd7 0a02 	vldr	s1, [r7, #8]
 8001a92:	ed97 0a03 	vldr	s0, [r7, #12]
 8001a96:	69f8      	ldr	r0, [r7, #28]
 8001a98:	f000 f81c 	bl	8001ad4 <setTunings>

    PID->LastTime = GetTime() - PID->SampleTime;
 8001a9c:	f000 fb92 	bl	80021c4 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	1ad2      	subs	r2, r2, r3
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	615a      	str	r2, [r3, #20]
}
 8001aac:	bf00      	nop
 8001aae:	3720      	adds	r7, #32
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <setDirection>:

void setDirection(PID_TypeDef *PID, PIDCD_TypeDef Direction){
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	70fb      	strb	r3, [r7, #3]
    PID->Direction = Direction;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	78fa      	ldrb	r2, [r7, #3]
 8001ac4:	701a      	strb	r2, [r3, #0]
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
	...

08001ad4 <setTunings>:

void setSampleTime(PID_TypeDef *PID, uint32_t NewSampleTime){
    PID->SampleTime = NewSampleTime;
}

void setTunings(PID_TypeDef *PID, float Kp, float Ki, float Kd){
 8001ad4:	b480      	push	{r7}
 8001ad6:	b087      	sub	sp, #28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001ae0:	edc7 0a01 	vstr	s1, [r7, #4]
 8001ae4:	ed87 1a00 	vstr	s2, [r7]
    float SampleTimeInSec = (float)PID->SampleTime / 1000;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	691b      	ldr	r3, [r3, #16]
 8001aec:	ee07 3a90 	vmov	s15, r3
 8001af0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001af4:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001b64 <setTunings+0x90>
 8001af8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001afc:	edc7 7a05 	vstr	s15, [r7, #20]

    if (PID->Direction == _PID_ON_REVERSE){
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d111      	bne.n	8001b2c <setTunings+0x58>
        Kp = -Kp;
 8001b08:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b0c:	eef1 7a67 	vneg.f32	s15, s15
 8001b10:	edc7 7a02 	vstr	s15, [r7, #8]
        Ki = -Ki;
 8001b14:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b18:	eef1 7a67 	vneg.f32	s15, s15
 8001b1c:	edc7 7a01 	vstr	s15, [r7, #4]
        Kd = -Kd;
 8001b20:	edd7 7a00 	vldr	s15, [r7]
 8001b24:	eef1 7a67 	vneg.f32	s15, s15
 8001b28:	edc7 7a00 	vstr	s15, [r7]
    }

    PID->Kp = Kp;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	68ba      	ldr	r2, [r7, #8]
 8001b30:	605a      	str	r2, [r3, #4]
    PID->Ki = Ki * SampleTimeInSec;
 8001b32:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b36:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	edc3 7a02 	vstr	s15, [r3, #8]
    PID->Kd = Kd / SampleTimeInSec;
 8001b44:	edd7 6a00 	vldr	s13, [r7]
 8001b48:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001b56:	bf00      	nop
 8001b58:	371c      	adds	r7, #28
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	447a0000 	.word	0x447a0000

08001b68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	4b10      	ldr	r3, [pc, #64]	@ (8001bb4 <HAL_MspInit+0x4c>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b76:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb4 <HAL_MspInit+0x4c>)
 8001b78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb4 <HAL_MspInit+0x4c>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	4b09      	ldr	r3, [pc, #36]	@ (8001bb4 <HAL_MspInit+0x4c>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	4a08      	ldr	r2, [pc, #32]	@ (8001bb4 <HAL_MspInit+0x4c>)
 8001b94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b9a:	4b06      	ldr	r3, [pc, #24]	@ (8001bb4 <HAL_MspInit+0x4c>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba2:	603b      	str	r3, [r7, #0]
 8001ba4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800

08001bb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a19      	ldr	r2, [pc, #100]	@ (8001c3c <HAL_I2C_MspInit+0x84>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d12c      	bne.n	8001c34 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	4b18      	ldr	r3, [pc, #96]	@ (8001c40 <HAL_I2C_MspInit+0x88>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	4a17      	ldr	r2, [pc, #92]	@ (8001c40 <HAL_I2C_MspInit+0x88>)
 8001be4:	f043 0302 	orr.w	r3, r3, #2
 8001be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bea:	4b15      	ldr	r3, [pc, #84]	@ (8001c40 <HAL_I2C_MspInit+0x88>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bf6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bfc:	2312      	movs	r3, #18
 8001bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c04:	2303      	movs	r3, #3
 8001c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c08:	2304      	movs	r3, #4
 8001c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0c:	f107 0314 	add.w	r3, r7, #20
 8001c10:	4619      	mov	r1, r3
 8001c12:	480c      	ldr	r0, [pc, #48]	@ (8001c44 <HAL_I2C_MspInit+0x8c>)
 8001c14:	f000 fc18 	bl	8002448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	4b08      	ldr	r3, [pc, #32]	@ (8001c40 <HAL_I2C_MspInit+0x88>)
 8001c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c20:	4a07      	ldr	r2, [pc, #28]	@ (8001c40 <HAL_I2C_MspInit+0x88>)
 8001c22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c26:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c28:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <HAL_I2C_MspInit+0x88>)
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001c34:	bf00      	nop
 8001c36:	3728      	adds	r7, #40	@ 0x28
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40005400 	.word	0x40005400
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020400 	.word	0x40020400

08001c48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a22      	ldr	r2, [pc, #136]	@ (8001ce0 <HAL_TIM_Base_MspInit+0x98>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d10e      	bne.n	8001c78 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	4a20      	ldr	r2, [pc, #128]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001c76:	e02e      	b.n	8001cd6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c80:	d10e      	bne.n	8001ca0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	4b17      	ldr	r3, [pc, #92]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8a:	4a16      	ldr	r2, [pc, #88]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c92:	4b14      	ldr	r3, [pc, #80]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
}
 8001c9e:	e01a      	b.n	8001cd6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a10      	ldr	r2, [pc, #64]	@ (8001ce8 <HAL_TIM_Base_MspInit+0xa0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d115      	bne.n	8001cd6 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	4a0c      	ldr	r2, [pc, #48]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001cb4:	f043 0304 	orr.w	r3, r3, #4
 8001cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x9c>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	f003 0304 	and.w	r3, r3, #4
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2100      	movs	r1, #0
 8001cca:	201e      	movs	r0, #30
 8001ccc:	f000 fb85 	bl	80023da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001cd0:	201e      	movs	r0, #30
 8001cd2:	f000 fb9e 	bl	8002412 <HAL_NVIC_EnableIRQ>
}
 8001cd6:	bf00      	nop
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40010000 	.word	0x40010000
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40000800 	.word	0x40000800

08001cec <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08c      	sub	sp, #48	@ 0x30
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	f107 031c 	add.w	r3, r7, #28
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a32      	ldr	r2, [pc, #200]	@ (8001dd4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d12c      	bne.n	8001d68 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61bb      	str	r3, [r7, #24]
 8001d12:	4b31      	ldr	r3, [pc, #196]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d16:	4a30      	ldr	r2, [pc, #192]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d18:	f043 0302 	orr.w	r3, r3, #2
 8001d1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	61bb      	str	r3, [r7, #24]
 8001d28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	4a29      	ldr	r2, [pc, #164]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3a:	4b27      	ldr	r3, [pc, #156]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	617b      	str	r3, [r7, #20]
 8001d44:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCODER1_A_Pin|ENCODER1_B_Pin;
 8001d46:	23c0      	movs	r3, #192	@ 0xc0
 8001d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d52:	2300      	movs	r3, #0
 8001d54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d56:	2302      	movs	r3, #2
 8001d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5a:	f107 031c 	add.w	r3, r7, #28
 8001d5e:	4619      	mov	r1, r3
 8001d60:	481e      	ldr	r0, [pc, #120]	@ (8001ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001d62:	f000 fb71 	bl	8002448 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001d66:	e030      	b.n	8001dca <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d12b      	bne.n	8001dca <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	4a17      	ldr	r2, [pc, #92]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d7c:	f043 0308 	orr.w	r3, r3, #8
 8001d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	613b      	str	r3, [r7, #16]
 8001d8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	4a10      	ldr	r2, [pc, #64]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER2_A_Pin|ENCODER2_B_Pin;
 8001daa:	2303      	movs	r3, #3
 8001dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dae:	2302      	movs	r3, #2
 8001db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbe:	f107 031c 	add.w	r3, r7, #28
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4805      	ldr	r0, [pc, #20]	@ (8001ddc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001dc6:	f000 fb3f 	bl	8002448 <HAL_GPIO_Init>
}
 8001dca:	bf00      	nop
 8001dcc:	3730      	adds	r7, #48	@ 0x30
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40000400 	.word	0x40000400
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020000 	.word	0x40020000
 8001de0:	40000c00 	.word	0x40000c00

08001de4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08a      	sub	sp, #40	@ 0x28
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dec:	f107 0314 	add.w	r3, r7, #20
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a24      	ldr	r2, [pc, #144]	@ (8001e94 <HAL_TIM_MspPostInit+0xb0>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d11f      	bne.n	8001e46 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	4b23      	ldr	r3, [pc, #140]	@ (8001e98 <HAL_TIM_MspPostInit+0xb4>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	4a22      	ldr	r2, [pc, #136]	@ (8001e98 <HAL_TIM_MspPostInit+0xb4>)
 8001e10:	f043 0310 	orr.w	r3, r3, #16
 8001e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e16:	4b20      	ldr	r3, [pc, #128]	@ (8001e98 <HAL_TIM_MspPostInit+0xb4>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	f003 0310 	and.w	r3, r3, #16
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ENA_Pin;
 8001e22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e30:	2300      	movs	r3, #0
 8001e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e34:	2301      	movs	r3, #1
 8001e36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ENA_GPIO_Port, &GPIO_InitStruct);
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4817      	ldr	r0, [pc, #92]	@ (8001e9c <HAL_TIM_MspPostInit+0xb8>)
 8001e40:	f000 fb02 	bl	8002448 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e44:	e022      	b.n	8001e8c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e4e:	d11d      	bne.n	8001e8c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	4b10      	ldr	r3, [pc, #64]	@ (8001e98 <HAL_TIM_MspPostInit+0xb4>)
 8001e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e58:	4a0f      	ldr	r2, [pc, #60]	@ (8001e98 <HAL_TIM_MspPostInit+0xb4>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e60:	4b0d      	ldr	r3, [pc, #52]	@ (8001e98 <HAL_TIM_MspPostInit+0xb4>)
 8001e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENB_Pin;
 8001e6c:	2320      	movs	r3, #32
 8001e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ENB_GPIO_Port, &GPIO_InitStruct);
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	4619      	mov	r1, r3
 8001e86:	4806      	ldr	r0, [pc, #24]	@ (8001ea0 <HAL_TIM_MspPostInit+0xbc>)
 8001e88:	f000 fade 	bl	8002448 <HAL_GPIO_Init>
}
 8001e8c:	bf00      	nop
 8001e8e:	3728      	adds	r7, #40	@ 0x28
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40010000 	.word	0x40010000
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40020000 	.word	0x40020000

08001ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <NMI_Handler+0x4>

08001eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <HardFault_Handler+0x4>

08001eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <MemManage_Handler+0x4>

08001ebc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <BusFault_Handler+0x4>

08001ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <UsageFault_Handler+0x4>

08001ecc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001efa:	f000 f94f 	bl	800219c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f08:	4802      	ldr	r0, [pc, #8]	@ (8001f14 <TIM4_IRQHandler+0x10>)
 8001f0a:	f003 fe63 	bl	8005bd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000428 	.word	0x20000428

08001f18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001f1c:	4802      	ldr	r0, [pc, #8]	@ (8001f28 <OTG_FS_IRQHandler+0x10>)
 8001f1e:	f001 fdb1 	bl	8003a84 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20001af4 	.word	0x20001af4

08001f2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return 1;
 8001f30:	2301      	movs	r3, #1
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_kill>:

int _kill(int pid, int sig)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f46:	f009 fbe5 	bl	800b714 <__errno>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2216      	movs	r2, #22
 8001f4e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <_exit>:

void _exit (int status)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f64:	f04f 31ff 	mov.w	r1, #4294967295
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f7ff ffe7 	bl	8001f3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f6e:	bf00      	nop
 8001f70:	e7fd      	b.n	8001f6e <_exit+0x12>

08001f72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b086      	sub	sp, #24
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	60f8      	str	r0, [r7, #12]
 8001f7a:	60b9      	str	r1, [r7, #8]
 8001f7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7e:	2300      	movs	r3, #0
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	e00a      	b.n	8001f9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f84:	f3af 8000 	nop.w
 8001f88:	4601      	mov	r1, r0
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	1c5a      	adds	r2, r3, #1
 8001f8e:	60ba      	str	r2, [r7, #8]
 8001f90:	b2ca      	uxtb	r2, r1
 8001f92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	3301      	adds	r3, #1
 8001f98:	617b      	str	r3, [r7, #20]
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	dbf0      	blt.n	8001f84 <_read+0x12>
  }

  return len;
 8001fa2:	687b      	ldr	r3, [r7, #4]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3718      	adds	r7, #24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <_close>:
  }
  return len;
}

int _close(int file)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fd4:	605a      	str	r2, [r3, #4]
  return 0;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <_isatty>:

int _isatty(int file)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fec:	2301      	movs	r3, #1
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b085      	sub	sp, #20
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	60f8      	str	r0, [r7, #12]
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3714      	adds	r7, #20
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800201c:	4a14      	ldr	r2, [pc, #80]	@ (8002070 <_sbrk+0x5c>)
 800201e:	4b15      	ldr	r3, [pc, #84]	@ (8002074 <_sbrk+0x60>)
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002028:	4b13      	ldr	r3, [pc, #76]	@ (8002078 <_sbrk+0x64>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d102      	bne.n	8002036 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002030:	4b11      	ldr	r3, [pc, #68]	@ (8002078 <_sbrk+0x64>)
 8002032:	4a12      	ldr	r2, [pc, #72]	@ (800207c <_sbrk+0x68>)
 8002034:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002036:	4b10      	ldr	r3, [pc, #64]	@ (8002078 <_sbrk+0x64>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4413      	add	r3, r2
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	429a      	cmp	r2, r3
 8002042:	d207      	bcs.n	8002054 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002044:	f009 fb66 	bl	800b714 <__errno>
 8002048:	4603      	mov	r3, r0
 800204a:	220c      	movs	r2, #12
 800204c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800204e:	f04f 33ff 	mov.w	r3, #4294967295
 8002052:	e009      	b.n	8002068 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002054:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <_sbrk+0x64>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800205a:	4b07      	ldr	r3, [pc, #28]	@ (8002078 <_sbrk+0x64>)
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4413      	add	r3, r2
 8002062:	4a05      	ldr	r2, [pc, #20]	@ (8002078 <_sbrk+0x64>)
 8002064:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002066:	68fb      	ldr	r3, [r7, #12]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20020000 	.word	0x20020000
 8002074:	00000400 	.word	0x00000400
 8002078:	2000060c 	.word	0x2000060c
 800207c:	20002348 	.word	0x20002348

08002080 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002084:	4b06      	ldr	r3, [pc, #24]	@ (80020a0 <SystemInit+0x20>)
 8002086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800208a:	4a05      	ldr	r2, [pc, #20]	@ (80020a0 <SystemInit+0x20>)
 800208c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002090:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020a8:	f7ff ffea 	bl	8002080 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020ac:	480c      	ldr	r0, [pc, #48]	@ (80020e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020ae:	490d      	ldr	r1, [pc, #52]	@ (80020e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020b0:	4a0d      	ldr	r2, [pc, #52]	@ (80020e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020b4:	e002      	b.n	80020bc <LoopCopyDataInit>

080020b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ba:	3304      	adds	r3, #4

080020bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020c0:	d3f9      	bcc.n	80020b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020c2:	4a0a      	ldr	r2, [pc, #40]	@ (80020ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020c4:	4c0a      	ldr	r4, [pc, #40]	@ (80020f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c8:	e001      	b.n	80020ce <LoopFillZerobss>

080020ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020cc:	3204      	adds	r2, #4

080020ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020d0:	d3fb      	bcc.n	80020ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020d2:	f009 fb25 	bl	800b720 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020d6:	f7fe ff4f 	bl	8000f78 <main>
  bx  lr    
 80020da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80020dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020e4:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 80020e8:	0800d7c4 	.word	0x0800d7c4
  ldr r2, =_sbss
 80020ec:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 80020f0:	20002344 	.word	0x20002344

080020f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020f4:	e7fe      	b.n	80020f4 <ADC_IRQHandler>
	...

080020f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002138 <HAL_Init+0x40>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a0d      	ldr	r2, [pc, #52]	@ (8002138 <HAL_Init+0x40>)
 8002102:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002106:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002108:	4b0b      	ldr	r3, [pc, #44]	@ (8002138 <HAL_Init+0x40>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a0a      	ldr	r2, [pc, #40]	@ (8002138 <HAL_Init+0x40>)
 800210e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002112:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002114:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <HAL_Init+0x40>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a07      	ldr	r2, [pc, #28]	@ (8002138 <HAL_Init+0x40>)
 800211a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800211e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002120:	2003      	movs	r0, #3
 8002122:	f000 f94f 	bl	80023c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002126:	200f      	movs	r0, #15
 8002128:	f000 f808 	bl	800213c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800212c:	f7ff fd1c 	bl	8001b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40023c00 	.word	0x40023c00

0800213c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002144:	4b12      	ldr	r3, [pc, #72]	@ (8002190 <HAL_InitTick+0x54>)
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	4b12      	ldr	r3, [pc, #72]	@ (8002194 <HAL_InitTick+0x58>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	4619      	mov	r1, r3
 800214e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002152:	fbb3 f3f1 	udiv	r3, r3, r1
 8002156:	fbb2 f3f3 	udiv	r3, r2, r3
 800215a:	4618      	mov	r0, r3
 800215c:	f000 f967 	bl	800242e <HAL_SYSTICK_Config>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e00e      	b.n	8002188 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b0f      	cmp	r3, #15
 800216e:	d80a      	bhi.n	8002186 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002170:	2200      	movs	r2, #0
 8002172:	6879      	ldr	r1, [r7, #4]
 8002174:	f04f 30ff 	mov.w	r0, #4294967295
 8002178:	f000 f92f 	bl	80023da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800217c:	4a06      	ldr	r2, [pc, #24]	@ (8002198 <HAL_InitTick+0x5c>)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002182:	2300      	movs	r3, #0
 8002184:	e000      	b.n	8002188 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
}
 8002188:	4618      	mov	r0, r3
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	20000018 	.word	0x20000018
 8002194:	20000020 	.word	0x20000020
 8002198:	2000001c 	.word	0x2000001c

0800219c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021a0:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <HAL_IncTick+0x20>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	461a      	mov	r2, r3
 80021a6:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <HAL_IncTick+0x24>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4413      	add	r3, r2
 80021ac:	4a04      	ldr	r2, [pc, #16]	@ (80021c0 <HAL_IncTick+0x24>)
 80021ae:	6013      	str	r3, [r2, #0]
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	20000020 	.word	0x20000020
 80021c0:	20000610 	.word	0x20000610

080021c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return uwTick;
 80021c8:	4b03      	ldr	r3, [pc, #12]	@ (80021d8 <HAL_GetTick+0x14>)
 80021ca:	681b      	ldr	r3, [r3, #0]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	20000610 	.word	0x20000610

080021dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021e4:	f7ff ffee 	bl	80021c4 <HAL_GetTick>
 80021e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f4:	d005      	beq.n	8002202 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <HAL_Delay+0x44>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	461a      	mov	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4413      	add	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002202:	bf00      	nop
 8002204:	f7ff ffde 	bl	80021c4 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	429a      	cmp	r2, r3
 8002212:	d8f7      	bhi.n	8002204 <HAL_Delay+0x28>
  {
  }
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000020 	.word	0x20000020

08002224 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002234:	4b0c      	ldr	r3, [pc, #48]	@ (8002268 <__NVIC_SetPriorityGrouping+0x44>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800223a:	68ba      	ldr	r2, [r7, #8]
 800223c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002240:	4013      	ands	r3, r2
 8002242:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800224c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002250:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002254:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002256:	4a04      	ldr	r2, [pc, #16]	@ (8002268 <__NVIC_SetPriorityGrouping+0x44>)
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	60d3      	str	r3, [r2, #12]
}
 800225c:	bf00      	nop
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	e000ed00 	.word	0xe000ed00

0800226c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002270:	4b04      	ldr	r3, [pc, #16]	@ (8002284 <__NVIC_GetPriorityGrouping+0x18>)
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	0a1b      	lsrs	r3, r3, #8
 8002276:	f003 0307 	and.w	r3, r3, #7
}
 800227a:	4618      	mov	r0, r3
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	e000ed00 	.word	0xe000ed00

08002288 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	4603      	mov	r3, r0
 8002290:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002296:	2b00      	cmp	r3, #0
 8002298:	db0b      	blt.n	80022b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	f003 021f 	and.w	r2, r3, #31
 80022a0:	4907      	ldr	r1, [pc, #28]	@ (80022c0 <__NVIC_EnableIRQ+0x38>)
 80022a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a6:	095b      	lsrs	r3, r3, #5
 80022a8:	2001      	movs	r0, #1
 80022aa:	fa00 f202 	lsl.w	r2, r0, r2
 80022ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	e000e100 	.word	0xe000e100

080022c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	6039      	str	r1, [r7, #0]
 80022ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	db0a      	blt.n	80022ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	b2da      	uxtb	r2, r3
 80022dc:	490c      	ldr	r1, [pc, #48]	@ (8002310 <__NVIC_SetPriority+0x4c>)
 80022de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e2:	0112      	lsls	r2, r2, #4
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	440b      	add	r3, r1
 80022e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ec:	e00a      	b.n	8002304 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	4908      	ldr	r1, [pc, #32]	@ (8002314 <__NVIC_SetPriority+0x50>)
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	f003 030f 	and.w	r3, r3, #15
 80022fa:	3b04      	subs	r3, #4
 80022fc:	0112      	lsls	r2, r2, #4
 80022fe:	b2d2      	uxtb	r2, r2
 8002300:	440b      	add	r3, r1
 8002302:	761a      	strb	r2, [r3, #24]
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	e000e100 	.word	0xe000e100
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002318:	b480      	push	{r7}
 800231a:	b089      	sub	sp, #36	@ 0x24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f003 0307 	and.w	r3, r3, #7
 800232a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f1c3 0307 	rsb	r3, r3, #7
 8002332:	2b04      	cmp	r3, #4
 8002334:	bf28      	it	cs
 8002336:	2304      	movcs	r3, #4
 8002338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	3304      	adds	r3, #4
 800233e:	2b06      	cmp	r3, #6
 8002340:	d902      	bls.n	8002348 <NVIC_EncodePriority+0x30>
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	3b03      	subs	r3, #3
 8002346:	e000      	b.n	800234a <NVIC_EncodePriority+0x32>
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800234c:	f04f 32ff 	mov.w	r2, #4294967295
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43da      	mvns	r2, r3
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	401a      	ands	r2, r3
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002360:	f04f 31ff 	mov.w	r1, #4294967295
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	fa01 f303 	lsl.w	r3, r1, r3
 800236a:	43d9      	mvns	r1, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002370:	4313      	orrs	r3, r2
         );
}
 8002372:	4618      	mov	r0, r3
 8002374:	3724      	adds	r7, #36	@ 0x24
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
	...

08002380 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3b01      	subs	r3, #1
 800238c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002390:	d301      	bcc.n	8002396 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002392:	2301      	movs	r3, #1
 8002394:	e00f      	b.n	80023b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002396:	4a0a      	ldr	r2, [pc, #40]	@ (80023c0 <SysTick_Config+0x40>)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3b01      	subs	r3, #1
 800239c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800239e:	210f      	movs	r1, #15
 80023a0:	f04f 30ff 	mov.w	r0, #4294967295
 80023a4:	f7ff ff8e 	bl	80022c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a8:	4b05      	ldr	r3, [pc, #20]	@ (80023c0 <SysTick_Config+0x40>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ae:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <SysTick_Config+0x40>)
 80023b0:	2207      	movs	r2, #7
 80023b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	e000e010 	.word	0xe000e010

080023c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f7ff ff29 	bl	8002224 <__NVIC_SetPriorityGrouping>
}
 80023d2:	bf00      	nop
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023da:	b580      	push	{r7, lr}
 80023dc:	b086      	sub	sp, #24
 80023de:	af00      	add	r7, sp, #0
 80023e0:	4603      	mov	r3, r0
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	607a      	str	r2, [r7, #4]
 80023e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023ec:	f7ff ff3e 	bl	800226c <__NVIC_GetPriorityGrouping>
 80023f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	68b9      	ldr	r1, [r7, #8]
 80023f6:	6978      	ldr	r0, [r7, #20]
 80023f8:	f7ff ff8e 	bl	8002318 <NVIC_EncodePriority>
 80023fc:	4602      	mov	r2, r0
 80023fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff ff5d 	bl	80022c4 <__NVIC_SetPriority>
}
 800240a:	bf00      	nop
 800240c:	3718      	adds	r7, #24
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b082      	sub	sp, #8
 8002416:	af00      	add	r7, sp, #0
 8002418:	4603      	mov	r3, r0
 800241a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800241c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff ff31 	bl	8002288 <__NVIC_EnableIRQ>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b082      	sub	sp, #8
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff ffa2 	bl	8002380 <SysTick_Config>
 800243c:	4603      	mov	r3, r0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002448:	b480      	push	{r7}
 800244a:	b089      	sub	sp, #36	@ 0x24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002456:	2300      	movs	r3, #0
 8002458:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800245a:	2300      	movs	r3, #0
 800245c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800245e:	2300      	movs	r3, #0
 8002460:	61fb      	str	r3, [r7, #28]
 8002462:	e16b      	b.n	800273c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002464:	2201      	movs	r2, #1
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	697a      	ldr	r2, [r7, #20]
 8002474:	4013      	ands	r3, r2
 8002476:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	429a      	cmp	r2, r3
 800247e:	f040 815a 	bne.w	8002736 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f003 0303 	and.w	r3, r3, #3
 800248a:	2b01      	cmp	r3, #1
 800248c:	d005      	beq.n	800249a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002496:	2b02      	cmp	r3, #2
 8002498:	d130      	bne.n	80024fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	2203      	movs	r2, #3
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	43db      	mvns	r3, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4013      	ands	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	fa02 f303 	lsl.w	r3, r2, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024d0:	2201      	movs	r2, #1
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	091b      	lsrs	r3, r3, #4
 80024e6:	f003 0201 	and.w	r2, r3, #1
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0303 	and.w	r3, r3, #3
 8002504:	2b03      	cmp	r3, #3
 8002506:	d017      	beq.n	8002538 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	2203      	movs	r2, #3
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	4013      	ands	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4313      	orrs	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0303 	and.w	r3, r3, #3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d123      	bne.n	800258c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	08da      	lsrs	r2, r3, #3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3208      	adds	r2, #8
 800254c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002550:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	220f      	movs	r2, #15
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	43db      	mvns	r3, r3
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	4013      	ands	r3, r2
 8002566:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	691a      	ldr	r2, [r3, #16]
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	4313      	orrs	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	08da      	lsrs	r2, r3, #3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3208      	adds	r2, #8
 8002586:	69b9      	ldr	r1, [r7, #24]
 8002588:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	2203      	movs	r2, #3
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	43db      	mvns	r3, r3
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4013      	ands	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f003 0203 	and.w	r2, r3, #3
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 80b4 	beq.w	8002736 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	4b60      	ldr	r3, [pc, #384]	@ (8002754 <HAL_GPIO_Init+0x30c>)
 80025d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d6:	4a5f      	ldr	r2, [pc, #380]	@ (8002754 <HAL_GPIO_Init+0x30c>)
 80025d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025de:	4b5d      	ldr	r3, [pc, #372]	@ (8002754 <HAL_GPIO_Init+0x30c>)
 80025e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025ea:	4a5b      	ldr	r2, [pc, #364]	@ (8002758 <HAL_GPIO_Init+0x310>)
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	089b      	lsrs	r3, r3, #2
 80025f0:	3302      	adds	r3, #2
 80025f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	f003 0303 	and.w	r3, r3, #3
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	220f      	movs	r2, #15
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a52      	ldr	r2, [pc, #328]	@ (800275c <HAL_GPIO_Init+0x314>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d02b      	beq.n	800266e <HAL_GPIO_Init+0x226>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a51      	ldr	r2, [pc, #324]	@ (8002760 <HAL_GPIO_Init+0x318>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d025      	beq.n	800266a <HAL_GPIO_Init+0x222>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a50      	ldr	r2, [pc, #320]	@ (8002764 <HAL_GPIO_Init+0x31c>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d01f      	beq.n	8002666 <HAL_GPIO_Init+0x21e>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a4f      	ldr	r2, [pc, #316]	@ (8002768 <HAL_GPIO_Init+0x320>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d019      	beq.n	8002662 <HAL_GPIO_Init+0x21a>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a4e      	ldr	r2, [pc, #312]	@ (800276c <HAL_GPIO_Init+0x324>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d013      	beq.n	800265e <HAL_GPIO_Init+0x216>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a4d      	ldr	r2, [pc, #308]	@ (8002770 <HAL_GPIO_Init+0x328>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d00d      	beq.n	800265a <HAL_GPIO_Init+0x212>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a4c      	ldr	r2, [pc, #304]	@ (8002774 <HAL_GPIO_Init+0x32c>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d007      	beq.n	8002656 <HAL_GPIO_Init+0x20e>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a4b      	ldr	r2, [pc, #300]	@ (8002778 <HAL_GPIO_Init+0x330>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d101      	bne.n	8002652 <HAL_GPIO_Init+0x20a>
 800264e:	2307      	movs	r3, #7
 8002650:	e00e      	b.n	8002670 <HAL_GPIO_Init+0x228>
 8002652:	2308      	movs	r3, #8
 8002654:	e00c      	b.n	8002670 <HAL_GPIO_Init+0x228>
 8002656:	2306      	movs	r3, #6
 8002658:	e00a      	b.n	8002670 <HAL_GPIO_Init+0x228>
 800265a:	2305      	movs	r3, #5
 800265c:	e008      	b.n	8002670 <HAL_GPIO_Init+0x228>
 800265e:	2304      	movs	r3, #4
 8002660:	e006      	b.n	8002670 <HAL_GPIO_Init+0x228>
 8002662:	2303      	movs	r3, #3
 8002664:	e004      	b.n	8002670 <HAL_GPIO_Init+0x228>
 8002666:	2302      	movs	r3, #2
 8002668:	e002      	b.n	8002670 <HAL_GPIO_Init+0x228>
 800266a:	2301      	movs	r3, #1
 800266c:	e000      	b.n	8002670 <HAL_GPIO_Init+0x228>
 800266e:	2300      	movs	r3, #0
 8002670:	69fa      	ldr	r2, [r7, #28]
 8002672:	f002 0203 	and.w	r2, r2, #3
 8002676:	0092      	lsls	r2, r2, #2
 8002678:	4093      	lsls	r3, r2
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	4313      	orrs	r3, r2
 800267e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002680:	4935      	ldr	r1, [pc, #212]	@ (8002758 <HAL_GPIO_Init+0x310>)
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	089b      	lsrs	r3, r3, #2
 8002686:	3302      	adds	r3, #2
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800268e:	4b3b      	ldr	r3, [pc, #236]	@ (800277c <HAL_GPIO_Init+0x334>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	43db      	mvns	r3, r3
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	4013      	ands	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026b2:	4a32      	ldr	r2, [pc, #200]	@ (800277c <HAL_GPIO_Init+0x334>)
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026b8:	4b30      	ldr	r3, [pc, #192]	@ (800277c <HAL_GPIO_Init+0x334>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	43db      	mvns	r3, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	4013      	ands	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026dc:	4a27      	ldr	r2, [pc, #156]	@ (800277c <HAL_GPIO_Init+0x334>)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026e2:	4b26      	ldr	r3, [pc, #152]	@ (800277c <HAL_GPIO_Init+0x334>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	43db      	mvns	r3, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4013      	ands	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	4313      	orrs	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002706:	4a1d      	ldr	r2, [pc, #116]	@ (800277c <HAL_GPIO_Init+0x334>)
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800270c:	4b1b      	ldr	r3, [pc, #108]	@ (800277c <HAL_GPIO_Init+0x334>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	4313      	orrs	r3, r2
 800272e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002730:	4a12      	ldr	r2, [pc, #72]	@ (800277c <HAL_GPIO_Init+0x334>)
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3301      	adds	r3, #1
 800273a:	61fb      	str	r3, [r7, #28]
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	2b0f      	cmp	r3, #15
 8002740:	f67f ae90 	bls.w	8002464 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002744:	bf00      	nop
 8002746:	bf00      	nop
 8002748:	3724      	adds	r7, #36	@ 0x24
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40023800 	.word	0x40023800
 8002758:	40013800 	.word	0x40013800
 800275c:	40020000 	.word	0x40020000
 8002760:	40020400 	.word	0x40020400
 8002764:	40020800 	.word	0x40020800
 8002768:	40020c00 	.word	0x40020c00
 800276c:	40021000 	.word	0x40021000
 8002770:	40021400 	.word	0x40021400
 8002774:	40021800 	.word	0x40021800
 8002778:	40021c00 	.word	0x40021c00
 800277c:	40013c00 	.word	0x40013c00

08002780 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	460b      	mov	r3, r1
 800278a:	807b      	strh	r3, [r7, #2]
 800278c:	4613      	mov	r3, r2
 800278e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002790:	787b      	ldrb	r3, [r7, #1]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002796:	887a      	ldrh	r2, [r7, #2]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800279c:	e003      	b.n	80027a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800279e:	887b      	ldrh	r3, [r7, #2]
 80027a0:	041a      	lsls	r2, r3, #16
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	619a      	str	r2, [r3, #24]
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
	...

080027b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e12b      	b.n	8002a1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d106      	bne.n	80027e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7ff f9ec 	bl	8001bb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2224      	movs	r2, #36	@ 0x24
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0201 	bic.w	r2, r2, #1
 80027f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002806:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002816:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002818:	f002 feb2 	bl	8005580 <HAL_RCC_GetPCLK1Freq>
 800281c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	4a81      	ldr	r2, [pc, #516]	@ (8002a28 <HAL_I2C_Init+0x274>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d807      	bhi.n	8002838 <HAL_I2C_Init+0x84>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4a80      	ldr	r2, [pc, #512]	@ (8002a2c <HAL_I2C_Init+0x278>)
 800282c:	4293      	cmp	r3, r2
 800282e:	bf94      	ite	ls
 8002830:	2301      	movls	r3, #1
 8002832:	2300      	movhi	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	e006      	b.n	8002846 <HAL_I2C_Init+0x92>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4a7d      	ldr	r2, [pc, #500]	@ (8002a30 <HAL_I2C_Init+0x27c>)
 800283c:	4293      	cmp	r3, r2
 800283e:	bf94      	ite	ls
 8002840:	2301      	movls	r3, #1
 8002842:	2300      	movhi	r3, #0
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e0e7      	b.n	8002a1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	4a78      	ldr	r2, [pc, #480]	@ (8002a34 <HAL_I2C_Init+0x280>)
 8002852:	fba2 2303 	umull	r2, r3, r2, r3
 8002856:	0c9b      	lsrs	r3, r3, #18
 8002858:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	4a6a      	ldr	r2, [pc, #424]	@ (8002a28 <HAL_I2C_Init+0x274>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d802      	bhi.n	8002888 <HAL_I2C_Init+0xd4>
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	3301      	adds	r3, #1
 8002886:	e009      	b.n	800289c <HAL_I2C_Init+0xe8>
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800288e:	fb02 f303 	mul.w	r3, r2, r3
 8002892:	4a69      	ldr	r2, [pc, #420]	@ (8002a38 <HAL_I2C_Init+0x284>)
 8002894:	fba2 2303 	umull	r2, r3, r2, r3
 8002898:	099b      	lsrs	r3, r3, #6
 800289a:	3301      	adds	r3, #1
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6812      	ldr	r2, [r2, #0]
 80028a0:	430b      	orrs	r3, r1
 80028a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80028ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	495c      	ldr	r1, [pc, #368]	@ (8002a28 <HAL_I2C_Init+0x274>)
 80028b8:	428b      	cmp	r3, r1
 80028ba:	d819      	bhi.n	80028f0 <HAL_I2C_Init+0x13c>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1e59      	subs	r1, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80028ca:	1c59      	adds	r1, r3, #1
 80028cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80028d0:	400b      	ands	r3, r1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00a      	beq.n	80028ec <HAL_I2C_Init+0x138>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	1e59      	subs	r1, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80028e4:	3301      	adds	r3, #1
 80028e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ea:	e051      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 80028ec:	2304      	movs	r3, #4
 80028ee:	e04f      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d111      	bne.n	800291c <HAL_I2C_Init+0x168>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	1e58      	subs	r0, r3, #1
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	440b      	add	r3, r1
 8002906:	fbb0 f3f3 	udiv	r3, r0, r3
 800290a:	3301      	adds	r3, #1
 800290c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002910:	2b00      	cmp	r3, #0
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	e012      	b.n	8002942 <HAL_I2C_Init+0x18e>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	1e58      	subs	r0, r3, #1
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6859      	ldr	r1, [r3, #4]
 8002924:	460b      	mov	r3, r1
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	0099      	lsls	r1, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002932:	3301      	adds	r3, #1
 8002934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002938:	2b00      	cmp	r3, #0
 800293a:	bf0c      	ite	eq
 800293c:	2301      	moveq	r3, #1
 800293e:	2300      	movne	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <HAL_I2C_Init+0x196>
 8002946:	2301      	movs	r3, #1
 8002948:	e022      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10e      	bne.n	8002970 <HAL_I2C_Init+0x1bc>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	1e58      	subs	r0, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6859      	ldr	r1, [r3, #4]
 800295a:	460b      	mov	r3, r1
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	440b      	add	r3, r1
 8002960:	fbb0 f3f3 	udiv	r3, r0, r3
 8002964:	3301      	adds	r3, #1
 8002966:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800296a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800296e:	e00f      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	1e58      	subs	r0, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6859      	ldr	r1, [r3, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	440b      	add	r3, r1
 800297e:	0099      	lsls	r1, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	fbb0 f3f3 	udiv	r3, r0, r3
 8002986:	3301      	adds	r3, #1
 8002988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800298c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	6809      	ldr	r1, [r1, #0]
 8002994:	4313      	orrs	r3, r2
 8002996:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	69da      	ldr	r2, [r3, #28]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80029be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6911      	ldr	r1, [r2, #16]
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	68d2      	ldr	r2, [r2, #12]
 80029ca:	4311      	orrs	r1, r2
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6812      	ldr	r2, [r2, #0]
 80029d0:	430b      	orrs	r3, r1
 80029d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	695a      	ldr	r2, [r3, #20]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	000186a0 	.word	0x000186a0
 8002a2c:	001e847f 	.word	0x001e847f
 8002a30:	003d08ff 	.word	0x003d08ff
 8002a34:	431bde83 	.word	0x431bde83
 8002a38:	10624dd3 	.word	0x10624dd3

08002a3c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af02      	add	r7, sp, #8
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	4608      	mov	r0, r1
 8002a46:	4611      	mov	r1, r2
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	817b      	strh	r3, [r7, #10]
 8002a4e:	460b      	mov	r3, r1
 8002a50:	813b      	strh	r3, [r7, #8]
 8002a52:	4613      	mov	r3, r2
 8002a54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a56:	f7ff fbb5 	bl	80021c4 <HAL_GetTick>
 8002a5a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	f040 80d9 	bne.w	8002c1c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	2319      	movs	r3, #25
 8002a70:	2201      	movs	r2, #1
 8002a72:	496d      	ldr	r1, [pc, #436]	@ (8002c28 <HAL_I2C_Mem_Write+0x1ec>)
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f000 fc8b 	bl	8003390 <I2C_WaitOnFlagUntilTimeout>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002a80:	2302      	movs	r3, #2
 8002a82:	e0cc      	b.n	8002c1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d101      	bne.n	8002a92 <HAL_I2C_Mem_Write+0x56>
 8002a8e:	2302      	movs	r3, #2
 8002a90:	e0c5      	b.n	8002c1e <HAL_I2C_Mem_Write+0x1e2>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d007      	beq.n	8002ab8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f042 0201 	orr.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ac6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2221      	movs	r2, #33	@ 0x21
 8002acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2240      	movs	r2, #64	@ 0x40
 8002ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6a3a      	ldr	r2, [r7, #32]
 8002ae2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ae8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4a4d      	ldr	r2, [pc, #308]	@ (8002c2c <HAL_I2C_Mem_Write+0x1f0>)
 8002af8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002afa:	88f8      	ldrh	r0, [r7, #6]
 8002afc:	893a      	ldrh	r2, [r7, #8]
 8002afe:	8979      	ldrh	r1, [r7, #10]
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	4603      	mov	r3, r0
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f000 fac2 	bl	8003094 <I2C_RequestMemoryWrite>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d052      	beq.n	8002bbc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e081      	b.n	8002c1e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b1e:	68f8      	ldr	r0, [r7, #12]
 8002b20:	f000 fd50 	bl	80035c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00d      	beq.n	8002b46 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	2b04      	cmp	r3, #4
 8002b30:	d107      	bne.n	8002b42 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e06b      	b.n	8002c1e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4a:	781a      	ldrb	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b56:	1c5a      	adds	r2, r3, #1
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b60:	3b01      	subs	r3, #1
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b04      	cmp	r3, #4
 8002b82:	d11b      	bne.n	8002bbc <HAL_I2C_Mem_Write+0x180>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d017      	beq.n	8002bbc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b90:	781a      	ldrb	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9c:	1c5a      	adds	r2, r3, #1
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	b29a      	uxth	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1aa      	bne.n	8002b1a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f000 fd43 	bl	8003654 <I2C_WaitOnBTFFlagUntilTimeout>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00d      	beq.n	8002bf0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd8:	2b04      	cmp	r3, #4
 8002bda:	d107      	bne.n	8002bec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e016      	b.n	8002c1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2220      	movs	r2, #32
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	e000      	b.n	8002c1e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002c1c:	2302      	movs	r3, #2
  }
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	00100002 	.word	0x00100002
 8002c2c:	ffff0000 	.word	0xffff0000

08002c30 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b08c      	sub	sp, #48	@ 0x30
 8002c34:	af02      	add	r7, sp, #8
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	4608      	mov	r0, r1
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	4603      	mov	r3, r0
 8002c40:	817b      	strh	r3, [r7, #10]
 8002c42:	460b      	mov	r3, r1
 8002c44:	813b      	strh	r3, [r7, #8]
 8002c46:	4613      	mov	r3, r2
 8002c48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c4a:	f7ff fabb 	bl	80021c4 <HAL_GetTick>
 8002c4e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	f040 8214 	bne.w	8003086 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	2319      	movs	r3, #25
 8002c64:	2201      	movs	r2, #1
 8002c66:	497b      	ldr	r1, [pc, #492]	@ (8002e54 <HAL_I2C_Mem_Read+0x224>)
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 fb91 	bl	8003390 <I2C_WaitOnFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002c74:	2302      	movs	r3, #2
 8002c76:	e207      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <HAL_I2C_Mem_Read+0x56>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e200      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0301 	and.w	r3, r3, #1
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d007      	beq.n	8002cac <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f042 0201 	orr.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2222      	movs	r2, #34	@ 0x22
 8002cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2240      	movs	r2, #64	@ 0x40
 8002cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cd6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002cdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4a5b      	ldr	r2, [pc, #364]	@ (8002e58 <HAL_I2C_Mem_Read+0x228>)
 8002cec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cee:	88f8      	ldrh	r0, [r7, #6]
 8002cf0:	893a      	ldrh	r2, [r7, #8]
 8002cf2:	8979      	ldrh	r1, [r7, #10]
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf6:	9301      	str	r3, [sp, #4]
 8002cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 fa5e 	bl	80031c0 <I2C_RequestMemoryRead>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e1bc      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d113      	bne.n	8002d3e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d16:	2300      	movs	r3, #0
 8002d18:	623b      	str	r3, [r7, #32]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	623b      	str	r3, [r7, #32]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	699b      	ldr	r3, [r3, #24]
 8002d28:	623b      	str	r3, [r7, #32]
 8002d2a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	e190      	b.n	8003060 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d11b      	bne.n	8002d7e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d56:	2300      	movs	r3, #0
 8002d58:	61fb      	str	r3, [r7, #28]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	61fb      	str	r3, [r7, #28]
 8002d6a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	e170      	b.n	8003060 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d11b      	bne.n	8002dbe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d94:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002da4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	61bb      	str	r3, [r7, #24]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	61bb      	str	r3, [r7, #24]
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	e150      	b.n	8003060 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	617b      	str	r3, [r7, #20]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	617b      	str	r3, [r7, #20]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	617b      	str	r3, [r7, #20]
 8002dd2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002dd4:	e144      	b.n	8003060 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	f200 80f1 	bhi.w	8002fc2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d123      	bne.n	8002e30 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002de8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f000 fc79 	bl	80036e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e145      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	691a      	ldr	r2, [r3, #16]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	1c5a      	adds	r2, r3, #1
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	3b01      	subs	r3, #1
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e2e:	e117      	b.n	8003060 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d14e      	bne.n	8002ed6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3a:	9300      	str	r3, [sp, #0]
 8002e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e3e:	2200      	movs	r2, #0
 8002e40:	4906      	ldr	r1, [pc, #24]	@ (8002e5c <HAL_I2C_Mem_Read+0x22c>)
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 faa4 	bl	8003390 <I2C_WaitOnFlagUntilTimeout>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d008      	beq.n	8002e60 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e11a      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
 8002e52:	bf00      	nop
 8002e54:	00100002 	.word	0x00100002
 8002e58:	ffff0000 	.word	0xffff0000
 8002e5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	691a      	ldr	r2, [r3, #16]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e82:	1c5a      	adds	r2, r3, #1
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	691a      	ldr	r2, [r3, #16]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eac:	b2d2      	uxtb	r2, r2
 8002eae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ed4:	e0c4      	b.n	8003060 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed8:	9300      	str	r3, [sp, #0]
 8002eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002edc:	2200      	movs	r2, #0
 8002ede:	496c      	ldr	r1, [pc, #432]	@ (8003090 <HAL_I2C_Mem_Read+0x460>)
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f000 fa55 	bl	8003390 <I2C_WaitOnFlagUntilTimeout>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e0cb      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002efe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	691a      	ldr	r2, [r3, #16]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	b29a      	uxth	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f38:	2200      	movs	r2, #0
 8002f3a:	4955      	ldr	r1, [pc, #340]	@ (8003090 <HAL_I2C_Mem_Read+0x460>)
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 fa27 	bl	8003390 <I2C_WaitOnFlagUntilTimeout>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e09d      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	691a      	ldr	r2, [r3, #16]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f98:	b2d2      	uxtb	r2, r2
 8002f9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	1c5a      	adds	r2, r3, #1
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002faa:	3b01      	subs	r3, #1
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fc0:	e04e      	b.n	8003060 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fc4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 fb8c 	bl	80036e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e058      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	691a      	ldr	r2, [r3, #16]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe0:	b2d2      	uxtb	r2, r2
 8002fe2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe8:	1c5a      	adds	r2, r3, #1
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	3b01      	subs	r3, #1
 8003002:	b29a      	uxth	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	2b04      	cmp	r3, #4
 8003014:	d124      	bne.n	8003060 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800301a:	2b03      	cmp	r3, #3
 800301c:	d107      	bne.n	800302e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800302c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	691a      	ldr	r2, [r3, #16]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	b2d2      	uxtb	r2, r2
 800303a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800304a:	3b01      	subs	r3, #1
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003056:	b29b      	uxth	r3, r3
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003064:	2b00      	cmp	r3, #0
 8003066:	f47f aeb6 	bne.w	8002dd6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2220      	movs	r2, #32
 800306e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e000      	b.n	8003088 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003086:	2302      	movs	r3, #2
  }
}
 8003088:	4618      	mov	r0, r3
 800308a:	3728      	adds	r7, #40	@ 0x28
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	00010004 	.word	0x00010004

08003094 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b088      	sub	sp, #32
 8003098:	af02      	add	r7, sp, #8
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	4608      	mov	r0, r1
 800309e:	4611      	mov	r1, r2
 80030a0:	461a      	mov	r2, r3
 80030a2:	4603      	mov	r3, r0
 80030a4:	817b      	strh	r3, [r7, #10]
 80030a6:	460b      	mov	r3, r1
 80030a8:	813b      	strh	r3, [r7, #8]
 80030aa:	4613      	mov	r3, r2
 80030ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f000 f960 	bl	8003390 <I2C_WaitOnFlagUntilTimeout>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00d      	beq.n	80030f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030e4:	d103      	bne.n	80030ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e05f      	b.n	80031b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030f2:	897b      	ldrh	r3, [r7, #10]
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	461a      	mov	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003100:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003104:	6a3a      	ldr	r2, [r7, #32]
 8003106:	492d      	ldr	r1, [pc, #180]	@ (80031bc <I2C_RequestMemoryWrite+0x128>)
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f000 f9bb 	bl	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e04c      	b.n	80031b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003118:	2300      	movs	r3, #0
 800311a:	617b      	str	r3, [r7, #20]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	695b      	ldr	r3, [r3, #20]
 8003122:	617b      	str	r3, [r7, #20]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	617b      	str	r3, [r7, #20]
 800312c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800312e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003130:	6a39      	ldr	r1, [r7, #32]
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f000 fa46 	bl	80035c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00d      	beq.n	800315a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003142:	2b04      	cmp	r3, #4
 8003144:	d107      	bne.n	8003156 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003154:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e02b      	b.n	80031b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800315a:	88fb      	ldrh	r3, [r7, #6]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d105      	bne.n	800316c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003160:	893b      	ldrh	r3, [r7, #8]
 8003162:	b2da      	uxtb	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	611a      	str	r2, [r3, #16]
 800316a:	e021      	b.n	80031b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800316c:	893b      	ldrh	r3, [r7, #8]
 800316e:	0a1b      	lsrs	r3, r3, #8
 8003170:	b29b      	uxth	r3, r3
 8003172:	b2da      	uxtb	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800317a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800317c:	6a39      	ldr	r1, [r7, #32]
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f000 fa20 	bl	80035c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00d      	beq.n	80031a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	2b04      	cmp	r3, #4
 8003190:	d107      	bne.n	80031a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e005      	b.n	80031b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031a6:	893b      	ldrh	r3, [r7, #8]
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3718      	adds	r7, #24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	00010002 	.word	0x00010002

080031c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b088      	sub	sp, #32
 80031c4:	af02      	add	r7, sp, #8
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	4608      	mov	r0, r1
 80031ca:	4611      	mov	r1, r2
 80031cc:	461a      	mov	r2, r3
 80031ce:	4603      	mov	r3, r0
 80031d0:	817b      	strh	r3, [r7, #10]
 80031d2:	460b      	mov	r3, r1
 80031d4:	813b      	strh	r3, [r7, #8]
 80031d6:	4613      	mov	r3, r2
 80031d8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031e8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	2200      	movs	r2, #0
 8003202:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f000 f8c2 	bl	8003390 <I2C_WaitOnFlagUntilTimeout>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00d      	beq.n	800322e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800321c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003220:	d103      	bne.n	800322a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003228:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e0aa      	b.n	8003384 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800322e:	897b      	ldrh	r3, [r7, #10]
 8003230:	b2db      	uxtb	r3, r3
 8003232:	461a      	mov	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800323c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003240:	6a3a      	ldr	r2, [r7, #32]
 8003242:	4952      	ldr	r1, [pc, #328]	@ (800338c <I2C_RequestMemoryRead+0x1cc>)
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 f91d 	bl	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e097      	b.n	8003384 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003254:	2300      	movs	r3, #0
 8003256:	617b      	str	r3, [r7, #20]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	617b      	str	r3, [r7, #20]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	617b      	str	r3, [r7, #20]
 8003268:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800326a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800326c:	6a39      	ldr	r1, [r7, #32]
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 f9a8 	bl	80035c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00d      	beq.n	8003296 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327e:	2b04      	cmp	r3, #4
 8003280:	d107      	bne.n	8003292 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003290:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e076      	b.n	8003384 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003296:	88fb      	ldrh	r3, [r7, #6]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d105      	bne.n	80032a8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800329c:	893b      	ldrh	r3, [r7, #8]
 800329e:	b2da      	uxtb	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	611a      	str	r2, [r3, #16]
 80032a6:	e021      	b.n	80032ec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80032a8:	893b      	ldrh	r3, [r7, #8]
 80032aa:	0a1b      	lsrs	r3, r3, #8
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032b8:	6a39      	ldr	r1, [r7, #32]
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 f982 	bl	80035c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00d      	beq.n	80032e2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d107      	bne.n	80032de <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e050      	b.n	8003384 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032e2:	893b      	ldrh	r3, [r7, #8]
 80032e4:	b2da      	uxtb	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032ee:	6a39      	ldr	r1, [r7, #32]
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f000 f967 	bl	80035c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d00d      	beq.n	8003318 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003300:	2b04      	cmp	r3, #4
 8003302:	d107      	bne.n	8003314 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003312:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e035      	b.n	8003384 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003326:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332a:	9300      	str	r3, [sp, #0]
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	2200      	movs	r2, #0
 8003330:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 f82b 	bl	8003390 <I2C_WaitOnFlagUntilTimeout>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00d      	beq.n	800335c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800334a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800334e:	d103      	bne.n	8003358 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003356:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e013      	b.n	8003384 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800335c:	897b      	ldrh	r3, [r7, #10]
 800335e:	b2db      	uxtb	r3, r3
 8003360:	f043 0301 	orr.w	r3, r3, #1
 8003364:	b2da      	uxtb	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800336c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336e:	6a3a      	ldr	r2, [r7, #32]
 8003370:	4906      	ldr	r1, [pc, #24]	@ (800338c <I2C_RequestMemoryRead+0x1cc>)
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f000 f886 	bl	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e000      	b.n	8003384 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	00010002 	.word	0x00010002

08003390 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	4613      	mov	r3, r2
 800339e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033a0:	e048      	b.n	8003434 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a8:	d044      	beq.n	8003434 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033aa:	f7fe ff0b 	bl	80021c4 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d302      	bcc.n	80033c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d139      	bne.n	8003434 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	0c1b      	lsrs	r3, r3, #16
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d10d      	bne.n	80033e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	43da      	mvns	r2, r3
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	4013      	ands	r3, r2
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	bf0c      	ite	eq
 80033dc:	2301      	moveq	r3, #1
 80033de:	2300      	movne	r3, #0
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	461a      	mov	r2, r3
 80033e4:	e00c      	b.n	8003400 <I2C_WaitOnFlagUntilTimeout+0x70>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	43da      	mvns	r2, r3
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	4013      	ands	r3, r2
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	bf0c      	ite	eq
 80033f8:	2301      	moveq	r3, #1
 80033fa:	2300      	movne	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	461a      	mov	r2, r3
 8003400:	79fb      	ldrb	r3, [r7, #7]
 8003402:	429a      	cmp	r2, r3
 8003404:	d116      	bne.n	8003434 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2220      	movs	r2, #32
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003420:	f043 0220 	orr.w	r2, r3, #32
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e023      	b.n	800347c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	0c1b      	lsrs	r3, r3, #16
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b01      	cmp	r3, #1
 800343c:	d10d      	bne.n	800345a <I2C_WaitOnFlagUntilTimeout+0xca>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	43da      	mvns	r2, r3
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	4013      	ands	r3, r2
 800344a:	b29b      	uxth	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	bf0c      	ite	eq
 8003450:	2301      	moveq	r3, #1
 8003452:	2300      	movne	r3, #0
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	e00c      	b.n	8003474 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	43da      	mvns	r2, r3
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	4013      	ands	r3, r2
 8003466:	b29b      	uxth	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	bf0c      	ite	eq
 800346c:	2301      	moveq	r3, #1
 800346e:	2300      	movne	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	461a      	mov	r2, r3
 8003474:	79fb      	ldrb	r3, [r7, #7]
 8003476:	429a      	cmp	r2, r3
 8003478:	d093      	beq.n	80033a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800347a:	2300      	movs	r3, #0
}
 800347c:	4618      	mov	r0, r3
 800347e:	3710      	adds	r7, #16
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
 8003490:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003492:	e071      	b.n	8003578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800349e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034a2:	d123      	bne.n	80034ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d8:	f043 0204 	orr.w	r2, r3, #4
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e067      	b.n	80035bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f2:	d041      	beq.n	8003578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f4:	f7fe fe66 	bl	80021c4 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	429a      	cmp	r2, r3
 8003502:	d302      	bcc.n	800350a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d136      	bne.n	8003578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	0c1b      	lsrs	r3, r3, #16
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b01      	cmp	r3, #1
 8003512:	d10c      	bne.n	800352e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	43da      	mvns	r2, r3
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	4013      	ands	r3, r2
 8003520:	b29b      	uxth	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	bf14      	ite	ne
 8003526:	2301      	movne	r3, #1
 8003528:	2300      	moveq	r3, #0
 800352a:	b2db      	uxtb	r3, r3
 800352c:	e00b      	b.n	8003546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	43da      	mvns	r2, r3
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	4013      	ands	r3, r2
 800353a:	b29b      	uxth	r3, r3
 800353c:	2b00      	cmp	r3, #0
 800353e:	bf14      	ite	ne
 8003540:	2301      	movne	r3, #1
 8003542:	2300      	moveq	r3, #0
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d016      	beq.n	8003578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	f043 0220 	orr.w	r2, r3, #32
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e021      	b.n	80035bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	0c1b      	lsrs	r3, r3, #16
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b01      	cmp	r3, #1
 8003580:	d10c      	bne.n	800359c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	43da      	mvns	r2, r3
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	4013      	ands	r3, r2
 800358e:	b29b      	uxth	r3, r3
 8003590:	2b00      	cmp	r3, #0
 8003592:	bf14      	ite	ne
 8003594:	2301      	movne	r3, #1
 8003596:	2300      	moveq	r3, #0
 8003598:	b2db      	uxtb	r3, r3
 800359a:	e00b      	b.n	80035b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	43da      	mvns	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	4013      	ands	r3, r2
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	bf14      	ite	ne
 80035ae:	2301      	movne	r3, #1
 80035b0:	2300      	moveq	r3, #0
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f47f af6d 	bne.w	8003494 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035d0:	e034      	b.n	800363c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f000 f8e3 	bl	800379e <I2C_IsAcknowledgeFailed>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e034      	b.n	800364c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e8:	d028      	beq.n	800363c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ea:	f7fe fdeb 	bl	80021c4 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d302      	bcc.n	8003600 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d11d      	bne.n	800363c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800360a:	2b80      	cmp	r3, #128	@ 0x80
 800360c:	d016      	beq.n	800363c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2220      	movs	r2, #32
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003628:	f043 0220 	orr.w	r2, r3, #32
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e007      	b.n	800364c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003646:	2b80      	cmp	r3, #128	@ 0x80
 8003648:	d1c3      	bne.n	80035d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003660:	e034      	b.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f000 f89b 	bl	800379e <I2C_IsAcknowledgeFailed>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e034      	b.n	80036dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003678:	d028      	beq.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800367a:	f7fe fda3 	bl	80021c4 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	68ba      	ldr	r2, [r7, #8]
 8003686:	429a      	cmp	r2, r3
 8003688:	d302      	bcc.n	8003690 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d11d      	bne.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	f003 0304 	and.w	r3, r3, #4
 800369a:	2b04      	cmp	r3, #4
 800369c:	d016      	beq.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	f043 0220 	orr.w	r2, r3, #32
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e007      	b.n	80036dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	f003 0304 	and.w	r3, r3, #4
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	d1c3      	bne.n	8003662 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036f0:	e049      	b.n	8003786 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	f003 0310 	and.w	r3, r3, #16
 80036fc:	2b10      	cmp	r3, #16
 80036fe:	d119      	bne.n	8003734 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f06f 0210 	mvn.w	r2, #16
 8003708:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e030      	b.n	8003796 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003734:	f7fe fd46 	bl	80021c4 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	429a      	cmp	r2, r3
 8003742:	d302      	bcc.n	800374a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d11d      	bne.n	8003786 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003754:	2b40      	cmp	r3, #64	@ 0x40
 8003756:	d016      	beq.n	8003786 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2220      	movs	r2, #32
 8003762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003772:	f043 0220 	orr.w	r2, r3, #32
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e007      	b.n	8003796 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003790:	2b40      	cmp	r3, #64	@ 0x40
 8003792:	d1ae      	bne.n	80036f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800379e:	b480      	push	{r7}
 80037a0:	b083      	sub	sp, #12
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037b4:	d11b      	bne.n	80037ee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037be:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	f043 0204 	orr.w	r2, r3, #4
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e000      	b.n	80037f0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af02      	add	r7, sp, #8
 8003802:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e101      	b.n	8003a12 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b00      	cmp	r3, #0
 800381e:	d106      	bne.n	800382e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f006 fdbf 	bl	800a3ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2203      	movs	r2, #3
 8003832:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800383c:	d102      	bne.n	8003844 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4618      	mov	r0, r3
 800384a:	f003 f974 	bl	8006b36 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6818      	ldr	r0, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	7c1a      	ldrb	r2, [r3, #16]
 8003856:	f88d 2000 	strb.w	r2, [sp]
 800385a:	3304      	adds	r3, #4
 800385c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800385e:	f003 f853 	bl	8006908 <USB_CoreInit>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d005      	beq.n	8003874 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2202      	movs	r2, #2
 800386c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e0ce      	b.n	8003a12 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2100      	movs	r1, #0
 800387a:	4618      	mov	r0, r3
 800387c:	f003 f96c 	bl	8006b58 <USB_SetCurrentMode>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d005      	beq.n	8003892 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2202      	movs	r2, #2
 800388a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e0bf      	b.n	8003a12 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003892:	2300      	movs	r3, #0
 8003894:	73fb      	strb	r3, [r7, #15]
 8003896:	e04a      	b.n	800392e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003898:	7bfa      	ldrb	r2, [r7, #15]
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	4413      	add	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	3315      	adds	r3, #21
 80038a8:	2201      	movs	r2, #1
 80038aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80038ac:	7bfa      	ldrb	r2, [r7, #15]
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	4613      	mov	r3, r2
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	4413      	add	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	440b      	add	r3, r1
 80038ba:	3314      	adds	r3, #20
 80038bc:	7bfa      	ldrb	r2, [r7, #15]
 80038be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80038c0:	7bfa      	ldrb	r2, [r7, #15]
 80038c2:	7bfb      	ldrb	r3, [r7, #15]
 80038c4:	b298      	uxth	r0, r3
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	4613      	mov	r3, r2
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	332e      	adds	r3, #46	@ 0x2e
 80038d4:	4602      	mov	r2, r0
 80038d6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80038d8:	7bfa      	ldrb	r2, [r7, #15]
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	4413      	add	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	3318      	adds	r3, #24
 80038e8:	2200      	movs	r2, #0
 80038ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	4413      	add	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	331c      	adds	r3, #28
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003900:	7bfa      	ldrb	r2, [r7, #15]
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	4413      	add	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	440b      	add	r3, r1
 800390e:	3320      	adds	r3, #32
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003914:	7bfa      	ldrb	r2, [r7, #15]
 8003916:	6879      	ldr	r1, [r7, #4]
 8003918:	4613      	mov	r3, r2
 800391a:	00db      	lsls	r3, r3, #3
 800391c:	4413      	add	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	440b      	add	r3, r1
 8003922:	3324      	adds	r3, #36	@ 0x24
 8003924:	2200      	movs	r2, #0
 8003926:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	3301      	adds	r3, #1
 800392c:	73fb      	strb	r3, [r7, #15]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	791b      	ldrb	r3, [r3, #4]
 8003932:	7bfa      	ldrb	r2, [r7, #15]
 8003934:	429a      	cmp	r2, r3
 8003936:	d3af      	bcc.n	8003898 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003938:	2300      	movs	r3, #0
 800393a:	73fb      	strb	r3, [r7, #15]
 800393c:	e044      	b.n	80039c8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800393e:	7bfa      	ldrb	r2, [r7, #15]
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	4413      	add	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003950:	2200      	movs	r2, #0
 8003952:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003954:	7bfa      	ldrb	r2, [r7, #15]
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	4613      	mov	r3, r2
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	4413      	add	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	440b      	add	r3, r1
 8003962:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003966:	7bfa      	ldrb	r2, [r7, #15]
 8003968:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800396a:	7bfa      	ldrb	r2, [r7, #15]
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	4413      	add	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	440b      	add	r3, r1
 8003978:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800397c:	2200      	movs	r2, #0
 800397e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003980:	7bfa      	ldrb	r2, [r7, #15]
 8003982:	6879      	ldr	r1, [r7, #4]
 8003984:	4613      	mov	r3, r2
 8003986:	00db      	lsls	r3, r3, #3
 8003988:	4413      	add	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	440b      	add	r3, r1
 800398e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003992:	2200      	movs	r2, #0
 8003994:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003996:	7bfa      	ldrb	r2, [r7, #15]
 8003998:	6879      	ldr	r1, [r7, #4]
 800399a:	4613      	mov	r3, r2
 800399c:	00db      	lsls	r3, r3, #3
 800399e:	4413      	add	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	440b      	add	r3, r1
 80039a4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80039a8:	2200      	movs	r2, #0
 80039aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039ac:	7bfa      	ldrb	r2, [r7, #15]
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	4613      	mov	r3, r2
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	4413      	add	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	440b      	add	r3, r1
 80039ba:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	3301      	adds	r3, #1
 80039c6:	73fb      	strb	r3, [r7, #15]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	791b      	ldrb	r3, [r3, #4]
 80039cc:	7bfa      	ldrb	r2, [r7, #15]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d3b5      	bcc.n	800393e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6818      	ldr	r0, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	7c1a      	ldrb	r2, [r3, #16]
 80039da:	f88d 2000 	strb.w	r2, [sp]
 80039de:	3304      	adds	r3, #4
 80039e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039e2:	f003 f905 	bl	8006bf0 <USB_DevInit>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d005      	beq.n	80039f8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2202      	movs	r2, #2
 80039f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e00c      	b.n	8003a12 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f004 f94f 	bl	8007cae <USB_DevDisconnect>

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b084      	sub	sp, #16
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_PCD_Start+0x1c>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e022      	b.n	8003a7c <HAL_PCD_Start+0x62>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d009      	beq.n	8003a5e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d105      	bne.n	8003a5e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a56:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f003 f856 	bl	8006b14 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f004 f8fd 	bl	8007c6c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003a84:	b590      	push	{r4, r7, lr}
 8003a86:	b08d      	sub	sp, #52	@ 0x34
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a92:	6a3b      	ldr	r3, [r7, #32]
 8003a94:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f004 f9bb 	bl	8007e16 <USB_GetMode>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f040 848c 	bne.w	80043c0 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f004 f91f 	bl	8007cf0 <USB_ReadInterrupts>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 8482 	beq.w	80043be <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	0a1b      	lsrs	r3, r3, #8
 8003ac4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f004 f90c 	bl	8007cf0 <USB_ReadInterrupts>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d107      	bne.n	8003af2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695a      	ldr	r2, [r3, #20]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f002 0202 	and.w	r2, r2, #2
 8003af0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f004 f8fa 	bl	8007cf0 <USB_ReadInterrupts>
 8003afc:	4603      	mov	r3, r0
 8003afe:	f003 0310 	and.w	r3, r3, #16
 8003b02:	2b10      	cmp	r3, #16
 8003b04:	d161      	bne.n	8003bca <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	699a      	ldr	r2, [r3, #24]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 0210 	bic.w	r2, r2, #16
 8003b14:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003b16:	6a3b      	ldr	r3, [r7, #32]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	f003 020f 	and.w	r2, r3, #15
 8003b22:	4613      	mov	r3, r2
 8003b24:	00db      	lsls	r3, r3, #3
 8003b26:	4413      	add	r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	4413      	add	r3, r2
 8003b32:	3304      	adds	r3, #4
 8003b34:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003b3c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b40:	d124      	bne.n	8003b8c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d035      	beq.n	8003bba <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	091b      	lsrs	r3, r3, #4
 8003b56:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b58:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	461a      	mov	r2, r3
 8003b60:	6a38      	ldr	r0, [r7, #32]
 8003b62:	f003 ff31 	bl	80079c8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	68da      	ldr	r2, [r3, #12]
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	091b      	lsrs	r3, r3, #4
 8003b6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b72:	441a      	add	r2, r3
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	695a      	ldr	r2, [r3, #20]
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	091b      	lsrs	r3, r3, #4
 8003b80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b84:	441a      	add	r2, r3
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	615a      	str	r2, [r3, #20]
 8003b8a:	e016      	b.n	8003bba <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003b92:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003b96:	d110      	bne.n	8003bba <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b9e:	2208      	movs	r2, #8
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	6a38      	ldr	r0, [r7, #32]
 8003ba4:	f003 ff10 	bl	80079c8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	695a      	ldr	r2, [r3, #20]
 8003bac:	69bb      	ldr	r3, [r7, #24]
 8003bae:	091b      	lsrs	r3, r3, #4
 8003bb0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bb4:	441a      	add	r2, r3
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699a      	ldr	r2, [r3, #24]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f042 0210 	orr.w	r2, r2, #16
 8003bc8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f004 f88e 	bl	8007cf0 <USB_ReadInterrupts>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bda:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003bde:	f040 80a7 	bne.w	8003d30 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f004 f893 	bl	8007d16 <USB_ReadDevAllOutEpInterrupt>
 8003bf0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003bf2:	e099      	b.n	8003d28 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f000 808e 	beq.w	8003d1c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c06:	b2d2      	uxtb	r2, r2
 8003c08:	4611      	mov	r1, r2
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f004 f8b7 	bl	8007d7e <USB_ReadDevOutEPInterrupt>
 8003c10:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00c      	beq.n	8003c36 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1e:	015a      	lsls	r2, r3, #5
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	4413      	add	r3, r2
 8003c24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c28:	461a      	mov	r2, r3
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003c2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 fea3 	bl	800497c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f003 0308 	and.w	r3, r3, #8
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00c      	beq.n	8003c5a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	2308      	movs	r3, #8
 8003c50:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003c52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 ff79 	bl	8004b4c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	f003 0310 	and.w	r3, r3, #16
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d008      	beq.n	8003c76 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c66:	015a      	lsls	r2, r3, #5
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c70:	461a      	mov	r2, r3
 8003c72:	2310      	movs	r3, #16
 8003c74:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d030      	beq.n	8003ce2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003c80:	6a3b      	ldr	r3, [r7, #32]
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c88:	2b80      	cmp	r3, #128	@ 0x80
 8003c8a:	d109      	bne.n	8003ca0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	69fa      	ldr	r2, [r7, #28]
 8003c96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c9e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003ca0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	78db      	ldrb	r3, [r3, #3]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d108      	bne.n	8003cd0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	4619      	mov	r1, r3
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f006 fc74 	bl	800a5b8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd2:	015a      	lsls	r2, r3, #5
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cdc:	461a      	mov	r2, r3
 8003cde:	2302      	movs	r3, #2
 8003ce0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	f003 0320 	and.w	r3, r3, #32
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cee:	015a      	lsls	r2, r3, #5
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	2320      	movs	r3, #32
 8003cfc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d009      	beq.n	8003d1c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	015a      	lsls	r2, r3, #5
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	4413      	add	r3, r2
 8003d10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d14:	461a      	mov	r2, r3
 8003d16:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d1a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1e:	3301      	adds	r3, #1
 8003d20:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d24:	085b      	lsrs	r3, r3, #1
 8003d26:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f47f af62 	bne.w	8003bf4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f003 ffdb 	bl	8007cf0 <USB_ReadInterrupts>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d40:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d44:	f040 80db 	bne.w	8003efe <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f003 fffc 	bl	8007d4a <USB_ReadDevAllInEpInterrupt>
 8003d52:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003d58:	e0cd      	b.n	8003ef6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 80c2 	beq.w	8003eea <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	4611      	mov	r1, r2
 8003d70:	4618      	mov	r0, r3
 8003d72:	f004 f822 	bl	8007dba <USB_ReadDevInEPInterrupt>
 8003d76:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d057      	beq.n	8003e32 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d84:	f003 030f 	and.w	r3, r3, #15
 8003d88:	2201      	movs	r2, #1
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	43db      	mvns	r3, r3
 8003d9c:	69f9      	ldr	r1, [r7, #28]
 8003d9e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003da2:	4013      	ands	r3, r2
 8003da4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da8:	015a      	lsls	r2, r3, #5
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	4413      	add	r3, r2
 8003dae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003db2:	461a      	mov	r2, r3
 8003db4:	2301      	movs	r3, #1
 8003db6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	799b      	ldrb	r3, [r3, #6]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d132      	bne.n	8003e26 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	00db      	lsls	r3, r3, #3
 8003dc8:	4413      	add	r3, r2
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	440b      	add	r3, r1
 8003dce:	3320      	adds	r3, #32
 8003dd0:	6819      	ldr	r1, [r3, #0]
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	00db      	lsls	r3, r3, #3
 8003dda:	4413      	add	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	4403      	add	r3, r0
 8003de0:	331c      	adds	r3, #28
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4419      	add	r1, r3
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dea:	4613      	mov	r3, r2
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	4413      	add	r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	4403      	add	r3, r0
 8003df4:	3320      	adds	r3, #32
 8003df6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d113      	bne.n	8003e26 <HAL_PCD_IRQHandler+0x3a2>
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e02:	4613      	mov	r3, r2
 8003e04:	00db      	lsls	r3, r3, #3
 8003e06:	4413      	add	r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	3324      	adds	r3, #36	@ 0x24
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d108      	bne.n	8003e26 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6818      	ldr	r0, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e1e:	461a      	mov	r2, r3
 8003e20:	2101      	movs	r1, #1
 8003e22:	f004 f829 	bl	8007e78 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	4619      	mov	r1, r3
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f006 fb3e 	bl	800a4ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f003 0308 	and.w	r3, r3, #8
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d008      	beq.n	8003e4e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3e:	015a      	lsls	r2, r3, #5
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	4413      	add	r3, r2
 8003e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e48:	461a      	mov	r2, r3
 8003e4a:	2308      	movs	r3, #8
 8003e4c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	f003 0310 	and.w	r3, r3, #16
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d008      	beq.n	8003e6a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5a:	015a      	lsls	r2, r3, #5
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	4413      	add	r3, r2
 8003e60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e64:	461a      	mov	r2, r3
 8003e66:	2310      	movs	r3, #16
 8003e68:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e80:	461a      	mov	r2, r3
 8003e82:	2340      	movs	r3, #64	@ 0x40
 8003e84:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d023      	beq.n	8003ed8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003e90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e92:	6a38      	ldr	r0, [r7, #32]
 8003e94:	f003 f810 	bl	8006eb8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	4413      	add	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	3310      	adds	r3, #16
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	3304      	adds	r3, #4
 8003eaa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	78db      	ldrb	r3, [r3, #3]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d108      	bne.n	8003ec6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f006 fb8b 	bl	800a5dc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec8:	015a      	lsls	r2, r3, #5
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	4413      	add	r3, r2
 8003ece:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003ee2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fcbd 	bl	8004864 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eec:	3301      	adds	r3, #1
 8003eee:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef2:	085b      	lsrs	r3, r3, #1
 8003ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f47f af2e 	bne.w	8003d5a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f003 fef4 	bl	8007cf0 <USB_ReadInterrupts>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f12:	d122      	bne.n	8003f5a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	69fa      	ldr	r2, [r7, #28]
 8003f1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f22:	f023 0301 	bic.w	r3, r3, #1
 8003f26:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d108      	bne.n	8003f44 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fea3 	bl	8004c88 <HAL_PCDEx_LPM_Callback>
 8003f42:	e002      	b.n	8003f4a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f006 fb29 	bl	800a59c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	695a      	ldr	r2, [r3, #20]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003f58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f003 fec6 	bl	8007cf0 <USB_ReadInterrupts>
 8003f64:	4603      	mov	r3, r0
 8003f66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f6e:	d112      	bne.n	8003f96 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d102      	bne.n	8003f86 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f006 fae5 	bl	800a550 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695a      	ldr	r2, [r3, #20]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003f94:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f003 fea8 	bl	8007cf0 <USB_ReadInterrupts>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003faa:	f040 80b7 	bne.w	800411c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	69fa      	ldr	r2, [r7, #28]
 8003fb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fbc:	f023 0301 	bic.w	r3, r3, #1
 8003fc0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	2110      	movs	r1, #16
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f002 ff75 	bl	8006eb8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fce:	2300      	movs	r3, #0
 8003fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fd2:	e046      	b.n	8004062 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fd6:	015a      	lsls	r2, r3, #5
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	4413      	add	r3, r2
 8003fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003fe6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fea:	015a      	lsls	r2, r3, #5
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	4413      	add	r3, r2
 8003ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ff8:	0151      	lsls	r1, r2, #5
 8003ffa:	69fa      	ldr	r2, [r7, #28]
 8003ffc:	440a      	add	r2, r1
 8003ffe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004002:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004006:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800400a:	015a      	lsls	r2, r3, #5
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	4413      	add	r3, r2
 8004010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004014:	461a      	mov	r2, r3
 8004016:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800401a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800401c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800401e:	015a      	lsls	r2, r3, #5
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	4413      	add	r3, r2
 8004024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800402c:	0151      	lsls	r1, r2, #5
 800402e:	69fa      	ldr	r2, [r7, #28]
 8004030:	440a      	add	r2, r1
 8004032:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004036:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800403a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800403c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800403e:	015a      	lsls	r2, r3, #5
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	4413      	add	r3, r2
 8004044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800404c:	0151      	lsls	r1, r2, #5
 800404e:	69fa      	ldr	r2, [r7, #28]
 8004050:	440a      	add	r2, r1
 8004052:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004056:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800405a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800405c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800405e:	3301      	adds	r3, #1
 8004060:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	791b      	ldrb	r3, [r3, #4]
 8004066:	461a      	mov	r2, r3
 8004068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800406a:	4293      	cmp	r3, r2
 800406c:	d3b2      	bcc.n	8003fd4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	69fa      	ldr	r2, [r7, #28]
 8004078:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800407c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004080:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	7bdb      	ldrb	r3, [r3, #15]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d016      	beq.n	80040b8 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004090:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004094:	69fa      	ldr	r2, [r7, #28]
 8004096:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800409a:	f043 030b 	orr.w	r3, r3, #11
 800409e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040aa:	69fa      	ldr	r2, [r7, #28]
 80040ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040b0:	f043 030b 	orr.w	r3, r3, #11
 80040b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80040b6:	e015      	b.n	80040e4 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	69fa      	ldr	r2, [r7, #28]
 80040c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040ca:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80040ce:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	69fa      	ldr	r2, [r7, #28]
 80040da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040de:	f043 030b 	orr.w	r3, r3, #11
 80040e2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	69fa      	ldr	r2, [r7, #28]
 80040ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040f2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80040f6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6818      	ldr	r0, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004106:	461a      	mov	r2, r3
 8004108:	f003 feb6 	bl	8007e78 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695a      	ldr	r2, [r3, #20]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800411a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4618      	mov	r0, r3
 8004122:	f003 fde5 	bl	8007cf0 <USB_ReadInterrupts>
 8004126:	4603      	mov	r3, r0
 8004128:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800412c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004130:	d123      	bne.n	800417a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4618      	mov	r0, r3
 8004138:	f003 fe7b 	bl	8007e32 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4618      	mov	r0, r3
 8004142:	f002 ff32 	bl	8006faa <USB_GetDevSpeed>
 8004146:	4603      	mov	r3, r0
 8004148:	461a      	mov	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681c      	ldr	r4, [r3, #0]
 8004152:	f001 fa09 	bl	8005568 <HAL_RCC_GetHCLKFreq>
 8004156:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800415c:	461a      	mov	r2, r3
 800415e:	4620      	mov	r0, r4
 8004160:	f002 fc36 	bl	80069d0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f006 f9ca 	bl	800a4fe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	695a      	ldr	r2, [r3, #20]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004178:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f003 fdb6 	bl	8007cf0 <USB_ReadInterrupts>
 8004184:	4603      	mov	r3, r0
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	2b08      	cmp	r3, #8
 800418c:	d10a      	bne.n	80041a4 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f006 f9a7 	bl	800a4e2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695a      	ldr	r2, [r3, #20]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f002 0208 	and.w	r2, r2, #8
 80041a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4618      	mov	r0, r3
 80041aa:	f003 fda1 	bl	8007cf0 <USB_ReadInterrupts>
 80041ae:	4603      	mov	r3, r0
 80041b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b4:	2b80      	cmp	r3, #128	@ 0x80
 80041b6:	d123      	bne.n	8004200 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80041b8:	6a3b      	ldr	r3, [r7, #32]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041c0:	6a3b      	ldr	r3, [r7, #32]
 80041c2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041c4:	2301      	movs	r3, #1
 80041c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80041c8:	e014      	b.n	80041f4 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80041ca:	6879      	ldr	r1, [r7, #4]
 80041cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ce:	4613      	mov	r3, r2
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	4413      	add	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d105      	bne.n	80041ee <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80041e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	4619      	mov	r1, r3
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 fb0a 	bl	8004802 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f0:	3301      	adds	r3, #1
 80041f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	791b      	ldrb	r3, [r3, #4]
 80041f8:	461a      	mov	r2, r3
 80041fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d3e4      	bcc.n	80041ca <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4618      	mov	r0, r3
 8004206:	f003 fd73 	bl	8007cf0 <USB_ReadInterrupts>
 800420a:	4603      	mov	r3, r0
 800420c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004210:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004214:	d13c      	bne.n	8004290 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004216:	2301      	movs	r3, #1
 8004218:	627b      	str	r3, [r7, #36]	@ 0x24
 800421a:	e02b      	b.n	8004274 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800421c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421e:	015a      	lsls	r2, r3, #5
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	4413      	add	r3, r2
 8004224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800422c:	6879      	ldr	r1, [r7, #4]
 800422e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004230:	4613      	mov	r3, r2
 8004232:	00db      	lsls	r3, r3, #3
 8004234:	4413      	add	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	440b      	add	r3, r1
 800423a:	3318      	adds	r3, #24
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d115      	bne.n	800426e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004242:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004244:	2b00      	cmp	r3, #0
 8004246:	da12      	bge.n	800426e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800424c:	4613      	mov	r3, r2
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	4413      	add	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	440b      	add	r3, r1
 8004256:	3317      	adds	r3, #23
 8004258:	2201      	movs	r2, #1
 800425a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800425c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425e:	b2db      	uxtb	r3, r3
 8004260:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004264:	b2db      	uxtb	r3, r3
 8004266:	4619      	mov	r1, r3
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f000 faca 	bl	8004802 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800426e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004270:	3301      	adds	r3, #1
 8004272:	627b      	str	r3, [r7, #36]	@ 0x24
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	791b      	ldrb	r3, [r3, #4]
 8004278:	461a      	mov	r2, r3
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	4293      	cmp	r3, r2
 800427e:	d3cd      	bcc.n	800421c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	695a      	ldr	r2, [r3, #20]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800428e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f003 fd2b 	bl	8007cf0 <USB_ReadInterrupts>
 800429a:	4603      	mov	r3, r0
 800429c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042a4:	d156      	bne.n	8004354 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042a6:	2301      	movs	r3, #1
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80042aa:	e045      	b.n	8004338 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80042ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ae:	015a      	lsls	r2, r3, #5
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	4413      	add	r3, r2
 80042b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80042bc:	6879      	ldr	r1, [r7, #4]
 80042be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c0:	4613      	mov	r3, r2
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	4413      	add	r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d12e      	bne.n	8004332 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80042d4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	da2b      	bge.n	8004332 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	0c1a      	lsrs	r2, r3, #16
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80042e4:	4053      	eors	r3, r2
 80042e6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d121      	bne.n	8004332 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f2:	4613      	mov	r3, r2
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	4413      	add	r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	440b      	add	r3, r1
 80042fc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004300:	2201      	movs	r2, #1
 8004302:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10a      	bne.n	8004332 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	69fa      	ldr	r2, [r7, #28]
 8004326:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800432a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800432e:	6053      	str	r3, [r2, #4]
            break;
 8004330:	e008      	b.n	8004344 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004334:	3301      	adds	r3, #1
 8004336:	627b      	str	r3, [r7, #36]	@ 0x24
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	791b      	ldrb	r3, [r3, #4]
 800433c:	461a      	mov	r2, r3
 800433e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004340:	4293      	cmp	r3, r2
 8004342:	d3b3      	bcc.n	80042ac <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695a      	ldr	r2, [r3, #20]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004352:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4618      	mov	r0, r3
 800435a:	f003 fcc9 	bl	8007cf0 <USB_ReadInterrupts>
 800435e:	4603      	mov	r3, r0
 8004360:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004368:	d10a      	bne.n	8004380 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f006 f948 	bl	800a600 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	695a      	ldr	r2, [r3, #20]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800437e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f003 fcb3 	bl	8007cf0 <USB_ReadInterrupts>
 800438a:	4603      	mov	r3, r0
 800438c:	f003 0304 	and.w	r3, r3, #4
 8004390:	2b04      	cmp	r3, #4
 8004392:	d115      	bne.n	80043c0 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	f003 0304 	and.w	r3, r3, #4
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d002      	beq.n	80043ac <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f006 f938 	bl	800a61c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6859      	ldr	r1, [r3, #4]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	605a      	str	r2, [r3, #4]
 80043bc:	e000      	b.n	80043c0 <HAL_PCD_IRQHandler+0x93c>
      return;
 80043be:	bf00      	nop
    }
  }
}
 80043c0:	3734      	adds	r7, #52	@ 0x34
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd90      	pop	{r4, r7, pc}

080043c6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
 80043ce:	460b      	mov	r3, r1
 80043d0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d101      	bne.n	80043e0 <HAL_PCD_SetAddress+0x1a>
 80043dc:	2302      	movs	r3, #2
 80043de:	e012      	b.n	8004406 <HAL_PCD_SetAddress+0x40>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	78fa      	ldrb	r2, [r7, #3]
 80043ec:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	78fa      	ldrb	r2, [r7, #3]
 80043f4:	4611      	mov	r1, r2
 80043f6:	4618      	mov	r0, r3
 80043f8:	f003 fc12 	bl	8007c20 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3708      	adds	r7, #8
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b084      	sub	sp, #16
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
 8004416:	4608      	mov	r0, r1
 8004418:	4611      	mov	r1, r2
 800441a:	461a      	mov	r2, r3
 800441c:	4603      	mov	r3, r0
 800441e:	70fb      	strb	r3, [r7, #3]
 8004420:	460b      	mov	r3, r1
 8004422:	803b      	strh	r3, [r7, #0]
 8004424:	4613      	mov	r3, r2
 8004426:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004428:	2300      	movs	r3, #0
 800442a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800442c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004430:	2b00      	cmp	r3, #0
 8004432:	da0f      	bge.n	8004454 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004434:	78fb      	ldrb	r3, [r7, #3]
 8004436:	f003 020f 	and.w	r2, r3, #15
 800443a:	4613      	mov	r3, r2
 800443c:	00db      	lsls	r3, r3, #3
 800443e:	4413      	add	r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	3310      	adds	r3, #16
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	4413      	add	r3, r2
 8004448:	3304      	adds	r3, #4
 800444a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2201      	movs	r2, #1
 8004450:	705a      	strb	r2, [r3, #1]
 8004452:	e00f      	b.n	8004474 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004454:	78fb      	ldrb	r3, [r7, #3]
 8004456:	f003 020f 	and.w	r2, r3, #15
 800445a:	4613      	mov	r3, r2
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	4413      	add	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	4413      	add	r3, r2
 800446a:	3304      	adds	r3, #4
 800446c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004474:	78fb      	ldrb	r3, [r7, #3]
 8004476:	f003 030f 	and.w	r3, r3, #15
 800447a:	b2da      	uxtb	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004480:	883b      	ldrh	r3, [r7, #0]
 8004482:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	78ba      	ldrb	r2, [r7, #2]
 800448e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	785b      	ldrb	r3, [r3, #1]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d004      	beq.n	80044a2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	461a      	mov	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80044a2:	78bb      	ldrb	r3, [r7, #2]
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d102      	bne.n	80044ae <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d101      	bne.n	80044bc <HAL_PCD_EP_Open+0xae>
 80044b8:	2302      	movs	r3, #2
 80044ba:	e00e      	b.n	80044da <HAL_PCD_EP_Open+0xcc>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68f9      	ldr	r1, [r7, #12]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f002 fd92 	bl	8006ff4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80044d8:	7afb      	ldrb	r3, [r7, #11]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b084      	sub	sp, #16
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
 80044ea:	460b      	mov	r3, r1
 80044ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80044ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	da0f      	bge.n	8004516 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044f6:	78fb      	ldrb	r3, [r7, #3]
 80044f8:	f003 020f 	and.w	r2, r3, #15
 80044fc:	4613      	mov	r3, r2
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	4413      	add	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	3310      	adds	r3, #16
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	4413      	add	r3, r2
 800450a:	3304      	adds	r3, #4
 800450c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2201      	movs	r2, #1
 8004512:	705a      	strb	r2, [r3, #1]
 8004514:	e00f      	b.n	8004536 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004516:	78fb      	ldrb	r3, [r7, #3]
 8004518:	f003 020f 	and.w	r2, r3, #15
 800451c:	4613      	mov	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4413      	add	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	4413      	add	r3, r2
 800452c:	3304      	adds	r3, #4
 800452e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004536:	78fb      	ldrb	r3, [r7, #3]
 8004538:	f003 030f 	and.w	r3, r3, #15
 800453c:	b2da      	uxtb	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_PCD_EP_Close+0x6e>
 800454c:	2302      	movs	r3, #2
 800454e:	e00e      	b.n	800456e <HAL_PCD_EP_Close+0x8c>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68f9      	ldr	r1, [r7, #12]
 800455e:	4618      	mov	r0, r3
 8004560:	f002 fdd0 	bl	8007104 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}

08004576 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b086      	sub	sp, #24
 800457a:	af00      	add	r7, sp, #0
 800457c:	60f8      	str	r0, [r7, #12]
 800457e:	607a      	str	r2, [r7, #4]
 8004580:	603b      	str	r3, [r7, #0]
 8004582:	460b      	mov	r3, r1
 8004584:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004586:	7afb      	ldrb	r3, [r7, #11]
 8004588:	f003 020f 	and.w	r2, r3, #15
 800458c:	4613      	mov	r3, r2
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	4413      	add	r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	4413      	add	r3, r2
 800459c:	3304      	adds	r3, #4
 800459e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2200      	movs	r2, #0
 80045b0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2200      	movs	r2, #0
 80045b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045b8:	7afb      	ldrb	r3, [r7, #11]
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	799b      	ldrb	r3, [r3, #6]
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d102      	bne.n	80045d2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6818      	ldr	r0, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	799b      	ldrb	r3, [r3, #6]
 80045da:	461a      	mov	r2, r3
 80045dc:	6979      	ldr	r1, [r7, #20]
 80045de:	f002 fe6d 	bl	80072bc <USB_EPStartXfer>

  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3718      	adds	r7, #24
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	460b      	mov	r3, r1
 80045f6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80045f8:	78fb      	ldrb	r3, [r7, #3]
 80045fa:	f003 020f 	and.w	r2, r3, #15
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	4613      	mov	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	4413      	add	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	440b      	add	r3, r1
 800460a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800460e:	681b      	ldr	r3, [r3, #0]
}
 8004610:	4618      	mov	r0, r3
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	607a      	str	r2, [r7, #4]
 8004626:	603b      	str	r3, [r7, #0]
 8004628:	460b      	mov	r3, r1
 800462a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800462c:	7afb      	ldrb	r3, [r7, #11]
 800462e:	f003 020f 	and.w	r2, r3, #15
 8004632:	4613      	mov	r3, r2
 8004634:	00db      	lsls	r3, r3, #3
 8004636:	4413      	add	r3, r2
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	3310      	adds	r3, #16
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	4413      	add	r3, r2
 8004640:	3304      	adds	r3, #4
 8004642:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	683a      	ldr	r2, [r7, #0]
 800464e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	2200      	movs	r2, #0
 8004654:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2201      	movs	r2, #1
 800465a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800465c:	7afb      	ldrb	r3, [r7, #11]
 800465e:	f003 030f 	and.w	r3, r3, #15
 8004662:	b2da      	uxtb	r2, r3
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	799b      	ldrb	r3, [r3, #6]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d102      	bne.n	8004676 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6818      	ldr	r0, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	799b      	ldrb	r3, [r3, #6]
 800467e:	461a      	mov	r2, r3
 8004680:	6979      	ldr	r1, [r7, #20]
 8004682:	f002 fe1b 	bl	80072bc <USB_EPStartXfer>

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3718      	adds	r7, #24
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	460b      	mov	r3, r1
 800469a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800469c:	78fb      	ldrb	r3, [r7, #3]
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	7912      	ldrb	r2, [r2, #4]
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d901      	bls.n	80046ae <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e04f      	b.n	800474e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80046ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	da0f      	bge.n	80046d6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046b6:	78fb      	ldrb	r3, [r7, #3]
 80046b8:	f003 020f 	and.w	r2, r3, #15
 80046bc:	4613      	mov	r3, r2
 80046be:	00db      	lsls	r3, r3, #3
 80046c0:	4413      	add	r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	3310      	adds	r3, #16
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	4413      	add	r3, r2
 80046ca:	3304      	adds	r3, #4
 80046cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2201      	movs	r2, #1
 80046d2:	705a      	strb	r2, [r3, #1]
 80046d4:	e00d      	b.n	80046f2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80046d6:	78fa      	ldrb	r2, [r7, #3]
 80046d8:	4613      	mov	r3, r2
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	4413      	add	r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	4413      	add	r3, r2
 80046e8:	3304      	adds	r3, #4
 80046ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2201      	movs	r2, #1
 80046f6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046f8:	78fb      	ldrb	r3, [r7, #3]
 80046fa:	f003 030f 	and.w	r3, r3, #15
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <HAL_PCD_EP_SetStall+0x82>
 800470e:	2302      	movs	r3, #2
 8004710:	e01d      	b.n	800474e <HAL_PCD_EP_SetStall+0xbe>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68f9      	ldr	r1, [r7, #12]
 8004720:	4618      	mov	r0, r3
 8004722:	f003 f9a9 	bl	8007a78 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004726:	78fb      	ldrb	r3, [r7, #3]
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	2b00      	cmp	r3, #0
 800472e:	d109      	bne.n	8004744 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6818      	ldr	r0, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	7999      	ldrb	r1, [r3, #6]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800473e:	461a      	mov	r2, r3
 8004740:	f003 fb9a 	bl	8007e78 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b084      	sub	sp, #16
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
 800475e:	460b      	mov	r3, r1
 8004760:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004762:	78fb      	ldrb	r3, [r7, #3]
 8004764:	f003 030f 	and.w	r3, r3, #15
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	7912      	ldrb	r2, [r2, #4]
 800476c:	4293      	cmp	r3, r2
 800476e:	d901      	bls.n	8004774 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e042      	b.n	80047fa <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004774:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004778:	2b00      	cmp	r3, #0
 800477a:	da0f      	bge.n	800479c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800477c:	78fb      	ldrb	r3, [r7, #3]
 800477e:	f003 020f 	and.w	r2, r3, #15
 8004782:	4613      	mov	r3, r2
 8004784:	00db      	lsls	r3, r3, #3
 8004786:	4413      	add	r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	3310      	adds	r3, #16
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	4413      	add	r3, r2
 8004790:	3304      	adds	r3, #4
 8004792:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2201      	movs	r2, #1
 8004798:	705a      	strb	r2, [r3, #1]
 800479a:	e00f      	b.n	80047bc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	f003 020f 	and.w	r2, r3, #15
 80047a2:	4613      	mov	r3, r2
 80047a4:	00db      	lsls	r3, r3, #3
 80047a6:	4413      	add	r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	4413      	add	r3, r2
 80047b2:	3304      	adds	r3, #4
 80047b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047c2:	78fb      	ldrb	r3, [r7, #3]
 80047c4:	f003 030f 	and.w	r3, r3, #15
 80047c8:	b2da      	uxtb	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_PCD_EP_ClrStall+0x86>
 80047d8:	2302      	movs	r3, #2
 80047da:	e00e      	b.n	80047fa <HAL_PCD_EP_ClrStall+0xa4>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68f9      	ldr	r1, [r7, #12]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f003 f9b2 	bl	8007b54 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b084      	sub	sp, #16
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	460b      	mov	r3, r1
 800480c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800480e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004812:	2b00      	cmp	r3, #0
 8004814:	da0c      	bge.n	8004830 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004816:	78fb      	ldrb	r3, [r7, #3]
 8004818:	f003 020f 	and.w	r2, r3, #15
 800481c:	4613      	mov	r3, r2
 800481e:	00db      	lsls	r3, r3, #3
 8004820:	4413      	add	r3, r2
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	3310      	adds	r3, #16
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	4413      	add	r3, r2
 800482a:	3304      	adds	r3, #4
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	e00c      	b.n	800484a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004830:	78fb      	ldrb	r3, [r7, #3]
 8004832:	f003 020f 	and.w	r2, r3, #15
 8004836:	4613      	mov	r3, r2
 8004838:	00db      	lsls	r3, r3, #3
 800483a:	4413      	add	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	4413      	add	r3, r2
 8004846:	3304      	adds	r3, #4
 8004848:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68f9      	ldr	r1, [r7, #12]
 8004850:	4618      	mov	r0, r3
 8004852:	f002 ffd1 	bl	80077f8 <USB_EPStopXfer>
 8004856:	4603      	mov	r3, r0
 8004858:	72fb      	strb	r3, [r7, #11]

  return ret;
 800485a:	7afb      	ldrb	r3, [r7, #11]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3710      	adds	r7, #16
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b08a      	sub	sp, #40	@ 0x28
 8004868:	af02      	add	r7, sp, #8
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	4613      	mov	r3, r2
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	4413      	add	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	3310      	adds	r3, #16
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	4413      	add	r3, r2
 8004888:	3304      	adds	r3, #4
 800488a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	695a      	ldr	r2, [r3, #20]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	429a      	cmp	r2, r3
 8004896:	d901      	bls.n	800489c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e06b      	b.n	8004974 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	691a      	ldr	r2, [r3, #16]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	69fa      	ldr	r2, [r7, #28]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d902      	bls.n	80048b8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	3303      	adds	r3, #3
 80048bc:	089b      	lsrs	r3, r3, #2
 80048be:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80048c0:	e02a      	b.n	8004918 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	691a      	ldr	r2, [r3, #16]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	69fa      	ldr	r2, [r7, #28]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d902      	bls.n	80048de <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	3303      	adds	r3, #3
 80048e2:	089b      	lsrs	r3, r3, #2
 80048e4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	68d9      	ldr	r1, [r3, #12]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	b2da      	uxtb	r2, r3
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80048f6:	9300      	str	r3, [sp, #0]
 80048f8:	4603      	mov	r3, r0
 80048fa:	6978      	ldr	r0, [r7, #20]
 80048fc:	f003 f826 	bl	800794c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	68da      	ldr	r2, [r3, #12]
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	441a      	add	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	695a      	ldr	r2, [r3, #20]
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	441a      	add	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	015a      	lsls	r2, r3, #5
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	4413      	add	r3, r2
 8004920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	429a      	cmp	r2, r3
 800492c:	d809      	bhi.n	8004942 <PCD_WriteEmptyTxFifo+0xde>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	695a      	ldr	r2, [r3, #20]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004936:	429a      	cmp	r2, r3
 8004938:	d203      	bcs.n	8004942 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1bf      	bne.n	80048c2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	691a      	ldr	r2, [r3, #16]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	429a      	cmp	r2, r3
 800494c:	d811      	bhi.n	8004972 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	f003 030f 	and.w	r3, r3, #15
 8004954:	2201      	movs	r2, #1
 8004956:	fa02 f303 	lsl.w	r3, r2, r3
 800495a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	43db      	mvns	r3, r3
 8004968:	6939      	ldr	r1, [r7, #16]
 800496a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800496e:	4013      	ands	r3, r2
 8004970:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3720      	adds	r7, #32
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b088      	sub	sp, #32
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	333c      	adds	r3, #60	@ 0x3c
 8004994:	3304      	adds	r3, #4
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	015a      	lsls	r2, r3, #5
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	4413      	add	r3, r2
 80049a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	799b      	ldrb	r3, [r3, #6]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d17b      	bne.n	8004aaa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f003 0308 	and.w	r3, r3, #8
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d015      	beq.n	80049e8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	4a61      	ldr	r2, [pc, #388]	@ (8004b44 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	f240 80b9 	bls.w	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 80b3 	beq.w	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	015a      	lsls	r2, r3, #5
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	4413      	add	r3, r2
 80049da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049de:	461a      	mov	r2, r3
 80049e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049e4:	6093      	str	r3, [r2, #8]
 80049e6:	e0a7      	b.n	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d009      	beq.n	8004a06 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	015a      	lsls	r2, r3, #5
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	4413      	add	r3, r2
 80049fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049fe:	461a      	mov	r2, r3
 8004a00:	2320      	movs	r3, #32
 8004a02:	6093      	str	r3, [r2, #8]
 8004a04:	e098      	b.n	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f040 8093 	bne.w	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	4a4b      	ldr	r2, [pc, #300]	@ (8004b44 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d90f      	bls.n	8004a3a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00a      	beq.n	8004a3a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	015a      	lsls	r2, r3, #5
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a30:	461a      	mov	r2, r3
 8004a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a36:	6093      	str	r3, [r2, #8]
 8004a38:	e07e      	b.n	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	00db      	lsls	r3, r3, #3
 8004a40:	4413      	add	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	3304      	adds	r3, #4
 8004a4e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a1a      	ldr	r2, [r3, #32]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	0159      	lsls	r1, r3, #5
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	440b      	add	r3, r1
 8004a5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a66:	1ad2      	subs	r2, r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d114      	bne.n	8004a9c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d109      	bne.n	8004a8e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6818      	ldr	r0, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a84:	461a      	mov	r2, r3
 8004a86:	2101      	movs	r1, #1
 8004a88:	f003 f9f6 	bl	8007e78 <USB_EP0_OutStart>
 8004a8c:	e006      	b.n	8004a9c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	441a      	add	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f005 fce8 	bl	800a478 <HAL_PCD_DataOutStageCallback>
 8004aa8:	e046      	b.n	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	4a26      	ldr	r2, [pc, #152]	@ (8004b48 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d124      	bne.n	8004afc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00a      	beq.n	8004ad2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	015a      	lsls	r2, r3, #5
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ac8:	461a      	mov	r2, r3
 8004aca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ace:	6093      	str	r3, [r2, #8]
 8004ad0:	e032      	b.n	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	f003 0320 	and.w	r3, r3, #32
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d008      	beq.n	8004aee <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ae8:	461a      	mov	r2, r3
 8004aea:	2320      	movs	r3, #32
 8004aec:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	4619      	mov	r1, r3
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f005 fcbf 	bl	800a478 <HAL_PCD_DataOutStageCallback>
 8004afa:	e01d      	b.n	8004b38 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d114      	bne.n	8004b2c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004b02:	6879      	ldr	r1, [r7, #4]
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	4613      	mov	r3, r2
 8004b08:	00db      	lsls	r3, r3, #3
 8004b0a:	4413      	add	r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	440b      	add	r3, r1
 8004b10:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d108      	bne.n	8004b2c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6818      	ldr	r0, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004b24:	461a      	mov	r2, r3
 8004b26:	2100      	movs	r1, #0
 8004b28:	f003 f9a6 	bl	8007e78 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	4619      	mov	r1, r3
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f005 fca0 	bl	800a478 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3720      	adds	r7, #32
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	4f54300a 	.word	0x4f54300a
 8004b48:	4f54310a 	.word	0x4f54310a

08004b4c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b086      	sub	sp, #24
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	333c      	adds	r3, #60	@ 0x3c
 8004b64:	3304      	adds	r3, #4
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	4a15      	ldr	r2, [pc, #84]	@ (8004bd4 <PCD_EP_OutSetupPacket_int+0x88>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d90e      	bls.n	8004ba0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d009      	beq.n	8004ba0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	015a      	lsls	r2, r3, #5
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	4413      	add	r3, r2
 8004b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b98:	461a      	mov	r2, r3
 8004b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f005 fc57 	bl	800a454 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8004bd4 <PCD_EP_OutSetupPacket_int+0x88>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d90c      	bls.n	8004bc8 <PCD_EP_OutSetupPacket_int+0x7c>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	799b      	ldrb	r3, [r3, #6]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d108      	bne.n	8004bc8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6818      	ldr	r0, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	f003 f958 	bl	8007e78 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3718      	adds	r7, #24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	4f54300a 	.word	0x4f54300a

08004bd8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	460b      	mov	r3, r1
 8004be2:	70fb      	strb	r3, [r7, #3]
 8004be4:	4613      	mov	r3, r2
 8004be6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bee:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004bf0:	78fb      	ldrb	r3, [r7, #3]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d107      	bne.n	8004c06 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004bf6:	883b      	ldrh	r3, [r7, #0]
 8004bf8:	0419      	lsls	r1, r3, #16
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68ba      	ldr	r2, [r7, #8]
 8004c00:	430a      	orrs	r2, r1
 8004c02:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c04:	e028      	b.n	8004c58 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0c:	0c1b      	lsrs	r3, r3, #16
 8004c0e:	68ba      	ldr	r2, [r7, #8]
 8004c10:	4413      	add	r3, r2
 8004c12:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004c14:	2300      	movs	r3, #0
 8004c16:	73fb      	strb	r3, [r7, #15]
 8004c18:	e00d      	b.n	8004c36 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	7bfb      	ldrb	r3, [r7, #15]
 8004c20:	3340      	adds	r3, #64	@ 0x40
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4413      	add	r3, r2
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	0c1b      	lsrs	r3, r3, #16
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004c30:	7bfb      	ldrb	r3, [r7, #15]
 8004c32:	3301      	adds	r3, #1
 8004c34:	73fb      	strb	r3, [r7, #15]
 8004c36:	7bfa      	ldrb	r2, [r7, #15]
 8004c38:	78fb      	ldrb	r3, [r7, #3]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d3ec      	bcc.n	8004c1a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004c40:	883b      	ldrh	r3, [r7, #0]
 8004c42:	0418      	lsls	r0, r3, #16
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6819      	ldr	r1, [r3, #0]
 8004c48:	78fb      	ldrb	r3, [r7, #3]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	68ba      	ldr	r2, [r7, #8]
 8004c4e:	4302      	orrs	r2, r0
 8004c50:	3340      	adds	r3, #64	@ 0x40
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	440b      	add	r3, r1
 8004c56:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b083      	sub	sp, #12
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
 8004c6e:	460b      	mov	r3, r1
 8004c70:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	887a      	ldrh	r2, [r7, #2]
 8004c78:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	460b      	mov	r3, r1
 8004c92:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e267      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d075      	beq.n	8004daa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cbe:	4b88      	ldr	r3, [pc, #544]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f003 030c 	and.w	r3, r3, #12
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d00c      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cca:	4b85      	ldr	r3, [pc, #532]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d112      	bne.n	8004cfc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cd6:	4b82      	ldr	r3, [pc, #520]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ce2:	d10b      	bne.n	8004cfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ce4:	4b7e      	ldr	r3, [pc, #504]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d05b      	beq.n	8004da8 <HAL_RCC_OscConfig+0x108>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d157      	bne.n	8004da8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e242      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d04:	d106      	bne.n	8004d14 <HAL_RCC_OscConfig+0x74>
 8004d06:	4b76      	ldr	r3, [pc, #472]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a75      	ldr	r2, [pc, #468]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d10:	6013      	str	r3, [r2, #0]
 8004d12:	e01d      	b.n	8004d50 <HAL_RCC_OscConfig+0xb0>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d1c:	d10c      	bne.n	8004d38 <HAL_RCC_OscConfig+0x98>
 8004d1e:	4b70      	ldr	r3, [pc, #448]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a6f      	ldr	r2, [pc, #444]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d28:	6013      	str	r3, [r2, #0]
 8004d2a:	4b6d      	ldr	r3, [pc, #436]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a6c      	ldr	r2, [pc, #432]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	e00b      	b.n	8004d50 <HAL_RCC_OscConfig+0xb0>
 8004d38:	4b69      	ldr	r3, [pc, #420]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a68      	ldr	r2, [pc, #416]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d42:	6013      	str	r3, [r2, #0]
 8004d44:	4b66      	ldr	r3, [pc, #408]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a65      	ldr	r2, [pc, #404]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d013      	beq.n	8004d80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d58:	f7fd fa34 	bl	80021c4 <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d60:	f7fd fa30 	bl	80021c4 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b64      	cmp	r3, #100	@ 0x64
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e207      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d72:	4b5b      	ldr	r3, [pc, #364]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0f0      	beq.n	8004d60 <HAL_RCC_OscConfig+0xc0>
 8004d7e:	e014      	b.n	8004daa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d80:	f7fd fa20 	bl	80021c4 <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d88:	f7fd fa1c 	bl	80021c4 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b64      	cmp	r3, #100	@ 0x64
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e1f3      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d9a:	4b51      	ldr	r3, [pc, #324]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1f0      	bne.n	8004d88 <HAL_RCC_OscConfig+0xe8>
 8004da6:	e000      	b.n	8004daa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d063      	beq.n	8004e7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004db6:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f003 030c 	and.w	r3, r3, #12
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00b      	beq.n	8004dda <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dc2:	4b47      	ldr	r3, [pc, #284]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dca:	2b08      	cmp	r3, #8
 8004dcc:	d11c      	bne.n	8004e08 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dce:	4b44      	ldr	r3, [pc, #272]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d116      	bne.n	8004e08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dda:	4b41      	ldr	r3, [pc, #260]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d005      	beq.n	8004df2 <HAL_RCC_OscConfig+0x152>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d001      	beq.n	8004df2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e1c7      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	00db      	lsls	r3, r3, #3
 8004e00:	4937      	ldr	r1, [pc, #220]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e06:	e03a      	b.n	8004e7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d020      	beq.n	8004e52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e10:	4b34      	ldr	r3, [pc, #208]	@ (8004ee4 <HAL_RCC_OscConfig+0x244>)
 8004e12:	2201      	movs	r2, #1
 8004e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e16:	f7fd f9d5 	bl	80021c4 <HAL_GetTick>
 8004e1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e1c:	e008      	b.n	8004e30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e1e:	f7fd f9d1 	bl	80021c4 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d901      	bls.n	8004e30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e1a8      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e30:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0f0      	beq.n	8004e1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e3c:	4b28      	ldr	r3, [pc, #160]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	00db      	lsls	r3, r3, #3
 8004e4a:	4925      	ldr	r1, [pc, #148]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	600b      	str	r3, [r1, #0]
 8004e50:	e015      	b.n	8004e7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e52:	4b24      	ldr	r3, [pc, #144]	@ (8004ee4 <HAL_RCC_OscConfig+0x244>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e58:	f7fd f9b4 	bl	80021c4 <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e60:	f7fd f9b0 	bl	80021c4 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e187      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e72:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f0      	bne.n	8004e60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d036      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d016      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e92:	4b15      	ldr	r3, [pc, #84]	@ (8004ee8 <HAL_RCC_OscConfig+0x248>)
 8004e94:	2201      	movs	r2, #1
 8004e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e98:	f7fd f994 	bl	80021c4 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea0:	f7fd f990 	bl	80021c4 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e167      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004eb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eb6:	f003 0302 	and.w	r3, r3, #2
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d0f0      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x200>
 8004ebe:	e01b      	b.n	8004ef8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ec0:	4b09      	ldr	r3, [pc, #36]	@ (8004ee8 <HAL_RCC_OscConfig+0x248>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ec6:	f7fd f97d 	bl	80021c4 <HAL_GetTick>
 8004eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ecc:	e00e      	b.n	8004eec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ece:	f7fd f979 	bl	80021c4 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d907      	bls.n	8004eec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e150      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
 8004ee0:	40023800 	.word	0x40023800
 8004ee4:	42470000 	.word	0x42470000
 8004ee8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eec:	4b88      	ldr	r3, [pc, #544]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004eee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1ea      	bne.n	8004ece <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 8097 	beq.w	8005034 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f06:	2300      	movs	r3, #0
 8004f08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f0a:	4b81      	ldr	r3, [pc, #516]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10f      	bne.n	8004f36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f16:	2300      	movs	r3, #0
 8004f18:	60bb      	str	r3, [r7, #8]
 8004f1a:	4b7d      	ldr	r3, [pc, #500]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1e:	4a7c      	ldr	r2, [pc, #496]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f26:	4b7a      	ldr	r3, [pc, #488]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f2e:	60bb      	str	r3, [r7, #8]
 8004f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f32:	2301      	movs	r3, #1
 8004f34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f36:	4b77      	ldr	r3, [pc, #476]	@ (8005114 <HAL_RCC_OscConfig+0x474>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d118      	bne.n	8004f74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f42:	4b74      	ldr	r3, [pc, #464]	@ (8005114 <HAL_RCC_OscConfig+0x474>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a73      	ldr	r2, [pc, #460]	@ (8005114 <HAL_RCC_OscConfig+0x474>)
 8004f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f4e:	f7fd f939 	bl	80021c4 <HAL_GetTick>
 8004f52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f54:	e008      	b.n	8004f68 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f56:	f7fd f935 	bl	80021c4 <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d901      	bls.n	8004f68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e10c      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f68:	4b6a      	ldr	r3, [pc, #424]	@ (8005114 <HAL_RCC_OscConfig+0x474>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d0f0      	beq.n	8004f56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d106      	bne.n	8004f8a <HAL_RCC_OscConfig+0x2ea>
 8004f7c:	4b64      	ldr	r3, [pc, #400]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f80:	4a63      	ldr	r2, [pc, #396]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f82:	f043 0301 	orr.w	r3, r3, #1
 8004f86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f88:	e01c      	b.n	8004fc4 <HAL_RCC_OscConfig+0x324>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	2b05      	cmp	r3, #5
 8004f90:	d10c      	bne.n	8004fac <HAL_RCC_OscConfig+0x30c>
 8004f92:	4b5f      	ldr	r3, [pc, #380]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f96:	4a5e      	ldr	r2, [pc, #376]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f98:	f043 0304 	orr.w	r3, r3, #4
 8004f9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f9e:	4b5c      	ldr	r3, [pc, #368]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa2:	4a5b      	ldr	r2, [pc, #364]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fa4:	f043 0301 	orr.w	r3, r3, #1
 8004fa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004faa:	e00b      	b.n	8004fc4 <HAL_RCC_OscConfig+0x324>
 8004fac:	4b58      	ldr	r3, [pc, #352]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb0:	4a57      	ldr	r2, [pc, #348]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fb2:	f023 0301 	bic.w	r3, r3, #1
 8004fb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fb8:	4b55      	ldr	r3, [pc, #340]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fbc:	4a54      	ldr	r2, [pc, #336]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fbe:	f023 0304 	bic.w	r3, r3, #4
 8004fc2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d015      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fcc:	f7fd f8fa 	bl	80021c4 <HAL_GetTick>
 8004fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fd2:	e00a      	b.n	8004fea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fd4:	f7fd f8f6 	bl	80021c4 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e0cb      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fea:	4b49      	ldr	r3, [pc, #292]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0ee      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x334>
 8004ff6:	e014      	b.n	8005022 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ff8:	f7fd f8e4 	bl	80021c4 <HAL_GetTick>
 8004ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ffe:	e00a      	b.n	8005016 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005000:	f7fd f8e0 	bl	80021c4 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800500e:	4293      	cmp	r3, r2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e0b5      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005016:	4b3e      	ldr	r3, [pc, #248]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8005018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1ee      	bne.n	8005000 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005022:	7dfb      	ldrb	r3, [r7, #23]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d105      	bne.n	8005034 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005028:	4b39      	ldr	r3, [pc, #228]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 800502a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502c:	4a38      	ldr	r2, [pc, #224]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 800502e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005032:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 80a1 	beq.w	8005180 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800503e:	4b34      	ldr	r3, [pc, #208]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 030c 	and.w	r3, r3, #12
 8005046:	2b08      	cmp	r3, #8
 8005048:	d05c      	beq.n	8005104 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	2b02      	cmp	r3, #2
 8005050:	d141      	bne.n	80050d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005052:	4b31      	ldr	r3, [pc, #196]	@ (8005118 <HAL_RCC_OscConfig+0x478>)
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005058:	f7fd f8b4 	bl	80021c4 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005060:	f7fd f8b0 	bl	80021c4 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e087      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005072:	4b27      	ldr	r3, [pc, #156]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69da      	ldr	r2, [r3, #28]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6a1b      	ldr	r3, [r3, #32]
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508c:	019b      	lsls	r3, r3, #6
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005094:	085b      	lsrs	r3, r3, #1
 8005096:	3b01      	subs	r3, #1
 8005098:	041b      	lsls	r3, r3, #16
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a0:	061b      	lsls	r3, r3, #24
 80050a2:	491b      	ldr	r1, [pc, #108]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005118 <HAL_RCC_OscConfig+0x478>)
 80050aa:	2201      	movs	r2, #1
 80050ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ae:	f7fd f889 	bl	80021c4 <HAL_GetTick>
 80050b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b4:	e008      	b.n	80050c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b6:	f7fd f885 	bl	80021c4 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e05c      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050c8:	4b11      	ldr	r3, [pc, #68]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0f0      	beq.n	80050b6 <HAL_RCC_OscConfig+0x416>
 80050d4:	e054      	b.n	8005180 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050d6:	4b10      	ldr	r3, [pc, #64]	@ (8005118 <HAL_RCC_OscConfig+0x478>)
 80050d8:	2200      	movs	r2, #0
 80050da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050dc:	f7fd f872 	bl	80021c4 <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e4:	f7fd f86e 	bl	80021c4 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e045      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050f6:	4b06      	ldr	r3, [pc, #24]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f0      	bne.n	80050e4 <HAL_RCC_OscConfig+0x444>
 8005102:	e03d      	b.n	8005180 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d107      	bne.n	800511c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e038      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
 8005110:	40023800 	.word	0x40023800
 8005114:	40007000 	.word	0x40007000
 8005118:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800511c:	4b1b      	ldr	r3, [pc, #108]	@ (800518c <HAL_RCC_OscConfig+0x4ec>)
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d028      	beq.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005134:	429a      	cmp	r2, r3
 8005136:	d121      	bne.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005142:	429a      	cmp	r2, r3
 8005144:	d11a      	bne.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800514c:	4013      	ands	r3, r2
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005152:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005154:	4293      	cmp	r3, r2
 8005156:	d111      	bne.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005162:	085b      	lsrs	r3, r3, #1
 8005164:	3b01      	subs	r3, #1
 8005166:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005168:	429a      	cmp	r2, r3
 800516a:	d107      	bne.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005176:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005178:	429a      	cmp	r2, r3
 800517a:	d001      	beq.n	8005180 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e000      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3718      	adds	r7, #24
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	40023800 	.word	0x40023800

08005190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e0cc      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051a4:	4b68      	ldr	r3, [pc, #416]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d90c      	bls.n	80051cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051b2:	4b65      	ldr	r3, [pc, #404]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	b2d2      	uxtb	r2, r2
 80051b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ba:	4b63      	ldr	r3, [pc, #396]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d001      	beq.n	80051cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e0b8      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d020      	beq.n	800521a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d005      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051e4:	4b59      	ldr	r3, [pc, #356]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	4a58      	ldr	r2, [pc, #352]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80051ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80051ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0308 	and.w	r3, r3, #8
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d005      	beq.n	8005208 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051fc:	4b53      	ldr	r3, [pc, #332]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	4a52      	ldr	r2, [pc, #328]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005202:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005206:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005208:	4b50      	ldr	r3, [pc, #320]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	494d      	ldr	r1, [pc, #308]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005216:	4313      	orrs	r3, r2
 8005218:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0301 	and.w	r3, r3, #1
 8005222:	2b00      	cmp	r3, #0
 8005224:	d044      	beq.n	80052b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d107      	bne.n	800523e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800522e:	4b47      	ldr	r3, [pc, #284]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d119      	bne.n	800526e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e07f      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2b02      	cmp	r3, #2
 8005244:	d003      	beq.n	800524e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800524a:	2b03      	cmp	r3, #3
 800524c:	d107      	bne.n	800525e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800524e:	4b3f      	ldr	r3, [pc, #252]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d109      	bne.n	800526e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e06f      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800525e:	4b3b      	ldr	r3, [pc, #236]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e067      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800526e:	4b37      	ldr	r3, [pc, #220]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f023 0203 	bic.w	r2, r3, #3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	4934      	ldr	r1, [pc, #208]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 800527c:	4313      	orrs	r3, r2
 800527e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005280:	f7fc ffa0 	bl	80021c4 <HAL_GetTick>
 8005284:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005286:	e00a      	b.n	800529e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005288:	f7fc ff9c 	bl	80021c4 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005296:	4293      	cmp	r3, r2
 8005298:	d901      	bls.n	800529e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e04f      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800529e:	4b2b      	ldr	r3, [pc, #172]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 020c 	and.w	r2, r3, #12
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d1eb      	bne.n	8005288 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052b0:	4b25      	ldr	r3, [pc, #148]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d20c      	bcs.n	80052d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052be:	4b22      	ldr	r3, [pc, #136]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	b2d2      	uxtb	r2, r2
 80052c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c6:	4b20      	ldr	r3, [pc, #128]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0307 	and.w	r3, r3, #7
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d001      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e032      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d008      	beq.n	80052f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052e4:	4b19      	ldr	r3, [pc, #100]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	4916      	ldr	r1, [pc, #88]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0308 	and.w	r3, r3, #8
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d009      	beq.n	8005316 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005302:	4b12      	ldr	r3, [pc, #72]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	490e      	ldr	r1, [pc, #56]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005312:	4313      	orrs	r3, r2
 8005314:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005316:	f000 f821 	bl	800535c <HAL_RCC_GetSysClockFreq>
 800531a:	4602      	mov	r2, r0
 800531c:	4b0b      	ldr	r3, [pc, #44]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	091b      	lsrs	r3, r3, #4
 8005322:	f003 030f 	and.w	r3, r3, #15
 8005326:	490a      	ldr	r1, [pc, #40]	@ (8005350 <HAL_RCC_ClockConfig+0x1c0>)
 8005328:	5ccb      	ldrb	r3, [r1, r3]
 800532a:	fa22 f303 	lsr.w	r3, r2, r3
 800532e:	4a09      	ldr	r2, [pc, #36]	@ (8005354 <HAL_RCC_ClockConfig+0x1c4>)
 8005330:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005332:	4b09      	ldr	r3, [pc, #36]	@ (8005358 <HAL_RCC_ClockConfig+0x1c8>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4618      	mov	r0, r3
 8005338:	f7fc ff00 	bl	800213c <HAL_InitTick>

  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	40023c00 	.word	0x40023c00
 800534c:	40023800 	.word	0x40023800
 8005350:	0800d428 	.word	0x0800d428
 8005354:	20000018 	.word	0x20000018
 8005358:	2000001c 	.word	0x2000001c

0800535c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800535c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005360:	b094      	sub	sp, #80	@ 0x50
 8005362:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005364:	2300      	movs	r3, #0
 8005366:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005368:	2300      	movs	r3, #0
 800536a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800536c:	2300      	movs	r3, #0
 800536e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005374:	4b79      	ldr	r3, [pc, #484]	@ (800555c <HAL_RCC_GetSysClockFreq+0x200>)
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f003 030c 	and.w	r3, r3, #12
 800537c:	2b08      	cmp	r3, #8
 800537e:	d00d      	beq.n	800539c <HAL_RCC_GetSysClockFreq+0x40>
 8005380:	2b08      	cmp	r3, #8
 8005382:	f200 80e1 	bhi.w	8005548 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005386:	2b00      	cmp	r3, #0
 8005388:	d002      	beq.n	8005390 <HAL_RCC_GetSysClockFreq+0x34>
 800538a:	2b04      	cmp	r3, #4
 800538c:	d003      	beq.n	8005396 <HAL_RCC_GetSysClockFreq+0x3a>
 800538e:	e0db      	b.n	8005548 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005390:	4b73      	ldr	r3, [pc, #460]	@ (8005560 <HAL_RCC_GetSysClockFreq+0x204>)
 8005392:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005394:	e0db      	b.n	800554e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005396:	4b73      	ldr	r3, [pc, #460]	@ (8005564 <HAL_RCC_GetSysClockFreq+0x208>)
 8005398:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800539a:	e0d8      	b.n	800554e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800539c:	4b6f      	ldr	r3, [pc, #444]	@ (800555c <HAL_RCC_GetSysClockFreq+0x200>)
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053a6:	4b6d      	ldr	r3, [pc, #436]	@ (800555c <HAL_RCC_GetSysClockFreq+0x200>)
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d063      	beq.n	800547a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053b2:	4b6a      	ldr	r3, [pc, #424]	@ (800555c <HAL_RCC_GetSysClockFreq+0x200>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	099b      	lsrs	r3, r3, #6
 80053b8:	2200      	movs	r2, #0
 80053ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80053be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80053c6:	2300      	movs	r3, #0
 80053c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80053ce:	4622      	mov	r2, r4
 80053d0:	462b      	mov	r3, r5
 80053d2:	f04f 0000 	mov.w	r0, #0
 80053d6:	f04f 0100 	mov.w	r1, #0
 80053da:	0159      	lsls	r1, r3, #5
 80053dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053e0:	0150      	lsls	r0, r2, #5
 80053e2:	4602      	mov	r2, r0
 80053e4:	460b      	mov	r3, r1
 80053e6:	4621      	mov	r1, r4
 80053e8:	1a51      	subs	r1, r2, r1
 80053ea:	6139      	str	r1, [r7, #16]
 80053ec:	4629      	mov	r1, r5
 80053ee:	eb63 0301 	sbc.w	r3, r3, r1
 80053f2:	617b      	str	r3, [r7, #20]
 80053f4:	f04f 0200 	mov.w	r2, #0
 80053f8:	f04f 0300 	mov.w	r3, #0
 80053fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005400:	4659      	mov	r1, fp
 8005402:	018b      	lsls	r3, r1, #6
 8005404:	4651      	mov	r1, sl
 8005406:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800540a:	4651      	mov	r1, sl
 800540c:	018a      	lsls	r2, r1, #6
 800540e:	4651      	mov	r1, sl
 8005410:	ebb2 0801 	subs.w	r8, r2, r1
 8005414:	4659      	mov	r1, fp
 8005416:	eb63 0901 	sbc.w	r9, r3, r1
 800541a:	f04f 0200 	mov.w	r2, #0
 800541e:	f04f 0300 	mov.w	r3, #0
 8005422:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005426:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800542a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800542e:	4690      	mov	r8, r2
 8005430:	4699      	mov	r9, r3
 8005432:	4623      	mov	r3, r4
 8005434:	eb18 0303 	adds.w	r3, r8, r3
 8005438:	60bb      	str	r3, [r7, #8]
 800543a:	462b      	mov	r3, r5
 800543c:	eb49 0303 	adc.w	r3, r9, r3
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	f04f 0200 	mov.w	r2, #0
 8005446:	f04f 0300 	mov.w	r3, #0
 800544a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800544e:	4629      	mov	r1, r5
 8005450:	024b      	lsls	r3, r1, #9
 8005452:	4621      	mov	r1, r4
 8005454:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005458:	4621      	mov	r1, r4
 800545a:	024a      	lsls	r2, r1, #9
 800545c:	4610      	mov	r0, r2
 800545e:	4619      	mov	r1, r3
 8005460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005462:	2200      	movs	r2, #0
 8005464:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005466:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005468:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800546c:	f7fb fb9c 	bl	8000ba8 <__aeabi_uldivmod>
 8005470:	4602      	mov	r2, r0
 8005472:	460b      	mov	r3, r1
 8005474:	4613      	mov	r3, r2
 8005476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005478:	e058      	b.n	800552c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800547a:	4b38      	ldr	r3, [pc, #224]	@ (800555c <HAL_RCC_GetSysClockFreq+0x200>)
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	099b      	lsrs	r3, r3, #6
 8005480:	2200      	movs	r2, #0
 8005482:	4618      	mov	r0, r3
 8005484:	4611      	mov	r1, r2
 8005486:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800548a:	623b      	str	r3, [r7, #32]
 800548c:	2300      	movs	r3, #0
 800548e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005490:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005494:	4642      	mov	r2, r8
 8005496:	464b      	mov	r3, r9
 8005498:	f04f 0000 	mov.w	r0, #0
 800549c:	f04f 0100 	mov.w	r1, #0
 80054a0:	0159      	lsls	r1, r3, #5
 80054a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054a6:	0150      	lsls	r0, r2, #5
 80054a8:	4602      	mov	r2, r0
 80054aa:	460b      	mov	r3, r1
 80054ac:	4641      	mov	r1, r8
 80054ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80054b2:	4649      	mov	r1, r9
 80054b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80054b8:	f04f 0200 	mov.w	r2, #0
 80054bc:	f04f 0300 	mov.w	r3, #0
 80054c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80054c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80054c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80054cc:	ebb2 040a 	subs.w	r4, r2, sl
 80054d0:	eb63 050b 	sbc.w	r5, r3, fp
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	00eb      	lsls	r3, r5, #3
 80054de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054e2:	00e2      	lsls	r2, r4, #3
 80054e4:	4614      	mov	r4, r2
 80054e6:	461d      	mov	r5, r3
 80054e8:	4643      	mov	r3, r8
 80054ea:	18e3      	adds	r3, r4, r3
 80054ec:	603b      	str	r3, [r7, #0]
 80054ee:	464b      	mov	r3, r9
 80054f0:	eb45 0303 	adc.w	r3, r5, r3
 80054f4:	607b      	str	r3, [r7, #4]
 80054f6:	f04f 0200 	mov.w	r2, #0
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005502:	4629      	mov	r1, r5
 8005504:	028b      	lsls	r3, r1, #10
 8005506:	4621      	mov	r1, r4
 8005508:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800550c:	4621      	mov	r1, r4
 800550e:	028a      	lsls	r2, r1, #10
 8005510:	4610      	mov	r0, r2
 8005512:	4619      	mov	r1, r3
 8005514:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005516:	2200      	movs	r2, #0
 8005518:	61bb      	str	r3, [r7, #24]
 800551a:	61fa      	str	r2, [r7, #28]
 800551c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005520:	f7fb fb42 	bl	8000ba8 <__aeabi_uldivmod>
 8005524:	4602      	mov	r2, r0
 8005526:	460b      	mov	r3, r1
 8005528:	4613      	mov	r3, r2
 800552a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800552c:	4b0b      	ldr	r3, [pc, #44]	@ (800555c <HAL_RCC_GetSysClockFreq+0x200>)
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	0c1b      	lsrs	r3, r3, #16
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	3301      	adds	r3, #1
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800553c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800553e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005540:	fbb2 f3f3 	udiv	r3, r2, r3
 8005544:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005546:	e002      	b.n	800554e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005548:	4b05      	ldr	r3, [pc, #20]	@ (8005560 <HAL_RCC_GetSysClockFreq+0x204>)
 800554a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800554c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800554e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005550:	4618      	mov	r0, r3
 8005552:	3750      	adds	r7, #80	@ 0x50
 8005554:	46bd      	mov	sp, r7
 8005556:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800555a:	bf00      	nop
 800555c:	40023800 	.word	0x40023800
 8005560:	00f42400 	.word	0x00f42400
 8005564:	007a1200 	.word	0x007a1200

08005568 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800556c:	4b03      	ldr	r3, [pc, #12]	@ (800557c <HAL_RCC_GetHCLKFreq+0x14>)
 800556e:	681b      	ldr	r3, [r3, #0]
}
 8005570:	4618      	mov	r0, r3
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	20000018 	.word	0x20000018

08005580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005584:	f7ff fff0 	bl	8005568 <HAL_RCC_GetHCLKFreq>
 8005588:	4602      	mov	r2, r0
 800558a:	4b05      	ldr	r3, [pc, #20]	@ (80055a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	0a9b      	lsrs	r3, r3, #10
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	4903      	ldr	r1, [pc, #12]	@ (80055a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005596:	5ccb      	ldrb	r3, [r1, r3]
 8005598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800559c:	4618      	mov	r0, r3
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40023800 	.word	0x40023800
 80055a4:	0800d438 	.word	0x0800d438

080055a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e041      	b.n	800563e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d106      	bne.n	80055d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fc fb3a 	bl	8001c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	3304      	adds	r3, #4
 80055e4:	4619      	mov	r1, r3
 80055e6:	4610      	mov	r0, r2
 80055e8:	f000 fd96 	bl	8006118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3708      	adds	r7, #8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
	...

08005648 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005656:	b2db      	uxtb	r3, r3
 8005658:	2b01      	cmp	r3, #1
 800565a:	d001      	beq.n	8005660 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e04e      	b.n	80056fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68da      	ldr	r2, [r3, #12]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f042 0201 	orr.w	r2, r2, #1
 8005676:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a23      	ldr	r2, [pc, #140]	@ (800570c <HAL_TIM_Base_Start_IT+0xc4>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d022      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x80>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800568a:	d01d      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x80>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a1f      	ldr	r2, [pc, #124]	@ (8005710 <HAL_TIM_Base_Start_IT+0xc8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d018      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x80>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a1e      	ldr	r2, [pc, #120]	@ (8005714 <HAL_TIM_Base_Start_IT+0xcc>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d013      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x80>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005718 <HAL_TIM_Base_Start_IT+0xd0>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00e      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x80>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a1b      	ldr	r2, [pc, #108]	@ (800571c <HAL_TIM_Base_Start_IT+0xd4>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d009      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x80>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a19      	ldr	r2, [pc, #100]	@ (8005720 <HAL_TIM_Base_Start_IT+0xd8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d004      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x80>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a18      	ldr	r2, [pc, #96]	@ (8005724 <HAL_TIM_Base_Start_IT+0xdc>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d111      	bne.n	80056ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 0307 	and.w	r3, r3, #7
 80056d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2b06      	cmp	r3, #6
 80056d8:	d010      	beq.n	80056fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f042 0201 	orr.w	r2, r2, #1
 80056e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ea:	e007      	b.n	80056fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	40010000 	.word	0x40010000
 8005710:	40000400 	.word	0x40000400
 8005714:	40000800 	.word	0x40000800
 8005718:	40000c00 	.word	0x40000c00
 800571c:	40010400 	.word	0x40010400
 8005720:	40014000 	.word	0x40014000
 8005724:	40001800 	.word	0x40001800

08005728 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d101      	bne.n	800573a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e041      	b.n	80057be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005740:	b2db      	uxtb	r3, r3
 8005742:	2b00      	cmp	r3, #0
 8005744:	d106      	bne.n	8005754 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f839 	bl	80057c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2202      	movs	r2, #2
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3304      	adds	r3, #4
 8005764:	4619      	mov	r1, r3
 8005766:	4610      	mov	r0, r2
 8005768:	f000 fcd6 	bl	8006118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3708      	adds	r7, #8
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b083      	sub	sp, #12
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
	...

080057dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d109      	bne.n	8005800 <HAL_TIM_PWM_Start+0x24>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	bf14      	ite	ne
 80057f8:	2301      	movne	r3, #1
 80057fa:	2300      	moveq	r3, #0
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	e022      	b.n	8005846 <HAL_TIM_PWM_Start+0x6a>
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	2b04      	cmp	r3, #4
 8005804:	d109      	bne.n	800581a <HAL_TIM_PWM_Start+0x3e>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b01      	cmp	r3, #1
 8005810:	bf14      	ite	ne
 8005812:	2301      	movne	r3, #1
 8005814:	2300      	moveq	r3, #0
 8005816:	b2db      	uxtb	r3, r3
 8005818:	e015      	b.n	8005846 <HAL_TIM_PWM_Start+0x6a>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b08      	cmp	r3, #8
 800581e:	d109      	bne.n	8005834 <HAL_TIM_PWM_Start+0x58>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b01      	cmp	r3, #1
 800582a:	bf14      	ite	ne
 800582c:	2301      	movne	r3, #1
 800582e:	2300      	moveq	r3, #0
 8005830:	b2db      	uxtb	r3, r3
 8005832:	e008      	b.n	8005846 <HAL_TIM_PWM_Start+0x6a>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800583a:	b2db      	uxtb	r3, r3
 800583c:	2b01      	cmp	r3, #1
 800583e:	bf14      	ite	ne
 8005840:	2301      	movne	r3, #1
 8005842:	2300      	moveq	r3, #0
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d001      	beq.n	800584e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e07c      	b.n	8005948 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d104      	bne.n	800585e <HAL_TIM_PWM_Start+0x82>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800585c:	e013      	b.n	8005886 <HAL_TIM_PWM_Start+0xaa>
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b04      	cmp	r3, #4
 8005862:	d104      	bne.n	800586e <HAL_TIM_PWM_Start+0x92>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800586c:	e00b      	b.n	8005886 <HAL_TIM_PWM_Start+0xaa>
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b08      	cmp	r3, #8
 8005872:	d104      	bne.n	800587e <HAL_TIM_PWM_Start+0xa2>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800587c:	e003      	b.n	8005886 <HAL_TIM_PWM_Start+0xaa>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2202      	movs	r2, #2
 8005882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2201      	movs	r2, #1
 800588c:	6839      	ldr	r1, [r7, #0]
 800588e:	4618      	mov	r0, r3
 8005890:	f000 ff32 	bl	80066f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a2d      	ldr	r2, [pc, #180]	@ (8005950 <HAL_TIM_PWM_Start+0x174>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d004      	beq.n	80058a8 <HAL_TIM_PWM_Start+0xcc>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005954 <HAL_TIM_PWM_Start+0x178>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d101      	bne.n	80058ac <HAL_TIM_PWM_Start+0xd0>
 80058a8:	2301      	movs	r3, #1
 80058aa:	e000      	b.n	80058ae <HAL_TIM_PWM_Start+0xd2>
 80058ac:	2300      	movs	r3, #0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d007      	beq.n	80058c2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a22      	ldr	r2, [pc, #136]	@ (8005950 <HAL_TIM_PWM_Start+0x174>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d022      	beq.n	8005912 <HAL_TIM_PWM_Start+0x136>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058d4:	d01d      	beq.n	8005912 <HAL_TIM_PWM_Start+0x136>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a1f      	ldr	r2, [pc, #124]	@ (8005958 <HAL_TIM_PWM_Start+0x17c>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d018      	beq.n	8005912 <HAL_TIM_PWM_Start+0x136>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a1d      	ldr	r2, [pc, #116]	@ (800595c <HAL_TIM_PWM_Start+0x180>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d013      	beq.n	8005912 <HAL_TIM_PWM_Start+0x136>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005960 <HAL_TIM_PWM_Start+0x184>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d00e      	beq.n	8005912 <HAL_TIM_PWM_Start+0x136>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a16      	ldr	r2, [pc, #88]	@ (8005954 <HAL_TIM_PWM_Start+0x178>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d009      	beq.n	8005912 <HAL_TIM_PWM_Start+0x136>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a18      	ldr	r2, [pc, #96]	@ (8005964 <HAL_TIM_PWM_Start+0x188>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d004      	beq.n	8005912 <HAL_TIM_PWM_Start+0x136>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a16      	ldr	r2, [pc, #88]	@ (8005968 <HAL_TIM_PWM_Start+0x18c>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d111      	bne.n	8005936 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	f003 0307 	and.w	r3, r3, #7
 800591c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2b06      	cmp	r3, #6
 8005922:	d010      	beq.n	8005946 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f042 0201 	orr.w	r2, r2, #1
 8005932:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005934:	e007      	b.n	8005946 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f042 0201 	orr.w	r2, r2, #1
 8005944:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}
 8005950:	40010000 	.word	0x40010000
 8005954:	40010400 	.word	0x40010400
 8005958:	40000400 	.word	0x40000400
 800595c:	40000800 	.word	0x40000800
 8005960:	40000c00 	.word	0x40000c00
 8005964:	40014000 	.word	0x40014000
 8005968:	40001800 	.word	0x40001800

0800596c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d101      	bne.n	8005980 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e097      	b.n	8005ab0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005986:	b2db      	uxtb	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d106      	bne.n	800599a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f7fc f9a9 	bl	8001cec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2202      	movs	r2, #2
 800599e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	6812      	ldr	r2, [r2, #0]
 80059ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059b0:	f023 0307 	bic.w	r3, r3, #7
 80059b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	3304      	adds	r3, #4
 80059be:	4619      	mov	r1, r3
 80059c0:	4610      	mov	r0, r2
 80059c2:	f000 fba9 	bl	8006118 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059ee:	f023 0303 	bic.w	r3, r3, #3
 80059f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	689a      	ldr	r2, [r3, #8]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	699b      	ldr	r3, [r3, #24]
 80059fc:	021b      	lsls	r3, r3, #8
 80059fe:	4313      	orrs	r3, r2
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005a0c:	f023 030c 	bic.w	r3, r3, #12
 8005a10:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68da      	ldr	r2, [r3, #12]
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	021b      	lsls	r3, r3, #8
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	011a      	lsls	r2, r3, #4
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	031b      	lsls	r3, r3, #12
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005a4a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005a52:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	011b      	lsls	r3, r3, #4
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3718      	adds	r7, #24
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ac8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ad0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ad8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ae0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d110      	bne.n	8005b0a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ae8:	7bfb      	ldrb	r3, [r7, #15]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d102      	bne.n	8005af4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005aee:	7b7b      	ldrb	r3, [r7, #13]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d001      	beq.n	8005af8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e069      	b.n	8005bcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b08:	e031      	b.n	8005b6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b04      	cmp	r3, #4
 8005b0e:	d110      	bne.n	8005b32 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b10:	7bbb      	ldrb	r3, [r7, #14]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d102      	bne.n	8005b1c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b16:	7b3b      	ldrb	r3, [r7, #12]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d001      	beq.n	8005b20 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e055      	b.n	8005bcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b30:	e01d      	b.n	8005b6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b32:	7bfb      	ldrb	r3, [r7, #15]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d108      	bne.n	8005b4a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b38:	7bbb      	ldrb	r3, [r7, #14]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d105      	bne.n	8005b4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b3e:	7b7b      	ldrb	r3, [r7, #13]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d102      	bne.n	8005b4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b44:	7b3b      	ldrb	r3, [r7, #12]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d001      	beq.n	8005b4e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e03e      	b.n	8005bcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2202      	movs	r2, #2
 8005b52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2202      	movs	r2, #2
 8005b5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2202      	movs	r2, #2
 8005b62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2202      	movs	r2, #2
 8005b6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <HAL_TIM_Encoder_Start+0xc4>
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	2b04      	cmp	r3, #4
 8005b78:	d008      	beq.n	8005b8c <HAL_TIM_Encoder_Start+0xd4>
 8005b7a:	e00f      	b.n	8005b9c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2201      	movs	r2, #1
 8005b82:	2100      	movs	r1, #0
 8005b84:	4618      	mov	r0, r3
 8005b86:	f000 fdb7 	bl	80066f8 <TIM_CCxChannelCmd>
      break;
 8005b8a:	e016      	b.n	8005bba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2201      	movs	r2, #1
 8005b92:	2104      	movs	r1, #4
 8005b94:	4618      	mov	r0, r3
 8005b96:	f000 fdaf 	bl	80066f8 <TIM_CCxChannelCmd>
      break;
 8005b9a:	e00e      	b.n	8005bba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	2100      	movs	r1, #0
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f000 fda7 	bl	80066f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	2104      	movs	r1, #4
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 fda0 	bl	80066f8 <TIM_CCxChannelCmd>
      break;
 8005bb8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f042 0201 	orr.w	r2, r2, #1
 8005bc8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d020      	beq.n	8005c38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d01b      	beq.n	8005c38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f06f 0202 	mvn.w	r2, #2
 8005c08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	f003 0303 	and.w	r3, r3, #3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d003      	beq.n	8005c26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 fa5b 	bl	80060da <HAL_TIM_IC_CaptureCallback>
 8005c24:	e005      	b.n	8005c32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 fa4d 	bl	80060c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 fa5e 	bl	80060ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d020      	beq.n	8005c84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f003 0304 	and.w	r3, r3, #4
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d01b      	beq.n	8005c84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f06f 0204 	mvn.w	r2, #4
 8005c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2202      	movs	r2, #2
 8005c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 fa35 	bl	80060da <HAL_TIM_IC_CaptureCallback>
 8005c70:	e005      	b.n	8005c7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 fa27 	bl	80060c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f000 fa38 	bl	80060ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f003 0308 	and.w	r3, r3, #8
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d020      	beq.n	8005cd0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f003 0308 	and.w	r3, r3, #8
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d01b      	beq.n	8005cd0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f06f 0208 	mvn.w	r2, #8
 8005ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2204      	movs	r2, #4
 8005ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	69db      	ldr	r3, [r3, #28]
 8005cae:	f003 0303 	and.w	r3, r3, #3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d003      	beq.n	8005cbe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 fa0f 	bl	80060da <HAL_TIM_IC_CaptureCallback>
 8005cbc:	e005      	b.n	8005cca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 fa01 	bl	80060c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 fa12 	bl	80060ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	f003 0310 	and.w	r3, r3, #16
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d020      	beq.n	8005d1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f003 0310 	and.w	r3, r3, #16
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d01b      	beq.n	8005d1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f06f 0210 	mvn.w	r2, #16
 8005cec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2208      	movs	r2, #8
 8005cf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d003      	beq.n	8005d0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 f9e9 	bl	80060da <HAL_TIM_IC_CaptureCallback>
 8005d08:	e005      	b.n	8005d16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 f9db 	bl	80060c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 f9ec 	bl	80060ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00c      	beq.n	8005d40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f003 0301 	and.w	r3, r3, #1
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d007      	beq.n	8005d40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f06f 0201 	mvn.w	r2, #1
 8005d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7fb f906 	bl	8000f4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d00c      	beq.n	8005d64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d007      	beq.n	8005d64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 fdc8 	bl	80068f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00c      	beq.n	8005d88 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d007      	beq.n	8005d88 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 f9bd 	bl	8006102 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	f003 0320 	and.w	r3, r3, #32
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00c      	beq.n	8005dac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f003 0320 	and.w	r3, r3, #32
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d007      	beq.n	8005dac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f06f 0220 	mvn.w	r2, #32
 8005da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 fd9a 	bl	80068e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dac:	bf00      	nop
 8005dae:	3710      	adds	r7, #16
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b086      	sub	sp, #24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d101      	bne.n	8005dd2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005dce:	2302      	movs	r3, #2
 8005dd0:	e0ae      	b.n	8005f30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b0c      	cmp	r3, #12
 8005dde:	f200 809f 	bhi.w	8005f20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005de2:	a201      	add	r2, pc, #4	@ (adr r2, 8005de8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de8:	08005e1d 	.word	0x08005e1d
 8005dec:	08005f21 	.word	0x08005f21
 8005df0:	08005f21 	.word	0x08005f21
 8005df4:	08005f21 	.word	0x08005f21
 8005df8:	08005e5d 	.word	0x08005e5d
 8005dfc:	08005f21 	.word	0x08005f21
 8005e00:	08005f21 	.word	0x08005f21
 8005e04:	08005f21 	.word	0x08005f21
 8005e08:	08005e9f 	.word	0x08005e9f
 8005e0c:	08005f21 	.word	0x08005f21
 8005e10:	08005f21 	.word	0x08005f21
 8005e14:	08005f21 	.word	0x08005f21
 8005e18:	08005edf 	.word	0x08005edf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68b9      	ldr	r1, [r7, #8]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f000 fa1e 	bl	8006264 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	699a      	ldr	r2, [r3, #24]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0208 	orr.w	r2, r2, #8
 8005e36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	699a      	ldr	r2, [r3, #24]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 0204 	bic.w	r2, r2, #4
 8005e46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6999      	ldr	r1, [r3, #24]
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	691a      	ldr	r2, [r3, #16]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	430a      	orrs	r2, r1
 8005e58:	619a      	str	r2, [r3, #24]
      break;
 8005e5a:	e064      	b.n	8005f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68b9      	ldr	r1, [r7, #8]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 fa6e 	bl	8006344 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	699a      	ldr	r2, [r3, #24]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	699a      	ldr	r2, [r3, #24]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6999      	ldr	r1, [r3, #24]
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	021a      	lsls	r2, r3, #8
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	619a      	str	r2, [r3, #24]
      break;
 8005e9c:	e043      	b.n	8005f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68b9      	ldr	r1, [r7, #8]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f000 fac3 	bl	8006430 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69da      	ldr	r2, [r3, #28]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f042 0208 	orr.w	r2, r2, #8
 8005eb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	69da      	ldr	r2, [r3, #28]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 0204 	bic.w	r2, r2, #4
 8005ec8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	69d9      	ldr	r1, [r3, #28]
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	691a      	ldr	r2, [r3, #16]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	61da      	str	r2, [r3, #28]
      break;
 8005edc:	e023      	b.n	8005f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68b9      	ldr	r1, [r7, #8]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f000 fb17 	bl	8006518 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	69da      	ldr	r2, [r3, #28]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ef8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69da      	ldr	r2, [r3, #28]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	69d9      	ldr	r1, [r3, #28]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	021a      	lsls	r2, r3, #8
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	61da      	str	r2, [r3, #28]
      break;
 8005f1e:	e002      	b.n	8005f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	75fb      	strb	r3, [r7, #23]
      break;
 8005f24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3718      	adds	r7, #24
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f42:	2300      	movs	r3, #0
 8005f44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d101      	bne.n	8005f54 <HAL_TIM_ConfigClockSource+0x1c>
 8005f50:	2302      	movs	r3, #2
 8005f52:	e0b4      	b.n	80060be <HAL_TIM_ConfigClockSource+0x186>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68ba      	ldr	r2, [r7, #8]
 8005f82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f8c:	d03e      	beq.n	800600c <HAL_TIM_ConfigClockSource+0xd4>
 8005f8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f92:	f200 8087 	bhi.w	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005f96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f9a:	f000 8086 	beq.w	80060aa <HAL_TIM_ConfigClockSource+0x172>
 8005f9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fa2:	d87f      	bhi.n	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fa4:	2b70      	cmp	r3, #112	@ 0x70
 8005fa6:	d01a      	beq.n	8005fde <HAL_TIM_ConfigClockSource+0xa6>
 8005fa8:	2b70      	cmp	r3, #112	@ 0x70
 8005faa:	d87b      	bhi.n	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fac:	2b60      	cmp	r3, #96	@ 0x60
 8005fae:	d050      	beq.n	8006052 <HAL_TIM_ConfigClockSource+0x11a>
 8005fb0:	2b60      	cmp	r3, #96	@ 0x60
 8005fb2:	d877      	bhi.n	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb4:	2b50      	cmp	r3, #80	@ 0x50
 8005fb6:	d03c      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0xfa>
 8005fb8:	2b50      	cmp	r3, #80	@ 0x50
 8005fba:	d873      	bhi.n	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fbc:	2b40      	cmp	r3, #64	@ 0x40
 8005fbe:	d058      	beq.n	8006072 <HAL_TIM_ConfigClockSource+0x13a>
 8005fc0:	2b40      	cmp	r3, #64	@ 0x40
 8005fc2:	d86f      	bhi.n	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fc4:	2b30      	cmp	r3, #48	@ 0x30
 8005fc6:	d064      	beq.n	8006092 <HAL_TIM_ConfigClockSource+0x15a>
 8005fc8:	2b30      	cmp	r3, #48	@ 0x30
 8005fca:	d86b      	bhi.n	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fcc:	2b20      	cmp	r3, #32
 8005fce:	d060      	beq.n	8006092 <HAL_TIM_ConfigClockSource+0x15a>
 8005fd0:	2b20      	cmp	r3, #32
 8005fd2:	d867      	bhi.n	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d05c      	beq.n	8006092 <HAL_TIM_ConfigClockSource+0x15a>
 8005fd8:	2b10      	cmp	r3, #16
 8005fda:	d05a      	beq.n	8006092 <HAL_TIM_ConfigClockSource+0x15a>
 8005fdc:	e062      	b.n	80060a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fee:	f000 fb63 	bl	80066b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006000:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68ba      	ldr	r2, [r7, #8]
 8006008:	609a      	str	r2, [r3, #8]
      break;
 800600a:	e04f      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800601c:	f000 fb4c 	bl	80066b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800602e:	609a      	str	r2, [r3, #8]
      break;
 8006030:	e03c      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800603e:	461a      	mov	r2, r3
 8006040:	f000 fac0 	bl	80065c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2150      	movs	r1, #80	@ 0x50
 800604a:	4618      	mov	r0, r3
 800604c:	f000 fb19 	bl	8006682 <TIM_ITRx_SetConfig>
      break;
 8006050:	e02c      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800605e:	461a      	mov	r2, r3
 8006060:	f000 fadf 	bl	8006622 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2160      	movs	r1, #96	@ 0x60
 800606a:	4618      	mov	r0, r3
 800606c:	f000 fb09 	bl	8006682 <TIM_ITRx_SetConfig>
      break;
 8006070:	e01c      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800607e:	461a      	mov	r2, r3
 8006080:	f000 faa0 	bl	80065c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2140      	movs	r1, #64	@ 0x40
 800608a:	4618      	mov	r0, r3
 800608c:	f000 faf9 	bl	8006682 <TIM_ITRx_SetConfig>
      break;
 8006090:	e00c      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4619      	mov	r1, r3
 800609c:	4610      	mov	r0, r2
 800609e:	f000 faf0 	bl	8006682 <TIM_ITRx_SetConfig>
      break;
 80060a2:	e003      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	73fb      	strb	r3, [r7, #15]
      break;
 80060a8:	e000      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3710      	adds	r7, #16
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b083      	sub	sp, #12
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060ce:	bf00      	nop
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060da:	b480      	push	{r7}
 80060dc:	b083      	sub	sp, #12
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060e2:	bf00      	nop
 80060e4:	370c      	adds	r7, #12
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr

080060ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060ee:	b480      	push	{r7}
 80060f0:	b083      	sub	sp, #12
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr

08006102 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006102:	b480      	push	{r7}
 8006104:	b083      	sub	sp, #12
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800610a:	bf00      	nop
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
	...

08006118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006118:	b480      	push	{r7}
 800611a:	b085      	sub	sp, #20
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a43      	ldr	r2, [pc, #268]	@ (8006238 <TIM_Base_SetConfig+0x120>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d013      	beq.n	8006158 <TIM_Base_SetConfig+0x40>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006136:	d00f      	beq.n	8006158 <TIM_Base_SetConfig+0x40>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a40      	ldr	r2, [pc, #256]	@ (800623c <TIM_Base_SetConfig+0x124>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d00b      	beq.n	8006158 <TIM_Base_SetConfig+0x40>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a3f      	ldr	r2, [pc, #252]	@ (8006240 <TIM_Base_SetConfig+0x128>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d007      	beq.n	8006158 <TIM_Base_SetConfig+0x40>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a3e      	ldr	r2, [pc, #248]	@ (8006244 <TIM_Base_SetConfig+0x12c>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d003      	beq.n	8006158 <TIM_Base_SetConfig+0x40>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a3d      	ldr	r2, [pc, #244]	@ (8006248 <TIM_Base_SetConfig+0x130>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d108      	bne.n	800616a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800615e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	4313      	orrs	r3, r2
 8006168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a32      	ldr	r2, [pc, #200]	@ (8006238 <TIM_Base_SetConfig+0x120>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d02b      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006178:	d027      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a2f      	ldr	r2, [pc, #188]	@ (800623c <TIM_Base_SetConfig+0x124>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d023      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a2e      	ldr	r2, [pc, #184]	@ (8006240 <TIM_Base_SetConfig+0x128>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d01f      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a2d      	ldr	r2, [pc, #180]	@ (8006244 <TIM_Base_SetConfig+0x12c>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d01b      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a2c      	ldr	r2, [pc, #176]	@ (8006248 <TIM_Base_SetConfig+0x130>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d017      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a2b      	ldr	r2, [pc, #172]	@ (800624c <TIM_Base_SetConfig+0x134>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d013      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a2a      	ldr	r2, [pc, #168]	@ (8006250 <TIM_Base_SetConfig+0x138>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00f      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a29      	ldr	r2, [pc, #164]	@ (8006254 <TIM_Base_SetConfig+0x13c>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d00b      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a28      	ldr	r2, [pc, #160]	@ (8006258 <TIM_Base_SetConfig+0x140>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d007      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a27      	ldr	r2, [pc, #156]	@ (800625c <TIM_Base_SetConfig+0x144>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d003      	beq.n	80061ca <TIM_Base_SetConfig+0xb2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a26      	ldr	r2, [pc, #152]	@ (8006260 <TIM_Base_SetConfig+0x148>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d108      	bne.n	80061dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	4313      	orrs	r3, r2
 80061da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	689a      	ldr	r2, [r3, #8]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a0e      	ldr	r2, [pc, #56]	@ (8006238 <TIM_Base_SetConfig+0x120>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d003      	beq.n	800620a <TIM_Base_SetConfig+0xf2>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a10      	ldr	r2, [pc, #64]	@ (8006248 <TIM_Base_SetConfig+0x130>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d103      	bne.n	8006212 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	691a      	ldr	r2, [r3, #16]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f043 0204 	orr.w	r2, r3, #4
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	601a      	str	r2, [r3, #0]
}
 800622a:	bf00      	nop
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	40010000 	.word	0x40010000
 800623c:	40000400 	.word	0x40000400
 8006240:	40000800 	.word	0x40000800
 8006244:	40000c00 	.word	0x40000c00
 8006248:	40010400 	.word	0x40010400
 800624c:	40014000 	.word	0x40014000
 8006250:	40014400 	.word	0x40014400
 8006254:	40014800 	.word	0x40014800
 8006258:	40001800 	.word	0x40001800
 800625c:	40001c00 	.word	0x40001c00
 8006260:	40002000 	.word	0x40002000

08006264 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006264:	b480      	push	{r7}
 8006266:	b087      	sub	sp, #28
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a1b      	ldr	r3, [r3, #32]
 8006278:	f023 0201 	bic.w	r2, r3, #1
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f023 0303 	bic.w	r3, r3, #3
 800629a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f023 0302 	bic.w	r3, r3, #2
 80062ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a20      	ldr	r2, [pc, #128]	@ (800633c <TIM_OC1_SetConfig+0xd8>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d003      	beq.n	80062c8 <TIM_OC1_SetConfig+0x64>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a1f      	ldr	r2, [pc, #124]	@ (8006340 <TIM_OC1_SetConfig+0xdc>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d10c      	bne.n	80062e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f023 0308 	bic.w	r3, r3, #8
 80062ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f023 0304 	bic.w	r3, r3, #4
 80062e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a15      	ldr	r2, [pc, #84]	@ (800633c <TIM_OC1_SetConfig+0xd8>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d003      	beq.n	80062f2 <TIM_OC1_SetConfig+0x8e>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a14      	ldr	r2, [pc, #80]	@ (8006340 <TIM_OC1_SetConfig+0xdc>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d111      	bne.n	8006316 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006300:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	4313      	orrs	r3, r2
 800630a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	4313      	orrs	r3, r2
 8006314:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	685a      	ldr	r2, [r3, #4]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	621a      	str	r2, [r3, #32]
}
 8006330:	bf00      	nop
 8006332:	371c      	adds	r7, #28
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr
 800633c:	40010000 	.word	0x40010000
 8006340:	40010400 	.word	0x40010400

08006344 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006344:	b480      	push	{r7}
 8006346:	b087      	sub	sp, #28
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a1b      	ldr	r3, [r3, #32]
 8006358:	f023 0210 	bic.w	r2, r3, #16
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800637a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	021b      	lsls	r3, r3, #8
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4313      	orrs	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	f023 0320 	bic.w	r3, r3, #32
 800638e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	011b      	lsls	r3, r3, #4
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	4313      	orrs	r3, r2
 800639a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a22      	ldr	r2, [pc, #136]	@ (8006428 <TIM_OC2_SetConfig+0xe4>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d003      	beq.n	80063ac <TIM_OC2_SetConfig+0x68>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a21      	ldr	r2, [pc, #132]	@ (800642c <TIM_OC2_SetConfig+0xe8>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d10d      	bne.n	80063c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	011b      	lsls	r3, r3, #4
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	4313      	orrs	r3, r2
 80063be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a17      	ldr	r2, [pc, #92]	@ (8006428 <TIM_OC2_SetConfig+0xe4>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d003      	beq.n	80063d8 <TIM_OC2_SetConfig+0x94>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	4a16      	ldr	r2, [pc, #88]	@ (800642c <TIM_OC2_SetConfig+0xe8>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d113      	bne.n	8006400 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	685a      	ldr	r2, [r3, #4]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	621a      	str	r2, [r3, #32]
}
 800641a:	bf00      	nop
 800641c:	371c      	adds	r7, #28
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop
 8006428:	40010000 	.word	0x40010000
 800642c:	40010400 	.word	0x40010400

08006430 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006430:	b480      	push	{r7}
 8006432:	b087      	sub	sp, #28
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a1b      	ldr	r3, [r3, #32]
 800643e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	69db      	ldr	r3, [r3, #28]
 8006456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800645e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 0303 	bic.w	r3, r3, #3
 8006466:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006478:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	021b      	lsls	r3, r3, #8
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	4313      	orrs	r3, r2
 8006484:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a21      	ldr	r2, [pc, #132]	@ (8006510 <TIM_OC3_SetConfig+0xe0>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d003      	beq.n	8006496 <TIM_OC3_SetConfig+0x66>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a20      	ldr	r2, [pc, #128]	@ (8006514 <TIM_OC3_SetConfig+0xe4>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d10d      	bne.n	80064b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800649c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	021b      	lsls	r3, r3, #8
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a16      	ldr	r2, [pc, #88]	@ (8006510 <TIM_OC3_SetConfig+0xe0>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d003      	beq.n	80064c2 <TIM_OC3_SetConfig+0x92>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a15      	ldr	r2, [pc, #84]	@ (8006514 <TIM_OC3_SetConfig+0xe4>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d113      	bne.n	80064ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80064d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	4313      	orrs	r3, r2
 80064dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	011b      	lsls	r3, r3, #4
 80064e4:	693a      	ldr	r2, [r7, #16]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	693a      	ldr	r2, [r7, #16]
 80064ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	685a      	ldr	r2, [r3, #4]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	697a      	ldr	r2, [r7, #20]
 8006502:	621a      	str	r2, [r3, #32]
}
 8006504:	bf00      	nop
 8006506:	371c      	adds	r7, #28
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr
 8006510:	40010000 	.word	0x40010000
 8006514:	40010400 	.word	0x40010400

08006518 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006518:	b480      	push	{r7}
 800651a:	b087      	sub	sp, #28
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a1b      	ldr	r3, [r3, #32]
 8006526:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a1b      	ldr	r3, [r3, #32]
 800652c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	69db      	ldr	r3, [r3, #28]
 800653e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800654e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	021b      	lsls	r3, r3, #8
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	4313      	orrs	r3, r2
 800655a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006562:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	031b      	lsls	r3, r3, #12
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	4313      	orrs	r3, r2
 800656e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a12      	ldr	r2, [pc, #72]	@ (80065bc <TIM_OC4_SetConfig+0xa4>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d003      	beq.n	8006580 <TIM_OC4_SetConfig+0x68>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a11      	ldr	r2, [pc, #68]	@ (80065c0 <TIM_OC4_SetConfig+0xa8>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d109      	bne.n	8006594 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006586:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	019b      	lsls	r3, r3, #6
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	4313      	orrs	r3, r2
 8006592:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	685a      	ldr	r2, [r3, #4]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	621a      	str	r2, [r3, #32]
}
 80065ae:	bf00      	nop
 80065b0:	371c      	adds	r7, #28
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	40010000 	.word	0x40010000
 80065c0:	40010400 	.word	0x40010400

080065c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b087      	sub	sp, #28
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6a1b      	ldr	r3, [r3, #32]
 80065d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	f023 0201 	bic.w	r2, r3, #1
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	011b      	lsls	r3, r3, #4
 80065f4:	693a      	ldr	r2, [r7, #16]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f023 030a 	bic.w	r3, r3, #10
 8006600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006602:	697a      	ldr	r2, [r7, #20]
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	4313      	orrs	r3, r2
 8006608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	621a      	str	r2, [r3, #32]
}
 8006616:	bf00      	nop
 8006618:	371c      	adds	r7, #28
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr

08006622 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006622:	b480      	push	{r7}
 8006624:	b087      	sub	sp, #28
 8006626:	af00      	add	r7, sp, #0
 8006628:	60f8      	str	r0, [r7, #12]
 800662a:	60b9      	str	r1, [r7, #8]
 800662c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6a1b      	ldr	r3, [r3, #32]
 8006632:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	f023 0210 	bic.w	r2, r3, #16
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800664c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	031b      	lsls	r3, r3, #12
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	4313      	orrs	r3, r2
 8006656:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800665e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	011b      	lsls	r3, r3, #4
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	621a      	str	r2, [r3, #32]
}
 8006676:	bf00      	nop
 8006678:	371c      	adds	r7, #28
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr

08006682 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006682:	b480      	push	{r7}
 8006684:	b085      	sub	sp, #20
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
 800668a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006698:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800669a:	683a      	ldr	r2, [r7, #0]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4313      	orrs	r3, r2
 80066a0:	f043 0307 	orr.w	r3, r3, #7
 80066a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	609a      	str	r2, [r3, #8]
}
 80066ac:	bf00      	nop
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	607a      	str	r2, [r7, #4]
 80066c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	021a      	lsls	r2, r3, #8
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	431a      	orrs	r2, r3
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	4313      	orrs	r3, r2
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	609a      	str	r2, [r3, #8]
}
 80066ec:	bf00      	nop
 80066ee:	371c      	adds	r7, #28
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b087      	sub	sp, #28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f003 031f 	and.w	r3, r3, #31
 800670a:	2201      	movs	r2, #1
 800670c:	fa02 f303 	lsl.w	r3, r2, r3
 8006710:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6a1a      	ldr	r2, [r3, #32]
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	43db      	mvns	r3, r3
 800671a:	401a      	ands	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6a1a      	ldr	r2, [r3, #32]
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	f003 031f 	and.w	r3, r3, #31
 800672a:	6879      	ldr	r1, [r7, #4]
 800672c:	fa01 f303 	lsl.w	r3, r1, r3
 8006730:	431a      	orrs	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	621a      	str	r2, [r3, #32]
}
 8006736:	bf00      	nop
 8006738:	371c      	adds	r7, #28
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
	...

08006744 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006744:	b480      	push	{r7}
 8006746:	b085      	sub	sp, #20
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006754:	2b01      	cmp	r3, #1
 8006756:	d101      	bne.n	800675c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006758:	2302      	movs	r3, #2
 800675a:	e05a      	b.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2202      	movs	r2, #2
 8006768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006782:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	4313      	orrs	r3, r2
 800678c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a21      	ldr	r2, [pc, #132]	@ (8006820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d022      	beq.n	80067e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067a8:	d01d      	beq.n	80067e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006824 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d018      	beq.n	80067e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a1b      	ldr	r2, [pc, #108]	@ (8006828 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d013      	beq.n	80067e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a1a      	ldr	r2, [pc, #104]	@ (800682c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d00e      	beq.n	80067e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a18      	ldr	r2, [pc, #96]	@ (8006830 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d009      	beq.n	80067e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a17      	ldr	r2, [pc, #92]	@ (8006834 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d004      	beq.n	80067e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a15      	ldr	r2, [pc, #84]	@ (8006838 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d10c      	bne.n	8006800 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	68ba      	ldr	r2, [r7, #8]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3714      	adds	r7, #20
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	40010000 	.word	0x40010000
 8006824:	40000400 	.word	0x40000400
 8006828:	40000800 	.word	0x40000800
 800682c:	40000c00 	.word	0x40000c00
 8006830:	40010400 	.word	0x40010400
 8006834:	40014000 	.word	0x40014000
 8006838:	40001800 	.word	0x40001800

0800683c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006846:	2300      	movs	r3, #0
 8006848:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006850:	2b01      	cmp	r3, #1
 8006852:	d101      	bne.n	8006858 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006854:	2302      	movs	r3, #2
 8006856:	e03d      	b.n	80068d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	4313      	orrs	r3, r2
 800686c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	4313      	orrs	r3, r2
 800687a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	4313      	orrs	r3, r2
 8006888:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4313      	orrs	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	695b      	ldr	r3, [r3, #20]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	69db      	ldr	r3, [r3, #28]
 80068be:	4313      	orrs	r3, r2
 80068c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3714      	adds	r7, #20
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068e8:	bf00      	nop
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr

080068f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b083      	sub	sp, #12
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068fc:	bf00      	nop
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006908:	b084      	sub	sp, #16
 800690a:	b580      	push	{r7, lr}
 800690c:	b084      	sub	sp, #16
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
 8006912:	f107 001c 	add.w	r0, r7, #28
 8006916:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800691a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800691e:	2b01      	cmp	r3, #1
 8006920:	d123      	bne.n	800696a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006926:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006936:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800694a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800694e:	2b01      	cmp	r3, #1
 8006950:	d105      	bne.n	800695e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	68db      	ldr	r3, [r3, #12]
 8006956:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f001 fae8 	bl	8007f34 <USB_CoreReset>
 8006964:	4603      	mov	r3, r0
 8006966:	73fb      	strb	r3, [r7, #15]
 8006968:	e01b      	b.n	80069a2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f001 fadc 	bl	8007f34 <USB_CoreReset>
 800697c:	4603      	mov	r3, r0
 800697e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006980:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006984:	2b00      	cmp	r3, #0
 8006986:	d106      	bne.n	8006996 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800698c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	639a      	str	r2, [r3, #56]	@ 0x38
 8006994:	e005      	b.n	80069a2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80069a2:	7fbb      	ldrb	r3, [r7, #30]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d10b      	bne.n	80069c0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	f043 0206 	orr.w	r2, r3, #6
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	f043 0220 	orr.w	r2, r3, #32
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80069c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3710      	adds	r7, #16
 80069c6:	46bd      	mov	sp, r7
 80069c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069cc:	b004      	add	sp, #16
 80069ce:	4770      	bx	lr

080069d0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b087      	sub	sp, #28
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	4613      	mov	r3, r2
 80069dc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80069de:	79fb      	ldrb	r3, [r7, #7]
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	d165      	bne.n	8006ab0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	4a41      	ldr	r2, [pc, #260]	@ (8006aec <USB_SetTurnaroundTime+0x11c>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d906      	bls.n	80069fa <USB_SetTurnaroundTime+0x2a>
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	4a40      	ldr	r2, [pc, #256]	@ (8006af0 <USB_SetTurnaroundTime+0x120>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d202      	bcs.n	80069fa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80069f4:	230f      	movs	r3, #15
 80069f6:	617b      	str	r3, [r7, #20]
 80069f8:	e062      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	4a3c      	ldr	r2, [pc, #240]	@ (8006af0 <USB_SetTurnaroundTime+0x120>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d306      	bcc.n	8006a10 <USB_SetTurnaroundTime+0x40>
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	4a3b      	ldr	r2, [pc, #236]	@ (8006af4 <USB_SetTurnaroundTime+0x124>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d202      	bcs.n	8006a10 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006a0a:	230e      	movs	r3, #14
 8006a0c:	617b      	str	r3, [r7, #20]
 8006a0e:	e057      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	4a38      	ldr	r2, [pc, #224]	@ (8006af4 <USB_SetTurnaroundTime+0x124>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d306      	bcc.n	8006a26 <USB_SetTurnaroundTime+0x56>
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	4a37      	ldr	r2, [pc, #220]	@ (8006af8 <USB_SetTurnaroundTime+0x128>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d202      	bcs.n	8006a26 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006a20:	230d      	movs	r3, #13
 8006a22:	617b      	str	r3, [r7, #20]
 8006a24:	e04c      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	4a33      	ldr	r2, [pc, #204]	@ (8006af8 <USB_SetTurnaroundTime+0x128>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d306      	bcc.n	8006a3c <USB_SetTurnaroundTime+0x6c>
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	4a32      	ldr	r2, [pc, #200]	@ (8006afc <USB_SetTurnaroundTime+0x12c>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d802      	bhi.n	8006a3c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006a36:	230c      	movs	r3, #12
 8006a38:	617b      	str	r3, [r7, #20]
 8006a3a:	e041      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	4a2f      	ldr	r2, [pc, #188]	@ (8006afc <USB_SetTurnaroundTime+0x12c>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d906      	bls.n	8006a52 <USB_SetTurnaroundTime+0x82>
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	4a2e      	ldr	r2, [pc, #184]	@ (8006b00 <USB_SetTurnaroundTime+0x130>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d802      	bhi.n	8006a52 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006a4c:	230b      	movs	r3, #11
 8006a4e:	617b      	str	r3, [r7, #20]
 8006a50:	e036      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	4a2a      	ldr	r2, [pc, #168]	@ (8006b00 <USB_SetTurnaroundTime+0x130>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d906      	bls.n	8006a68 <USB_SetTurnaroundTime+0x98>
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	4a29      	ldr	r2, [pc, #164]	@ (8006b04 <USB_SetTurnaroundTime+0x134>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d802      	bhi.n	8006a68 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006a62:	230a      	movs	r3, #10
 8006a64:	617b      	str	r3, [r7, #20]
 8006a66:	e02b      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	4a26      	ldr	r2, [pc, #152]	@ (8006b04 <USB_SetTurnaroundTime+0x134>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d906      	bls.n	8006a7e <USB_SetTurnaroundTime+0xae>
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	4a25      	ldr	r2, [pc, #148]	@ (8006b08 <USB_SetTurnaroundTime+0x138>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d202      	bcs.n	8006a7e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006a78:	2309      	movs	r3, #9
 8006a7a:	617b      	str	r3, [r7, #20]
 8006a7c:	e020      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	4a21      	ldr	r2, [pc, #132]	@ (8006b08 <USB_SetTurnaroundTime+0x138>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d306      	bcc.n	8006a94 <USB_SetTurnaroundTime+0xc4>
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	4a20      	ldr	r2, [pc, #128]	@ (8006b0c <USB_SetTurnaroundTime+0x13c>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d802      	bhi.n	8006a94 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006a8e:	2308      	movs	r3, #8
 8006a90:	617b      	str	r3, [r7, #20]
 8006a92:	e015      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	4a1d      	ldr	r2, [pc, #116]	@ (8006b0c <USB_SetTurnaroundTime+0x13c>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d906      	bls.n	8006aaa <USB_SetTurnaroundTime+0xda>
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	4a1c      	ldr	r2, [pc, #112]	@ (8006b10 <USB_SetTurnaroundTime+0x140>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d202      	bcs.n	8006aaa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006aa4:	2307      	movs	r3, #7
 8006aa6:	617b      	str	r3, [r7, #20]
 8006aa8:	e00a      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006aaa:	2306      	movs	r3, #6
 8006aac:	617b      	str	r3, [r7, #20]
 8006aae:	e007      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006ab0:	79fb      	ldrb	r3, [r7, #7]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d102      	bne.n	8006abc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006ab6:	2309      	movs	r3, #9
 8006ab8:	617b      	str	r3, [r7, #20]
 8006aba:	e001      	b.n	8006ac0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006abc:	2309      	movs	r3, #9
 8006abe:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	68da      	ldr	r2, [r3, #12]
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	029b      	lsls	r3, r3, #10
 8006ad4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006ad8:	431a      	orrs	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	371c      	adds	r7, #28
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr
 8006aec:	00d8acbf 	.word	0x00d8acbf
 8006af0:	00e4e1c0 	.word	0x00e4e1c0
 8006af4:	00f42400 	.word	0x00f42400
 8006af8:	01067380 	.word	0x01067380
 8006afc:	011a499f 	.word	0x011a499f
 8006b00:	01312cff 	.word	0x01312cff
 8006b04:	014ca43f 	.word	0x014ca43f
 8006b08:	016e3600 	.word	0x016e3600
 8006b0c:	01a6ab1f 	.word	0x01a6ab1f
 8006b10:	01e84800 	.word	0x01e84800

08006b14 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	f043 0201 	orr.w	r2, r3, #1
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	370c      	adds	r7, #12
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr

08006b36 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b36:	b480      	push	{r7}
 8006b38:	b083      	sub	sp, #12
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f023 0201 	bic.w	r2, r3, #1
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	460b      	mov	r3, r1
 8006b62:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006b64:	2300      	movs	r3, #0
 8006b66:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006b74:	78fb      	ldrb	r3, [r7, #3]
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d115      	bne.n	8006ba6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b86:	200a      	movs	r0, #10
 8006b88:	f7fb fb28 	bl	80021dc <HAL_Delay>
      ms += 10U;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	330a      	adds	r3, #10
 8006b90:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f001 f93f 	bl	8007e16 <USB_GetMode>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d01e      	beq.n	8006bdc <USB_SetCurrentMode+0x84>
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ba2:	d9f0      	bls.n	8006b86 <USB_SetCurrentMode+0x2e>
 8006ba4:	e01a      	b.n	8006bdc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006ba6:	78fb      	ldrb	r3, [r7, #3]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d115      	bne.n	8006bd8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006bb8:	200a      	movs	r0, #10
 8006bba:	f7fb fb0f 	bl	80021dc <HAL_Delay>
      ms += 10U;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	330a      	adds	r3, #10
 8006bc2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f001 f926 	bl	8007e16 <USB_GetMode>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d005      	beq.n	8006bdc <USB_SetCurrentMode+0x84>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2bc7      	cmp	r3, #199	@ 0xc7
 8006bd4:	d9f0      	bls.n	8006bb8 <USB_SetCurrentMode+0x60>
 8006bd6:	e001      	b.n	8006bdc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e005      	b.n	8006be8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2bc8      	cmp	r3, #200	@ 0xc8
 8006be0:	d101      	bne.n	8006be6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e000      	b.n	8006be8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006bf0:	b084      	sub	sp, #16
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b086      	sub	sp, #24
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
 8006bfa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006bfe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006c02:	2300      	movs	r3, #0
 8006c04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	613b      	str	r3, [r7, #16]
 8006c0e:	e009      	b.n	8006c24 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	3340      	adds	r3, #64	@ 0x40
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	4413      	add	r3, r2
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	3301      	adds	r3, #1
 8006c22:	613b      	str	r3, [r7, #16]
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	2b0e      	cmp	r3, #14
 8006c28:	d9f2      	bls.n	8006c10 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006c2a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d11c      	bne.n	8006c6c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c40:	f043 0302 	orr.w	r3, r3, #2
 8006c44:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c56:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c62:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c6a:	e00b      	b.n	8006c84 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c70:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c90:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d10d      	bne.n	8006cb4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006c98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d104      	bne.n	8006caa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 f968 	bl	8006f78 <USB_SetDevSpeed>
 8006ca8:	e008      	b.n	8006cbc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006caa:	2101      	movs	r1, #1
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f000 f963 	bl	8006f78 <USB_SetDevSpeed>
 8006cb2:	e003      	b.n	8006cbc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006cb4:	2103      	movs	r1, #3
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 f95e 	bl	8006f78 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006cbc:	2110      	movs	r1, #16
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 f8fa 	bl	8006eb8 <USB_FlushTxFifo>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d001      	beq.n	8006cce <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f924 	bl	8006f1c <USB_FlushRxFifo>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ce4:	461a      	mov	r2, r3
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	2300      	movs	r3, #0
 8006d00:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d02:	2300      	movs	r3, #0
 8006d04:	613b      	str	r3, [r7, #16]
 8006d06:	e043      	b.n	8006d90 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	015a      	lsls	r2, r3, #5
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	4413      	add	r3, r2
 8006d10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d1e:	d118      	bne.n	8006d52 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10a      	bne.n	8006d3c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	015a      	lsls	r2, r3, #5
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d32:	461a      	mov	r2, r3
 8006d34:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006d38:	6013      	str	r3, [r2, #0]
 8006d3a:	e013      	b.n	8006d64 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	015a      	lsls	r2, r3, #5
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	4413      	add	r3, r2
 8006d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d48:	461a      	mov	r2, r3
 8006d4a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006d4e:	6013      	str	r3, [r2, #0]
 8006d50:	e008      	b.n	8006d64 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	015a      	lsls	r2, r3, #5
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	4413      	add	r3, r2
 8006d5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d5e:	461a      	mov	r2, r3
 8006d60:	2300      	movs	r3, #0
 8006d62:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	015a      	lsls	r2, r3, #5
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	4413      	add	r3, r2
 8006d6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d70:	461a      	mov	r2, r3
 8006d72:	2300      	movs	r3, #0
 8006d74:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	015a      	lsls	r2, r3, #5
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d82:	461a      	mov	r2, r3
 8006d84:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006d88:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	613b      	str	r3, [r7, #16]
 8006d90:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006d94:	461a      	mov	r2, r3
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d3b5      	bcc.n	8006d08 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	613b      	str	r3, [r7, #16]
 8006da0:	e043      	b.n	8006e2a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	015a      	lsls	r2, r3, #5
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	4413      	add	r3, r2
 8006daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006db4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006db8:	d118      	bne.n	8006dec <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10a      	bne.n	8006dd6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	015a      	lsls	r2, r3, #5
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dcc:	461a      	mov	r2, r3
 8006dce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006dd2:	6013      	str	r3, [r2, #0]
 8006dd4:	e013      	b.n	8006dfe <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	015a      	lsls	r2, r3, #5
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006de2:	461a      	mov	r2, r3
 8006de4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006de8:	6013      	str	r3, [r2, #0]
 8006dea:	e008      	b.n	8006dfe <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	015a      	lsls	r2, r3, #5
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	4413      	add	r3, r2
 8006df4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006df8:	461a      	mov	r2, r3
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	015a      	lsls	r2, r3, #5
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	4413      	add	r3, r2
 8006e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	015a      	lsls	r2, r3, #5
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	4413      	add	r3, r2
 8006e18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006e22:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	3301      	adds	r3, #1
 8006e28:	613b      	str	r3, [r7, #16]
 8006e2a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006e2e:	461a      	mov	r2, r3
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d3b5      	bcc.n	8006da2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e3c:	691b      	ldr	r3, [r3, #16]
 8006e3e:	68fa      	ldr	r2, [r7, #12]
 8006e40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e48:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006e56:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006e58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d105      	bne.n	8006e6c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	699b      	ldr	r3, [r3, #24]
 8006e64:	f043 0210 	orr.w	r2, r3, #16
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	699a      	ldr	r2, [r3, #24]
 8006e70:	4b10      	ldr	r3, [pc, #64]	@ (8006eb4 <USB_DevInit+0x2c4>)
 8006e72:	4313      	orrs	r3, r2
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006e78:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d005      	beq.n	8006e8c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	f043 0208 	orr.w	r2, r3, #8
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006e8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d107      	bne.n	8006ea4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	699b      	ldr	r3, [r3, #24]
 8006e98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e9c:	f043 0304 	orr.w	r3, r3, #4
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3718      	adds	r7, #24
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006eb0:	b004      	add	sp, #16
 8006eb2:	4770      	bx	lr
 8006eb4:	803c3800 	.word	0x803c3800

08006eb8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b085      	sub	sp, #20
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ed2:	d901      	bls.n	8006ed8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e01b      	b.n	8006f10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	daf2      	bge.n	8006ec6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	019b      	lsls	r3, r3, #6
 8006ee8:	f043 0220 	orr.w	r2, r3, #32
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006efc:	d901      	bls.n	8006f02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e006      	b.n	8006f10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	f003 0320 	and.w	r3, r3, #32
 8006f0a:	2b20      	cmp	r3, #32
 8006f0c:	d0f0      	beq.n	8006ef0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3714      	adds	r7, #20
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f24:	2300      	movs	r3, #0
 8006f26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f34:	d901      	bls.n	8006f3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e018      	b.n	8006f6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	daf2      	bge.n	8006f28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006f42:	2300      	movs	r3, #0
 8006f44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2210      	movs	r2, #16
 8006f4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f58:	d901      	bls.n	8006f5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	e006      	b.n	8006f6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	f003 0310 	and.w	r3, r3, #16
 8006f66:	2b10      	cmp	r3, #16
 8006f68:	d0f0      	beq.n	8006f4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3714      	adds	r7, #20
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	460b      	mov	r3, r1
 8006f82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	78fb      	ldrb	r3, [r7, #3]
 8006f92:	68f9      	ldr	r1, [r7, #12]
 8006f94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3714      	adds	r7, #20
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b087      	sub	sp, #28
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	f003 0306 	and.w	r3, r3, #6
 8006fc2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d102      	bne.n	8006fd0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	75fb      	strb	r3, [r7, #23]
 8006fce:	e00a      	b.n	8006fe6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d002      	beq.n	8006fdc <USB_GetDevSpeed+0x32>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2b06      	cmp	r3, #6
 8006fda:	d102      	bne.n	8006fe2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006fdc:	2302      	movs	r3, #2
 8006fde:	75fb      	strb	r3, [r7, #23]
 8006fe0:	e001      	b.n	8006fe6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006fe2:	230f      	movs	r3, #15
 8006fe4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006fe6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	371c      	adds	r7, #28
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	781b      	ldrb	r3, [r3, #0]
 8007006:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	785b      	ldrb	r3, [r3, #1]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d13a      	bne.n	8007086 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007016:	69da      	ldr	r2, [r3, #28]
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	f003 030f 	and.w	r3, r3, #15
 8007020:	2101      	movs	r1, #1
 8007022:	fa01 f303 	lsl.w	r3, r1, r3
 8007026:	b29b      	uxth	r3, r3
 8007028:	68f9      	ldr	r1, [r7, #12]
 800702a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800702e:	4313      	orrs	r3, r2
 8007030:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	015a      	lsls	r2, r3, #5
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	4413      	add	r3, r2
 800703a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007044:	2b00      	cmp	r3, #0
 8007046:	d155      	bne.n	80070f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	015a      	lsls	r2, r3, #5
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	4413      	add	r3, r2
 8007050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	791b      	ldrb	r3, [r3, #4]
 8007062:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007064:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	059b      	lsls	r3, r3, #22
 800706a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800706c:	4313      	orrs	r3, r2
 800706e:	68ba      	ldr	r2, [r7, #8]
 8007070:	0151      	lsls	r1, r2, #5
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	440a      	add	r2, r1
 8007076:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800707a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800707e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007082:	6013      	str	r3, [r2, #0]
 8007084:	e036      	b.n	80070f4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800708c:	69da      	ldr	r2, [r3, #28]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	f003 030f 	and.w	r3, r3, #15
 8007096:	2101      	movs	r1, #1
 8007098:	fa01 f303 	lsl.w	r3, r1, r3
 800709c:	041b      	lsls	r3, r3, #16
 800709e:	68f9      	ldr	r1, [r7, #12]
 80070a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070a4:	4313      	orrs	r3, r2
 80070a6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	015a      	lsls	r2, r3, #5
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d11a      	bne.n	80070f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	015a      	lsls	r2, r3, #5
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	4413      	add	r3, r2
 80070c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	791b      	ldrb	r3, [r3, #4]
 80070d8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80070da:	430b      	orrs	r3, r1
 80070dc:	4313      	orrs	r3, r2
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	0151      	lsls	r1, r2, #5
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	440a      	add	r2, r1
 80070e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070f2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3714      	adds	r7, #20
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
	...

08007104 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007104:	b480      	push	{r7}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	785b      	ldrb	r3, [r3, #1]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d161      	bne.n	80071e4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	015a      	lsls	r2, r3, #5
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	4413      	add	r3, r2
 8007128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007132:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007136:	d11f      	bne.n	8007178 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	015a      	lsls	r2, r3, #5
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	4413      	add	r3, r2
 8007140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	0151      	lsls	r1, r2, #5
 800714a:	68fa      	ldr	r2, [r7, #12]
 800714c:	440a      	add	r2, r1
 800714e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007152:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007156:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	015a      	lsls	r2, r3, #5
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	4413      	add	r3, r2
 8007160:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68ba      	ldr	r2, [r7, #8]
 8007168:	0151      	lsls	r1, r2, #5
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	440a      	add	r2, r1
 800716e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007172:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007176:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800717e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	f003 030f 	and.w	r3, r3, #15
 8007188:	2101      	movs	r1, #1
 800718a:	fa01 f303 	lsl.w	r3, r1, r3
 800718e:	b29b      	uxth	r3, r3
 8007190:	43db      	mvns	r3, r3
 8007192:	68f9      	ldr	r1, [r7, #12]
 8007194:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007198:	4013      	ands	r3, r2
 800719a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071a2:	69da      	ldr	r2, [r3, #28]
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	f003 030f 	and.w	r3, r3, #15
 80071ac:	2101      	movs	r1, #1
 80071ae:	fa01 f303 	lsl.w	r3, r1, r3
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	43db      	mvns	r3, r3
 80071b6:	68f9      	ldr	r1, [r7, #12]
 80071b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071bc:	4013      	ands	r3, r2
 80071be:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	015a      	lsls	r2, r3, #5
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	4413      	add	r3, r2
 80071c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	0159      	lsls	r1, r3, #5
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	440b      	add	r3, r1
 80071d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071da:	4619      	mov	r1, r3
 80071dc:	4b35      	ldr	r3, [pc, #212]	@ (80072b4 <USB_DeactivateEndpoint+0x1b0>)
 80071de:	4013      	ands	r3, r2
 80071e0:	600b      	str	r3, [r1, #0]
 80071e2:	e060      	b.n	80072a6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	015a      	lsls	r2, r3, #5
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	4413      	add	r3, r2
 80071ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80071f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071fa:	d11f      	bne.n	800723c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	015a      	lsls	r2, r3, #5
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	4413      	add	r3, r2
 8007204:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68ba      	ldr	r2, [r7, #8]
 800720c:	0151      	lsls	r1, r2, #5
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	440a      	add	r2, r1
 8007212:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007216:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800721a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	4413      	add	r3, r2
 8007224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	0151      	lsls	r1, r2, #5
 800722e:	68fa      	ldr	r2, [r7, #12]
 8007230:	440a      	add	r2, r1
 8007232:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007236:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800723a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007242:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	f003 030f 	and.w	r3, r3, #15
 800724c:	2101      	movs	r1, #1
 800724e:	fa01 f303 	lsl.w	r3, r1, r3
 8007252:	041b      	lsls	r3, r3, #16
 8007254:	43db      	mvns	r3, r3
 8007256:	68f9      	ldr	r1, [r7, #12]
 8007258:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800725c:	4013      	ands	r3, r2
 800725e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007266:	69da      	ldr	r2, [r3, #28]
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	f003 030f 	and.w	r3, r3, #15
 8007270:	2101      	movs	r1, #1
 8007272:	fa01 f303 	lsl.w	r3, r1, r3
 8007276:	041b      	lsls	r3, r3, #16
 8007278:	43db      	mvns	r3, r3
 800727a:	68f9      	ldr	r1, [r7, #12]
 800727c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007280:	4013      	ands	r3, r2
 8007282:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	015a      	lsls	r2, r3, #5
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	4413      	add	r3, r2
 800728c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	0159      	lsls	r1, r3, #5
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	440b      	add	r3, r1
 800729a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800729e:	4619      	mov	r1, r3
 80072a0:	4b05      	ldr	r3, [pc, #20]	@ (80072b8 <USB_DeactivateEndpoint+0x1b4>)
 80072a2:	4013      	ands	r3, r2
 80072a4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3714      	adds	r7, #20
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	ec337800 	.word	0xec337800
 80072b8:	eff37800 	.word	0xeff37800

080072bc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b08a      	sub	sp, #40	@ 0x28
 80072c0:	af02      	add	r7, sp, #8
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	4613      	mov	r3, r2
 80072c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	785b      	ldrb	r3, [r3, #1]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	f040 817f 	bne.w	80075dc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d132      	bne.n	800734c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	69ba      	ldr	r2, [r7, #24]
 80072f6:	0151      	lsls	r1, r2, #5
 80072f8:	69fa      	ldr	r2, [r7, #28]
 80072fa:	440a      	add	r2, r1
 80072fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007300:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007304:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007308:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800730a:	69bb      	ldr	r3, [r7, #24]
 800730c:	015a      	lsls	r2, r3, #5
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	4413      	add	r3, r2
 8007312:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007316:	691b      	ldr	r3, [r3, #16]
 8007318:	69ba      	ldr	r2, [r7, #24]
 800731a:	0151      	lsls	r1, r2, #5
 800731c:	69fa      	ldr	r2, [r7, #28]
 800731e:	440a      	add	r2, r1
 8007320:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007324:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007328:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800732a:	69bb      	ldr	r3, [r7, #24]
 800732c:	015a      	lsls	r2, r3, #5
 800732e:	69fb      	ldr	r3, [r7, #28]
 8007330:	4413      	add	r3, r2
 8007332:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	69ba      	ldr	r2, [r7, #24]
 800733a:	0151      	lsls	r1, r2, #5
 800733c:	69fa      	ldr	r2, [r7, #28]
 800733e:	440a      	add	r2, r1
 8007340:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007344:	0cdb      	lsrs	r3, r3, #19
 8007346:	04db      	lsls	r3, r3, #19
 8007348:	6113      	str	r3, [r2, #16]
 800734a:	e097      	b.n	800747c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	015a      	lsls	r2, r3, #5
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	4413      	add	r3, r2
 8007354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	69ba      	ldr	r2, [r7, #24]
 800735c:	0151      	lsls	r1, r2, #5
 800735e:	69fa      	ldr	r2, [r7, #28]
 8007360:	440a      	add	r2, r1
 8007362:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007366:	0cdb      	lsrs	r3, r3, #19
 8007368:	04db      	lsls	r3, r3, #19
 800736a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	015a      	lsls	r2, r3, #5
 8007370:	69fb      	ldr	r3, [r7, #28]
 8007372:	4413      	add	r3, r2
 8007374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	0151      	lsls	r1, r2, #5
 800737e:	69fa      	ldr	r2, [r7, #28]
 8007380:	440a      	add	r2, r1
 8007382:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007386:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800738a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800738e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007390:	69bb      	ldr	r3, [r7, #24]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d11a      	bne.n	80073cc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	691a      	ldr	r2, [r3, #16]
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d903      	bls.n	80073aa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	689a      	ldr	r2, [r3, #8]
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	015a      	lsls	r2, r3, #5
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	4413      	add	r3, r2
 80073b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	69ba      	ldr	r2, [r7, #24]
 80073ba:	0151      	lsls	r1, r2, #5
 80073bc:	69fa      	ldr	r2, [r7, #28]
 80073be:	440a      	add	r2, r1
 80073c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80073c8:	6113      	str	r3, [r2, #16]
 80073ca:	e044      	b.n	8007456 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	691a      	ldr	r2, [r3, #16]
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	4413      	add	r3, r2
 80073d6:	1e5a      	subs	r2, r3, #1
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	015a      	lsls	r2, r3, #5
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	4413      	add	r3, r2
 80073ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073ee:	691a      	ldr	r2, [r3, #16]
 80073f0:	8afb      	ldrh	r3, [r7, #22]
 80073f2:	04d9      	lsls	r1, r3, #19
 80073f4:	4ba4      	ldr	r3, [pc, #656]	@ (8007688 <USB_EPStartXfer+0x3cc>)
 80073f6:	400b      	ands	r3, r1
 80073f8:	69b9      	ldr	r1, [r7, #24]
 80073fa:	0148      	lsls	r0, r1, #5
 80073fc:	69f9      	ldr	r1, [r7, #28]
 80073fe:	4401      	add	r1, r0
 8007400:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007404:	4313      	orrs	r3, r2
 8007406:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	791b      	ldrb	r3, [r3, #4]
 800740c:	2b01      	cmp	r3, #1
 800740e:	d122      	bne.n	8007456 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	015a      	lsls	r2, r3, #5
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	4413      	add	r3, r2
 8007418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	69ba      	ldr	r2, [r7, #24]
 8007420:	0151      	lsls	r1, r2, #5
 8007422:	69fa      	ldr	r2, [r7, #28]
 8007424:	440a      	add	r2, r1
 8007426:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800742a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800742e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	015a      	lsls	r2, r3, #5
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	4413      	add	r3, r2
 8007438:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800743c:	691a      	ldr	r2, [r3, #16]
 800743e:	8afb      	ldrh	r3, [r7, #22]
 8007440:	075b      	lsls	r3, r3, #29
 8007442:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007446:	69b9      	ldr	r1, [r7, #24]
 8007448:	0148      	lsls	r0, r1, #5
 800744a:	69f9      	ldr	r1, [r7, #28]
 800744c:	4401      	add	r1, r0
 800744e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007452:	4313      	orrs	r3, r2
 8007454:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	015a      	lsls	r2, r3, #5
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	4413      	add	r3, r2
 800745e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007462:	691a      	ldr	r2, [r3, #16]
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	691b      	ldr	r3, [r3, #16]
 8007468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800746c:	69b9      	ldr	r1, [r7, #24]
 800746e:	0148      	lsls	r0, r1, #5
 8007470:	69f9      	ldr	r1, [r7, #28]
 8007472:	4401      	add	r1, r0
 8007474:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007478:	4313      	orrs	r3, r2
 800747a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	2b01      	cmp	r3, #1
 8007480:	d14b      	bne.n	800751a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	69db      	ldr	r3, [r3, #28]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d009      	beq.n	800749e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	015a      	lsls	r2, r3, #5
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	4413      	add	r3, r2
 8007492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007496:	461a      	mov	r2, r3
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	69db      	ldr	r3, [r3, #28]
 800749c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	791b      	ldrb	r3, [r3, #4]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d128      	bne.n	80074f8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d110      	bne.n	80074d8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	015a      	lsls	r2, r3, #5
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	4413      	add	r3, r2
 80074be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	69ba      	ldr	r2, [r7, #24]
 80074c6:	0151      	lsls	r1, r2, #5
 80074c8:	69fa      	ldr	r2, [r7, #28]
 80074ca:	440a      	add	r2, r1
 80074cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80074d4:	6013      	str	r3, [r2, #0]
 80074d6:	e00f      	b.n	80074f8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	015a      	lsls	r2, r3, #5
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	4413      	add	r3, r2
 80074e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	69ba      	ldr	r2, [r7, #24]
 80074e8:	0151      	lsls	r1, r2, #5
 80074ea:	69fa      	ldr	r2, [r7, #28]
 80074ec:	440a      	add	r2, r1
 80074ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074f6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	0151      	lsls	r1, r2, #5
 800750a:	69fa      	ldr	r2, [r7, #28]
 800750c:	440a      	add	r2, r1
 800750e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007512:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007516:	6013      	str	r3, [r2, #0]
 8007518:	e166      	b.n	80077e8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	015a      	lsls	r2, r3, #5
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	4413      	add	r3, r2
 8007522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	0151      	lsls	r1, r2, #5
 800752c:	69fa      	ldr	r2, [r7, #28]
 800752e:	440a      	add	r2, r1
 8007530:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007534:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007538:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	791b      	ldrb	r3, [r3, #4]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d015      	beq.n	800756e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	2b00      	cmp	r3, #0
 8007548:	f000 814e 	beq.w	80077e8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007552:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	f003 030f 	and.w	r3, r3, #15
 800755c:	2101      	movs	r1, #1
 800755e:	fa01 f303 	lsl.w	r3, r1, r3
 8007562:	69f9      	ldr	r1, [r7, #28]
 8007564:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007568:	4313      	orrs	r3, r2
 800756a:	634b      	str	r3, [r1, #52]	@ 0x34
 800756c:	e13c      	b.n	80077e8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800757a:	2b00      	cmp	r3, #0
 800757c:	d110      	bne.n	80075a0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	015a      	lsls	r2, r3, #5
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	4413      	add	r3, r2
 8007586:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	69ba      	ldr	r2, [r7, #24]
 800758e:	0151      	lsls	r1, r2, #5
 8007590:	69fa      	ldr	r2, [r7, #28]
 8007592:	440a      	add	r2, r1
 8007594:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007598:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800759c:	6013      	str	r3, [r2, #0]
 800759e:	e00f      	b.n	80075c0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	015a      	lsls	r2, r3, #5
 80075a4:	69fb      	ldr	r3, [r7, #28]
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	69ba      	ldr	r2, [r7, #24]
 80075b0:	0151      	lsls	r1, r2, #5
 80075b2:	69fa      	ldr	r2, [r7, #28]
 80075b4:	440a      	add	r2, r1
 80075b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075be:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	68d9      	ldr	r1, [r3, #12]
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	781a      	ldrb	r2, [r3, #0]
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	b298      	uxth	r0, r3
 80075ce:	79fb      	ldrb	r3, [r7, #7]
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	4603      	mov	r3, r0
 80075d4:	68f8      	ldr	r0, [r7, #12]
 80075d6:	f000 f9b9 	bl	800794c <USB_WritePacket>
 80075da:	e105      	b.n	80077e8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	015a      	lsls	r2, r3, #5
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	4413      	add	r3, r2
 80075e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	69ba      	ldr	r2, [r7, #24]
 80075ec:	0151      	lsls	r1, r2, #5
 80075ee:	69fa      	ldr	r2, [r7, #28]
 80075f0:	440a      	add	r2, r1
 80075f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075f6:	0cdb      	lsrs	r3, r3, #19
 80075f8:	04db      	lsls	r3, r3, #19
 80075fa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	015a      	lsls	r2, r3, #5
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	4413      	add	r3, r2
 8007604:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007608:	691b      	ldr	r3, [r3, #16]
 800760a:	69ba      	ldr	r2, [r7, #24]
 800760c:	0151      	lsls	r1, r2, #5
 800760e:	69fa      	ldr	r2, [r7, #28]
 8007610:	440a      	add	r2, r1
 8007612:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007616:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800761a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800761e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007620:	69bb      	ldr	r3, [r7, #24]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d132      	bne.n	800768c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d003      	beq.n	8007636 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	689a      	ldr	r2, [r3, #8]
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	689a      	ldr	r2, [r3, #8]
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	015a      	lsls	r2, r3, #5
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	4413      	add	r3, r2
 8007646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800764a:	691a      	ldr	r2, [r3, #16]
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	6a1b      	ldr	r3, [r3, #32]
 8007650:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007654:	69b9      	ldr	r1, [r7, #24]
 8007656:	0148      	lsls	r0, r1, #5
 8007658:	69f9      	ldr	r1, [r7, #28]
 800765a:	4401      	add	r1, r0
 800765c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007660:	4313      	orrs	r3, r2
 8007662:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	015a      	lsls	r2, r3, #5
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	4413      	add	r3, r2
 800766c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	69ba      	ldr	r2, [r7, #24]
 8007674:	0151      	lsls	r1, r2, #5
 8007676:	69fa      	ldr	r2, [r7, #28]
 8007678:	440a      	add	r2, r1
 800767a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800767e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007682:	6113      	str	r3, [r2, #16]
 8007684:	e062      	b.n	800774c <USB_EPStartXfer+0x490>
 8007686:	bf00      	nop
 8007688:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d123      	bne.n	80076dc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007694:	69bb      	ldr	r3, [r7, #24]
 8007696:	015a      	lsls	r2, r3, #5
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	4413      	add	r3, r2
 800769c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076a0:	691a      	ldr	r2, [r3, #16]
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076aa:	69b9      	ldr	r1, [r7, #24]
 80076ac:	0148      	lsls	r0, r1, #5
 80076ae:	69f9      	ldr	r1, [r7, #28]
 80076b0:	4401      	add	r1, r0
 80076b2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80076b6:	4313      	orrs	r3, r2
 80076b8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	015a      	lsls	r2, r3, #5
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	4413      	add	r3, r2
 80076c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	69ba      	ldr	r2, [r7, #24]
 80076ca:	0151      	lsls	r1, r2, #5
 80076cc:	69fa      	ldr	r2, [r7, #28]
 80076ce:	440a      	add	r2, r1
 80076d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076d8:	6113      	str	r3, [r2, #16]
 80076da:	e037      	b.n	800774c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	691a      	ldr	r2, [r3, #16]
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	4413      	add	r3, r2
 80076e6:	1e5a      	subs	r2, r3, #1
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80076f0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	8afa      	ldrh	r2, [r7, #22]
 80076f8:	fb03 f202 	mul.w	r2, r3, r2
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007700:	69bb      	ldr	r3, [r7, #24]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800770c:	691a      	ldr	r2, [r3, #16]
 800770e:	8afb      	ldrh	r3, [r7, #22]
 8007710:	04d9      	lsls	r1, r3, #19
 8007712:	4b38      	ldr	r3, [pc, #224]	@ (80077f4 <USB_EPStartXfer+0x538>)
 8007714:	400b      	ands	r3, r1
 8007716:	69b9      	ldr	r1, [r7, #24]
 8007718:	0148      	lsls	r0, r1, #5
 800771a:	69f9      	ldr	r1, [r7, #28]
 800771c:	4401      	add	r1, r0
 800771e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007722:	4313      	orrs	r3, r2
 8007724:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007726:	69bb      	ldr	r3, [r7, #24]
 8007728:	015a      	lsls	r2, r3, #5
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	4413      	add	r3, r2
 800772e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007732:	691a      	ldr	r2, [r3, #16]
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	6a1b      	ldr	r3, [r3, #32]
 8007738:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800773c:	69b9      	ldr	r1, [r7, #24]
 800773e:	0148      	lsls	r0, r1, #5
 8007740:	69f9      	ldr	r1, [r7, #28]
 8007742:	4401      	add	r1, r0
 8007744:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007748:	4313      	orrs	r3, r2
 800774a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800774c:	79fb      	ldrb	r3, [r7, #7]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d10d      	bne.n	800776e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d009      	beq.n	800776e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	68d9      	ldr	r1, [r3, #12]
 800775e:	69bb      	ldr	r3, [r7, #24]
 8007760:	015a      	lsls	r2, r3, #5
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	4413      	add	r3, r2
 8007766:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800776a:	460a      	mov	r2, r1
 800776c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	791b      	ldrb	r3, [r3, #4]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d128      	bne.n	80077c8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007776:	69fb      	ldr	r3, [r7, #28]
 8007778:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007782:	2b00      	cmp	r3, #0
 8007784:	d110      	bne.n	80077a8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	015a      	lsls	r2, r3, #5
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	4413      	add	r3, r2
 800778e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	0151      	lsls	r1, r2, #5
 8007798:	69fa      	ldr	r2, [r7, #28]
 800779a:	440a      	add	r2, r1
 800779c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077a4:	6013      	str	r3, [r2, #0]
 80077a6:	e00f      	b.n	80077c8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80077a8:	69bb      	ldr	r3, [r7, #24]
 80077aa:	015a      	lsls	r2, r3, #5
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	4413      	add	r3, r2
 80077b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	69ba      	ldr	r2, [r7, #24]
 80077b8:	0151      	lsls	r1, r2, #5
 80077ba:	69fa      	ldr	r2, [r7, #28]
 80077bc:	440a      	add	r2, r1
 80077be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077c6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	015a      	lsls	r2, r3, #5
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	4413      	add	r3, r2
 80077d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	69ba      	ldr	r2, [r7, #24]
 80077d8:	0151      	lsls	r1, r2, #5
 80077da:	69fa      	ldr	r2, [r7, #28]
 80077dc:	440a      	add	r2, r1
 80077de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80077e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3720      	adds	r7, #32
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	1ff80000 	.word	0x1ff80000

080077f8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b087      	sub	sp, #28
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007802:	2300      	movs	r3, #0
 8007804:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007806:	2300      	movs	r3, #0
 8007808:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	785b      	ldrb	r3, [r3, #1]
 8007812:	2b01      	cmp	r3, #1
 8007814:	d14a      	bne.n	80078ac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	015a      	lsls	r2, r3, #5
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	4413      	add	r3, r2
 8007820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800782a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800782e:	f040 8086 	bne.w	800793e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	015a      	lsls	r2, r3, #5
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	4413      	add	r3, r2
 800783c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	683a      	ldr	r2, [r7, #0]
 8007844:	7812      	ldrb	r2, [r2, #0]
 8007846:	0151      	lsls	r1, r2, #5
 8007848:	693a      	ldr	r2, [r7, #16]
 800784a:	440a      	add	r2, r1
 800784c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007850:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007854:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	015a      	lsls	r2, r3, #5
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	4413      	add	r3, r2
 8007860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	683a      	ldr	r2, [r7, #0]
 8007868:	7812      	ldrb	r2, [r2, #0]
 800786a:	0151      	lsls	r1, r2, #5
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	440a      	add	r2, r1
 8007870:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007874:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007878:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	3301      	adds	r3, #1
 800787e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007886:	4293      	cmp	r3, r2
 8007888:	d902      	bls.n	8007890 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	75fb      	strb	r3, [r7, #23]
          break;
 800788e:	e056      	b.n	800793e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	015a      	lsls	r2, r3, #5
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	4413      	add	r3, r2
 800789a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80078a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078a8:	d0e7      	beq.n	800787a <USB_EPStopXfer+0x82>
 80078aa:	e048      	b.n	800793e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	781b      	ldrb	r3, [r3, #0]
 80078b0:	015a      	lsls	r2, r3, #5
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	4413      	add	r3, r2
 80078b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80078c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078c4:	d13b      	bne.n	800793e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	781b      	ldrb	r3, [r3, #0]
 80078ca:	015a      	lsls	r2, r3, #5
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	4413      	add	r3, r2
 80078d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	683a      	ldr	r2, [r7, #0]
 80078d8:	7812      	ldrb	r2, [r2, #0]
 80078da:	0151      	lsls	r1, r2, #5
 80078dc:	693a      	ldr	r2, [r7, #16]
 80078de:	440a      	add	r2, r1
 80078e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078e4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80078e8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	015a      	lsls	r2, r3, #5
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	4413      	add	r3, r2
 80078f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	683a      	ldr	r2, [r7, #0]
 80078fc:	7812      	ldrb	r2, [r2, #0]
 80078fe:	0151      	lsls	r1, r2, #5
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	440a      	add	r2, r1
 8007904:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007908:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800790c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	3301      	adds	r3, #1
 8007912:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f242 7210 	movw	r2, #10000	@ 0x2710
 800791a:	4293      	cmp	r3, r2
 800791c:	d902      	bls.n	8007924 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	75fb      	strb	r3, [r7, #23]
          break;
 8007922:	e00c      	b.n	800793e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	781b      	ldrb	r3, [r3, #0]
 8007928:	015a      	lsls	r2, r3, #5
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	4413      	add	r3, r2
 800792e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007938:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800793c:	d0e7      	beq.n	800790e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800793e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007940:	4618      	mov	r0, r3
 8007942:	371c      	adds	r7, #28
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800794c:	b480      	push	{r7}
 800794e:	b089      	sub	sp, #36	@ 0x24
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	4611      	mov	r1, r2
 8007958:	461a      	mov	r2, r3
 800795a:	460b      	mov	r3, r1
 800795c:	71fb      	strb	r3, [r7, #7]
 800795e:	4613      	mov	r3, r2
 8007960:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800796a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800796e:	2b00      	cmp	r3, #0
 8007970:	d123      	bne.n	80079ba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007972:	88bb      	ldrh	r3, [r7, #4]
 8007974:	3303      	adds	r3, #3
 8007976:	089b      	lsrs	r3, r3, #2
 8007978:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800797a:	2300      	movs	r3, #0
 800797c:	61bb      	str	r3, [r7, #24]
 800797e:	e018      	b.n	80079b2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007980:	79fb      	ldrb	r3, [r7, #7]
 8007982:	031a      	lsls	r2, r3, #12
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	4413      	add	r3, r2
 8007988:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800798c:	461a      	mov	r2, r3
 800798e:	69fb      	ldr	r3, [r7, #28]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	3301      	adds	r3, #1
 8007998:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	3301      	adds	r3, #1
 800799e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	3301      	adds	r3, #1
 80079a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80079a6:	69fb      	ldr	r3, [r7, #28]
 80079a8:	3301      	adds	r3, #1
 80079aa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	3301      	adds	r3, #1
 80079b0:	61bb      	str	r3, [r7, #24]
 80079b2:	69ba      	ldr	r2, [r7, #24]
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d3e2      	bcc.n	8007980 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3724      	adds	r7, #36	@ 0x24
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b08b      	sub	sp, #44	@ 0x2c
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	4613      	mov	r3, r2
 80079d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80079de:	88fb      	ldrh	r3, [r7, #6]
 80079e0:	089b      	lsrs	r3, r3, #2
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80079e6:	88fb      	ldrh	r3, [r7, #6]
 80079e8:	f003 0303 	and.w	r3, r3, #3
 80079ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80079ee:	2300      	movs	r3, #0
 80079f0:	623b      	str	r3, [r7, #32]
 80079f2:	e014      	b.n	8007a1e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079fe:	601a      	str	r2, [r3, #0]
    pDest++;
 8007a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a02:	3301      	adds	r3, #1
 8007a04:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a08:	3301      	adds	r3, #1
 8007a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0e:	3301      	adds	r3, #1
 8007a10:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a14:	3301      	adds	r3, #1
 8007a16:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007a18:	6a3b      	ldr	r3, [r7, #32]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	623b      	str	r3, [r7, #32]
 8007a1e:	6a3a      	ldr	r2, [r7, #32]
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d3e6      	bcc.n	80079f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007a26:	8bfb      	ldrh	r3, [r7, #30]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d01e      	beq.n	8007a6a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007a30:	69bb      	ldr	r3, [r7, #24]
 8007a32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a36:	461a      	mov	r2, r3
 8007a38:	f107 0310 	add.w	r3, r7, #16
 8007a3c:	6812      	ldr	r2, [r2, #0]
 8007a3e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	6a3b      	ldr	r3, [r7, #32]
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	00db      	lsls	r3, r3, #3
 8007a48:	fa22 f303 	lsr.w	r3, r2, r3
 8007a4c:	b2da      	uxtb	r2, r3
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a50:	701a      	strb	r2, [r3, #0]
      i++;
 8007a52:	6a3b      	ldr	r3, [r7, #32]
 8007a54:	3301      	adds	r3, #1
 8007a56:	623b      	str	r3, [r7, #32]
      pDest++;
 8007a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007a5e:	8bfb      	ldrh	r3, [r7, #30]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007a64:	8bfb      	ldrh	r3, [r7, #30]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d1ea      	bne.n	8007a40 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	372c      	adds	r7, #44	@ 0x2c
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	785b      	ldrb	r3, [r3, #1]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d12c      	bne.n	8007aee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	015a      	lsls	r2, r3, #5
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	db12      	blt.n	8007acc <USB_EPSetStall+0x54>
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00f      	beq.n	8007acc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	015a      	lsls	r2, r3, #5
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	0151      	lsls	r1, r2, #5
 8007abe:	68fa      	ldr	r2, [r7, #12]
 8007ac0:	440a      	add	r2, r1
 8007ac2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ac6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007aca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	015a      	lsls	r2, r3, #5
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68ba      	ldr	r2, [r7, #8]
 8007adc:	0151      	lsls	r1, r2, #5
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	440a      	add	r2, r1
 8007ae2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ae6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007aea:	6013      	str	r3, [r2, #0]
 8007aec:	e02b      	b.n	8007b46 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	db12      	blt.n	8007b26 <USB_EPSetStall+0xae>
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d00f      	beq.n	8007b26 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	015a      	lsls	r2, r3, #5
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	0151      	lsls	r1, r2, #5
 8007b18:	68fa      	ldr	r2, [r7, #12]
 8007b1a:	440a      	add	r2, r1
 8007b1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b20:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007b24:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	015a      	lsls	r2, r3, #5
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	4413      	add	r3, r2
 8007b2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68ba      	ldr	r2, [r7, #8]
 8007b36:	0151      	lsls	r1, r2, #5
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	440a      	add	r2, r1
 8007b3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007b44:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3714      	adds	r7, #20
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b085      	sub	sp, #20
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	785b      	ldrb	r3, [r3, #1]
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d128      	bne.n	8007bc2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	015a      	lsls	r2, r3, #5
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	4413      	add	r3, r2
 8007b78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68ba      	ldr	r2, [r7, #8]
 8007b80:	0151      	lsls	r1, r2, #5
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	440a      	add	r2, r1
 8007b86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007b8e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	791b      	ldrb	r3, [r3, #4]
 8007b94:	2b03      	cmp	r3, #3
 8007b96:	d003      	beq.n	8007ba0 <USB_EPClearStall+0x4c>
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	791b      	ldrb	r3, [r3, #4]
 8007b9c:	2b02      	cmp	r3, #2
 8007b9e:	d138      	bne.n	8007c12 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	015a      	lsls	r2, r3, #5
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	4413      	add	r3, r2
 8007ba8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68ba      	ldr	r2, [r7, #8]
 8007bb0:	0151      	lsls	r1, r2, #5
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	440a      	add	r2, r1
 8007bb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bbe:	6013      	str	r3, [r2, #0]
 8007bc0:	e027      	b.n	8007c12 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	015a      	lsls	r2, r3, #5
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	4413      	add	r3, r2
 8007bca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68ba      	ldr	r2, [r7, #8]
 8007bd2:	0151      	lsls	r1, r2, #5
 8007bd4:	68fa      	ldr	r2, [r7, #12]
 8007bd6:	440a      	add	r2, r1
 8007bd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bdc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007be0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	791b      	ldrb	r3, [r3, #4]
 8007be6:	2b03      	cmp	r3, #3
 8007be8:	d003      	beq.n	8007bf2 <USB_EPClearStall+0x9e>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	791b      	ldrb	r3, [r3, #4]
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d10f      	bne.n	8007c12 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	015a      	lsls	r2, r3, #5
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	68ba      	ldr	r2, [r7, #8]
 8007c02:	0151      	lsls	r1, r2, #5
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	440a      	add	r2, r1
 8007c08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c10:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007c12:	2300      	movs	r3, #0
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c3e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007c42:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	78fb      	ldrb	r3, [r7, #3]
 8007c4e:	011b      	lsls	r3, r3, #4
 8007c50:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007c54:	68f9      	ldr	r1, [r7, #12]
 8007c56:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3714      	adds	r7, #20
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b085      	sub	sp, #20
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68fa      	ldr	r2, [r7, #12]
 8007c82:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007c86:	f023 0303 	bic.w	r3, r3, #3
 8007c8a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c9a:	f023 0302 	bic.w	r3, r3, #2
 8007c9e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr

08007cae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007cae:	b480      	push	{r7}
 8007cb0:	b085      	sub	sp, #20
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007cc8:	f023 0303 	bic.w	r3, r3, #3
 8007ccc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	68fa      	ldr	r2, [r7, #12]
 8007cd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007cdc:	f043 0302 	orr.w	r3, r3, #2
 8007ce0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b085      	sub	sp, #20
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	699b      	ldr	r3, [r3, #24]
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	4013      	ands	r3, r2
 8007d06:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007d08:	68fb      	ldr	r3, [r7, #12]
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3714      	adds	r7, #20
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr

08007d16 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d16:	b480      	push	{r7}
 8007d18:	b085      	sub	sp, #20
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d28:	699b      	ldr	r3, [r3, #24]
 8007d2a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d32:	69db      	ldr	r3, [r3, #28]
 8007d34:	68ba      	ldr	r2, [r7, #8]
 8007d36:	4013      	ands	r3, r2
 8007d38:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	0c1b      	lsrs	r3, r3, #16
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3714      	adds	r7, #20
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr

08007d4a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d4a:	b480      	push	{r7}
 8007d4c:	b085      	sub	sp, #20
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d5c:	699b      	ldr	r3, [r3, #24]
 8007d5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d66:	69db      	ldr	r3, [r3, #28]
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	b29b      	uxth	r3, r3
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3714      	adds	r7, #20
 8007d76:	46bd      	mov	sp, r7
 8007d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7c:	4770      	bx	lr

08007d7e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007d7e:	b480      	push	{r7}
 8007d80:	b085      	sub	sp, #20
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	6078      	str	r0, [r7, #4]
 8007d86:	460b      	mov	r3, r1
 8007d88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007d8e:	78fb      	ldrb	r3, [r7, #3]
 8007d90:	015a      	lsls	r2, r3, #5
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	4413      	add	r3, r2
 8007d96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007da4:	695b      	ldr	r3, [r3, #20]
 8007da6:	68ba      	ldr	r2, [r7, #8]
 8007da8:	4013      	ands	r3, r2
 8007daa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007dac:	68bb      	ldr	r3, [r7, #8]
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3714      	adds	r7, #20
 8007db2:	46bd      	mov	sp, r7
 8007db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db8:	4770      	bx	lr

08007dba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007dba:	b480      	push	{r7}
 8007dbc:	b087      	sub	sp, #28
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dd0:	691b      	ldr	r3, [r3, #16]
 8007dd2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ddc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007dde:	78fb      	ldrb	r3, [r7, #3]
 8007de0:	f003 030f 	and.w	r3, r3, #15
 8007de4:	68fa      	ldr	r2, [r7, #12]
 8007de6:	fa22 f303 	lsr.w	r3, r2, r3
 8007dea:	01db      	lsls	r3, r3, #7
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	693a      	ldr	r2, [r7, #16]
 8007df0:	4313      	orrs	r3, r2
 8007df2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007df4:	78fb      	ldrb	r3, [r7, #3]
 8007df6:	015a      	lsls	r2, r3, #5
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	4413      	add	r3, r2
 8007dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	693a      	ldr	r2, [r7, #16]
 8007e04:	4013      	ands	r3, r2
 8007e06:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007e08:	68bb      	ldr	r3, [r7, #8]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	371c      	adds	r7, #28
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr

08007e16 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e16:	b480      	push	{r7}
 8007e18:	b083      	sub	sp, #12
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	695b      	ldr	r3, [r3, #20]
 8007e22:	f003 0301 	and.w	r3, r3, #1
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	370c      	adds	r7, #12
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr

08007e32 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e32:	b480      	push	{r7}
 8007e34:	b085      	sub	sp, #20
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e4c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007e50:	f023 0307 	bic.w	r3, r3, #7
 8007e54:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e68:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3714      	adds	r7, #20
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b087      	sub	sp, #28
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	460b      	mov	r3, r1
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	333c      	adds	r3, #60	@ 0x3c
 8007e8e:	3304      	adds	r3, #4
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	4a26      	ldr	r2, [pc, #152]	@ (8007f30 <USB_EP0_OutStart+0xb8>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d90a      	bls.n	8007eb2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ea8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007eac:	d101      	bne.n	8007eb2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	e037      	b.n	8007f22 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eb8:	461a      	mov	r2, r3
 8007eba:	2300      	movs	r3, #0
 8007ebc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ec4:	691b      	ldr	r3, [r3, #16]
 8007ec6:	697a      	ldr	r2, [r7, #20]
 8007ec8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ecc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ed0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ee0:	f043 0318 	orr.w	r3, r3, #24
 8007ee4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	697a      	ldr	r2, [r7, #20]
 8007ef0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ef4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007ef8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007efa:	7afb      	ldrb	r3, [r7, #11]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d10f      	bne.n	8007f20 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f06:	461a      	mov	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f1a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007f1e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	371c      	adds	r7, #28
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr
 8007f2e:	bf00      	nop
 8007f30:	4f54300a 	.word	0x4f54300a

08007f34 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b085      	sub	sp, #20
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	3301      	adds	r3, #1
 8007f44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007f4c:	d901      	bls.n	8007f52 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e022      	b.n	8007f98 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	daf2      	bge.n	8007f40 <USB_CoreReset+0xc>

  count = 10U;
 8007f5a:	230a      	movs	r3, #10
 8007f5c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007f5e:	e002      	b.n	8007f66 <USB_CoreReset+0x32>
  {
    count--;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1f9      	bne.n	8007f60 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	691b      	ldr	r3, [r3, #16]
 8007f70:	f043 0201 	orr.w	r2, r3, #1
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007f84:	d901      	bls.n	8007f8a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007f86:	2303      	movs	r3, #3
 8007f88:	e006      	b.n	8007f98 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	f003 0301 	and.w	r3, r3, #1
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d0f0      	beq.n	8007f78 <USB_CoreReset+0x44>

  return HAL_OK;
 8007f96:	2300      	movs	r3, #0
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3714      	adds	r7, #20
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	460b      	mov	r3, r1
 8007fae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007fb0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007fb4:	f002 fcca 	bl	800a94c <USBD_static_malloc>
 8007fb8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d109      	bne.n	8007fd4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	32b0      	adds	r2, #176	@ 0xb0
 8007fca:	2100      	movs	r1, #0
 8007fcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007fd0:	2302      	movs	r3, #2
 8007fd2:	e0d4      	b.n	800817e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007fd4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007fd8:	2100      	movs	r1, #0
 8007fda:	68f8      	ldr	r0, [r7, #12]
 8007fdc:	f003 fb48 	bl	800b670 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	32b0      	adds	r2, #176	@ 0xb0
 8007fea:	68f9      	ldr	r1, [r7, #12]
 8007fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	32b0      	adds	r2, #176	@ 0xb0
 8007ffa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	7c1b      	ldrb	r3, [r3, #16]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d138      	bne.n	800807e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800800c:	4b5e      	ldr	r3, [pc, #376]	@ (8008188 <USBD_CDC_Init+0x1e4>)
 800800e:	7819      	ldrb	r1, [r3, #0]
 8008010:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008014:	2202      	movs	r2, #2
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f002 fb75 	bl	800a706 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800801c:	4b5a      	ldr	r3, [pc, #360]	@ (8008188 <USBD_CDC_Init+0x1e4>)
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	f003 020f 	and.w	r2, r3, #15
 8008024:	6879      	ldr	r1, [r7, #4]
 8008026:	4613      	mov	r3, r2
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	4413      	add	r3, r2
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	440b      	add	r3, r1
 8008030:	3323      	adds	r3, #35	@ 0x23
 8008032:	2201      	movs	r2, #1
 8008034:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008036:	4b55      	ldr	r3, [pc, #340]	@ (800818c <USBD_CDC_Init+0x1e8>)
 8008038:	7819      	ldrb	r1, [r3, #0]
 800803a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800803e:	2202      	movs	r2, #2
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f002 fb60 	bl	800a706 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008046:	4b51      	ldr	r3, [pc, #324]	@ (800818c <USBD_CDC_Init+0x1e8>)
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	f003 020f 	and.w	r2, r3, #15
 800804e:	6879      	ldr	r1, [r7, #4]
 8008050:	4613      	mov	r3, r2
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	4413      	add	r3, r2
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	440b      	add	r3, r1
 800805a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800805e:	2201      	movs	r2, #1
 8008060:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008062:	4b4b      	ldr	r3, [pc, #300]	@ (8008190 <USBD_CDC_Init+0x1ec>)
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	f003 020f 	and.w	r2, r3, #15
 800806a:	6879      	ldr	r1, [r7, #4]
 800806c:	4613      	mov	r3, r2
 800806e:	009b      	lsls	r3, r3, #2
 8008070:	4413      	add	r3, r2
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	440b      	add	r3, r1
 8008076:	331c      	adds	r3, #28
 8008078:	2210      	movs	r2, #16
 800807a:	601a      	str	r2, [r3, #0]
 800807c:	e035      	b.n	80080ea <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800807e:	4b42      	ldr	r3, [pc, #264]	@ (8008188 <USBD_CDC_Init+0x1e4>)
 8008080:	7819      	ldrb	r1, [r3, #0]
 8008082:	2340      	movs	r3, #64	@ 0x40
 8008084:	2202      	movs	r2, #2
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f002 fb3d 	bl	800a706 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800808c:	4b3e      	ldr	r3, [pc, #248]	@ (8008188 <USBD_CDC_Init+0x1e4>)
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	f003 020f 	and.w	r2, r3, #15
 8008094:	6879      	ldr	r1, [r7, #4]
 8008096:	4613      	mov	r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	4413      	add	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	440b      	add	r3, r1
 80080a0:	3323      	adds	r3, #35	@ 0x23
 80080a2:	2201      	movs	r2, #1
 80080a4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80080a6:	4b39      	ldr	r3, [pc, #228]	@ (800818c <USBD_CDC_Init+0x1e8>)
 80080a8:	7819      	ldrb	r1, [r3, #0]
 80080aa:	2340      	movs	r3, #64	@ 0x40
 80080ac:	2202      	movs	r2, #2
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f002 fb29 	bl	800a706 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80080b4:	4b35      	ldr	r3, [pc, #212]	@ (800818c <USBD_CDC_Init+0x1e8>)
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	f003 020f 	and.w	r2, r3, #15
 80080bc:	6879      	ldr	r1, [r7, #4]
 80080be:	4613      	mov	r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4413      	add	r3, r2
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	440b      	add	r3, r1
 80080c8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80080cc:	2201      	movs	r2, #1
 80080ce:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80080d0:	4b2f      	ldr	r3, [pc, #188]	@ (8008190 <USBD_CDC_Init+0x1ec>)
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	f003 020f 	and.w	r2, r3, #15
 80080d8:	6879      	ldr	r1, [r7, #4]
 80080da:	4613      	mov	r3, r2
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	4413      	add	r3, r2
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	440b      	add	r3, r1
 80080e4:	331c      	adds	r3, #28
 80080e6:	2210      	movs	r2, #16
 80080e8:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80080ea:	4b29      	ldr	r3, [pc, #164]	@ (8008190 <USBD_CDC_Init+0x1ec>)
 80080ec:	7819      	ldrb	r1, [r3, #0]
 80080ee:	2308      	movs	r3, #8
 80080f0:	2203      	movs	r2, #3
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f002 fb07 	bl	800a706 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80080f8:	4b25      	ldr	r3, [pc, #148]	@ (8008190 <USBD_CDC_Init+0x1ec>)
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	f003 020f 	and.w	r2, r3, #15
 8008100:	6879      	ldr	r1, [r7, #4]
 8008102:	4613      	mov	r3, r2
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	4413      	add	r3, r2
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	440b      	add	r3, r1
 800810c:	3323      	adds	r3, #35	@ 0x23
 800810e:	2201      	movs	r2, #1
 8008110:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	33b0      	adds	r3, #176	@ 0xb0
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	4413      	add	r3, r2
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2200      	movs	r2, #0
 800813a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008144:	2b00      	cmp	r3, #0
 8008146:	d101      	bne.n	800814c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008148:	2302      	movs	r3, #2
 800814a:	e018      	b.n	800817e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	7c1b      	ldrb	r3, [r3, #16]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d10a      	bne.n	800816a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008154:	4b0d      	ldr	r3, [pc, #52]	@ (800818c <USBD_CDC_Init+0x1e8>)
 8008156:	7819      	ldrb	r1, [r3, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800815e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f002 fbbe 	bl	800a8e4 <USBD_LL_PrepareReceive>
 8008168:	e008      	b.n	800817c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800816a:	4b08      	ldr	r3, [pc, #32]	@ (800818c <USBD_CDC_Init+0x1e8>)
 800816c:	7819      	ldrb	r1, [r3, #0]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008174:	2340      	movs	r3, #64	@ 0x40
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f002 fbb4 	bl	800a8e4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	200000ab 	.word	0x200000ab
 800818c:	200000ac 	.word	0x200000ac
 8008190:	200000ad 	.word	0x200000ad

08008194 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	460b      	mov	r3, r1
 800819e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80081a0:	4b3a      	ldr	r3, [pc, #232]	@ (800828c <USBD_CDC_DeInit+0xf8>)
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	4619      	mov	r1, r3
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f002 fad3 	bl	800a752 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80081ac:	4b37      	ldr	r3, [pc, #220]	@ (800828c <USBD_CDC_DeInit+0xf8>)
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	f003 020f 	and.w	r2, r3, #15
 80081b4:	6879      	ldr	r1, [r7, #4]
 80081b6:	4613      	mov	r3, r2
 80081b8:	009b      	lsls	r3, r3, #2
 80081ba:	4413      	add	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	440b      	add	r3, r1
 80081c0:	3323      	adds	r3, #35	@ 0x23
 80081c2:	2200      	movs	r2, #0
 80081c4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80081c6:	4b32      	ldr	r3, [pc, #200]	@ (8008290 <USBD_CDC_DeInit+0xfc>)
 80081c8:	781b      	ldrb	r3, [r3, #0]
 80081ca:	4619      	mov	r1, r3
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f002 fac0 	bl	800a752 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80081d2:	4b2f      	ldr	r3, [pc, #188]	@ (8008290 <USBD_CDC_DeInit+0xfc>)
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	f003 020f 	and.w	r2, r3, #15
 80081da:	6879      	ldr	r1, [r7, #4]
 80081dc:	4613      	mov	r3, r2
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	4413      	add	r3, r2
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	440b      	add	r3, r1
 80081e6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80081ea:	2200      	movs	r2, #0
 80081ec:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80081ee:	4b29      	ldr	r3, [pc, #164]	@ (8008294 <USBD_CDC_DeInit+0x100>)
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	4619      	mov	r1, r3
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f002 faac 	bl	800a752 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80081fa:	4b26      	ldr	r3, [pc, #152]	@ (8008294 <USBD_CDC_DeInit+0x100>)
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	f003 020f 	and.w	r2, r3, #15
 8008202:	6879      	ldr	r1, [r7, #4]
 8008204:	4613      	mov	r3, r2
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	4413      	add	r3, r2
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	440b      	add	r3, r1
 800820e:	3323      	adds	r3, #35	@ 0x23
 8008210:	2200      	movs	r2, #0
 8008212:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008214:	4b1f      	ldr	r3, [pc, #124]	@ (8008294 <USBD_CDC_DeInit+0x100>)
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	f003 020f 	and.w	r2, r3, #15
 800821c:	6879      	ldr	r1, [r7, #4]
 800821e:	4613      	mov	r3, r2
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	440b      	add	r3, r1
 8008228:	331c      	adds	r3, #28
 800822a:	2200      	movs	r2, #0
 800822c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	32b0      	adds	r2, #176	@ 0xb0
 8008238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d01f      	beq.n	8008280 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	33b0      	adds	r3, #176	@ 0xb0
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	4413      	add	r3, r2
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	32b0      	adds	r2, #176	@ 0xb0
 800825e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008262:	4618      	mov	r0, r3
 8008264:	f002 fb80 	bl	800a968 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	32b0      	adds	r2, #176	@ 0xb0
 8008272:	2100      	movs	r1, #0
 8008274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008280:	2300      	movs	r3, #0
}
 8008282:	4618      	mov	r0, r3
 8008284:	3708      	adds	r7, #8
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	200000ab 	.word	0x200000ab
 8008290:	200000ac 	.word	0x200000ac
 8008294:	200000ad 	.word	0x200000ad

08008298 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b086      	sub	sp, #24
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
 80082a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	32b0      	adds	r2, #176	@ 0xb0
 80082ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082b0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80082b2:	2300      	movs	r3, #0
 80082b4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80082ba:	2300      	movs	r3, #0
 80082bc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80082c4:	2303      	movs	r3, #3
 80082c6:	e0bf      	b.n	8008448 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	781b      	ldrb	r3, [r3, #0]
 80082cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d050      	beq.n	8008376 <USBD_CDC_Setup+0xde>
 80082d4:	2b20      	cmp	r3, #32
 80082d6:	f040 80af 	bne.w	8008438 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	88db      	ldrh	r3, [r3, #6]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d03a      	beq.n	8008358 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	b25b      	sxtb	r3, r3
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	da1b      	bge.n	8008324 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	33b0      	adds	r3, #176	@ 0xb0
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4413      	add	r3, r2
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	683a      	ldr	r2, [r7, #0]
 8008300:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008302:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008304:	683a      	ldr	r2, [r7, #0]
 8008306:	88d2      	ldrh	r2, [r2, #6]
 8008308:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	88db      	ldrh	r3, [r3, #6]
 800830e:	2b07      	cmp	r3, #7
 8008310:	bf28      	it	cs
 8008312:	2307      	movcs	r3, #7
 8008314:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	89fa      	ldrh	r2, [r7, #14]
 800831a:	4619      	mov	r1, r3
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f001 fda9 	bl	8009e74 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008322:	e090      	b.n	8008446 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	785a      	ldrb	r2, [r3, #1]
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	88db      	ldrh	r3, [r3, #6]
 8008332:	2b3f      	cmp	r3, #63	@ 0x3f
 8008334:	d803      	bhi.n	800833e <USBD_CDC_Setup+0xa6>
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	88db      	ldrh	r3, [r3, #6]
 800833a:	b2da      	uxtb	r2, r3
 800833c:	e000      	b.n	8008340 <USBD_CDC_Setup+0xa8>
 800833e:	2240      	movs	r2, #64	@ 0x40
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008346:	6939      	ldr	r1, [r7, #16]
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800834e:	461a      	mov	r2, r3
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f001 fdbe 	bl	8009ed2 <USBD_CtlPrepareRx>
      break;
 8008356:	e076      	b.n	8008446 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	33b0      	adds	r3, #176	@ 0xb0
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	4413      	add	r3, r2
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	683a      	ldr	r2, [r7, #0]
 800836c:	7850      	ldrb	r0, [r2, #1]
 800836e:	2200      	movs	r2, #0
 8008370:	6839      	ldr	r1, [r7, #0]
 8008372:	4798      	blx	r3
      break;
 8008374:	e067      	b.n	8008446 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	785b      	ldrb	r3, [r3, #1]
 800837a:	2b0b      	cmp	r3, #11
 800837c:	d851      	bhi.n	8008422 <USBD_CDC_Setup+0x18a>
 800837e:	a201      	add	r2, pc, #4	@ (adr r2, 8008384 <USBD_CDC_Setup+0xec>)
 8008380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008384:	080083b5 	.word	0x080083b5
 8008388:	08008431 	.word	0x08008431
 800838c:	08008423 	.word	0x08008423
 8008390:	08008423 	.word	0x08008423
 8008394:	08008423 	.word	0x08008423
 8008398:	08008423 	.word	0x08008423
 800839c:	08008423 	.word	0x08008423
 80083a0:	08008423 	.word	0x08008423
 80083a4:	08008423 	.word	0x08008423
 80083a8:	08008423 	.word	0x08008423
 80083ac:	080083df 	.word	0x080083df
 80083b0:	08008409 	.word	0x08008409
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	2b03      	cmp	r3, #3
 80083be:	d107      	bne.n	80083d0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80083c0:	f107 030a 	add.w	r3, r7, #10
 80083c4:	2202      	movs	r2, #2
 80083c6:	4619      	mov	r1, r3
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f001 fd53 	bl	8009e74 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80083ce:	e032      	b.n	8008436 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80083d0:	6839      	ldr	r1, [r7, #0]
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f001 fcd1 	bl	8009d7a <USBD_CtlError>
            ret = USBD_FAIL;
 80083d8:	2303      	movs	r3, #3
 80083da:	75fb      	strb	r3, [r7, #23]
          break;
 80083dc:	e02b      	b.n	8008436 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	2b03      	cmp	r3, #3
 80083e8:	d107      	bne.n	80083fa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80083ea:	f107 030d 	add.w	r3, r7, #13
 80083ee:	2201      	movs	r2, #1
 80083f0:	4619      	mov	r1, r3
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f001 fd3e 	bl	8009e74 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80083f8:	e01d      	b.n	8008436 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80083fa:	6839      	ldr	r1, [r7, #0]
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f001 fcbc 	bl	8009d7a <USBD_CtlError>
            ret = USBD_FAIL;
 8008402:	2303      	movs	r3, #3
 8008404:	75fb      	strb	r3, [r7, #23]
          break;
 8008406:	e016      	b.n	8008436 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b03      	cmp	r3, #3
 8008412:	d00f      	beq.n	8008434 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008414:	6839      	ldr	r1, [r7, #0]
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f001 fcaf 	bl	8009d7a <USBD_CtlError>
            ret = USBD_FAIL;
 800841c:	2303      	movs	r3, #3
 800841e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008420:	e008      	b.n	8008434 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008422:	6839      	ldr	r1, [r7, #0]
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f001 fca8 	bl	8009d7a <USBD_CtlError>
          ret = USBD_FAIL;
 800842a:	2303      	movs	r3, #3
 800842c:	75fb      	strb	r3, [r7, #23]
          break;
 800842e:	e002      	b.n	8008436 <USBD_CDC_Setup+0x19e>
          break;
 8008430:	bf00      	nop
 8008432:	e008      	b.n	8008446 <USBD_CDC_Setup+0x1ae>
          break;
 8008434:	bf00      	nop
      }
      break;
 8008436:	e006      	b.n	8008446 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008438:	6839      	ldr	r1, [r7, #0]
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f001 fc9d 	bl	8009d7a <USBD_CtlError>
      ret = USBD_FAIL;
 8008440:	2303      	movs	r3, #3
 8008442:	75fb      	strb	r3, [r7, #23]
      break;
 8008444:	bf00      	nop
  }

  return (uint8_t)ret;
 8008446:	7dfb      	ldrb	r3, [r7, #23]
}
 8008448:	4618      	mov	r0, r3
 800844a:	3718      	adds	r7, #24
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	460b      	mov	r3, r1
 800845a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008462:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	32b0      	adds	r2, #176	@ 0xb0
 800846e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d101      	bne.n	800847a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008476:	2303      	movs	r3, #3
 8008478:	e065      	b.n	8008546 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	32b0      	adds	r2, #176	@ 0xb0
 8008484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008488:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800848a:	78fb      	ldrb	r3, [r7, #3]
 800848c:	f003 020f 	and.w	r2, r3, #15
 8008490:	6879      	ldr	r1, [r7, #4]
 8008492:	4613      	mov	r3, r2
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	4413      	add	r3, r2
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	440b      	add	r3, r1
 800849c:	3314      	adds	r3, #20
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d02f      	beq.n	8008504 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80084a4:	78fb      	ldrb	r3, [r7, #3]
 80084a6:	f003 020f 	and.w	r2, r3, #15
 80084aa:	6879      	ldr	r1, [r7, #4]
 80084ac:	4613      	mov	r3, r2
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	4413      	add	r3, r2
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	440b      	add	r3, r1
 80084b6:	3314      	adds	r3, #20
 80084b8:	681a      	ldr	r2, [r3, #0]
 80084ba:	78fb      	ldrb	r3, [r7, #3]
 80084bc:	f003 010f 	and.w	r1, r3, #15
 80084c0:	68f8      	ldr	r0, [r7, #12]
 80084c2:	460b      	mov	r3, r1
 80084c4:	00db      	lsls	r3, r3, #3
 80084c6:	440b      	add	r3, r1
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	4403      	add	r3, r0
 80084cc:	331c      	adds	r3, #28
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	fbb2 f1f3 	udiv	r1, r2, r3
 80084d4:	fb01 f303 	mul.w	r3, r1, r3
 80084d8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d112      	bne.n	8008504 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80084de:	78fb      	ldrb	r3, [r7, #3]
 80084e0:	f003 020f 	and.w	r2, r3, #15
 80084e4:	6879      	ldr	r1, [r7, #4]
 80084e6:	4613      	mov	r3, r2
 80084e8:	009b      	lsls	r3, r3, #2
 80084ea:	4413      	add	r3, r2
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	440b      	add	r3, r1
 80084f0:	3314      	adds	r3, #20
 80084f2:	2200      	movs	r2, #0
 80084f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80084f6:	78f9      	ldrb	r1, [r7, #3]
 80084f8:	2300      	movs	r3, #0
 80084fa:	2200      	movs	r2, #0
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f002 f9d0 	bl	800a8a2 <USBD_LL_Transmit>
 8008502:	e01f      	b.n	8008544 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	2200      	movs	r2, #0
 8008508:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	33b0      	adds	r3, #176	@ 0xb0
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	691b      	ldr	r3, [r3, #16]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d010      	beq.n	8008544 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008528:	687a      	ldr	r2, [r7, #4]
 800852a:	33b0      	adds	r3, #176	@ 0xb0
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	4413      	add	r3, r2
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	691b      	ldr	r3, [r3, #16]
 8008534:	68ba      	ldr	r2, [r7, #8]
 8008536:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008540:	78fa      	ldrb	r2, [r7, #3]
 8008542:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b084      	sub	sp, #16
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
 8008556:	460b      	mov	r3, r1
 8008558:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	32b0      	adds	r2, #176	@ 0xb0
 8008564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008568:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	32b0      	adds	r2, #176	@ 0xb0
 8008574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d101      	bne.n	8008580 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800857c:	2303      	movs	r3, #3
 800857e:	e01a      	b.n	80085b6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008580:	78fb      	ldrb	r3, [r7, #3]
 8008582:	4619      	mov	r1, r3
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f002 f9ce 	bl	800a926 <USBD_LL_GetRxDataSize>
 800858a:	4602      	mov	r2, r0
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008598:	687a      	ldr	r2, [r7, #4]
 800859a:	33b0      	adds	r3, #176	@ 0xb0
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	4413      	add	r3, r2
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	68fa      	ldr	r2, [r7, #12]
 80085a6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80085b0:	4611      	mov	r1, r2
 80085b2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3710      	adds	r7, #16
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b084      	sub	sp, #16
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	32b0      	adds	r2, #176	@ 0xb0
 80085d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d101      	bne.n	80085e0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80085dc:	2303      	movs	r3, #3
 80085de:	e024      	b.n	800862a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	33b0      	adds	r3, #176	@ 0xb0
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	4413      	add	r3, r2
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d019      	beq.n	8008628 <USBD_CDC_EP0_RxReady+0x6a>
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80085fa:	2bff      	cmp	r3, #255	@ 0xff
 80085fc:	d014      	beq.n	8008628 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	33b0      	adds	r3, #176	@ 0xb0
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	4413      	add	r3, r2
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008616:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800861e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	22ff      	movs	r2, #255	@ 0xff
 8008624:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	3710      	adds	r7, #16
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
	...

08008634 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b086      	sub	sp, #24
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800863c:	2182      	movs	r1, #130	@ 0x82
 800863e:	4818      	ldr	r0, [pc, #96]	@ (80086a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008640:	f000 fd62 	bl	8009108 <USBD_GetEpDesc>
 8008644:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008646:	2101      	movs	r1, #1
 8008648:	4815      	ldr	r0, [pc, #84]	@ (80086a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800864a:	f000 fd5d 	bl	8009108 <USBD_GetEpDesc>
 800864e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008650:	2181      	movs	r1, #129	@ 0x81
 8008652:	4813      	ldr	r0, [pc, #76]	@ (80086a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008654:	f000 fd58 	bl	8009108 <USBD_GetEpDesc>
 8008658:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d002      	beq.n	8008666 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	2210      	movs	r2, #16
 8008664:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d006      	beq.n	800867a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	2200      	movs	r2, #0
 8008670:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008674:	711a      	strb	r2, [r3, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d006      	beq.n	800868e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008688:	711a      	strb	r2, [r3, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2243      	movs	r2, #67	@ 0x43
 8008692:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008694:	4b02      	ldr	r3, [pc, #8]	@ (80086a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008696:	4618      	mov	r0, r3
 8008698:	3718      	adds	r7, #24
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	20000068 	.word	0x20000068

080086a4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b086      	sub	sp, #24
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80086ac:	2182      	movs	r1, #130	@ 0x82
 80086ae:	4818      	ldr	r0, [pc, #96]	@ (8008710 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80086b0:	f000 fd2a 	bl	8009108 <USBD_GetEpDesc>
 80086b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80086b6:	2101      	movs	r1, #1
 80086b8:	4815      	ldr	r0, [pc, #84]	@ (8008710 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80086ba:	f000 fd25 	bl	8009108 <USBD_GetEpDesc>
 80086be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80086c0:	2181      	movs	r1, #129	@ 0x81
 80086c2:	4813      	ldr	r0, [pc, #76]	@ (8008710 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80086c4:	f000 fd20 	bl	8009108 <USBD_GetEpDesc>
 80086c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d002      	beq.n	80086d6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	2210      	movs	r2, #16
 80086d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d006      	beq.n	80086ea <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	2200      	movs	r2, #0
 80086e0:	711a      	strb	r2, [r3, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f042 0202 	orr.w	r2, r2, #2
 80086e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d006      	beq.n	80086fe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	711a      	strb	r2, [r3, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f042 0202 	orr.w	r2, r2, #2
 80086fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2243      	movs	r2, #67	@ 0x43
 8008702:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008704:	4b02      	ldr	r3, [pc, #8]	@ (8008710 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008706:	4618      	mov	r0, r3
 8008708:	3718      	adds	r7, #24
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	20000068 	.word	0x20000068

08008714 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b086      	sub	sp, #24
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800871c:	2182      	movs	r1, #130	@ 0x82
 800871e:	4818      	ldr	r0, [pc, #96]	@ (8008780 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008720:	f000 fcf2 	bl	8009108 <USBD_GetEpDesc>
 8008724:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008726:	2101      	movs	r1, #1
 8008728:	4815      	ldr	r0, [pc, #84]	@ (8008780 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800872a:	f000 fced 	bl	8009108 <USBD_GetEpDesc>
 800872e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008730:	2181      	movs	r1, #129	@ 0x81
 8008732:	4813      	ldr	r0, [pc, #76]	@ (8008780 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008734:	f000 fce8 	bl	8009108 <USBD_GetEpDesc>
 8008738:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d002      	beq.n	8008746 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	2210      	movs	r2, #16
 8008744:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d006      	beq.n	800875a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	2200      	movs	r2, #0
 8008750:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008754:	711a      	strb	r2, [r3, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d006      	beq.n	800876e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008768:	711a      	strb	r2, [r3, #4]
 800876a:	2200      	movs	r2, #0
 800876c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2243      	movs	r2, #67	@ 0x43
 8008772:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008774:	4b02      	ldr	r3, [pc, #8]	@ (8008780 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008776:	4618      	mov	r0, r3
 8008778:	3718      	adds	r7, #24
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	20000068 	.word	0x20000068

08008784 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	220a      	movs	r2, #10
 8008790:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008792:	4b03      	ldr	r3, [pc, #12]	@ (80087a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008794:	4618      	mov	r0, r3
 8008796:	370c      	adds	r7, #12
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr
 80087a0:	20000024 	.word	0x20000024

080087a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d101      	bne.n	80087b8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80087b4:	2303      	movs	r3, #3
 80087b6:	e009      	b.n	80087cc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	33b0      	adds	r3, #176	@ 0xb0
 80087c2:	009b      	lsls	r3, r3, #2
 80087c4:	4413      	add	r3, r2
 80087c6:	683a      	ldr	r2, [r7, #0]
 80087c8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80087ca:	2300      	movs	r3, #0
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	370c      	adds	r7, #12
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80087d8:	b480      	push	{r7}
 80087da:	b087      	sub	sp, #28
 80087dc:	af00      	add	r7, sp, #0
 80087de:	60f8      	str	r0, [r7, #12]
 80087e0:	60b9      	str	r1, [r7, #8]
 80087e2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	32b0      	adds	r2, #176	@ 0xb0
 80087ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087f2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d101      	bne.n	80087fe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80087fa:	2303      	movs	r3, #3
 80087fc:	e008      	b.n	8008810 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800880e:	2300      	movs	r3, #0
}
 8008810:	4618      	mov	r0, r3
 8008812:	371c      	adds	r7, #28
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800881c:	b480      	push	{r7}
 800881e:	b085      	sub	sp, #20
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	32b0      	adds	r2, #176	@ 0xb0
 8008830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008834:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d101      	bne.n	8008840 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800883c:	2303      	movs	r3, #3
 800883e:	e004      	b.n	800884a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	683a      	ldr	r2, [r7, #0]
 8008844:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008848:	2300      	movs	r3, #0
}
 800884a:	4618      	mov	r0, r3
 800884c:	3714      	adds	r7, #20
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr
	...

08008858 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b084      	sub	sp, #16
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	32b0      	adds	r2, #176	@ 0xb0
 800886a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800886e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008870:	2301      	movs	r3, #1
 8008872:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d101      	bne.n	800887e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800887a:	2303      	movs	r3, #3
 800887c:	e025      	b.n	80088ca <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008884:	2b00      	cmp	r3, #0
 8008886:	d11f      	bne.n	80088c8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	2201      	movs	r2, #1
 800888c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008890:	4b10      	ldr	r3, [pc, #64]	@ (80088d4 <USBD_CDC_TransmitPacket+0x7c>)
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	f003 020f 	and.w	r2, r3, #15
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	4613      	mov	r3, r2
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	4413      	add	r3, r2
 80088a6:	009b      	lsls	r3, r3, #2
 80088a8:	4403      	add	r3, r0
 80088aa:	3314      	adds	r3, #20
 80088ac:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80088ae:	4b09      	ldr	r3, [pc, #36]	@ (80088d4 <USBD_CDC_TransmitPacket+0x7c>)
 80088b0:	7819      	ldrb	r1, [r3, #0]
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f001 ffef 	bl	800a8a2 <USBD_LL_Transmit>

    ret = USBD_OK;
 80088c4:	2300      	movs	r3, #0
 80088c6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80088c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	200000ab 	.word	0x200000ab

080088d8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b084      	sub	sp, #16
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	32b0      	adds	r2, #176	@ 0xb0
 80088ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ee:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	32b0      	adds	r2, #176	@ 0xb0
 80088fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d101      	bne.n	8008906 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008902:	2303      	movs	r3, #3
 8008904:	e018      	b.n	8008938 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	7c1b      	ldrb	r3, [r3, #16]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d10a      	bne.n	8008924 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800890e:	4b0c      	ldr	r3, [pc, #48]	@ (8008940 <USBD_CDC_ReceivePacket+0x68>)
 8008910:	7819      	ldrb	r1, [r3, #0]
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008918:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f001 ffe1 	bl	800a8e4 <USBD_LL_PrepareReceive>
 8008922:	e008      	b.n	8008936 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008924:	4b06      	ldr	r3, [pc, #24]	@ (8008940 <USBD_CDC_ReceivePacket+0x68>)
 8008926:	7819      	ldrb	r1, [r3, #0]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800892e:	2340      	movs	r3, #64	@ 0x40
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f001 ffd7 	bl	800a8e4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3710      	adds	r7, #16
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}
 8008940:	200000ac 	.word	0x200000ac

08008944 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b086      	sub	sp, #24
 8008948:	af00      	add	r7, sp, #0
 800894a:	60f8      	str	r0, [r7, #12]
 800894c:	60b9      	str	r1, [r7, #8]
 800894e:	4613      	mov	r3, r2
 8008950:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d101      	bne.n	800895c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008958:	2303      	movs	r3, #3
 800895a:	e01f      	b.n	800899c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2200      	movs	r2, #0
 8008960:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2200      	movs	r2, #0
 8008968:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2200      	movs	r2, #0
 8008970:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d003      	beq.n	8008982 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	79fa      	ldrb	r2, [r7, #7]
 800898e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f001 fe51 	bl	800a638 <USBD_LL_Init>
 8008996:	4603      	mov	r3, r0
 8008998:	75fb      	strb	r3, [r7, #23]

  return ret;
 800899a:	7dfb      	ldrb	r3, [r7, #23]
}
 800899c:	4618      	mov	r0, r3
 800899e:	3718      	adds	r7, #24
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80089ae:	2300      	movs	r3, #0
 80089b0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d101      	bne.n	80089bc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80089b8:	2303      	movs	r3, #3
 80089ba:	e025      	b.n	8008a08 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	683a      	ldr	r2, [r7, #0]
 80089c0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	32ae      	adds	r2, #174	@ 0xae
 80089ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d00f      	beq.n	80089f8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	32ae      	adds	r2, #174	@ 0xae
 80089e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e8:	f107 020e 	add.w	r2, r7, #14
 80089ec:	4610      	mov	r0, r2
 80089ee:	4798      	blx	r3
 80089f0:	4602      	mov	r2, r0
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80089fe:	1c5a      	adds	r2, r3, #1
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008a06:	2300      	movs	r3, #0
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3710      	adds	r7, #16
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f001 fe59 	bl	800a6d0 <USBD_LL_Start>
 8008a1e:	4603      	mov	r3, r0
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3708      	adds	r7, #8
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008a30:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	370c      	adds	r7, #12
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008a3e:	b580      	push	{r7, lr}
 8008a40:	b084      	sub	sp, #16
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
 8008a46:	460b      	mov	r3, r1
 8008a48:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d009      	beq.n	8008a6c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	78fa      	ldrb	r2, [r7, #3]
 8008a62:	4611      	mov	r1, r2
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	4798      	blx	r3
 8008a68:	4603      	mov	r3, r0
 8008a6a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}

08008a76 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008a76:	b580      	push	{r7, lr}
 8008a78:	b084      	sub	sp, #16
 8008a7a:	af00      	add	r7, sp, #0
 8008a7c:	6078      	str	r0, [r7, #4]
 8008a7e:	460b      	mov	r3, r1
 8008a80:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a82:	2300      	movs	r3, #0
 8008a84:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a8c:	685b      	ldr	r3, [r3, #4]
 8008a8e:	78fa      	ldrb	r2, [r7, #3]
 8008a90:	4611      	mov	r1, r2
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	4798      	blx	r3
 8008a96:	4603      	mov	r3, r0
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d001      	beq.n	8008aa0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008a9c:	2303      	movs	r3, #3
 8008a9e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}

08008aaa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008aaa:	b580      	push	{r7, lr}
 8008aac:	b084      	sub	sp, #16
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
 8008ab2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008aba:	6839      	ldr	r1, [r7, #0]
 8008abc:	4618      	mov	r0, r3
 8008abe:	f001 f922 	bl	8009d06 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008ade:	f003 031f 	and.w	r3, r3, #31
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d01a      	beq.n	8008b1c <USBD_LL_SetupStage+0x72>
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d822      	bhi.n	8008b30 <USBD_LL_SetupStage+0x86>
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d002      	beq.n	8008af4 <USBD_LL_SetupStage+0x4a>
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d00a      	beq.n	8008b08 <USBD_LL_SetupStage+0x5e>
 8008af2:	e01d      	b.n	8008b30 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008afa:	4619      	mov	r1, r3
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f000 fb77 	bl	80091f0 <USBD_StdDevReq>
 8008b02:	4603      	mov	r3, r0
 8008b04:	73fb      	strb	r3, [r7, #15]
      break;
 8008b06:	e020      	b.n	8008b4a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008b0e:	4619      	mov	r1, r3
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fbdf 	bl	80092d4 <USBD_StdItfReq>
 8008b16:	4603      	mov	r3, r0
 8008b18:	73fb      	strb	r3, [r7, #15]
      break;
 8008b1a:	e016      	b.n	8008b4a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008b22:	4619      	mov	r1, r3
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 fc41 	bl	80093ac <USBD_StdEPReq>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	73fb      	strb	r3, [r7, #15]
      break;
 8008b2e:	e00c      	b.n	8008b4a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008b36:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f001 fe26 	bl	800a790 <USBD_LL_StallEP>
 8008b44:	4603      	mov	r3, r0
 8008b46:	73fb      	strb	r3, [r7, #15]
      break;
 8008b48:	bf00      	nop
  }

  return ret;
 8008b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3710      	adds	r7, #16
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}

08008b54 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b086      	sub	sp, #24
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	60f8      	str	r0, [r7, #12]
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	607a      	str	r2, [r7, #4]
 8008b60:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b62:	2300      	movs	r3, #0
 8008b64:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008b66:	7afb      	ldrb	r3, [r7, #11]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d177      	bne.n	8008c5c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008b72:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008b7a:	2b03      	cmp	r3, #3
 8008b7c:	f040 80a1 	bne.w	8008cc2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	693a      	ldr	r2, [r7, #16]
 8008b86:	8992      	ldrh	r2, [r2, #12]
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d91c      	bls.n	8008bc6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	693a      	ldr	r2, [r7, #16]
 8008b92:	8992      	ldrh	r2, [r2, #12]
 8008b94:	1a9a      	subs	r2, r3, r2
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	8992      	ldrh	r2, [r2, #12]
 8008ba2:	441a      	add	r2, r3
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	6919      	ldr	r1, [r3, #16]
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	899b      	ldrh	r3, [r3, #12]
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	bf38      	it	cc
 8008bba:	4613      	movcc	r3, r2
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	68f8      	ldr	r0, [r7, #12]
 8008bc0:	f001 f9a8 	bl	8009f14 <USBD_CtlContinueRx>
 8008bc4:	e07d      	b.n	8008cc2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008bcc:	f003 031f 	and.w	r3, r3, #31
 8008bd0:	2b02      	cmp	r3, #2
 8008bd2:	d014      	beq.n	8008bfe <USBD_LL_DataOutStage+0xaa>
 8008bd4:	2b02      	cmp	r3, #2
 8008bd6:	d81d      	bhi.n	8008c14 <USBD_LL_DataOutStage+0xc0>
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d002      	beq.n	8008be2 <USBD_LL_DataOutStage+0x8e>
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d003      	beq.n	8008be8 <USBD_LL_DataOutStage+0x94>
 8008be0:	e018      	b.n	8008c14 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008be2:	2300      	movs	r3, #0
 8008be4:	75bb      	strb	r3, [r7, #22]
            break;
 8008be6:	e018      	b.n	8008c1a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	68f8      	ldr	r0, [r7, #12]
 8008bf4:	f000 fa6e 	bl	80090d4 <USBD_CoreFindIF>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	75bb      	strb	r3, [r7, #22]
            break;
 8008bfc:	e00d      	b.n	8008c1a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008c04:	b2db      	uxtb	r3, r3
 8008c06:	4619      	mov	r1, r3
 8008c08:	68f8      	ldr	r0, [r7, #12]
 8008c0a:	f000 fa70 	bl	80090ee <USBD_CoreFindEP>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	75bb      	strb	r3, [r7, #22]
            break;
 8008c12:	e002      	b.n	8008c1a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008c14:	2300      	movs	r3, #0
 8008c16:	75bb      	strb	r3, [r7, #22]
            break;
 8008c18:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008c1a:	7dbb      	ldrb	r3, [r7, #22]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d119      	bne.n	8008c54 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	2b03      	cmp	r3, #3
 8008c2a:	d113      	bne.n	8008c54 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008c2c:	7dba      	ldrb	r2, [r7, #22]
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	32ae      	adds	r2, #174	@ 0xae
 8008c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c36:	691b      	ldr	r3, [r3, #16]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d00b      	beq.n	8008c54 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008c3c:	7dba      	ldrb	r2, [r7, #22]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008c44:	7dba      	ldrb	r2, [r7, #22]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	32ae      	adds	r2, #174	@ 0xae
 8008c4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c4e:	691b      	ldr	r3, [r3, #16]
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f001 f96e 	bl	8009f36 <USBD_CtlSendStatus>
 8008c5a:	e032      	b.n	8008cc2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008c5c:	7afb      	ldrb	r3, [r7, #11]
 8008c5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c62:	b2db      	uxtb	r3, r3
 8008c64:	4619      	mov	r1, r3
 8008c66:	68f8      	ldr	r0, [r7, #12]
 8008c68:	f000 fa41 	bl	80090ee <USBD_CoreFindEP>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008c70:	7dbb      	ldrb	r3, [r7, #22]
 8008c72:	2bff      	cmp	r3, #255	@ 0xff
 8008c74:	d025      	beq.n	8008cc2 <USBD_LL_DataOutStage+0x16e>
 8008c76:	7dbb      	ldrb	r3, [r7, #22]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d122      	bne.n	8008cc2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	2b03      	cmp	r3, #3
 8008c86:	d117      	bne.n	8008cb8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008c88:	7dba      	ldrb	r2, [r7, #22]
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	32ae      	adds	r2, #174	@ 0xae
 8008c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c92:	699b      	ldr	r3, [r3, #24]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d00f      	beq.n	8008cb8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008c98:	7dba      	ldrb	r2, [r7, #22]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008ca0:	7dba      	ldrb	r2, [r7, #22]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	32ae      	adds	r2, #174	@ 0xae
 8008ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008caa:	699b      	ldr	r3, [r3, #24]
 8008cac:	7afa      	ldrb	r2, [r7, #11]
 8008cae:	4611      	mov	r1, r2
 8008cb0:	68f8      	ldr	r0, [r7, #12]
 8008cb2:	4798      	blx	r3
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008cb8:	7dfb      	ldrb	r3, [r7, #23]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d001      	beq.n	8008cc2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008cbe:	7dfb      	ldrb	r3, [r7, #23]
 8008cc0:	e000      	b.n	8008cc4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008cc2:	2300      	movs	r3, #0
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3718      	adds	r7, #24
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b086      	sub	sp, #24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	460b      	mov	r3, r1
 8008cd6:	607a      	str	r2, [r7, #4]
 8008cd8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008cda:	7afb      	ldrb	r3, [r7, #11]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d178      	bne.n	8008dd2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	3314      	adds	r3, #20
 8008ce4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	d163      	bne.n	8008db8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	8992      	ldrh	r2, [r2, #12]
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d91c      	bls.n	8008d36 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	693a      	ldr	r2, [r7, #16]
 8008d02:	8992      	ldrh	r2, [r2, #12]
 8008d04:	1a9a      	subs	r2, r3, r2
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	691b      	ldr	r3, [r3, #16]
 8008d0e:	693a      	ldr	r2, [r7, #16]
 8008d10:	8992      	ldrh	r2, [r2, #12]
 8008d12:	441a      	add	r2, r3
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	6919      	ldr	r1, [r3, #16]
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	461a      	mov	r2, r3
 8008d22:	68f8      	ldr	r0, [r7, #12]
 8008d24:	f001 f8c4 	bl	8009eb0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d28:	2300      	movs	r3, #0
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	2100      	movs	r1, #0
 8008d2e:	68f8      	ldr	r0, [r7, #12]
 8008d30:	f001 fdd8 	bl	800a8e4 <USBD_LL_PrepareReceive>
 8008d34:	e040      	b.n	8008db8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	899b      	ldrh	r3, [r3, #12]
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	429a      	cmp	r2, r3
 8008d42:	d11c      	bne.n	8008d7e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d316      	bcc.n	8008d7e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d20f      	bcs.n	8008d7e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008d5e:	2200      	movs	r2, #0
 8008d60:	2100      	movs	r1, #0
 8008d62:	68f8      	ldr	r0, [r7, #12]
 8008d64:	f001 f8a4 	bl	8009eb0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d70:	2300      	movs	r3, #0
 8008d72:	2200      	movs	r2, #0
 8008d74:	2100      	movs	r1, #0
 8008d76:	68f8      	ldr	r0, [r7, #12]
 8008d78:	f001 fdb4 	bl	800a8e4 <USBD_LL_PrepareReceive>
 8008d7c:	e01c      	b.n	8008db8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	2b03      	cmp	r3, #3
 8008d88:	d10f      	bne.n	8008daa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d009      	beq.n	8008daa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008daa:	2180      	movs	r1, #128	@ 0x80
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f001 fcef 	bl	800a790 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008db2:	68f8      	ldr	r0, [r7, #12]
 8008db4:	f001 f8d2 	bl	8009f5c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d03a      	beq.n	8008e38 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	f7ff fe30 	bl	8008a28 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008dd0:	e032      	b.n	8008e38 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008dd2:	7afb      	ldrb	r3, [r7, #11]
 8008dd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	4619      	mov	r1, r3
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f000 f986 	bl	80090ee <USBD_CoreFindEP>
 8008de2:	4603      	mov	r3, r0
 8008de4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008de6:	7dfb      	ldrb	r3, [r7, #23]
 8008de8:	2bff      	cmp	r3, #255	@ 0xff
 8008dea:	d025      	beq.n	8008e38 <USBD_LL_DataInStage+0x16c>
 8008dec:	7dfb      	ldrb	r3, [r7, #23]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d122      	bne.n	8008e38 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	d11c      	bne.n	8008e38 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008dfe:	7dfa      	ldrb	r2, [r7, #23]
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	32ae      	adds	r2, #174	@ 0xae
 8008e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e08:	695b      	ldr	r3, [r3, #20]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d014      	beq.n	8008e38 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008e0e:	7dfa      	ldrb	r2, [r7, #23]
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008e16:	7dfa      	ldrb	r2, [r7, #23]
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	32ae      	adds	r2, #174	@ 0xae
 8008e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e20:	695b      	ldr	r3, [r3, #20]
 8008e22:	7afa      	ldrb	r2, [r7, #11]
 8008e24:	4611      	mov	r1, r2
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	4798      	blx	r3
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008e2e:	7dbb      	ldrb	r3, [r7, #22]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d001      	beq.n	8008e38 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008e34:	7dbb      	ldrb	r3, [r7, #22]
 8008e36:	e000      	b.n	8008e3a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3718      	adds	r7, #24
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}

08008e42 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b084      	sub	sp, #16
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2201      	movs	r2, #1
 8008e52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d014      	beq.n	8008ea8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d00e      	beq.n	8008ea8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	687a      	ldr	r2, [r7, #4]
 8008e94:	6852      	ldr	r2, [r2, #4]
 8008e96:	b2d2      	uxtb	r2, r2
 8008e98:	4611      	mov	r1, r2
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	4798      	blx	r3
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d001      	beq.n	8008ea8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008ea4:	2303      	movs	r3, #3
 8008ea6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ea8:	2340      	movs	r3, #64	@ 0x40
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2100      	movs	r1, #0
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f001 fc29 	bl	800a706 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2240      	movs	r2, #64	@ 0x40
 8008ec0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ec4:	2340      	movs	r3, #64	@ 0x40
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	2180      	movs	r1, #128	@ 0x80
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f001 fc1b 	bl	800a706 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2240      	movs	r2, #64	@ 0x40
 8008edc:	841a      	strh	r2, [r3, #32]

  return ret;
 8008ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3710      	adds	r7, #16
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	460b      	mov	r3, r1
 8008ef2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	78fa      	ldrb	r2, [r7, #3]
 8008ef8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008efa:	2300      	movs	r3, #0
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	370c      	adds	r7, #12
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b083      	sub	sp, #12
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	2b04      	cmp	r3, #4
 8008f1a:	d006      	beq.n	8008f2a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f22:	b2da      	uxtb	r2, r3
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2204      	movs	r2, #4
 8008f2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	370c      	adds	r7, #12
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b083      	sub	sp, #12
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	2b04      	cmp	r3, #4
 8008f52:	d106      	bne.n	8008f62 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008f5a:	b2da      	uxtb	r2, r3
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b082      	sub	sp, #8
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	2b03      	cmp	r3, #3
 8008f82:	d110      	bne.n	8008fa6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00b      	beq.n	8008fa6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f94:	69db      	ldr	r3, [r3, #28]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d005      	beq.n	8008fa6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fa0:	69db      	ldr	r3, [r3, #28]
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008fa6:	2300      	movs	r3, #0
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3708      	adds	r7, #8
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b082      	sub	sp, #8
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	460b      	mov	r3, r1
 8008fba:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	32ae      	adds	r2, #174	@ 0xae
 8008fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d101      	bne.n	8008fd2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	e01c      	b.n	800900c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	2b03      	cmp	r3, #3
 8008fdc:	d115      	bne.n	800900a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	32ae      	adds	r2, #174	@ 0xae
 8008fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fec:	6a1b      	ldr	r3, [r3, #32]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00b      	beq.n	800900a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	32ae      	adds	r2, #174	@ 0xae
 8008ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009000:	6a1b      	ldr	r3, [r3, #32]
 8009002:	78fa      	ldrb	r2, [r7, #3]
 8009004:	4611      	mov	r1, r2
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	3708      	adds	r7, #8
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b082      	sub	sp, #8
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	460b      	mov	r3, r1
 800901e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	32ae      	adds	r2, #174	@ 0xae
 800902a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d101      	bne.n	8009036 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009032:	2303      	movs	r3, #3
 8009034:	e01c      	b.n	8009070 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800903c:	b2db      	uxtb	r3, r3
 800903e:	2b03      	cmp	r3, #3
 8009040:	d115      	bne.n	800906e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	32ae      	adds	r2, #174	@ 0xae
 800904c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00b      	beq.n	800906e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	32ae      	adds	r2, #174	@ 0xae
 8009060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009066:	78fa      	ldrb	r2, [r7, #3]
 8009068:	4611      	mov	r1, r2
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3708      	adds	r7, #8
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	370c      	adds	r7, #12
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr

0800908e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800908e:	b580      	push	{r7, lr}
 8009090:	b084      	sub	sp, #16
 8009092:	af00      	add	r7, sp, #0
 8009094:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009096:	2300      	movs	r3, #0
 8009098:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2201      	movs	r2, #1
 800909e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00e      	beq.n	80090ca <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	687a      	ldr	r2, [r7, #4]
 80090b6:	6852      	ldr	r2, [r2, #4]
 80090b8:	b2d2      	uxtb	r2, r2
 80090ba:	4611      	mov	r1, r2
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	4798      	blx	r3
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d001      	beq.n	80090ca <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80090c6:	2303      	movs	r3, #3
 80090c8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80090ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3710      	adds	r7, #16
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	460b      	mov	r3, r1
 80090de:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80090e0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	370c      	adds	r7, #12
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr

080090ee <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80090ee:	b480      	push	{r7}
 80090f0:	b083      	sub	sp, #12
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
 80090f6:	460b      	mov	r3, r1
 80090f8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80090fa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b086      	sub	sp, #24
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	460b      	mov	r3, r1
 8009112:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800911c:	2300      	movs	r3, #0
 800911e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	885b      	ldrh	r3, [r3, #2]
 8009124:	b29b      	uxth	r3, r3
 8009126:	68fa      	ldr	r2, [r7, #12]
 8009128:	7812      	ldrb	r2, [r2, #0]
 800912a:	4293      	cmp	r3, r2
 800912c:	d91f      	bls.n	800916e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	781b      	ldrb	r3, [r3, #0]
 8009132:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009134:	e013      	b.n	800915e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009136:	f107 030a 	add.w	r3, r7, #10
 800913a:	4619      	mov	r1, r3
 800913c:	6978      	ldr	r0, [r7, #20]
 800913e:	f000 f81b 	bl	8009178 <USBD_GetNextDesc>
 8009142:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	785b      	ldrb	r3, [r3, #1]
 8009148:	2b05      	cmp	r3, #5
 800914a:	d108      	bne.n	800915e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	789b      	ldrb	r3, [r3, #2]
 8009154:	78fa      	ldrb	r2, [r7, #3]
 8009156:	429a      	cmp	r2, r3
 8009158:	d008      	beq.n	800916c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800915a:	2300      	movs	r3, #0
 800915c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	885b      	ldrh	r3, [r3, #2]
 8009162:	b29a      	uxth	r2, r3
 8009164:	897b      	ldrh	r3, [r7, #10]
 8009166:	429a      	cmp	r2, r3
 8009168:	d8e5      	bhi.n	8009136 <USBD_GetEpDesc+0x2e>
 800916a:	e000      	b.n	800916e <USBD_GetEpDesc+0x66>
          break;
 800916c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800916e:	693b      	ldr	r3, [r7, #16]
}
 8009170:	4618      	mov	r0, r3
 8009172:	3718      	adds	r7, #24
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	881b      	ldrh	r3, [r3, #0]
 800918a:	68fa      	ldr	r2, [r7, #12]
 800918c:	7812      	ldrb	r2, [r2, #0]
 800918e:	4413      	add	r3, r2
 8009190:	b29a      	uxth	r2, r3
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	461a      	mov	r2, r3
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	4413      	add	r3, r2
 80091a0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80091a2:	68fb      	ldr	r3, [r7, #12]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3714      	adds	r7, #20
 80091a8:	46bd      	mov	sp, r7
 80091aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ae:	4770      	bx	lr

080091b0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b087      	sub	sp, #28
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	3301      	adds	r3, #1
 80091c6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80091ce:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80091d2:	021b      	lsls	r3, r3, #8
 80091d4:	b21a      	sxth	r2, r3
 80091d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80091da:	4313      	orrs	r3, r2
 80091dc:	b21b      	sxth	r3, r3
 80091de:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80091e0:	89fb      	ldrh	r3, [r7, #14]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	371c      	adds	r7, #28
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr
	...

080091f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091fa:	2300      	movs	r3, #0
 80091fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009206:	2b40      	cmp	r3, #64	@ 0x40
 8009208:	d005      	beq.n	8009216 <USBD_StdDevReq+0x26>
 800920a:	2b40      	cmp	r3, #64	@ 0x40
 800920c:	d857      	bhi.n	80092be <USBD_StdDevReq+0xce>
 800920e:	2b00      	cmp	r3, #0
 8009210:	d00f      	beq.n	8009232 <USBD_StdDevReq+0x42>
 8009212:	2b20      	cmp	r3, #32
 8009214:	d153      	bne.n	80092be <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	32ae      	adds	r2, #174	@ 0xae
 8009220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009224:	689b      	ldr	r3, [r3, #8]
 8009226:	6839      	ldr	r1, [r7, #0]
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	4798      	blx	r3
 800922c:	4603      	mov	r3, r0
 800922e:	73fb      	strb	r3, [r7, #15]
      break;
 8009230:	e04a      	b.n	80092c8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	785b      	ldrb	r3, [r3, #1]
 8009236:	2b09      	cmp	r3, #9
 8009238:	d83b      	bhi.n	80092b2 <USBD_StdDevReq+0xc2>
 800923a:	a201      	add	r2, pc, #4	@ (adr r2, 8009240 <USBD_StdDevReq+0x50>)
 800923c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009240:	08009295 	.word	0x08009295
 8009244:	080092a9 	.word	0x080092a9
 8009248:	080092b3 	.word	0x080092b3
 800924c:	0800929f 	.word	0x0800929f
 8009250:	080092b3 	.word	0x080092b3
 8009254:	08009273 	.word	0x08009273
 8009258:	08009269 	.word	0x08009269
 800925c:	080092b3 	.word	0x080092b3
 8009260:	0800928b 	.word	0x0800928b
 8009264:	0800927d 	.word	0x0800927d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009268:	6839      	ldr	r1, [r7, #0]
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 fa3e 	bl	80096ec <USBD_GetDescriptor>
          break;
 8009270:	e024      	b.n	80092bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009272:	6839      	ldr	r1, [r7, #0]
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f000 fba3 	bl	80099c0 <USBD_SetAddress>
          break;
 800927a:	e01f      	b.n	80092bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800927c:	6839      	ldr	r1, [r7, #0]
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 fbe2 	bl	8009a48 <USBD_SetConfig>
 8009284:	4603      	mov	r3, r0
 8009286:	73fb      	strb	r3, [r7, #15]
          break;
 8009288:	e018      	b.n	80092bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800928a:	6839      	ldr	r1, [r7, #0]
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 fc85 	bl	8009b9c <USBD_GetConfig>
          break;
 8009292:	e013      	b.n	80092bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009294:	6839      	ldr	r1, [r7, #0]
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f000 fcb6 	bl	8009c08 <USBD_GetStatus>
          break;
 800929c:	e00e      	b.n	80092bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800929e:	6839      	ldr	r1, [r7, #0]
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 fce5 	bl	8009c70 <USBD_SetFeature>
          break;
 80092a6:	e009      	b.n	80092bc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80092a8:	6839      	ldr	r1, [r7, #0]
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 fd09 	bl	8009cc2 <USBD_ClrFeature>
          break;
 80092b0:	e004      	b.n	80092bc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80092b2:	6839      	ldr	r1, [r7, #0]
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 fd60 	bl	8009d7a <USBD_CtlError>
          break;
 80092ba:	bf00      	nop
      }
      break;
 80092bc:	e004      	b.n	80092c8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80092be:	6839      	ldr	r1, [r7, #0]
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 fd5a 	bl	8009d7a <USBD_CtlError>
      break;
 80092c6:	bf00      	nop
  }

  return ret;
 80092c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3710      	adds	r7, #16
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop

080092d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b084      	sub	sp, #16
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80092de:	2300      	movs	r3, #0
 80092e0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092ea:	2b40      	cmp	r3, #64	@ 0x40
 80092ec:	d005      	beq.n	80092fa <USBD_StdItfReq+0x26>
 80092ee:	2b40      	cmp	r3, #64	@ 0x40
 80092f0:	d852      	bhi.n	8009398 <USBD_StdItfReq+0xc4>
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d001      	beq.n	80092fa <USBD_StdItfReq+0x26>
 80092f6:	2b20      	cmp	r3, #32
 80092f8:	d14e      	bne.n	8009398 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009300:	b2db      	uxtb	r3, r3
 8009302:	3b01      	subs	r3, #1
 8009304:	2b02      	cmp	r3, #2
 8009306:	d840      	bhi.n	800938a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	889b      	ldrh	r3, [r3, #4]
 800930c:	b2db      	uxtb	r3, r3
 800930e:	2b01      	cmp	r3, #1
 8009310:	d836      	bhi.n	8009380 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	889b      	ldrh	r3, [r3, #4]
 8009316:	b2db      	uxtb	r3, r3
 8009318:	4619      	mov	r1, r3
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f7ff feda 	bl	80090d4 <USBD_CoreFindIF>
 8009320:	4603      	mov	r3, r0
 8009322:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009324:	7bbb      	ldrb	r3, [r7, #14]
 8009326:	2bff      	cmp	r3, #255	@ 0xff
 8009328:	d01d      	beq.n	8009366 <USBD_StdItfReq+0x92>
 800932a:	7bbb      	ldrb	r3, [r7, #14]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d11a      	bne.n	8009366 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009330:	7bba      	ldrb	r2, [r7, #14]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	32ae      	adds	r2, #174	@ 0xae
 8009336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00f      	beq.n	8009360 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009340:	7bba      	ldrb	r2, [r7, #14]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009348:	7bba      	ldrb	r2, [r7, #14]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	32ae      	adds	r2, #174	@ 0xae
 800934e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	6839      	ldr	r1, [r7, #0]
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	4798      	blx	r3
 800935a:	4603      	mov	r3, r0
 800935c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800935e:	e004      	b.n	800936a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009360:	2303      	movs	r3, #3
 8009362:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009364:	e001      	b.n	800936a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009366:	2303      	movs	r3, #3
 8009368:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	88db      	ldrh	r3, [r3, #6]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d110      	bne.n	8009394 <USBD_StdItfReq+0xc0>
 8009372:	7bfb      	ldrb	r3, [r7, #15]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d10d      	bne.n	8009394 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 fddc 	bl	8009f36 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800937e:	e009      	b.n	8009394 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009380:	6839      	ldr	r1, [r7, #0]
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fcf9 	bl	8009d7a <USBD_CtlError>
          break;
 8009388:	e004      	b.n	8009394 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 fcf4 	bl	8009d7a <USBD_CtlError>
          break;
 8009392:	e000      	b.n	8009396 <USBD_StdItfReq+0xc2>
          break;
 8009394:	bf00      	nop
      }
      break;
 8009396:	e004      	b.n	80093a2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009398:	6839      	ldr	r1, [r7, #0]
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f000 fced 	bl	8009d7a <USBD_CtlError>
      break;
 80093a0:	bf00      	nop
  }

  return ret;
 80093a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3710      	adds	r7, #16
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80093b6:	2300      	movs	r3, #0
 80093b8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	889b      	ldrh	r3, [r3, #4]
 80093be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093c8:	2b40      	cmp	r3, #64	@ 0x40
 80093ca:	d007      	beq.n	80093dc <USBD_StdEPReq+0x30>
 80093cc:	2b40      	cmp	r3, #64	@ 0x40
 80093ce:	f200 8181 	bhi.w	80096d4 <USBD_StdEPReq+0x328>
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d02a      	beq.n	800942c <USBD_StdEPReq+0x80>
 80093d6:	2b20      	cmp	r3, #32
 80093d8:	f040 817c 	bne.w	80096d4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80093dc:	7bbb      	ldrb	r3, [r7, #14]
 80093de:	4619      	mov	r1, r3
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f7ff fe84 	bl	80090ee <USBD_CoreFindEP>
 80093e6:	4603      	mov	r3, r0
 80093e8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80093ea:	7b7b      	ldrb	r3, [r7, #13]
 80093ec:	2bff      	cmp	r3, #255	@ 0xff
 80093ee:	f000 8176 	beq.w	80096de <USBD_StdEPReq+0x332>
 80093f2:	7b7b      	ldrb	r3, [r7, #13]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f040 8172 	bne.w	80096de <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80093fa:	7b7a      	ldrb	r2, [r7, #13]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009402:	7b7a      	ldrb	r2, [r7, #13]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	32ae      	adds	r2, #174	@ 0xae
 8009408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	2b00      	cmp	r3, #0
 8009410:	f000 8165 	beq.w	80096de <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009414:	7b7a      	ldrb	r2, [r7, #13]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	32ae      	adds	r2, #174	@ 0xae
 800941a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800941e:	689b      	ldr	r3, [r3, #8]
 8009420:	6839      	ldr	r1, [r7, #0]
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	4798      	blx	r3
 8009426:	4603      	mov	r3, r0
 8009428:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800942a:	e158      	b.n	80096de <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	785b      	ldrb	r3, [r3, #1]
 8009430:	2b03      	cmp	r3, #3
 8009432:	d008      	beq.n	8009446 <USBD_StdEPReq+0x9a>
 8009434:	2b03      	cmp	r3, #3
 8009436:	f300 8147 	bgt.w	80096c8 <USBD_StdEPReq+0x31c>
 800943a:	2b00      	cmp	r3, #0
 800943c:	f000 809b 	beq.w	8009576 <USBD_StdEPReq+0x1ca>
 8009440:	2b01      	cmp	r3, #1
 8009442:	d03c      	beq.n	80094be <USBD_StdEPReq+0x112>
 8009444:	e140      	b.n	80096c8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800944c:	b2db      	uxtb	r3, r3
 800944e:	2b02      	cmp	r3, #2
 8009450:	d002      	beq.n	8009458 <USBD_StdEPReq+0xac>
 8009452:	2b03      	cmp	r3, #3
 8009454:	d016      	beq.n	8009484 <USBD_StdEPReq+0xd8>
 8009456:	e02c      	b.n	80094b2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009458:	7bbb      	ldrb	r3, [r7, #14]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d00d      	beq.n	800947a <USBD_StdEPReq+0xce>
 800945e:	7bbb      	ldrb	r3, [r7, #14]
 8009460:	2b80      	cmp	r3, #128	@ 0x80
 8009462:	d00a      	beq.n	800947a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009464:	7bbb      	ldrb	r3, [r7, #14]
 8009466:	4619      	mov	r1, r3
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f001 f991 	bl	800a790 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800946e:	2180      	movs	r1, #128	@ 0x80
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f001 f98d 	bl	800a790 <USBD_LL_StallEP>
 8009476:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009478:	e020      	b.n	80094bc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800947a:	6839      	ldr	r1, [r7, #0]
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fc7c 	bl	8009d7a <USBD_CtlError>
              break;
 8009482:	e01b      	b.n	80094bc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	885b      	ldrh	r3, [r3, #2]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10e      	bne.n	80094aa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800948c:	7bbb      	ldrb	r3, [r7, #14]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00b      	beq.n	80094aa <USBD_StdEPReq+0xfe>
 8009492:	7bbb      	ldrb	r3, [r7, #14]
 8009494:	2b80      	cmp	r3, #128	@ 0x80
 8009496:	d008      	beq.n	80094aa <USBD_StdEPReq+0xfe>
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	88db      	ldrh	r3, [r3, #6]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d104      	bne.n	80094aa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80094a0:	7bbb      	ldrb	r3, [r7, #14]
 80094a2:	4619      	mov	r1, r3
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f001 f973 	bl	800a790 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fd43 	bl	8009f36 <USBD_CtlSendStatus>

              break;
 80094b0:	e004      	b.n	80094bc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80094b2:	6839      	ldr	r1, [r7, #0]
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 fc60 	bl	8009d7a <USBD_CtlError>
              break;
 80094ba:	bf00      	nop
          }
          break;
 80094bc:	e109      	b.n	80096d2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094c4:	b2db      	uxtb	r3, r3
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d002      	beq.n	80094d0 <USBD_StdEPReq+0x124>
 80094ca:	2b03      	cmp	r3, #3
 80094cc:	d016      	beq.n	80094fc <USBD_StdEPReq+0x150>
 80094ce:	e04b      	b.n	8009568 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094d0:	7bbb      	ldrb	r3, [r7, #14]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d00d      	beq.n	80094f2 <USBD_StdEPReq+0x146>
 80094d6:	7bbb      	ldrb	r3, [r7, #14]
 80094d8:	2b80      	cmp	r3, #128	@ 0x80
 80094da:	d00a      	beq.n	80094f2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80094dc:	7bbb      	ldrb	r3, [r7, #14]
 80094de:	4619      	mov	r1, r3
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f001 f955 	bl	800a790 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80094e6:	2180      	movs	r1, #128	@ 0x80
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f001 f951 	bl	800a790 <USBD_LL_StallEP>
 80094ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80094f0:	e040      	b.n	8009574 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80094f2:	6839      	ldr	r1, [r7, #0]
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 fc40 	bl	8009d7a <USBD_CtlError>
              break;
 80094fa:	e03b      	b.n	8009574 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	885b      	ldrh	r3, [r3, #2]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d136      	bne.n	8009572 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009504:	7bbb      	ldrb	r3, [r7, #14]
 8009506:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800950a:	2b00      	cmp	r3, #0
 800950c:	d004      	beq.n	8009518 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800950e:	7bbb      	ldrb	r3, [r7, #14]
 8009510:	4619      	mov	r1, r3
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f001 f95b 	bl	800a7ce <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f000 fd0c 	bl	8009f36 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800951e:	7bbb      	ldrb	r3, [r7, #14]
 8009520:	4619      	mov	r1, r3
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f7ff fde3 	bl	80090ee <USBD_CoreFindEP>
 8009528:	4603      	mov	r3, r0
 800952a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800952c:	7b7b      	ldrb	r3, [r7, #13]
 800952e:	2bff      	cmp	r3, #255	@ 0xff
 8009530:	d01f      	beq.n	8009572 <USBD_StdEPReq+0x1c6>
 8009532:	7b7b      	ldrb	r3, [r7, #13]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d11c      	bne.n	8009572 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009538:	7b7a      	ldrb	r2, [r7, #13]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009540:	7b7a      	ldrb	r2, [r7, #13]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	32ae      	adds	r2, #174	@ 0xae
 8009546:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d010      	beq.n	8009572 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009550:	7b7a      	ldrb	r2, [r7, #13]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	32ae      	adds	r2, #174	@ 0xae
 8009556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	6839      	ldr	r1, [r7, #0]
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	4798      	blx	r3
 8009562:	4603      	mov	r3, r0
 8009564:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009566:	e004      	b.n	8009572 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009568:	6839      	ldr	r1, [r7, #0]
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 fc05 	bl	8009d7a <USBD_CtlError>
              break;
 8009570:	e000      	b.n	8009574 <USBD_StdEPReq+0x1c8>
              break;
 8009572:	bf00      	nop
          }
          break;
 8009574:	e0ad      	b.n	80096d2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800957c:	b2db      	uxtb	r3, r3
 800957e:	2b02      	cmp	r3, #2
 8009580:	d002      	beq.n	8009588 <USBD_StdEPReq+0x1dc>
 8009582:	2b03      	cmp	r3, #3
 8009584:	d033      	beq.n	80095ee <USBD_StdEPReq+0x242>
 8009586:	e099      	b.n	80096bc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009588:	7bbb      	ldrb	r3, [r7, #14]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d007      	beq.n	800959e <USBD_StdEPReq+0x1f2>
 800958e:	7bbb      	ldrb	r3, [r7, #14]
 8009590:	2b80      	cmp	r3, #128	@ 0x80
 8009592:	d004      	beq.n	800959e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009594:	6839      	ldr	r1, [r7, #0]
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 fbef 	bl	8009d7a <USBD_CtlError>
                break;
 800959c:	e093      	b.n	80096c6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800959e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	da0b      	bge.n	80095be <USBD_StdEPReq+0x212>
 80095a6:	7bbb      	ldrb	r3, [r7, #14]
 80095a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80095ac:	4613      	mov	r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	4413      	add	r3, r2
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	3310      	adds	r3, #16
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	4413      	add	r3, r2
 80095ba:	3304      	adds	r3, #4
 80095bc:	e00b      	b.n	80095d6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80095be:	7bbb      	ldrb	r3, [r7, #14]
 80095c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80095c4:	4613      	mov	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	4413      	add	r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	4413      	add	r3, r2
 80095d4:	3304      	adds	r3, #4
 80095d6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	2200      	movs	r2, #0
 80095dc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	330e      	adds	r3, #14
 80095e2:	2202      	movs	r2, #2
 80095e4:	4619      	mov	r1, r3
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 fc44 	bl	8009e74 <USBD_CtlSendData>
              break;
 80095ec:	e06b      	b.n	80096c6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80095ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	da11      	bge.n	800961a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80095f6:	7bbb      	ldrb	r3, [r7, #14]
 80095f8:	f003 020f 	and.w	r2, r3, #15
 80095fc:	6879      	ldr	r1, [r7, #4]
 80095fe:	4613      	mov	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	4413      	add	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	440b      	add	r3, r1
 8009608:	3323      	adds	r3, #35	@ 0x23
 800960a:	781b      	ldrb	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d117      	bne.n	8009640 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009610:	6839      	ldr	r1, [r7, #0]
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fbb1 	bl	8009d7a <USBD_CtlError>
                  break;
 8009618:	e055      	b.n	80096c6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800961a:	7bbb      	ldrb	r3, [r7, #14]
 800961c:	f003 020f 	and.w	r2, r3, #15
 8009620:	6879      	ldr	r1, [r7, #4]
 8009622:	4613      	mov	r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	4413      	add	r3, r2
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	440b      	add	r3, r1
 800962c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d104      	bne.n	8009640 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009636:	6839      	ldr	r1, [r7, #0]
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 fb9e 	bl	8009d7a <USBD_CtlError>
                  break;
 800963e:	e042      	b.n	80096c6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009640:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009644:	2b00      	cmp	r3, #0
 8009646:	da0b      	bge.n	8009660 <USBD_StdEPReq+0x2b4>
 8009648:	7bbb      	ldrb	r3, [r7, #14]
 800964a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800964e:	4613      	mov	r3, r2
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	4413      	add	r3, r2
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	3310      	adds	r3, #16
 8009658:	687a      	ldr	r2, [r7, #4]
 800965a:	4413      	add	r3, r2
 800965c:	3304      	adds	r3, #4
 800965e:	e00b      	b.n	8009678 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009660:	7bbb      	ldrb	r3, [r7, #14]
 8009662:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009666:	4613      	mov	r3, r2
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	4413      	add	r3, r2
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009672:	687a      	ldr	r2, [r7, #4]
 8009674:	4413      	add	r3, r2
 8009676:	3304      	adds	r3, #4
 8009678:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800967a:	7bbb      	ldrb	r3, [r7, #14]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d002      	beq.n	8009686 <USBD_StdEPReq+0x2da>
 8009680:	7bbb      	ldrb	r3, [r7, #14]
 8009682:	2b80      	cmp	r3, #128	@ 0x80
 8009684:	d103      	bne.n	800968e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	2200      	movs	r2, #0
 800968a:	739a      	strb	r2, [r3, #14]
 800968c:	e00e      	b.n	80096ac <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800968e:	7bbb      	ldrb	r3, [r7, #14]
 8009690:	4619      	mov	r1, r3
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f001 f8ba 	bl	800a80c <USBD_LL_IsStallEP>
 8009698:	4603      	mov	r3, r0
 800969a:	2b00      	cmp	r3, #0
 800969c:	d003      	beq.n	80096a6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	2201      	movs	r2, #1
 80096a2:	739a      	strb	r2, [r3, #14]
 80096a4:	e002      	b.n	80096ac <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	2200      	movs	r2, #0
 80096aa:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	330e      	adds	r3, #14
 80096b0:	2202      	movs	r2, #2
 80096b2:	4619      	mov	r1, r3
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 fbdd 	bl	8009e74 <USBD_CtlSendData>
              break;
 80096ba:	e004      	b.n	80096c6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80096bc:	6839      	ldr	r1, [r7, #0]
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 fb5b 	bl	8009d7a <USBD_CtlError>
              break;
 80096c4:	bf00      	nop
          }
          break;
 80096c6:	e004      	b.n	80096d2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80096c8:	6839      	ldr	r1, [r7, #0]
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 fb55 	bl	8009d7a <USBD_CtlError>
          break;
 80096d0:	bf00      	nop
      }
      break;
 80096d2:	e005      	b.n	80096e0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80096d4:	6839      	ldr	r1, [r7, #0]
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 fb4f 	bl	8009d7a <USBD_CtlError>
      break;
 80096dc:	e000      	b.n	80096e0 <USBD_StdEPReq+0x334>
      break;
 80096de:	bf00      	nop
  }

  return ret;
 80096e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3710      	adds	r7, #16
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}
	...

080096ec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b084      	sub	sp, #16
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80096f6:	2300      	movs	r3, #0
 80096f8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80096fa:	2300      	movs	r3, #0
 80096fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80096fe:	2300      	movs	r3, #0
 8009700:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	885b      	ldrh	r3, [r3, #2]
 8009706:	0a1b      	lsrs	r3, r3, #8
 8009708:	b29b      	uxth	r3, r3
 800970a:	3b01      	subs	r3, #1
 800970c:	2b06      	cmp	r3, #6
 800970e:	f200 8128 	bhi.w	8009962 <USBD_GetDescriptor+0x276>
 8009712:	a201      	add	r2, pc, #4	@ (adr r2, 8009718 <USBD_GetDescriptor+0x2c>)
 8009714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009718:	08009735 	.word	0x08009735
 800971c:	0800974d 	.word	0x0800974d
 8009720:	0800978d 	.word	0x0800978d
 8009724:	08009963 	.word	0x08009963
 8009728:	08009963 	.word	0x08009963
 800972c:	08009903 	.word	0x08009903
 8009730:	0800992f 	.word	0x0800992f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	687a      	ldr	r2, [r7, #4]
 800973e:	7c12      	ldrb	r2, [r2, #16]
 8009740:	f107 0108 	add.w	r1, r7, #8
 8009744:	4610      	mov	r0, r2
 8009746:	4798      	blx	r3
 8009748:	60f8      	str	r0, [r7, #12]
      break;
 800974a:	e112      	b.n	8009972 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	7c1b      	ldrb	r3, [r3, #16]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d10d      	bne.n	8009770 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800975a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800975c:	f107 0208 	add.w	r2, r7, #8
 8009760:	4610      	mov	r0, r2
 8009762:	4798      	blx	r3
 8009764:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	3301      	adds	r3, #1
 800976a:	2202      	movs	r2, #2
 800976c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800976e:	e100      	b.n	8009972 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009778:	f107 0208 	add.w	r2, r7, #8
 800977c:	4610      	mov	r0, r2
 800977e:	4798      	blx	r3
 8009780:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	3301      	adds	r3, #1
 8009786:	2202      	movs	r2, #2
 8009788:	701a      	strb	r2, [r3, #0]
      break;
 800978a:	e0f2      	b.n	8009972 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	885b      	ldrh	r3, [r3, #2]
 8009790:	b2db      	uxtb	r3, r3
 8009792:	2b05      	cmp	r3, #5
 8009794:	f200 80ac 	bhi.w	80098f0 <USBD_GetDescriptor+0x204>
 8009798:	a201      	add	r2, pc, #4	@ (adr r2, 80097a0 <USBD_GetDescriptor+0xb4>)
 800979a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800979e:	bf00      	nop
 80097a0:	080097b9 	.word	0x080097b9
 80097a4:	080097ed 	.word	0x080097ed
 80097a8:	08009821 	.word	0x08009821
 80097ac:	08009855 	.word	0x08009855
 80097b0:	08009889 	.word	0x08009889
 80097b4:	080098bd 	.word	0x080098bd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097be:	685b      	ldr	r3, [r3, #4]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d00b      	beq.n	80097dc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097ca:	685b      	ldr	r3, [r3, #4]
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	7c12      	ldrb	r2, [r2, #16]
 80097d0:	f107 0108 	add.w	r1, r7, #8
 80097d4:	4610      	mov	r0, r2
 80097d6:	4798      	blx	r3
 80097d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097da:	e091      	b.n	8009900 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097dc:	6839      	ldr	r1, [r7, #0]
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f000 facb 	bl	8009d7a <USBD_CtlError>
            err++;
 80097e4:	7afb      	ldrb	r3, [r7, #11]
 80097e6:	3301      	adds	r3, #1
 80097e8:	72fb      	strb	r3, [r7, #11]
          break;
 80097ea:	e089      	b.n	8009900 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d00b      	beq.n	8009810 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	7c12      	ldrb	r2, [r2, #16]
 8009804:	f107 0108 	add.w	r1, r7, #8
 8009808:	4610      	mov	r0, r2
 800980a:	4798      	blx	r3
 800980c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800980e:	e077      	b.n	8009900 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009810:	6839      	ldr	r1, [r7, #0]
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 fab1 	bl	8009d7a <USBD_CtlError>
            err++;
 8009818:	7afb      	ldrb	r3, [r7, #11]
 800981a:	3301      	adds	r3, #1
 800981c:	72fb      	strb	r3, [r7, #11]
          break;
 800981e:	e06f      	b.n	8009900 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d00b      	beq.n	8009844 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009832:	68db      	ldr	r3, [r3, #12]
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	7c12      	ldrb	r2, [r2, #16]
 8009838:	f107 0108 	add.w	r1, r7, #8
 800983c:	4610      	mov	r0, r2
 800983e:	4798      	blx	r3
 8009840:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009842:	e05d      	b.n	8009900 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009844:	6839      	ldr	r1, [r7, #0]
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 fa97 	bl	8009d7a <USBD_CtlError>
            err++;
 800984c:	7afb      	ldrb	r3, [r7, #11]
 800984e:	3301      	adds	r3, #1
 8009850:	72fb      	strb	r3, [r7, #11]
          break;
 8009852:	e055      	b.n	8009900 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d00b      	beq.n	8009878 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009866:	691b      	ldr	r3, [r3, #16]
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	7c12      	ldrb	r2, [r2, #16]
 800986c:	f107 0108 	add.w	r1, r7, #8
 8009870:	4610      	mov	r0, r2
 8009872:	4798      	blx	r3
 8009874:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009876:	e043      	b.n	8009900 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009878:	6839      	ldr	r1, [r7, #0]
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f000 fa7d 	bl	8009d7a <USBD_CtlError>
            err++;
 8009880:	7afb      	ldrb	r3, [r7, #11]
 8009882:	3301      	adds	r3, #1
 8009884:	72fb      	strb	r3, [r7, #11]
          break;
 8009886:	e03b      	b.n	8009900 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800988e:	695b      	ldr	r3, [r3, #20]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d00b      	beq.n	80098ac <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800989a:	695b      	ldr	r3, [r3, #20]
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	7c12      	ldrb	r2, [r2, #16]
 80098a0:	f107 0108 	add.w	r1, r7, #8
 80098a4:	4610      	mov	r0, r2
 80098a6:	4798      	blx	r3
 80098a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098aa:	e029      	b.n	8009900 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098ac:	6839      	ldr	r1, [r7, #0]
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 fa63 	bl	8009d7a <USBD_CtlError>
            err++;
 80098b4:	7afb      	ldrb	r3, [r7, #11]
 80098b6:	3301      	adds	r3, #1
 80098b8:	72fb      	strb	r3, [r7, #11]
          break;
 80098ba:	e021      	b.n	8009900 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098c2:	699b      	ldr	r3, [r3, #24]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00b      	beq.n	80098e0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ce:	699b      	ldr	r3, [r3, #24]
 80098d0:	687a      	ldr	r2, [r7, #4]
 80098d2:	7c12      	ldrb	r2, [r2, #16]
 80098d4:	f107 0108 	add.w	r1, r7, #8
 80098d8:	4610      	mov	r0, r2
 80098da:	4798      	blx	r3
 80098dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098de:	e00f      	b.n	8009900 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098e0:	6839      	ldr	r1, [r7, #0]
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f000 fa49 	bl	8009d7a <USBD_CtlError>
            err++;
 80098e8:	7afb      	ldrb	r3, [r7, #11]
 80098ea:	3301      	adds	r3, #1
 80098ec:	72fb      	strb	r3, [r7, #11]
          break;
 80098ee:	e007      	b.n	8009900 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80098f0:	6839      	ldr	r1, [r7, #0]
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 fa41 	bl	8009d7a <USBD_CtlError>
          err++;
 80098f8:	7afb      	ldrb	r3, [r7, #11]
 80098fa:	3301      	adds	r3, #1
 80098fc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80098fe:	bf00      	nop
      }
      break;
 8009900:	e037      	b.n	8009972 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	7c1b      	ldrb	r3, [r3, #16]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d109      	bne.n	800991e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009912:	f107 0208 	add.w	r2, r7, #8
 8009916:	4610      	mov	r0, r2
 8009918:	4798      	blx	r3
 800991a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800991c:	e029      	b.n	8009972 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800991e:	6839      	ldr	r1, [r7, #0]
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f000 fa2a 	bl	8009d7a <USBD_CtlError>
        err++;
 8009926:	7afb      	ldrb	r3, [r7, #11]
 8009928:	3301      	adds	r3, #1
 800992a:	72fb      	strb	r3, [r7, #11]
      break;
 800992c:	e021      	b.n	8009972 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	7c1b      	ldrb	r3, [r3, #16]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d10d      	bne.n	8009952 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800993c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800993e:	f107 0208 	add.w	r2, r7, #8
 8009942:	4610      	mov	r0, r2
 8009944:	4798      	blx	r3
 8009946:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	3301      	adds	r3, #1
 800994c:	2207      	movs	r2, #7
 800994e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009950:	e00f      	b.n	8009972 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009952:	6839      	ldr	r1, [r7, #0]
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 fa10 	bl	8009d7a <USBD_CtlError>
        err++;
 800995a:	7afb      	ldrb	r3, [r7, #11]
 800995c:	3301      	adds	r3, #1
 800995e:	72fb      	strb	r3, [r7, #11]
      break;
 8009960:	e007      	b.n	8009972 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009962:	6839      	ldr	r1, [r7, #0]
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fa08 	bl	8009d7a <USBD_CtlError>
      err++;
 800996a:	7afb      	ldrb	r3, [r7, #11]
 800996c:	3301      	adds	r3, #1
 800996e:	72fb      	strb	r3, [r7, #11]
      break;
 8009970:	bf00      	nop
  }

  if (err != 0U)
 8009972:	7afb      	ldrb	r3, [r7, #11]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d11e      	bne.n	80099b6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	88db      	ldrh	r3, [r3, #6]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d016      	beq.n	80099ae <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009980:	893b      	ldrh	r3, [r7, #8]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d00e      	beq.n	80099a4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	88da      	ldrh	r2, [r3, #6]
 800998a:	893b      	ldrh	r3, [r7, #8]
 800998c:	4293      	cmp	r3, r2
 800998e:	bf28      	it	cs
 8009990:	4613      	movcs	r3, r2
 8009992:	b29b      	uxth	r3, r3
 8009994:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009996:	893b      	ldrh	r3, [r7, #8]
 8009998:	461a      	mov	r2, r3
 800999a:	68f9      	ldr	r1, [r7, #12]
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 fa69 	bl	8009e74 <USBD_CtlSendData>
 80099a2:	e009      	b.n	80099b8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80099a4:	6839      	ldr	r1, [r7, #0]
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 f9e7 	bl	8009d7a <USBD_CtlError>
 80099ac:	e004      	b.n	80099b8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 fac1 	bl	8009f36 <USBD_CtlSendStatus>
 80099b4:	e000      	b.n	80099b8 <USBD_GetDescriptor+0x2cc>
    return;
 80099b6:	bf00      	nop
  }
}
 80099b8:	3710      	adds	r7, #16
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}
 80099be:	bf00      	nop

080099c0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b084      	sub	sp, #16
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	889b      	ldrh	r3, [r3, #4]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d131      	bne.n	8009a36 <USBD_SetAddress+0x76>
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	88db      	ldrh	r3, [r3, #6]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d12d      	bne.n	8009a36 <USBD_SetAddress+0x76>
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	885b      	ldrh	r3, [r3, #2]
 80099de:	2b7f      	cmp	r3, #127	@ 0x7f
 80099e0:	d829      	bhi.n	8009a36 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	885b      	ldrh	r3, [r3, #2]
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099ec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099f4:	b2db      	uxtb	r3, r3
 80099f6:	2b03      	cmp	r3, #3
 80099f8:	d104      	bne.n	8009a04 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80099fa:	6839      	ldr	r1, [r7, #0]
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 f9bc 	bl	8009d7a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a02:	e01d      	b.n	8009a40 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	7bfa      	ldrb	r2, [r7, #15]
 8009a08:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009a0c:	7bfb      	ldrb	r3, [r7, #15]
 8009a0e:	4619      	mov	r1, r3
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 ff27 	bl	800a864 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f000 fa8d 	bl	8009f36 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009a1c:	7bfb      	ldrb	r3, [r7, #15]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d004      	beq.n	8009a2c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2202      	movs	r2, #2
 8009a26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a2a:	e009      	b.n	8009a40 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a34:	e004      	b.n	8009a40 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009a36:	6839      	ldr	r1, [r7, #0]
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f000 f99e 	bl	8009d7a <USBD_CtlError>
  }
}
 8009a3e:	bf00      	nop
 8009a40:	bf00      	nop
 8009a42:	3710      	adds	r7, #16
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	885b      	ldrh	r3, [r3, #2]
 8009a5a:	b2da      	uxtb	r2, r3
 8009a5c:	4b4e      	ldr	r3, [pc, #312]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009a5e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009a60:	4b4d      	ldr	r3, [pc, #308]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	d905      	bls.n	8009a74 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009a68:	6839      	ldr	r1, [r7, #0]
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 f985 	bl	8009d7a <USBD_CtlError>
    return USBD_FAIL;
 8009a70:	2303      	movs	r3, #3
 8009a72:	e08c      	b.n	8009b8e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a7a:	b2db      	uxtb	r3, r3
 8009a7c:	2b02      	cmp	r3, #2
 8009a7e:	d002      	beq.n	8009a86 <USBD_SetConfig+0x3e>
 8009a80:	2b03      	cmp	r3, #3
 8009a82:	d029      	beq.n	8009ad8 <USBD_SetConfig+0x90>
 8009a84:	e075      	b.n	8009b72 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009a86:	4b44      	ldr	r3, [pc, #272]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d020      	beq.n	8009ad0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009a8e:	4b42      	ldr	r3, [pc, #264]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	461a      	mov	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009a98:	4b3f      	ldr	r3, [pc, #252]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f7fe ffcd 	bl	8008a3e <USBD_SetClassConfig>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009aa8:	7bfb      	ldrb	r3, [r7, #15]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d008      	beq.n	8009ac0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009aae:	6839      	ldr	r1, [r7, #0]
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 f962 	bl	8009d7a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2202      	movs	r2, #2
 8009aba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009abe:	e065      	b.n	8009b8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f000 fa38 	bl	8009f36 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2203      	movs	r2, #3
 8009aca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009ace:	e05d      	b.n	8009b8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 fa30 	bl	8009f36 <USBD_CtlSendStatus>
      break;
 8009ad6:	e059      	b.n	8009b8c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d112      	bne.n	8009b06 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009ae8:	4b2b      	ldr	r3, [pc, #172]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	461a      	mov	r2, r3
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009af2:	4b29      	ldr	r3, [pc, #164]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009af4:	781b      	ldrb	r3, [r3, #0]
 8009af6:	4619      	mov	r1, r3
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f7fe ffbc 	bl	8008a76 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 fa19 	bl	8009f36 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009b04:	e042      	b.n	8009b8c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009b06:	4b24      	ldr	r3, [pc, #144]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d02a      	beq.n	8009b6a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	4619      	mov	r1, r3
 8009b1c:	6878      	ldr	r0, [r7, #4]
 8009b1e:	f7fe ffaa 	bl	8008a76 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009b22:	4b1d      	ldr	r3, [pc, #116]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	461a      	mov	r2, r3
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009b2e:	781b      	ldrb	r3, [r3, #0]
 8009b30:	4619      	mov	r1, r3
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f7fe ff83 	bl	8008a3e <USBD_SetClassConfig>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009b3c:	7bfb      	ldrb	r3, [r7, #15]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00f      	beq.n	8009b62 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009b42:	6839      	ldr	r1, [r7, #0]
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f000 f918 	bl	8009d7a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	4619      	mov	r1, r3
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f7fe ff8f 	bl	8008a76 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2202      	movs	r2, #2
 8009b5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009b60:	e014      	b.n	8009b8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 f9e7 	bl	8009f36 <USBD_CtlSendStatus>
      break;
 8009b68:	e010      	b.n	8009b8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f000 f9e3 	bl	8009f36 <USBD_CtlSendStatus>
      break;
 8009b70:	e00c      	b.n	8009b8c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009b72:	6839      	ldr	r1, [r7, #0]
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 f900 	bl	8009d7a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009b7a:	4b07      	ldr	r3, [pc, #28]	@ (8009b98 <USBD_SetConfig+0x150>)
 8009b7c:	781b      	ldrb	r3, [r3, #0]
 8009b7e:	4619      	mov	r1, r3
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f7fe ff78 	bl	8008a76 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009b86:	2303      	movs	r3, #3
 8009b88:	73fb      	strb	r3, [r7, #15]
      break;
 8009b8a:	bf00      	nop
  }

  return ret;
 8009b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3710      	adds	r7, #16
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}
 8009b96:	bf00      	nop
 8009b98:	20000614 	.word	0x20000614

08009b9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b082      	sub	sp, #8
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	88db      	ldrh	r3, [r3, #6]
 8009baa:	2b01      	cmp	r3, #1
 8009bac:	d004      	beq.n	8009bb8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009bae:	6839      	ldr	r1, [r7, #0]
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 f8e2 	bl	8009d7a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009bb6:	e023      	b.n	8009c00 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	2b02      	cmp	r3, #2
 8009bc2:	dc02      	bgt.n	8009bca <USBD_GetConfig+0x2e>
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	dc03      	bgt.n	8009bd0 <USBD_GetConfig+0x34>
 8009bc8:	e015      	b.n	8009bf6 <USBD_GetConfig+0x5a>
 8009bca:	2b03      	cmp	r3, #3
 8009bcc:	d00b      	beq.n	8009be6 <USBD_GetConfig+0x4a>
 8009bce:	e012      	b.n	8009bf6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	3308      	adds	r3, #8
 8009bda:	2201      	movs	r2, #1
 8009bdc:	4619      	mov	r1, r3
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 f948 	bl	8009e74 <USBD_CtlSendData>
        break;
 8009be4:	e00c      	b.n	8009c00 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	3304      	adds	r3, #4
 8009bea:	2201      	movs	r2, #1
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 f940 	bl	8009e74 <USBD_CtlSendData>
        break;
 8009bf4:	e004      	b.n	8009c00 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009bf6:	6839      	ldr	r1, [r7, #0]
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 f8be 	bl	8009d7a <USBD_CtlError>
        break;
 8009bfe:	bf00      	nop
}
 8009c00:	bf00      	nop
 8009c02:	3708      	adds	r7, #8
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	2b02      	cmp	r3, #2
 8009c1e:	d81e      	bhi.n	8009c5e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	88db      	ldrh	r3, [r3, #6]
 8009c24:	2b02      	cmp	r3, #2
 8009c26:	d004      	beq.n	8009c32 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009c28:	6839      	ldr	r1, [r7, #0]
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 f8a5 	bl	8009d7a <USBD_CtlError>
        break;
 8009c30:	e01a      	b.n	8009c68 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2201      	movs	r2, #1
 8009c36:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d005      	beq.n	8009c4e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	68db      	ldr	r3, [r3, #12]
 8009c46:	f043 0202 	orr.w	r2, r3, #2
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	330c      	adds	r3, #12
 8009c52:	2202      	movs	r2, #2
 8009c54:	4619      	mov	r1, r3
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 f90c 	bl	8009e74 <USBD_CtlSendData>
      break;
 8009c5c:	e004      	b.n	8009c68 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009c5e:	6839      	ldr	r1, [r7, #0]
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f000 f88a 	bl	8009d7a <USBD_CtlError>
      break;
 8009c66:	bf00      	nop
  }
}
 8009c68:	bf00      	nop
 8009c6a:	3708      	adds	r7, #8
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}

08009c70 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b082      	sub	sp, #8
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	885b      	ldrh	r3, [r3, #2]
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d107      	bne.n	8009c92 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2201      	movs	r2, #1
 8009c86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 f953 	bl	8009f36 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009c90:	e013      	b.n	8009cba <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	885b      	ldrh	r3, [r3, #2]
 8009c96:	2b02      	cmp	r3, #2
 8009c98:	d10b      	bne.n	8009cb2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	889b      	ldrh	r3, [r3, #4]
 8009c9e:	0a1b      	lsrs	r3, r3, #8
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	b2da      	uxtb	r2, r3
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f000 f943 	bl	8009f36 <USBD_CtlSendStatus>
}
 8009cb0:	e003      	b.n	8009cba <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009cb2:	6839      	ldr	r1, [r7, #0]
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 f860 	bl	8009d7a <USBD_CtlError>
}
 8009cba:	bf00      	nop
 8009cbc:	3708      	adds	r7, #8
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}

08009cc2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cc2:	b580      	push	{r7, lr}
 8009cc4:	b082      	sub	sp, #8
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]
 8009cca:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	3b01      	subs	r3, #1
 8009cd6:	2b02      	cmp	r3, #2
 8009cd8:	d80b      	bhi.n	8009cf2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	885b      	ldrh	r3, [r3, #2]
 8009cde:	2b01      	cmp	r3, #1
 8009ce0:	d10c      	bne.n	8009cfc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 f923 	bl	8009f36 <USBD_CtlSendStatus>
      }
      break;
 8009cf0:	e004      	b.n	8009cfc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009cf2:	6839      	ldr	r1, [r7, #0]
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 f840 	bl	8009d7a <USBD_CtlError>
      break;
 8009cfa:	e000      	b.n	8009cfe <USBD_ClrFeature+0x3c>
      break;
 8009cfc:	bf00      	nop
  }
}
 8009cfe:	bf00      	nop
 8009d00:	3708      	adds	r7, #8
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b084      	sub	sp, #16
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
 8009d0e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	781a      	ldrb	r2, [r3, #0]
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	3301      	adds	r3, #1
 8009d20:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	781a      	ldrb	r2, [r3, #0]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009d30:	68f8      	ldr	r0, [r7, #12]
 8009d32:	f7ff fa3d 	bl	80091b0 <SWAPBYTE>
 8009d36:	4603      	mov	r3, r0
 8009d38:	461a      	mov	r2, r3
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	3301      	adds	r3, #1
 8009d42:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	3301      	adds	r3, #1
 8009d48:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009d4a:	68f8      	ldr	r0, [r7, #12]
 8009d4c:	f7ff fa30 	bl	80091b0 <SWAPBYTE>
 8009d50:	4603      	mov	r3, r0
 8009d52:	461a      	mov	r2, r3
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	3301      	adds	r3, #1
 8009d62:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f7ff fa23 	bl	80091b0 <SWAPBYTE>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	80da      	strh	r2, [r3, #6]
}
 8009d72:	bf00      	nop
 8009d74:	3710      	adds	r7, #16
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b082      	sub	sp, #8
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
 8009d82:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009d84:	2180      	movs	r1, #128	@ 0x80
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f000 fd02 	bl	800a790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009d8c:	2100      	movs	r1, #0
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fcfe 	bl	800a790 <USBD_LL_StallEP>
}
 8009d94:	bf00      	nop
 8009d96:	3708      	adds	r7, #8
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b086      	sub	sp, #24
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009da8:	2300      	movs	r3, #0
 8009daa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d042      	beq.n	8009e38 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009db6:	6938      	ldr	r0, [r7, #16]
 8009db8:	f000 f842 	bl	8009e40 <USBD_GetLen>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	005b      	lsls	r3, r3, #1
 8009dc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dc6:	d808      	bhi.n	8009dda <USBD_GetString+0x3e>
 8009dc8:	6938      	ldr	r0, [r7, #16]
 8009dca:	f000 f839 	bl	8009e40 <USBD_GetLen>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	005b      	lsls	r3, r3, #1
 8009dd6:	b29a      	uxth	r2, r3
 8009dd8:	e001      	b.n	8009dde <USBD_GetString+0x42>
 8009dda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009de2:	7dfb      	ldrb	r3, [r7, #23]
 8009de4:	68ba      	ldr	r2, [r7, #8]
 8009de6:	4413      	add	r3, r2
 8009de8:	687a      	ldr	r2, [r7, #4]
 8009dea:	7812      	ldrb	r2, [r2, #0]
 8009dec:	701a      	strb	r2, [r3, #0]
  idx++;
 8009dee:	7dfb      	ldrb	r3, [r7, #23]
 8009df0:	3301      	adds	r3, #1
 8009df2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009df4:	7dfb      	ldrb	r3, [r7, #23]
 8009df6:	68ba      	ldr	r2, [r7, #8]
 8009df8:	4413      	add	r3, r2
 8009dfa:	2203      	movs	r2, #3
 8009dfc:	701a      	strb	r2, [r3, #0]
  idx++;
 8009dfe:	7dfb      	ldrb	r3, [r7, #23]
 8009e00:	3301      	adds	r3, #1
 8009e02:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009e04:	e013      	b.n	8009e2e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009e06:	7dfb      	ldrb	r3, [r7, #23]
 8009e08:	68ba      	ldr	r2, [r7, #8]
 8009e0a:	4413      	add	r3, r2
 8009e0c:	693a      	ldr	r2, [r7, #16]
 8009e0e:	7812      	ldrb	r2, [r2, #0]
 8009e10:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	3301      	adds	r3, #1
 8009e16:	613b      	str	r3, [r7, #16]
    idx++;
 8009e18:	7dfb      	ldrb	r3, [r7, #23]
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009e1e:	7dfb      	ldrb	r3, [r7, #23]
 8009e20:	68ba      	ldr	r2, [r7, #8]
 8009e22:	4413      	add	r3, r2
 8009e24:	2200      	movs	r2, #0
 8009e26:	701a      	strb	r2, [r3, #0]
    idx++;
 8009e28:	7dfb      	ldrb	r3, [r7, #23]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1e7      	bne.n	8009e06 <USBD_GetString+0x6a>
 8009e36:	e000      	b.n	8009e3a <USBD_GetString+0x9e>
    return;
 8009e38:	bf00      	nop
  }
}
 8009e3a:	3718      	adds	r7, #24
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b085      	sub	sp, #20
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009e50:	e005      	b.n	8009e5e <USBD_GetLen+0x1e>
  {
    len++;
 8009e52:	7bfb      	ldrb	r3, [r7, #15]
 8009e54:	3301      	adds	r3, #1
 8009e56:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	3301      	adds	r3, #1
 8009e5c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d1f5      	bne.n	8009e52 <USBD_GetLen+0x12>
  }

  return len;
 8009e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	3714      	adds	r7, #20
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e72:	4770      	bx	lr

08009e74 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b084      	sub	sp, #16
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	60f8      	str	r0, [r7, #12]
 8009e7c:	60b9      	str	r1, [r7, #8]
 8009e7e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2202      	movs	r2, #2
 8009e84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	687a      	ldr	r2, [r7, #4]
 8009e8c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	68ba      	ldr	r2, [r7, #8]
 8009e92:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	68ba      	ldr	r2, [r7, #8]
 8009e9e:	2100      	movs	r1, #0
 8009ea0:	68f8      	ldr	r0, [r7, #12]
 8009ea2:	f000 fcfe 	bl	800a8a2 <USBD_LL_Transmit>

  return USBD_OK;
 8009ea6:	2300      	movs	r3, #0
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	3710      	adds	r7, #16
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	68ba      	ldr	r2, [r7, #8]
 8009ec0:	2100      	movs	r1, #0
 8009ec2:	68f8      	ldr	r0, [r7, #12]
 8009ec4:	f000 fced 	bl	800a8a2 <USBD_LL_Transmit>

  return USBD_OK;
 8009ec8:	2300      	movs	r3, #0
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3710      	adds	r7, #16
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}

08009ed2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b084      	sub	sp, #16
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	60f8      	str	r0, [r7, #12]
 8009eda:	60b9      	str	r1, [r7, #8]
 8009edc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	2203      	movs	r2, #3
 8009ee2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	687a      	ldr	r2, [r7, #4]
 8009eea:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	68ba      	ldr	r2, [r7, #8]
 8009ef2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	68ba      	ldr	r2, [r7, #8]
 8009f02:	2100      	movs	r1, #0
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f000 fced 	bl	800a8e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3710      	adds	r7, #16
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	68ba      	ldr	r2, [r7, #8]
 8009f24:	2100      	movs	r1, #0
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f000 fcdc 	bl	800a8e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f2c:	2300      	movs	r3, #0
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3710      	adds	r7, #16
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}

08009f36 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009f36:	b580      	push	{r7, lr}
 8009f38:	b082      	sub	sp, #8
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2204      	movs	r2, #4
 8009f42:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009f46:	2300      	movs	r3, #0
 8009f48:	2200      	movs	r2, #0
 8009f4a:	2100      	movs	r1, #0
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 fca8 	bl	800a8a2 <USBD_LL_Transmit>

  return USBD_OK;
 8009f52:	2300      	movs	r3, #0
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3708      	adds	r7, #8
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2205      	movs	r2, #5
 8009f68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	2200      	movs	r2, #0
 8009f70:	2100      	movs	r1, #0
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 fcb6 	bl	800a8e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f78:	2300      	movs	r3, #0
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3708      	adds	r7, #8
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}
	...

08009f84 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009f88:	2200      	movs	r2, #0
 8009f8a:	4912      	ldr	r1, [pc, #72]	@ (8009fd4 <MX_USB_DEVICE_Init+0x50>)
 8009f8c:	4812      	ldr	r0, [pc, #72]	@ (8009fd8 <MX_USB_DEVICE_Init+0x54>)
 8009f8e:	f7fe fcd9 	bl	8008944 <USBD_Init>
 8009f92:	4603      	mov	r3, r0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d001      	beq.n	8009f9c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009f98:	f7f7 fbbe 	bl	8001718 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009f9c:	490f      	ldr	r1, [pc, #60]	@ (8009fdc <MX_USB_DEVICE_Init+0x58>)
 8009f9e:	480e      	ldr	r0, [pc, #56]	@ (8009fd8 <MX_USB_DEVICE_Init+0x54>)
 8009fa0:	f7fe fd00 	bl	80089a4 <USBD_RegisterClass>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d001      	beq.n	8009fae <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009faa:	f7f7 fbb5 	bl	8001718 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009fae:	490c      	ldr	r1, [pc, #48]	@ (8009fe0 <MX_USB_DEVICE_Init+0x5c>)
 8009fb0:	4809      	ldr	r0, [pc, #36]	@ (8009fd8 <MX_USB_DEVICE_Init+0x54>)
 8009fb2:	f7fe fbf7 	bl	80087a4 <USBD_CDC_RegisterInterface>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d001      	beq.n	8009fc0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009fbc:	f7f7 fbac 	bl	8001718 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009fc0:	4805      	ldr	r0, [pc, #20]	@ (8009fd8 <MX_USB_DEVICE_Init+0x54>)
 8009fc2:	f7fe fd25 	bl	8008a10 <USBD_Start>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d001      	beq.n	8009fd0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009fcc:	f7f7 fba4 	bl	8001718 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009fd0:	bf00      	nop
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	200000c4 	.word	0x200000c4
 8009fd8:	20000618 	.word	0x20000618
 8009fdc:	20000030 	.word	0x20000030
 8009fe0:	200000b0 	.word	0x200000b0

08009fe4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009fe8:	2200      	movs	r2, #0
 8009fea:	4905      	ldr	r1, [pc, #20]	@ (800a000 <CDC_Init_FS+0x1c>)
 8009fec:	4805      	ldr	r0, [pc, #20]	@ (800a004 <CDC_Init_FS+0x20>)
 8009fee:	f7fe fbf3 	bl	80087d8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009ff2:	4905      	ldr	r1, [pc, #20]	@ (800a008 <CDC_Init_FS+0x24>)
 8009ff4:	4803      	ldr	r0, [pc, #12]	@ (800a004 <CDC_Init_FS+0x20>)
 8009ff6:	f7fe fc11 	bl	800881c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009ffa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	bd80      	pop	{r7, pc}
 800a000:	200010f4 	.word	0x200010f4
 800a004:	20000618 	.word	0x20000618
 800a008:	200008f4 	.word	0x200008f4

0800a00c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a00c:	b480      	push	{r7}
 800a00e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a010:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a012:	4618      	mov	r0, r3
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b083      	sub	sp, #12
 800a020:	af00      	add	r7, sp, #0
 800a022:	4603      	mov	r3, r0
 800a024:	6039      	str	r1, [r7, #0]
 800a026:	71fb      	strb	r3, [r7, #7]
 800a028:	4613      	mov	r3, r2
 800a02a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a02c:	79fb      	ldrb	r3, [r7, #7]
 800a02e:	2b23      	cmp	r3, #35	@ 0x23
 800a030:	d84a      	bhi.n	800a0c8 <CDC_Control_FS+0xac>
 800a032:	a201      	add	r2, pc, #4	@ (adr r2, 800a038 <CDC_Control_FS+0x1c>)
 800a034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a038:	0800a0c9 	.word	0x0800a0c9
 800a03c:	0800a0c9 	.word	0x0800a0c9
 800a040:	0800a0c9 	.word	0x0800a0c9
 800a044:	0800a0c9 	.word	0x0800a0c9
 800a048:	0800a0c9 	.word	0x0800a0c9
 800a04c:	0800a0c9 	.word	0x0800a0c9
 800a050:	0800a0c9 	.word	0x0800a0c9
 800a054:	0800a0c9 	.word	0x0800a0c9
 800a058:	0800a0c9 	.word	0x0800a0c9
 800a05c:	0800a0c9 	.word	0x0800a0c9
 800a060:	0800a0c9 	.word	0x0800a0c9
 800a064:	0800a0c9 	.word	0x0800a0c9
 800a068:	0800a0c9 	.word	0x0800a0c9
 800a06c:	0800a0c9 	.word	0x0800a0c9
 800a070:	0800a0c9 	.word	0x0800a0c9
 800a074:	0800a0c9 	.word	0x0800a0c9
 800a078:	0800a0c9 	.word	0x0800a0c9
 800a07c:	0800a0c9 	.word	0x0800a0c9
 800a080:	0800a0c9 	.word	0x0800a0c9
 800a084:	0800a0c9 	.word	0x0800a0c9
 800a088:	0800a0c9 	.word	0x0800a0c9
 800a08c:	0800a0c9 	.word	0x0800a0c9
 800a090:	0800a0c9 	.word	0x0800a0c9
 800a094:	0800a0c9 	.word	0x0800a0c9
 800a098:	0800a0c9 	.word	0x0800a0c9
 800a09c:	0800a0c9 	.word	0x0800a0c9
 800a0a0:	0800a0c9 	.word	0x0800a0c9
 800a0a4:	0800a0c9 	.word	0x0800a0c9
 800a0a8:	0800a0c9 	.word	0x0800a0c9
 800a0ac:	0800a0c9 	.word	0x0800a0c9
 800a0b0:	0800a0c9 	.word	0x0800a0c9
 800a0b4:	0800a0c9 	.word	0x0800a0c9
 800a0b8:	0800a0c9 	.word	0x0800a0c9
 800a0bc:	0800a0c9 	.word	0x0800a0c9
 800a0c0:	0800a0c9 	.word	0x0800a0c9
 800a0c4:	0800a0c9 	.word	0x0800a0c9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a0c8:	bf00      	nop
  }

  return (USBD_OK);
 800a0ca:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr

0800a0d8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b082      	sub	sp, #8
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a0e2:	6879      	ldr	r1, [r7, #4]
 800a0e4:	480b      	ldr	r0, [pc, #44]	@ (800a114 <CDC_Receive_FS+0x3c>)
 800a0e6:	f7fe fb99 	bl	800881c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a0ea:	480a      	ldr	r0, [pc, #40]	@ (800a114 <CDC_Receive_FS+0x3c>)
 800a0ec:	f7fe fbf4 	bl	80088d8 <USBD_CDC_ReceivePacket>
  USB_CDC_RxHandler(UserRxBufferFS, *Len);
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	4808      	ldr	r0, [pc, #32]	@ (800a118 <CDC_Receive_FS+0x40>)
 800a0f8:	f7f6 ff02 	bl	8000f00 <USB_CDC_RxHandler>
  memset(UserRxBufferFS, '\0', *Len);
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	461a      	mov	r2, r3
 800a102:	2100      	movs	r1, #0
 800a104:	4804      	ldr	r0, [pc, #16]	@ (800a118 <CDC_Receive_FS+0x40>)
 800a106:	f001 fab3 	bl	800b670 <memset>
  return (USBD_OK);
 800a10a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3708      	adds	r7, #8
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}
 800a114:	20000618 	.word	0x20000618
 800a118:	200008f4 	.word	0x200008f4

0800a11c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b084      	sub	sp, #16
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	460b      	mov	r3, r1
 800a126:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a128:	2300      	movs	r3, #0
 800a12a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a12c:	4b0d      	ldr	r3, [pc, #52]	@ (800a164 <CDC_Transmit_FS+0x48>)
 800a12e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a132:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d001      	beq.n	800a142 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a13e:	2301      	movs	r3, #1
 800a140:	e00b      	b.n	800a15a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a142:	887b      	ldrh	r3, [r7, #2]
 800a144:	461a      	mov	r2, r3
 800a146:	6879      	ldr	r1, [r7, #4]
 800a148:	4806      	ldr	r0, [pc, #24]	@ (800a164 <CDC_Transmit_FS+0x48>)
 800a14a:	f7fe fb45 	bl	80087d8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a14e:	4805      	ldr	r0, [pc, #20]	@ (800a164 <CDC_Transmit_FS+0x48>)
 800a150:	f7fe fb82 	bl	8008858 <USBD_CDC_TransmitPacket>
 800a154:	4603      	mov	r3, r0
 800a156:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a158:	7bfb      	ldrb	r3, [r7, #15]
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3710      	adds	r7, #16
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}
 800a162:	bf00      	nop
 800a164:	20000618 	.word	0x20000618

0800a168 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a168:	b480      	push	{r7}
 800a16a:	b087      	sub	sp, #28
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	60f8      	str	r0, [r7, #12]
 800a170:	60b9      	str	r1, [r7, #8]
 800a172:	4613      	mov	r3, r2
 800a174:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a176:	2300      	movs	r3, #0
 800a178:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a17a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	371c      	adds	r7, #28
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr
	...

0800a18c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b083      	sub	sp, #12
 800a190:	af00      	add	r7, sp, #0
 800a192:	4603      	mov	r3, r0
 800a194:	6039      	str	r1, [r7, #0]
 800a196:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	2212      	movs	r2, #18
 800a19c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a19e:	4b03      	ldr	r3, [pc, #12]	@ (800a1ac <USBD_FS_DeviceDescriptor+0x20>)
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	370c      	adds	r7, #12
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr
 800a1ac:	200000e0 	.word	0x200000e0

0800a1b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b083      	sub	sp, #12
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	6039      	str	r1, [r7, #0]
 800a1ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	2204      	movs	r2, #4
 800a1c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a1c2:	4b03      	ldr	r3, [pc, #12]	@ (800a1d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	370c      	adds	r7, #12
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr
 800a1d0:	200000f4 	.word	0x200000f4

0800a1d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b082      	sub	sp, #8
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	4603      	mov	r3, r0
 800a1dc:	6039      	str	r1, [r7, #0]
 800a1de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a1e0:	79fb      	ldrb	r3, [r7, #7]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d105      	bne.n	800a1f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a1e6:	683a      	ldr	r2, [r7, #0]
 800a1e8:	4907      	ldr	r1, [pc, #28]	@ (800a208 <USBD_FS_ProductStrDescriptor+0x34>)
 800a1ea:	4808      	ldr	r0, [pc, #32]	@ (800a20c <USBD_FS_ProductStrDescriptor+0x38>)
 800a1ec:	f7ff fdd6 	bl	8009d9c <USBD_GetString>
 800a1f0:	e004      	b.n	800a1fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a1f2:	683a      	ldr	r2, [r7, #0]
 800a1f4:	4904      	ldr	r1, [pc, #16]	@ (800a208 <USBD_FS_ProductStrDescriptor+0x34>)
 800a1f6:	4805      	ldr	r0, [pc, #20]	@ (800a20c <USBD_FS_ProductStrDescriptor+0x38>)
 800a1f8:	f7ff fdd0 	bl	8009d9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a1fc:	4b02      	ldr	r3, [pc, #8]	@ (800a208 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3708      	adds	r7, #8
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop
 800a208:	200018f4 	.word	0x200018f4
 800a20c:	0800d3e0 	.word	0x0800d3e0

0800a210 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b082      	sub	sp, #8
 800a214:	af00      	add	r7, sp, #0
 800a216:	4603      	mov	r3, r0
 800a218:	6039      	str	r1, [r7, #0]
 800a21a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a21c:	683a      	ldr	r2, [r7, #0]
 800a21e:	4904      	ldr	r1, [pc, #16]	@ (800a230 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a220:	4804      	ldr	r0, [pc, #16]	@ (800a234 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a222:	f7ff fdbb 	bl	8009d9c <USBD_GetString>
  return USBD_StrDesc;
 800a226:	4b02      	ldr	r3, [pc, #8]	@ (800a230 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3708      	adds	r7, #8
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	200018f4 	.word	0x200018f4
 800a234:	0800d3f8 	.word	0x0800d3f8

0800a238 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	4603      	mov	r3, r0
 800a240:	6039      	str	r1, [r7, #0]
 800a242:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	221a      	movs	r2, #26
 800a248:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a24a:	f000 f843 	bl	800a2d4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a24e:	4b02      	ldr	r3, [pc, #8]	@ (800a258 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a250:	4618      	mov	r0, r3
 800a252:	3708      	adds	r7, #8
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}
 800a258:	200000f8 	.word	0x200000f8

0800a25c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	4603      	mov	r3, r0
 800a264:	6039      	str	r1, [r7, #0]
 800a266:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a268:	79fb      	ldrb	r3, [r7, #7]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d105      	bne.n	800a27a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a26e:	683a      	ldr	r2, [r7, #0]
 800a270:	4907      	ldr	r1, [pc, #28]	@ (800a290 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a272:	4808      	ldr	r0, [pc, #32]	@ (800a294 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a274:	f7ff fd92 	bl	8009d9c <USBD_GetString>
 800a278:	e004      	b.n	800a284 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a27a:	683a      	ldr	r2, [r7, #0]
 800a27c:	4904      	ldr	r1, [pc, #16]	@ (800a290 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a27e:	4805      	ldr	r0, [pc, #20]	@ (800a294 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a280:	f7ff fd8c 	bl	8009d9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a284:	4b02      	ldr	r3, [pc, #8]	@ (800a290 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a286:	4618      	mov	r0, r3
 800a288:	3708      	adds	r7, #8
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	200018f4 	.word	0x200018f4
 800a294:	0800d40c 	.word	0x0800d40c

0800a298 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	4603      	mov	r3, r0
 800a2a0:	6039      	str	r1, [r7, #0]
 800a2a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a2a4:	79fb      	ldrb	r3, [r7, #7]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d105      	bne.n	800a2b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a2aa:	683a      	ldr	r2, [r7, #0]
 800a2ac:	4907      	ldr	r1, [pc, #28]	@ (800a2cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a2ae:	4808      	ldr	r0, [pc, #32]	@ (800a2d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a2b0:	f7ff fd74 	bl	8009d9c <USBD_GetString>
 800a2b4:	e004      	b.n	800a2c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a2b6:	683a      	ldr	r2, [r7, #0]
 800a2b8:	4904      	ldr	r1, [pc, #16]	@ (800a2cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a2ba:	4805      	ldr	r0, [pc, #20]	@ (800a2d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a2bc:	f7ff fd6e 	bl	8009d9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a2c0:	4b02      	ldr	r3, [pc, #8]	@ (800a2cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3708      	adds	r7, #8
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	200018f4 	.word	0x200018f4
 800a2d0:	0800d418 	.word	0x0800d418

0800a2d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a2da:	4b0f      	ldr	r3, [pc, #60]	@ (800a318 <Get_SerialNum+0x44>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a2e0:	4b0e      	ldr	r3, [pc, #56]	@ (800a31c <Get_SerialNum+0x48>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a2e6:	4b0e      	ldr	r3, [pc, #56]	@ (800a320 <Get_SerialNum+0x4c>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a2ec:	68fa      	ldr	r2, [r7, #12]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4413      	add	r3, r2
 800a2f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d009      	beq.n	800a30e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a2fa:	2208      	movs	r2, #8
 800a2fc:	4909      	ldr	r1, [pc, #36]	@ (800a324 <Get_SerialNum+0x50>)
 800a2fe:	68f8      	ldr	r0, [r7, #12]
 800a300:	f000 f814 	bl	800a32c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a304:	2204      	movs	r2, #4
 800a306:	4908      	ldr	r1, [pc, #32]	@ (800a328 <Get_SerialNum+0x54>)
 800a308:	68b8      	ldr	r0, [r7, #8]
 800a30a:	f000 f80f 	bl	800a32c <IntToUnicode>
  }
}
 800a30e:	bf00      	nop
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	1fff7a10 	.word	0x1fff7a10
 800a31c:	1fff7a14 	.word	0x1fff7a14
 800a320:	1fff7a18 	.word	0x1fff7a18
 800a324:	200000fa 	.word	0x200000fa
 800a328:	2000010a 	.word	0x2000010a

0800a32c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b087      	sub	sp, #28
 800a330:	af00      	add	r7, sp, #0
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	4613      	mov	r3, r2
 800a338:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a33a:	2300      	movs	r3, #0
 800a33c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a33e:	2300      	movs	r3, #0
 800a340:	75fb      	strb	r3, [r7, #23]
 800a342:	e027      	b.n	800a394 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	0f1b      	lsrs	r3, r3, #28
 800a348:	2b09      	cmp	r3, #9
 800a34a:	d80b      	bhi.n	800a364 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	0f1b      	lsrs	r3, r3, #28
 800a350:	b2da      	uxtb	r2, r3
 800a352:	7dfb      	ldrb	r3, [r7, #23]
 800a354:	005b      	lsls	r3, r3, #1
 800a356:	4619      	mov	r1, r3
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	440b      	add	r3, r1
 800a35c:	3230      	adds	r2, #48	@ 0x30
 800a35e:	b2d2      	uxtb	r2, r2
 800a360:	701a      	strb	r2, [r3, #0]
 800a362:	e00a      	b.n	800a37a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	0f1b      	lsrs	r3, r3, #28
 800a368:	b2da      	uxtb	r2, r3
 800a36a:	7dfb      	ldrb	r3, [r7, #23]
 800a36c:	005b      	lsls	r3, r3, #1
 800a36e:	4619      	mov	r1, r3
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	440b      	add	r3, r1
 800a374:	3237      	adds	r2, #55	@ 0x37
 800a376:	b2d2      	uxtb	r2, r2
 800a378:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	011b      	lsls	r3, r3, #4
 800a37e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a380:	7dfb      	ldrb	r3, [r7, #23]
 800a382:	005b      	lsls	r3, r3, #1
 800a384:	3301      	adds	r3, #1
 800a386:	68ba      	ldr	r2, [r7, #8]
 800a388:	4413      	add	r3, r2
 800a38a:	2200      	movs	r2, #0
 800a38c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a38e:	7dfb      	ldrb	r3, [r7, #23]
 800a390:	3301      	adds	r3, #1
 800a392:	75fb      	strb	r3, [r7, #23]
 800a394:	7dfa      	ldrb	r2, [r7, #23]
 800a396:	79fb      	ldrb	r3, [r7, #7]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d3d3      	bcc.n	800a344 <IntToUnicode+0x18>
  }
}
 800a39c:	bf00      	nop
 800a39e:	bf00      	nop
 800a3a0:	371c      	adds	r7, #28
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr
	...

0800a3ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b08a      	sub	sp, #40	@ 0x28
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3b4:	f107 0314 	add.w	r3, r7, #20
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	601a      	str	r2, [r3, #0]
 800a3bc:	605a      	str	r2, [r3, #4]
 800a3be:	609a      	str	r2, [r3, #8]
 800a3c0:	60da      	str	r2, [r3, #12]
 800a3c2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a3cc:	d13a      	bne.n	800a444 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	613b      	str	r3, [r7, #16]
 800a3d2:	4b1e      	ldr	r3, [pc, #120]	@ (800a44c <HAL_PCD_MspInit+0xa0>)
 800a3d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3d6:	4a1d      	ldr	r2, [pc, #116]	@ (800a44c <HAL_PCD_MspInit+0xa0>)
 800a3d8:	f043 0301 	orr.w	r3, r3, #1
 800a3dc:	6313      	str	r3, [r2, #48]	@ 0x30
 800a3de:	4b1b      	ldr	r3, [pc, #108]	@ (800a44c <HAL_PCD_MspInit+0xa0>)
 800a3e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3e2:	f003 0301 	and.w	r3, r3, #1
 800a3e6:	613b      	str	r3, [r7, #16]
 800a3e8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a3ea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a3ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a3f0:	2302      	movs	r3, #2
 800a3f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3f8:	2303      	movs	r3, #3
 800a3fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a3fc:	230a      	movs	r3, #10
 800a3fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a400:	f107 0314 	add.w	r3, r7, #20
 800a404:	4619      	mov	r1, r3
 800a406:	4812      	ldr	r0, [pc, #72]	@ (800a450 <HAL_PCD_MspInit+0xa4>)
 800a408:	f7f8 f81e 	bl	8002448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a40c:	4b0f      	ldr	r3, [pc, #60]	@ (800a44c <HAL_PCD_MspInit+0xa0>)
 800a40e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a410:	4a0e      	ldr	r2, [pc, #56]	@ (800a44c <HAL_PCD_MspInit+0xa0>)
 800a412:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a416:	6353      	str	r3, [r2, #52]	@ 0x34
 800a418:	2300      	movs	r3, #0
 800a41a:	60fb      	str	r3, [r7, #12]
 800a41c:	4b0b      	ldr	r3, [pc, #44]	@ (800a44c <HAL_PCD_MspInit+0xa0>)
 800a41e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a420:	4a0a      	ldr	r2, [pc, #40]	@ (800a44c <HAL_PCD_MspInit+0xa0>)
 800a422:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a426:	6453      	str	r3, [r2, #68]	@ 0x44
 800a428:	4b08      	ldr	r3, [pc, #32]	@ (800a44c <HAL_PCD_MspInit+0xa0>)
 800a42a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a42c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a430:	60fb      	str	r3, [r7, #12]
 800a432:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a434:	2200      	movs	r2, #0
 800a436:	2100      	movs	r1, #0
 800a438:	2043      	movs	r0, #67	@ 0x43
 800a43a:	f7f7 ffce 	bl	80023da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a43e:	2043      	movs	r0, #67	@ 0x43
 800a440:	f7f7 ffe7 	bl	8002412 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a444:	bf00      	nop
 800a446:	3728      	adds	r7, #40	@ 0x28
 800a448:	46bd      	mov	sp, r7
 800a44a:	bd80      	pop	{r7, pc}
 800a44c:	40023800 	.word	0x40023800
 800a450:	40020000 	.word	0x40020000

0800a454 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b082      	sub	sp, #8
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a468:	4619      	mov	r1, r3
 800a46a:	4610      	mov	r0, r2
 800a46c:	f7fe fb1d 	bl	8008aaa <USBD_LL_SetupStage>
}
 800a470:	bf00      	nop
 800a472:	3708      	adds	r7, #8
 800a474:	46bd      	mov	sp, r7
 800a476:	bd80      	pop	{r7, pc}

0800a478 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b082      	sub	sp, #8
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	460b      	mov	r3, r1
 800a482:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a48a:	78fa      	ldrb	r2, [r7, #3]
 800a48c:	6879      	ldr	r1, [r7, #4]
 800a48e:	4613      	mov	r3, r2
 800a490:	00db      	lsls	r3, r3, #3
 800a492:	4413      	add	r3, r2
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	440b      	add	r3, r1
 800a498:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a49c:	681a      	ldr	r2, [r3, #0]
 800a49e:	78fb      	ldrb	r3, [r7, #3]
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	f7fe fb57 	bl	8008b54 <USBD_LL_DataOutStage>
}
 800a4a6:	bf00      	nop
 800a4a8:	3708      	adds	r7, #8
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}

0800a4ae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b082      	sub	sp, #8
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a4c0:	78fa      	ldrb	r2, [r7, #3]
 800a4c2:	6879      	ldr	r1, [r7, #4]
 800a4c4:	4613      	mov	r3, r2
 800a4c6:	00db      	lsls	r3, r3, #3
 800a4c8:	4413      	add	r3, r2
 800a4ca:	009b      	lsls	r3, r3, #2
 800a4cc:	440b      	add	r3, r1
 800a4ce:	3320      	adds	r3, #32
 800a4d0:	681a      	ldr	r2, [r3, #0]
 800a4d2:	78fb      	ldrb	r3, [r7, #3]
 800a4d4:	4619      	mov	r1, r3
 800a4d6:	f7fe fbf9 	bl	8008ccc <USBD_LL_DataInStage>
}
 800a4da:	bf00      	nop
 800a4dc:	3708      	adds	r7, #8
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}

0800a4e2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4e2:	b580      	push	{r7, lr}
 800a4e4:	b082      	sub	sp, #8
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f7fe fd3d 	bl	8008f70 <USBD_LL_SOF>
}
 800a4f6:	bf00      	nop
 800a4f8:	3708      	adds	r7, #8
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}

0800a4fe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4fe:	b580      	push	{r7, lr}
 800a500:	b084      	sub	sp, #16
 800a502:	af00      	add	r7, sp, #0
 800a504:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a506:	2301      	movs	r3, #1
 800a508:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	79db      	ldrb	r3, [r3, #7]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d102      	bne.n	800a518 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a512:	2300      	movs	r3, #0
 800a514:	73fb      	strb	r3, [r7, #15]
 800a516:	e008      	b.n	800a52a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	79db      	ldrb	r3, [r3, #7]
 800a51c:	2b02      	cmp	r3, #2
 800a51e:	d102      	bne.n	800a526 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a520:	2301      	movs	r3, #1
 800a522:	73fb      	strb	r3, [r7, #15]
 800a524:	e001      	b.n	800a52a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a526:	f7f7 f8f7 	bl	8001718 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a530:	7bfa      	ldrb	r2, [r7, #15]
 800a532:	4611      	mov	r1, r2
 800a534:	4618      	mov	r0, r3
 800a536:	f7fe fcd7 	bl	8008ee8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a540:	4618      	mov	r0, r3
 800a542:	f7fe fc7e 	bl	8008e42 <USBD_LL_Reset>
}
 800a546:	bf00      	nop
 800a548:	3710      	adds	r7, #16
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
	...

0800a550 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b082      	sub	sp, #8
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a55e:	4618      	mov	r0, r3
 800a560:	f7fe fcd2 	bl	8008f08 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	6812      	ldr	r2, [r2, #0]
 800a572:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a576:	f043 0301 	orr.w	r3, r3, #1
 800a57a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	7adb      	ldrb	r3, [r3, #11]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d005      	beq.n	800a590 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a584:	4b04      	ldr	r3, [pc, #16]	@ (800a598 <HAL_PCD_SuspendCallback+0x48>)
 800a586:	691b      	ldr	r3, [r3, #16]
 800a588:	4a03      	ldr	r2, [pc, #12]	@ (800a598 <HAL_PCD_SuspendCallback+0x48>)
 800a58a:	f043 0306 	orr.w	r3, r3, #6
 800a58e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a590:	bf00      	nop
 800a592:	3708      	adds	r7, #8
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	e000ed00 	.word	0xe000ed00

0800a59c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	f7fe fcc8 	bl	8008f40 <USBD_LL_Resume>
}
 800a5b0:	bf00      	nop
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b082      	sub	sp, #8
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5ca:	78fa      	ldrb	r2, [r7, #3]
 800a5cc:	4611      	mov	r1, r2
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f7fe fd20 	bl	8009014 <USBD_LL_IsoOUTIncomplete>
}
 800a5d4:	bf00      	nop
 800a5d6:	3708      	adds	r7, #8
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	460b      	mov	r3, r1
 800a5e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5ee:	78fa      	ldrb	r2, [r7, #3]
 800a5f0:	4611      	mov	r1, r2
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f7fe fcdc 	bl	8008fb0 <USBD_LL_IsoINIncomplete>
}
 800a5f8:	bf00      	nop
 800a5fa:	3708      	adds	r7, #8
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}

0800a600 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a60e:	4618      	mov	r0, r3
 800a610:	f7fe fd32 	bl	8009078 <USBD_LL_DevConnected>
}
 800a614:	bf00      	nop
 800a616:	3708      	adds	r7, #8
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}

0800a61c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b082      	sub	sp, #8
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a62a:	4618      	mov	r0, r3
 800a62c:	f7fe fd2f 	bl	800908e <USBD_LL_DevDisconnected>
}
 800a630:	bf00      	nop
 800a632:	3708      	adds	r7, #8
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}

0800a638 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b082      	sub	sp, #8
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d13c      	bne.n	800a6c2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a648:	4a20      	ldr	r2, [pc, #128]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	4a1e      	ldr	r2, [pc, #120]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a654:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a658:	4b1c      	ldr	r3, [pc, #112]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a65a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a65e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a660:	4b1a      	ldr	r3, [pc, #104]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a662:	2204      	movs	r2, #4
 800a664:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a666:	4b19      	ldr	r3, [pc, #100]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a668:	2202      	movs	r2, #2
 800a66a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a66c:	4b17      	ldr	r3, [pc, #92]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a66e:	2200      	movs	r2, #0
 800a670:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a672:	4b16      	ldr	r3, [pc, #88]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a674:	2202      	movs	r2, #2
 800a676:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a678:	4b14      	ldr	r3, [pc, #80]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a67a:	2200      	movs	r2, #0
 800a67c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a67e:	4b13      	ldr	r3, [pc, #76]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a680:	2200      	movs	r2, #0
 800a682:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a684:	4b11      	ldr	r3, [pc, #68]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a686:	2200      	movs	r2, #0
 800a688:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a68a:	4b10      	ldr	r3, [pc, #64]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a68c:	2200      	movs	r2, #0
 800a68e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a690:	4b0e      	ldr	r3, [pc, #56]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a692:	2200      	movs	r2, #0
 800a694:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a696:	480d      	ldr	r0, [pc, #52]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a698:	f7f9 f8b0 	bl	80037fc <HAL_PCD_Init>
 800a69c:	4603      	mov	r3, r0
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d001      	beq.n	800a6a6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a6a2:	f7f7 f839 	bl	8001718 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a6a6:	2180      	movs	r1, #128	@ 0x80
 800a6a8:	4808      	ldr	r0, [pc, #32]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a6aa:	f7fa fadc 	bl	8004c66 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a6ae:	2240      	movs	r2, #64	@ 0x40
 800a6b0:	2100      	movs	r1, #0
 800a6b2:	4806      	ldr	r0, [pc, #24]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a6b4:	f7fa fa90 	bl	8004bd8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a6b8:	2280      	movs	r2, #128	@ 0x80
 800a6ba:	2101      	movs	r1, #1
 800a6bc:	4803      	ldr	r0, [pc, #12]	@ (800a6cc <USBD_LL_Init+0x94>)
 800a6be:	f7fa fa8b 	bl	8004bd8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a6c2:	2300      	movs	r3, #0
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	3708      	adds	r7, #8
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}
 800a6cc:	20001af4 	.word	0x20001af4

0800a6d0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7f9 f997 	bl	8003a1a <HAL_PCD_Start>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6f0:	7bfb      	ldrb	r3, [r7, #15]
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f000 f942 	bl	800a97c <USBD_Get_USB_Status>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3710      	adds	r7, #16
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}

0800a706 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a706:	b580      	push	{r7, lr}
 800a708:	b084      	sub	sp, #16
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	6078      	str	r0, [r7, #4]
 800a70e:	4608      	mov	r0, r1
 800a710:	4611      	mov	r1, r2
 800a712:	461a      	mov	r2, r3
 800a714:	4603      	mov	r3, r0
 800a716:	70fb      	strb	r3, [r7, #3]
 800a718:	460b      	mov	r3, r1
 800a71a:	70bb      	strb	r3, [r7, #2]
 800a71c:	4613      	mov	r3, r2
 800a71e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a720:	2300      	movs	r3, #0
 800a722:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a724:	2300      	movs	r3, #0
 800a726:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a72e:	78bb      	ldrb	r3, [r7, #2]
 800a730:	883a      	ldrh	r2, [r7, #0]
 800a732:	78f9      	ldrb	r1, [r7, #3]
 800a734:	f7f9 fe6b 	bl	800440e <HAL_PCD_EP_Open>
 800a738:	4603      	mov	r3, r0
 800a73a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a73c:	7bfb      	ldrb	r3, [r7, #15]
 800a73e:	4618      	mov	r0, r3
 800a740:	f000 f91c 	bl	800a97c <USBD_Get_USB_Status>
 800a744:	4603      	mov	r3, r0
 800a746:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a748:	7bbb      	ldrb	r3, [r7, #14]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3710      	adds	r7, #16
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b084      	sub	sp, #16
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
 800a75a:	460b      	mov	r3, r1
 800a75c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a75e:	2300      	movs	r3, #0
 800a760:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a76c:	78fa      	ldrb	r2, [r7, #3]
 800a76e:	4611      	mov	r1, r2
 800a770:	4618      	mov	r0, r3
 800a772:	f7f9 feb6 	bl	80044e2 <HAL_PCD_EP_Close>
 800a776:	4603      	mov	r3, r0
 800a778:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a77a:	7bfb      	ldrb	r3, [r7, #15]
 800a77c:	4618      	mov	r0, r3
 800a77e:	f000 f8fd 	bl	800a97c <USBD_Get_USB_Status>
 800a782:	4603      	mov	r3, r0
 800a784:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a786:	7bbb      	ldrb	r3, [r7, #14]
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3710      	adds	r7, #16
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}

0800a790 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b084      	sub	sp, #16
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
 800a798:	460b      	mov	r3, r1
 800a79a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a79c:	2300      	movs	r3, #0
 800a79e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7aa:	78fa      	ldrb	r2, [r7, #3]
 800a7ac:	4611      	mov	r1, r2
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7f9 ff6e 	bl	8004690 <HAL_PCD_EP_SetStall>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7b8:	7bfb      	ldrb	r3, [r7, #15]
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f000 f8de 	bl	800a97c <USBD_Get_USB_Status>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	3710      	adds	r7, #16
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}

0800a7ce <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b084      	sub	sp, #16
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	6078      	str	r0, [r7, #4]
 800a7d6:	460b      	mov	r3, r1
 800a7d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7e8:	78fa      	ldrb	r2, [r7, #3]
 800a7ea:	4611      	mov	r1, r2
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f7f9 ffb2 	bl	8004756 <HAL_PCD_EP_ClrStall>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7f6:	7bfb      	ldrb	r3, [r7, #15]
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f000 f8bf 	bl	800a97c <USBD_Get_USB_Status>
 800a7fe:	4603      	mov	r3, r0
 800a800:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a802:	7bbb      	ldrb	r3, [r7, #14]
}
 800a804:	4618      	mov	r0, r3
 800a806:	3710      	adds	r7, #16
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b085      	sub	sp, #20
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	460b      	mov	r3, r1
 800a816:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a81e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a820:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a824:	2b00      	cmp	r3, #0
 800a826:	da0b      	bge.n	800a840 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a828:	78fb      	ldrb	r3, [r7, #3]
 800a82a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a82e:	68f9      	ldr	r1, [r7, #12]
 800a830:	4613      	mov	r3, r2
 800a832:	00db      	lsls	r3, r3, #3
 800a834:	4413      	add	r3, r2
 800a836:	009b      	lsls	r3, r3, #2
 800a838:	440b      	add	r3, r1
 800a83a:	3316      	adds	r3, #22
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	e00b      	b.n	800a858 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a840:	78fb      	ldrb	r3, [r7, #3]
 800a842:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a846:	68f9      	ldr	r1, [r7, #12]
 800a848:	4613      	mov	r3, r2
 800a84a:	00db      	lsls	r3, r3, #3
 800a84c:	4413      	add	r3, r2
 800a84e:	009b      	lsls	r3, r3, #2
 800a850:	440b      	add	r3, r1
 800a852:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a856:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a858:	4618      	mov	r0, r3
 800a85a:	3714      	adds	r7, #20
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr

0800a864 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b084      	sub	sp, #16
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	460b      	mov	r3, r1
 800a86e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a870:	2300      	movs	r3, #0
 800a872:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a874:	2300      	movs	r3, #0
 800a876:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a87e:	78fa      	ldrb	r2, [r7, #3]
 800a880:	4611      	mov	r1, r2
 800a882:	4618      	mov	r0, r3
 800a884:	f7f9 fd9f 	bl	80043c6 <HAL_PCD_SetAddress>
 800a888:	4603      	mov	r3, r0
 800a88a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a88c:	7bfb      	ldrb	r3, [r7, #15]
 800a88e:	4618      	mov	r0, r3
 800a890:	f000 f874 	bl	800a97c <USBD_Get_USB_Status>
 800a894:	4603      	mov	r3, r0
 800a896:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a898:	7bbb      	ldrb	r3, [r7, #14]
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}

0800a8a2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a8a2:	b580      	push	{r7, lr}
 800a8a4:	b086      	sub	sp, #24
 800a8a6:	af00      	add	r7, sp, #0
 800a8a8:	60f8      	str	r0, [r7, #12]
 800a8aa:	607a      	str	r2, [r7, #4]
 800a8ac:	603b      	str	r3, [r7, #0]
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a8c0:	7af9      	ldrb	r1, [r7, #11]
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	f7f9 fea9 	bl	800461c <HAL_PCD_EP_Transmit>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8ce:	7dfb      	ldrb	r3, [r7, #23]
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f000 f853 	bl	800a97c <USBD_Get_USB_Status>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a8da:	7dbb      	ldrb	r3, [r7, #22]
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3718      	adds	r7, #24
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b086      	sub	sp, #24
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	60f8      	str	r0, [r7, #12]
 800a8ec:	607a      	str	r2, [r7, #4]
 800a8ee:	603b      	str	r3, [r7, #0]
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a902:	7af9      	ldrb	r1, [r7, #11]
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	f7f9 fe35 	bl	8004576 <HAL_PCD_EP_Receive>
 800a90c:	4603      	mov	r3, r0
 800a90e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a910:	7dfb      	ldrb	r3, [r7, #23]
 800a912:	4618      	mov	r0, r3
 800a914:	f000 f832 	bl	800a97c <USBD_Get_USB_Status>
 800a918:	4603      	mov	r3, r0
 800a91a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a91c:	7dbb      	ldrb	r3, [r7, #22]
}
 800a91e:	4618      	mov	r0, r3
 800a920:	3718      	adds	r7, #24
 800a922:	46bd      	mov	sp, r7
 800a924:	bd80      	pop	{r7, pc}

0800a926 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a926:	b580      	push	{r7, lr}
 800a928:	b082      	sub	sp, #8
 800a92a:	af00      	add	r7, sp, #0
 800a92c:	6078      	str	r0, [r7, #4]
 800a92e:	460b      	mov	r3, r1
 800a930:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a938:	78fa      	ldrb	r2, [r7, #3]
 800a93a:	4611      	mov	r1, r2
 800a93c:	4618      	mov	r0, r3
 800a93e:	f7f9 fe55 	bl	80045ec <HAL_PCD_EP_GetRxCount>
 800a942:	4603      	mov	r3, r0
}
 800a944:	4618      	mov	r0, r3
 800a946:	3708      	adds	r7, #8
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}

0800a94c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b083      	sub	sp, #12
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a954:	4b03      	ldr	r3, [pc, #12]	@ (800a964 <USBD_static_malloc+0x18>)
}
 800a956:	4618      	mov	r0, r3
 800a958:	370c      	adds	r7, #12
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	20001fd8 	.word	0x20001fd8

0800a968 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]

}
 800a970:	bf00      	nop
 800a972:	370c      	adds	r7, #12
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr

0800a97c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b085      	sub	sp, #20
 800a980:	af00      	add	r7, sp, #0
 800a982:	4603      	mov	r3, r0
 800a984:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a986:	2300      	movs	r3, #0
 800a988:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a98a:	79fb      	ldrb	r3, [r7, #7]
 800a98c:	2b03      	cmp	r3, #3
 800a98e:	d817      	bhi.n	800a9c0 <USBD_Get_USB_Status+0x44>
 800a990:	a201      	add	r2, pc, #4	@ (adr r2, 800a998 <USBD_Get_USB_Status+0x1c>)
 800a992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a996:	bf00      	nop
 800a998:	0800a9a9 	.word	0x0800a9a9
 800a99c:	0800a9af 	.word	0x0800a9af
 800a9a0:	0800a9b5 	.word	0x0800a9b5
 800a9a4:	0800a9bb 	.word	0x0800a9bb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	73fb      	strb	r3, [r7, #15]
    break;
 800a9ac:	e00b      	b.n	800a9c6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a9ae:	2303      	movs	r3, #3
 800a9b0:	73fb      	strb	r3, [r7, #15]
    break;
 800a9b2:	e008      	b.n	800a9c6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	73fb      	strb	r3, [r7, #15]
    break;
 800a9b8:	e005      	b.n	800a9c6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a9ba:	2303      	movs	r3, #3
 800a9bc:	73fb      	strb	r3, [r7, #15]
    break;
 800a9be:	e002      	b.n	800a9c6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a9c0:	2303      	movs	r3, #3
 800a9c2:	73fb      	strb	r3, [r7, #15]
    break;
 800a9c4:	bf00      	nop
  }
  return usb_status;
 800a9c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3714      	adds	r7, #20
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d2:	4770      	bx	lr

0800a9d4 <__cvt>:
 800a9d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9d8:	ec57 6b10 	vmov	r6, r7, d0
 800a9dc:	2f00      	cmp	r7, #0
 800a9de:	460c      	mov	r4, r1
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	463b      	mov	r3, r7
 800a9e4:	bfbb      	ittet	lt
 800a9e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a9ea:	461f      	movlt	r7, r3
 800a9ec:	2300      	movge	r3, #0
 800a9ee:	232d      	movlt	r3, #45	@ 0x2d
 800a9f0:	700b      	strb	r3, [r1, #0]
 800a9f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a9f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a9f8:	4691      	mov	r9, r2
 800a9fa:	f023 0820 	bic.w	r8, r3, #32
 800a9fe:	bfbc      	itt	lt
 800aa00:	4632      	movlt	r2, r6
 800aa02:	4616      	movlt	r6, r2
 800aa04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa08:	d005      	beq.n	800aa16 <__cvt+0x42>
 800aa0a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aa0e:	d100      	bne.n	800aa12 <__cvt+0x3e>
 800aa10:	3401      	adds	r4, #1
 800aa12:	2102      	movs	r1, #2
 800aa14:	e000      	b.n	800aa18 <__cvt+0x44>
 800aa16:	2103      	movs	r1, #3
 800aa18:	ab03      	add	r3, sp, #12
 800aa1a:	9301      	str	r3, [sp, #4]
 800aa1c:	ab02      	add	r3, sp, #8
 800aa1e:	9300      	str	r3, [sp, #0]
 800aa20:	ec47 6b10 	vmov	d0, r6, r7
 800aa24:	4653      	mov	r3, sl
 800aa26:	4622      	mov	r2, r4
 800aa28:	f000 ff3a 	bl	800b8a0 <_dtoa_r>
 800aa2c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aa30:	4605      	mov	r5, r0
 800aa32:	d119      	bne.n	800aa68 <__cvt+0x94>
 800aa34:	f019 0f01 	tst.w	r9, #1
 800aa38:	d00e      	beq.n	800aa58 <__cvt+0x84>
 800aa3a:	eb00 0904 	add.w	r9, r0, r4
 800aa3e:	2200      	movs	r2, #0
 800aa40:	2300      	movs	r3, #0
 800aa42:	4630      	mov	r0, r6
 800aa44:	4639      	mov	r1, r7
 800aa46:	f7f6 f83f 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa4a:	b108      	cbz	r0, 800aa50 <__cvt+0x7c>
 800aa4c:	f8cd 900c 	str.w	r9, [sp, #12]
 800aa50:	2230      	movs	r2, #48	@ 0x30
 800aa52:	9b03      	ldr	r3, [sp, #12]
 800aa54:	454b      	cmp	r3, r9
 800aa56:	d31e      	bcc.n	800aa96 <__cvt+0xc2>
 800aa58:	9b03      	ldr	r3, [sp, #12]
 800aa5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa5c:	1b5b      	subs	r3, r3, r5
 800aa5e:	4628      	mov	r0, r5
 800aa60:	6013      	str	r3, [r2, #0]
 800aa62:	b004      	add	sp, #16
 800aa64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa6c:	eb00 0904 	add.w	r9, r0, r4
 800aa70:	d1e5      	bne.n	800aa3e <__cvt+0x6a>
 800aa72:	7803      	ldrb	r3, [r0, #0]
 800aa74:	2b30      	cmp	r3, #48	@ 0x30
 800aa76:	d10a      	bne.n	800aa8e <__cvt+0xba>
 800aa78:	2200      	movs	r2, #0
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	4630      	mov	r0, r6
 800aa7e:	4639      	mov	r1, r7
 800aa80:	f7f6 f822 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa84:	b918      	cbnz	r0, 800aa8e <__cvt+0xba>
 800aa86:	f1c4 0401 	rsb	r4, r4, #1
 800aa8a:	f8ca 4000 	str.w	r4, [sl]
 800aa8e:	f8da 3000 	ldr.w	r3, [sl]
 800aa92:	4499      	add	r9, r3
 800aa94:	e7d3      	b.n	800aa3e <__cvt+0x6a>
 800aa96:	1c59      	adds	r1, r3, #1
 800aa98:	9103      	str	r1, [sp, #12]
 800aa9a:	701a      	strb	r2, [r3, #0]
 800aa9c:	e7d9      	b.n	800aa52 <__cvt+0x7e>

0800aa9e <__exponent>:
 800aa9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaa0:	2900      	cmp	r1, #0
 800aaa2:	bfba      	itte	lt
 800aaa4:	4249      	neglt	r1, r1
 800aaa6:	232d      	movlt	r3, #45	@ 0x2d
 800aaa8:	232b      	movge	r3, #43	@ 0x2b
 800aaaa:	2909      	cmp	r1, #9
 800aaac:	7002      	strb	r2, [r0, #0]
 800aaae:	7043      	strb	r3, [r0, #1]
 800aab0:	dd29      	ble.n	800ab06 <__exponent+0x68>
 800aab2:	f10d 0307 	add.w	r3, sp, #7
 800aab6:	461d      	mov	r5, r3
 800aab8:	270a      	movs	r7, #10
 800aaba:	461a      	mov	r2, r3
 800aabc:	fbb1 f6f7 	udiv	r6, r1, r7
 800aac0:	fb07 1416 	mls	r4, r7, r6, r1
 800aac4:	3430      	adds	r4, #48	@ 0x30
 800aac6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aaca:	460c      	mov	r4, r1
 800aacc:	2c63      	cmp	r4, #99	@ 0x63
 800aace:	f103 33ff 	add.w	r3, r3, #4294967295
 800aad2:	4631      	mov	r1, r6
 800aad4:	dcf1      	bgt.n	800aaba <__exponent+0x1c>
 800aad6:	3130      	adds	r1, #48	@ 0x30
 800aad8:	1e94      	subs	r4, r2, #2
 800aada:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aade:	1c41      	adds	r1, r0, #1
 800aae0:	4623      	mov	r3, r4
 800aae2:	42ab      	cmp	r3, r5
 800aae4:	d30a      	bcc.n	800aafc <__exponent+0x5e>
 800aae6:	f10d 0309 	add.w	r3, sp, #9
 800aaea:	1a9b      	subs	r3, r3, r2
 800aaec:	42ac      	cmp	r4, r5
 800aaee:	bf88      	it	hi
 800aaf0:	2300      	movhi	r3, #0
 800aaf2:	3302      	adds	r3, #2
 800aaf4:	4403      	add	r3, r0
 800aaf6:	1a18      	subs	r0, r3, r0
 800aaf8:	b003      	add	sp, #12
 800aafa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aafc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ab00:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ab04:	e7ed      	b.n	800aae2 <__exponent+0x44>
 800ab06:	2330      	movs	r3, #48	@ 0x30
 800ab08:	3130      	adds	r1, #48	@ 0x30
 800ab0a:	7083      	strb	r3, [r0, #2]
 800ab0c:	70c1      	strb	r1, [r0, #3]
 800ab0e:	1d03      	adds	r3, r0, #4
 800ab10:	e7f1      	b.n	800aaf6 <__exponent+0x58>
	...

0800ab14 <_printf_float>:
 800ab14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab18:	b08d      	sub	sp, #52	@ 0x34
 800ab1a:	460c      	mov	r4, r1
 800ab1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ab20:	4616      	mov	r6, r2
 800ab22:	461f      	mov	r7, r3
 800ab24:	4605      	mov	r5, r0
 800ab26:	f000 fdab 	bl	800b680 <_localeconv_r>
 800ab2a:	6803      	ldr	r3, [r0, #0]
 800ab2c:	9304      	str	r3, [sp, #16]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7f5 fb9e 	bl	8000270 <strlen>
 800ab34:	2300      	movs	r3, #0
 800ab36:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab38:	f8d8 3000 	ldr.w	r3, [r8]
 800ab3c:	9005      	str	r0, [sp, #20]
 800ab3e:	3307      	adds	r3, #7
 800ab40:	f023 0307 	bic.w	r3, r3, #7
 800ab44:	f103 0208 	add.w	r2, r3, #8
 800ab48:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ab4c:	f8d4 b000 	ldr.w	fp, [r4]
 800ab50:	f8c8 2000 	str.w	r2, [r8]
 800ab54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab58:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ab5c:	9307      	str	r3, [sp, #28]
 800ab5e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ab62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ab66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab6a:	4b9c      	ldr	r3, [pc, #624]	@ (800addc <_printf_float+0x2c8>)
 800ab6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ab70:	f7f5 ffdc 	bl	8000b2c <__aeabi_dcmpun>
 800ab74:	bb70      	cbnz	r0, 800abd4 <_printf_float+0xc0>
 800ab76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab7a:	4b98      	ldr	r3, [pc, #608]	@ (800addc <_printf_float+0x2c8>)
 800ab7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ab80:	f7f5 ffb6 	bl	8000af0 <__aeabi_dcmple>
 800ab84:	bb30      	cbnz	r0, 800abd4 <_printf_float+0xc0>
 800ab86:	2200      	movs	r2, #0
 800ab88:	2300      	movs	r3, #0
 800ab8a:	4640      	mov	r0, r8
 800ab8c:	4649      	mov	r1, r9
 800ab8e:	f7f5 ffa5 	bl	8000adc <__aeabi_dcmplt>
 800ab92:	b110      	cbz	r0, 800ab9a <_printf_float+0x86>
 800ab94:	232d      	movs	r3, #45	@ 0x2d
 800ab96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab9a:	4a91      	ldr	r2, [pc, #580]	@ (800ade0 <_printf_float+0x2cc>)
 800ab9c:	4b91      	ldr	r3, [pc, #580]	@ (800ade4 <_printf_float+0x2d0>)
 800ab9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800aba2:	bf8c      	ite	hi
 800aba4:	4690      	movhi	r8, r2
 800aba6:	4698      	movls	r8, r3
 800aba8:	2303      	movs	r3, #3
 800abaa:	6123      	str	r3, [r4, #16]
 800abac:	f02b 0304 	bic.w	r3, fp, #4
 800abb0:	6023      	str	r3, [r4, #0]
 800abb2:	f04f 0900 	mov.w	r9, #0
 800abb6:	9700      	str	r7, [sp, #0]
 800abb8:	4633      	mov	r3, r6
 800abba:	aa0b      	add	r2, sp, #44	@ 0x2c
 800abbc:	4621      	mov	r1, r4
 800abbe:	4628      	mov	r0, r5
 800abc0:	f000 f9d2 	bl	800af68 <_printf_common>
 800abc4:	3001      	adds	r0, #1
 800abc6:	f040 808d 	bne.w	800ace4 <_printf_float+0x1d0>
 800abca:	f04f 30ff 	mov.w	r0, #4294967295
 800abce:	b00d      	add	sp, #52	@ 0x34
 800abd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abd4:	4642      	mov	r2, r8
 800abd6:	464b      	mov	r3, r9
 800abd8:	4640      	mov	r0, r8
 800abda:	4649      	mov	r1, r9
 800abdc:	f7f5 ffa6 	bl	8000b2c <__aeabi_dcmpun>
 800abe0:	b140      	cbz	r0, 800abf4 <_printf_float+0xe0>
 800abe2:	464b      	mov	r3, r9
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	bfbc      	itt	lt
 800abe8:	232d      	movlt	r3, #45	@ 0x2d
 800abea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800abee:	4a7e      	ldr	r2, [pc, #504]	@ (800ade8 <_printf_float+0x2d4>)
 800abf0:	4b7e      	ldr	r3, [pc, #504]	@ (800adec <_printf_float+0x2d8>)
 800abf2:	e7d4      	b.n	800ab9e <_printf_float+0x8a>
 800abf4:	6863      	ldr	r3, [r4, #4]
 800abf6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800abfa:	9206      	str	r2, [sp, #24]
 800abfc:	1c5a      	adds	r2, r3, #1
 800abfe:	d13b      	bne.n	800ac78 <_printf_float+0x164>
 800ac00:	2306      	movs	r3, #6
 800ac02:	6063      	str	r3, [r4, #4]
 800ac04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ac08:	2300      	movs	r3, #0
 800ac0a:	6022      	str	r2, [r4, #0]
 800ac0c:	9303      	str	r3, [sp, #12]
 800ac0e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ac10:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ac14:	ab09      	add	r3, sp, #36	@ 0x24
 800ac16:	9300      	str	r3, [sp, #0]
 800ac18:	6861      	ldr	r1, [r4, #4]
 800ac1a:	ec49 8b10 	vmov	d0, r8, r9
 800ac1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ac22:	4628      	mov	r0, r5
 800ac24:	f7ff fed6 	bl	800a9d4 <__cvt>
 800ac28:	9b06      	ldr	r3, [sp, #24]
 800ac2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac2c:	2b47      	cmp	r3, #71	@ 0x47
 800ac2e:	4680      	mov	r8, r0
 800ac30:	d129      	bne.n	800ac86 <_printf_float+0x172>
 800ac32:	1cc8      	adds	r0, r1, #3
 800ac34:	db02      	blt.n	800ac3c <_printf_float+0x128>
 800ac36:	6863      	ldr	r3, [r4, #4]
 800ac38:	4299      	cmp	r1, r3
 800ac3a:	dd41      	ble.n	800acc0 <_printf_float+0x1ac>
 800ac3c:	f1aa 0a02 	sub.w	sl, sl, #2
 800ac40:	fa5f fa8a 	uxtb.w	sl, sl
 800ac44:	3901      	subs	r1, #1
 800ac46:	4652      	mov	r2, sl
 800ac48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ac4c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ac4e:	f7ff ff26 	bl	800aa9e <__exponent>
 800ac52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac54:	1813      	adds	r3, r2, r0
 800ac56:	2a01      	cmp	r2, #1
 800ac58:	4681      	mov	r9, r0
 800ac5a:	6123      	str	r3, [r4, #16]
 800ac5c:	dc02      	bgt.n	800ac64 <_printf_float+0x150>
 800ac5e:	6822      	ldr	r2, [r4, #0]
 800ac60:	07d2      	lsls	r2, r2, #31
 800ac62:	d501      	bpl.n	800ac68 <_printf_float+0x154>
 800ac64:	3301      	adds	r3, #1
 800ac66:	6123      	str	r3, [r4, #16]
 800ac68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d0a2      	beq.n	800abb6 <_printf_float+0xa2>
 800ac70:	232d      	movs	r3, #45	@ 0x2d
 800ac72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac76:	e79e      	b.n	800abb6 <_printf_float+0xa2>
 800ac78:	9a06      	ldr	r2, [sp, #24]
 800ac7a:	2a47      	cmp	r2, #71	@ 0x47
 800ac7c:	d1c2      	bne.n	800ac04 <_printf_float+0xf0>
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d1c0      	bne.n	800ac04 <_printf_float+0xf0>
 800ac82:	2301      	movs	r3, #1
 800ac84:	e7bd      	b.n	800ac02 <_printf_float+0xee>
 800ac86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac8a:	d9db      	bls.n	800ac44 <_printf_float+0x130>
 800ac8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ac90:	d118      	bne.n	800acc4 <_printf_float+0x1b0>
 800ac92:	2900      	cmp	r1, #0
 800ac94:	6863      	ldr	r3, [r4, #4]
 800ac96:	dd0b      	ble.n	800acb0 <_printf_float+0x19c>
 800ac98:	6121      	str	r1, [r4, #16]
 800ac9a:	b913      	cbnz	r3, 800aca2 <_printf_float+0x18e>
 800ac9c:	6822      	ldr	r2, [r4, #0]
 800ac9e:	07d0      	lsls	r0, r2, #31
 800aca0:	d502      	bpl.n	800aca8 <_printf_float+0x194>
 800aca2:	3301      	adds	r3, #1
 800aca4:	440b      	add	r3, r1
 800aca6:	6123      	str	r3, [r4, #16]
 800aca8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800acaa:	f04f 0900 	mov.w	r9, #0
 800acae:	e7db      	b.n	800ac68 <_printf_float+0x154>
 800acb0:	b913      	cbnz	r3, 800acb8 <_printf_float+0x1a4>
 800acb2:	6822      	ldr	r2, [r4, #0]
 800acb4:	07d2      	lsls	r2, r2, #31
 800acb6:	d501      	bpl.n	800acbc <_printf_float+0x1a8>
 800acb8:	3302      	adds	r3, #2
 800acba:	e7f4      	b.n	800aca6 <_printf_float+0x192>
 800acbc:	2301      	movs	r3, #1
 800acbe:	e7f2      	b.n	800aca6 <_printf_float+0x192>
 800acc0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800acc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acc6:	4299      	cmp	r1, r3
 800acc8:	db05      	blt.n	800acd6 <_printf_float+0x1c2>
 800acca:	6823      	ldr	r3, [r4, #0]
 800accc:	6121      	str	r1, [r4, #16]
 800acce:	07d8      	lsls	r0, r3, #31
 800acd0:	d5ea      	bpl.n	800aca8 <_printf_float+0x194>
 800acd2:	1c4b      	adds	r3, r1, #1
 800acd4:	e7e7      	b.n	800aca6 <_printf_float+0x192>
 800acd6:	2900      	cmp	r1, #0
 800acd8:	bfd4      	ite	le
 800acda:	f1c1 0202 	rsble	r2, r1, #2
 800acde:	2201      	movgt	r2, #1
 800ace0:	4413      	add	r3, r2
 800ace2:	e7e0      	b.n	800aca6 <_printf_float+0x192>
 800ace4:	6823      	ldr	r3, [r4, #0]
 800ace6:	055a      	lsls	r2, r3, #21
 800ace8:	d407      	bmi.n	800acfa <_printf_float+0x1e6>
 800acea:	6923      	ldr	r3, [r4, #16]
 800acec:	4642      	mov	r2, r8
 800acee:	4631      	mov	r1, r6
 800acf0:	4628      	mov	r0, r5
 800acf2:	47b8      	blx	r7
 800acf4:	3001      	adds	r0, #1
 800acf6:	d12b      	bne.n	800ad50 <_printf_float+0x23c>
 800acf8:	e767      	b.n	800abca <_printf_float+0xb6>
 800acfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800acfe:	f240 80dd 	bls.w	800aebc <_printf_float+0x3a8>
 800ad02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ad06:	2200      	movs	r2, #0
 800ad08:	2300      	movs	r3, #0
 800ad0a:	f7f5 fedd 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad0e:	2800      	cmp	r0, #0
 800ad10:	d033      	beq.n	800ad7a <_printf_float+0x266>
 800ad12:	4a37      	ldr	r2, [pc, #220]	@ (800adf0 <_printf_float+0x2dc>)
 800ad14:	2301      	movs	r3, #1
 800ad16:	4631      	mov	r1, r6
 800ad18:	4628      	mov	r0, r5
 800ad1a:	47b8      	blx	r7
 800ad1c:	3001      	adds	r0, #1
 800ad1e:	f43f af54 	beq.w	800abca <_printf_float+0xb6>
 800ad22:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ad26:	4543      	cmp	r3, r8
 800ad28:	db02      	blt.n	800ad30 <_printf_float+0x21c>
 800ad2a:	6823      	ldr	r3, [r4, #0]
 800ad2c:	07d8      	lsls	r0, r3, #31
 800ad2e:	d50f      	bpl.n	800ad50 <_printf_float+0x23c>
 800ad30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad34:	4631      	mov	r1, r6
 800ad36:	4628      	mov	r0, r5
 800ad38:	47b8      	blx	r7
 800ad3a:	3001      	adds	r0, #1
 800ad3c:	f43f af45 	beq.w	800abca <_printf_float+0xb6>
 800ad40:	f04f 0900 	mov.w	r9, #0
 800ad44:	f108 38ff 	add.w	r8, r8, #4294967295
 800ad48:	f104 0a1a 	add.w	sl, r4, #26
 800ad4c:	45c8      	cmp	r8, r9
 800ad4e:	dc09      	bgt.n	800ad64 <_printf_float+0x250>
 800ad50:	6823      	ldr	r3, [r4, #0]
 800ad52:	079b      	lsls	r3, r3, #30
 800ad54:	f100 8103 	bmi.w	800af5e <_printf_float+0x44a>
 800ad58:	68e0      	ldr	r0, [r4, #12]
 800ad5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad5c:	4298      	cmp	r0, r3
 800ad5e:	bfb8      	it	lt
 800ad60:	4618      	movlt	r0, r3
 800ad62:	e734      	b.n	800abce <_printf_float+0xba>
 800ad64:	2301      	movs	r3, #1
 800ad66:	4652      	mov	r2, sl
 800ad68:	4631      	mov	r1, r6
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	47b8      	blx	r7
 800ad6e:	3001      	adds	r0, #1
 800ad70:	f43f af2b 	beq.w	800abca <_printf_float+0xb6>
 800ad74:	f109 0901 	add.w	r9, r9, #1
 800ad78:	e7e8      	b.n	800ad4c <_printf_float+0x238>
 800ad7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	dc39      	bgt.n	800adf4 <_printf_float+0x2e0>
 800ad80:	4a1b      	ldr	r2, [pc, #108]	@ (800adf0 <_printf_float+0x2dc>)
 800ad82:	2301      	movs	r3, #1
 800ad84:	4631      	mov	r1, r6
 800ad86:	4628      	mov	r0, r5
 800ad88:	47b8      	blx	r7
 800ad8a:	3001      	adds	r0, #1
 800ad8c:	f43f af1d 	beq.w	800abca <_printf_float+0xb6>
 800ad90:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ad94:	ea59 0303 	orrs.w	r3, r9, r3
 800ad98:	d102      	bne.n	800ada0 <_printf_float+0x28c>
 800ad9a:	6823      	ldr	r3, [r4, #0]
 800ad9c:	07d9      	lsls	r1, r3, #31
 800ad9e:	d5d7      	bpl.n	800ad50 <_printf_float+0x23c>
 800ada0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ada4:	4631      	mov	r1, r6
 800ada6:	4628      	mov	r0, r5
 800ada8:	47b8      	blx	r7
 800adaa:	3001      	adds	r0, #1
 800adac:	f43f af0d 	beq.w	800abca <_printf_float+0xb6>
 800adb0:	f04f 0a00 	mov.w	sl, #0
 800adb4:	f104 0b1a 	add.w	fp, r4, #26
 800adb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adba:	425b      	negs	r3, r3
 800adbc:	4553      	cmp	r3, sl
 800adbe:	dc01      	bgt.n	800adc4 <_printf_float+0x2b0>
 800adc0:	464b      	mov	r3, r9
 800adc2:	e793      	b.n	800acec <_printf_float+0x1d8>
 800adc4:	2301      	movs	r3, #1
 800adc6:	465a      	mov	r2, fp
 800adc8:	4631      	mov	r1, r6
 800adca:	4628      	mov	r0, r5
 800adcc:	47b8      	blx	r7
 800adce:	3001      	adds	r0, #1
 800add0:	f43f aefb 	beq.w	800abca <_printf_float+0xb6>
 800add4:	f10a 0a01 	add.w	sl, sl, #1
 800add8:	e7ee      	b.n	800adb8 <_printf_float+0x2a4>
 800adda:	bf00      	nop
 800addc:	7fefffff 	.word	0x7fefffff
 800ade0:	0800d444 	.word	0x0800d444
 800ade4:	0800d440 	.word	0x0800d440
 800ade8:	0800d44c 	.word	0x0800d44c
 800adec:	0800d448 	.word	0x0800d448
 800adf0:	0800d450 	.word	0x0800d450
 800adf4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800adf6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800adfa:	4553      	cmp	r3, sl
 800adfc:	bfa8      	it	ge
 800adfe:	4653      	movge	r3, sl
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	4699      	mov	r9, r3
 800ae04:	dc36      	bgt.n	800ae74 <_printf_float+0x360>
 800ae06:	f04f 0b00 	mov.w	fp, #0
 800ae0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae0e:	f104 021a 	add.w	r2, r4, #26
 800ae12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae14:	9306      	str	r3, [sp, #24]
 800ae16:	eba3 0309 	sub.w	r3, r3, r9
 800ae1a:	455b      	cmp	r3, fp
 800ae1c:	dc31      	bgt.n	800ae82 <_printf_float+0x36e>
 800ae1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae20:	459a      	cmp	sl, r3
 800ae22:	dc3a      	bgt.n	800ae9a <_printf_float+0x386>
 800ae24:	6823      	ldr	r3, [r4, #0]
 800ae26:	07da      	lsls	r2, r3, #31
 800ae28:	d437      	bmi.n	800ae9a <_printf_float+0x386>
 800ae2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae2c:	ebaa 0903 	sub.w	r9, sl, r3
 800ae30:	9b06      	ldr	r3, [sp, #24]
 800ae32:	ebaa 0303 	sub.w	r3, sl, r3
 800ae36:	4599      	cmp	r9, r3
 800ae38:	bfa8      	it	ge
 800ae3a:	4699      	movge	r9, r3
 800ae3c:	f1b9 0f00 	cmp.w	r9, #0
 800ae40:	dc33      	bgt.n	800aeaa <_printf_float+0x396>
 800ae42:	f04f 0800 	mov.w	r8, #0
 800ae46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae4a:	f104 0b1a 	add.w	fp, r4, #26
 800ae4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae50:	ebaa 0303 	sub.w	r3, sl, r3
 800ae54:	eba3 0309 	sub.w	r3, r3, r9
 800ae58:	4543      	cmp	r3, r8
 800ae5a:	f77f af79 	ble.w	800ad50 <_printf_float+0x23c>
 800ae5e:	2301      	movs	r3, #1
 800ae60:	465a      	mov	r2, fp
 800ae62:	4631      	mov	r1, r6
 800ae64:	4628      	mov	r0, r5
 800ae66:	47b8      	blx	r7
 800ae68:	3001      	adds	r0, #1
 800ae6a:	f43f aeae 	beq.w	800abca <_printf_float+0xb6>
 800ae6e:	f108 0801 	add.w	r8, r8, #1
 800ae72:	e7ec      	b.n	800ae4e <_printf_float+0x33a>
 800ae74:	4642      	mov	r2, r8
 800ae76:	4631      	mov	r1, r6
 800ae78:	4628      	mov	r0, r5
 800ae7a:	47b8      	blx	r7
 800ae7c:	3001      	adds	r0, #1
 800ae7e:	d1c2      	bne.n	800ae06 <_printf_float+0x2f2>
 800ae80:	e6a3      	b.n	800abca <_printf_float+0xb6>
 800ae82:	2301      	movs	r3, #1
 800ae84:	4631      	mov	r1, r6
 800ae86:	4628      	mov	r0, r5
 800ae88:	9206      	str	r2, [sp, #24]
 800ae8a:	47b8      	blx	r7
 800ae8c:	3001      	adds	r0, #1
 800ae8e:	f43f ae9c 	beq.w	800abca <_printf_float+0xb6>
 800ae92:	9a06      	ldr	r2, [sp, #24]
 800ae94:	f10b 0b01 	add.w	fp, fp, #1
 800ae98:	e7bb      	b.n	800ae12 <_printf_float+0x2fe>
 800ae9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae9e:	4631      	mov	r1, r6
 800aea0:	4628      	mov	r0, r5
 800aea2:	47b8      	blx	r7
 800aea4:	3001      	adds	r0, #1
 800aea6:	d1c0      	bne.n	800ae2a <_printf_float+0x316>
 800aea8:	e68f      	b.n	800abca <_printf_float+0xb6>
 800aeaa:	9a06      	ldr	r2, [sp, #24]
 800aeac:	464b      	mov	r3, r9
 800aeae:	4442      	add	r2, r8
 800aeb0:	4631      	mov	r1, r6
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	47b8      	blx	r7
 800aeb6:	3001      	adds	r0, #1
 800aeb8:	d1c3      	bne.n	800ae42 <_printf_float+0x32e>
 800aeba:	e686      	b.n	800abca <_printf_float+0xb6>
 800aebc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aec0:	f1ba 0f01 	cmp.w	sl, #1
 800aec4:	dc01      	bgt.n	800aeca <_printf_float+0x3b6>
 800aec6:	07db      	lsls	r3, r3, #31
 800aec8:	d536      	bpl.n	800af38 <_printf_float+0x424>
 800aeca:	2301      	movs	r3, #1
 800aecc:	4642      	mov	r2, r8
 800aece:	4631      	mov	r1, r6
 800aed0:	4628      	mov	r0, r5
 800aed2:	47b8      	blx	r7
 800aed4:	3001      	adds	r0, #1
 800aed6:	f43f ae78 	beq.w	800abca <_printf_float+0xb6>
 800aeda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aede:	4631      	mov	r1, r6
 800aee0:	4628      	mov	r0, r5
 800aee2:	47b8      	blx	r7
 800aee4:	3001      	adds	r0, #1
 800aee6:	f43f ae70 	beq.w	800abca <_printf_float+0xb6>
 800aeea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aeee:	2200      	movs	r2, #0
 800aef0:	2300      	movs	r3, #0
 800aef2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aef6:	f7f5 fde7 	bl	8000ac8 <__aeabi_dcmpeq>
 800aefa:	b9c0      	cbnz	r0, 800af2e <_printf_float+0x41a>
 800aefc:	4653      	mov	r3, sl
 800aefe:	f108 0201 	add.w	r2, r8, #1
 800af02:	4631      	mov	r1, r6
 800af04:	4628      	mov	r0, r5
 800af06:	47b8      	blx	r7
 800af08:	3001      	adds	r0, #1
 800af0a:	d10c      	bne.n	800af26 <_printf_float+0x412>
 800af0c:	e65d      	b.n	800abca <_printf_float+0xb6>
 800af0e:	2301      	movs	r3, #1
 800af10:	465a      	mov	r2, fp
 800af12:	4631      	mov	r1, r6
 800af14:	4628      	mov	r0, r5
 800af16:	47b8      	blx	r7
 800af18:	3001      	adds	r0, #1
 800af1a:	f43f ae56 	beq.w	800abca <_printf_float+0xb6>
 800af1e:	f108 0801 	add.w	r8, r8, #1
 800af22:	45d0      	cmp	r8, sl
 800af24:	dbf3      	blt.n	800af0e <_printf_float+0x3fa>
 800af26:	464b      	mov	r3, r9
 800af28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800af2c:	e6df      	b.n	800acee <_printf_float+0x1da>
 800af2e:	f04f 0800 	mov.w	r8, #0
 800af32:	f104 0b1a 	add.w	fp, r4, #26
 800af36:	e7f4      	b.n	800af22 <_printf_float+0x40e>
 800af38:	2301      	movs	r3, #1
 800af3a:	4642      	mov	r2, r8
 800af3c:	e7e1      	b.n	800af02 <_printf_float+0x3ee>
 800af3e:	2301      	movs	r3, #1
 800af40:	464a      	mov	r2, r9
 800af42:	4631      	mov	r1, r6
 800af44:	4628      	mov	r0, r5
 800af46:	47b8      	blx	r7
 800af48:	3001      	adds	r0, #1
 800af4a:	f43f ae3e 	beq.w	800abca <_printf_float+0xb6>
 800af4e:	f108 0801 	add.w	r8, r8, #1
 800af52:	68e3      	ldr	r3, [r4, #12]
 800af54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af56:	1a5b      	subs	r3, r3, r1
 800af58:	4543      	cmp	r3, r8
 800af5a:	dcf0      	bgt.n	800af3e <_printf_float+0x42a>
 800af5c:	e6fc      	b.n	800ad58 <_printf_float+0x244>
 800af5e:	f04f 0800 	mov.w	r8, #0
 800af62:	f104 0919 	add.w	r9, r4, #25
 800af66:	e7f4      	b.n	800af52 <_printf_float+0x43e>

0800af68 <_printf_common>:
 800af68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af6c:	4616      	mov	r6, r2
 800af6e:	4698      	mov	r8, r3
 800af70:	688a      	ldr	r2, [r1, #8]
 800af72:	690b      	ldr	r3, [r1, #16]
 800af74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800af78:	4293      	cmp	r3, r2
 800af7a:	bfb8      	it	lt
 800af7c:	4613      	movlt	r3, r2
 800af7e:	6033      	str	r3, [r6, #0]
 800af80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800af84:	4607      	mov	r7, r0
 800af86:	460c      	mov	r4, r1
 800af88:	b10a      	cbz	r2, 800af8e <_printf_common+0x26>
 800af8a:	3301      	adds	r3, #1
 800af8c:	6033      	str	r3, [r6, #0]
 800af8e:	6823      	ldr	r3, [r4, #0]
 800af90:	0699      	lsls	r1, r3, #26
 800af92:	bf42      	ittt	mi
 800af94:	6833      	ldrmi	r3, [r6, #0]
 800af96:	3302      	addmi	r3, #2
 800af98:	6033      	strmi	r3, [r6, #0]
 800af9a:	6825      	ldr	r5, [r4, #0]
 800af9c:	f015 0506 	ands.w	r5, r5, #6
 800afa0:	d106      	bne.n	800afb0 <_printf_common+0x48>
 800afa2:	f104 0a19 	add.w	sl, r4, #25
 800afa6:	68e3      	ldr	r3, [r4, #12]
 800afa8:	6832      	ldr	r2, [r6, #0]
 800afaa:	1a9b      	subs	r3, r3, r2
 800afac:	42ab      	cmp	r3, r5
 800afae:	dc26      	bgt.n	800affe <_printf_common+0x96>
 800afb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800afb4:	6822      	ldr	r2, [r4, #0]
 800afb6:	3b00      	subs	r3, #0
 800afb8:	bf18      	it	ne
 800afba:	2301      	movne	r3, #1
 800afbc:	0692      	lsls	r2, r2, #26
 800afbe:	d42b      	bmi.n	800b018 <_printf_common+0xb0>
 800afc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800afc4:	4641      	mov	r1, r8
 800afc6:	4638      	mov	r0, r7
 800afc8:	47c8      	blx	r9
 800afca:	3001      	adds	r0, #1
 800afcc:	d01e      	beq.n	800b00c <_printf_common+0xa4>
 800afce:	6823      	ldr	r3, [r4, #0]
 800afd0:	6922      	ldr	r2, [r4, #16]
 800afd2:	f003 0306 	and.w	r3, r3, #6
 800afd6:	2b04      	cmp	r3, #4
 800afd8:	bf02      	ittt	eq
 800afda:	68e5      	ldreq	r5, [r4, #12]
 800afdc:	6833      	ldreq	r3, [r6, #0]
 800afde:	1aed      	subeq	r5, r5, r3
 800afe0:	68a3      	ldr	r3, [r4, #8]
 800afe2:	bf0c      	ite	eq
 800afe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800afe8:	2500      	movne	r5, #0
 800afea:	4293      	cmp	r3, r2
 800afec:	bfc4      	itt	gt
 800afee:	1a9b      	subgt	r3, r3, r2
 800aff0:	18ed      	addgt	r5, r5, r3
 800aff2:	2600      	movs	r6, #0
 800aff4:	341a      	adds	r4, #26
 800aff6:	42b5      	cmp	r5, r6
 800aff8:	d11a      	bne.n	800b030 <_printf_common+0xc8>
 800affa:	2000      	movs	r0, #0
 800affc:	e008      	b.n	800b010 <_printf_common+0xa8>
 800affe:	2301      	movs	r3, #1
 800b000:	4652      	mov	r2, sl
 800b002:	4641      	mov	r1, r8
 800b004:	4638      	mov	r0, r7
 800b006:	47c8      	blx	r9
 800b008:	3001      	adds	r0, #1
 800b00a:	d103      	bne.n	800b014 <_printf_common+0xac>
 800b00c:	f04f 30ff 	mov.w	r0, #4294967295
 800b010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b014:	3501      	adds	r5, #1
 800b016:	e7c6      	b.n	800afa6 <_printf_common+0x3e>
 800b018:	18e1      	adds	r1, r4, r3
 800b01a:	1c5a      	adds	r2, r3, #1
 800b01c:	2030      	movs	r0, #48	@ 0x30
 800b01e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b022:	4422      	add	r2, r4
 800b024:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b028:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b02c:	3302      	adds	r3, #2
 800b02e:	e7c7      	b.n	800afc0 <_printf_common+0x58>
 800b030:	2301      	movs	r3, #1
 800b032:	4622      	mov	r2, r4
 800b034:	4641      	mov	r1, r8
 800b036:	4638      	mov	r0, r7
 800b038:	47c8      	blx	r9
 800b03a:	3001      	adds	r0, #1
 800b03c:	d0e6      	beq.n	800b00c <_printf_common+0xa4>
 800b03e:	3601      	adds	r6, #1
 800b040:	e7d9      	b.n	800aff6 <_printf_common+0x8e>
	...

0800b044 <_printf_i>:
 800b044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b048:	7e0f      	ldrb	r7, [r1, #24]
 800b04a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b04c:	2f78      	cmp	r7, #120	@ 0x78
 800b04e:	4691      	mov	r9, r2
 800b050:	4680      	mov	r8, r0
 800b052:	460c      	mov	r4, r1
 800b054:	469a      	mov	sl, r3
 800b056:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b05a:	d807      	bhi.n	800b06c <_printf_i+0x28>
 800b05c:	2f62      	cmp	r7, #98	@ 0x62
 800b05e:	d80a      	bhi.n	800b076 <_printf_i+0x32>
 800b060:	2f00      	cmp	r7, #0
 800b062:	f000 80d1 	beq.w	800b208 <_printf_i+0x1c4>
 800b066:	2f58      	cmp	r7, #88	@ 0x58
 800b068:	f000 80b8 	beq.w	800b1dc <_printf_i+0x198>
 800b06c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b070:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b074:	e03a      	b.n	800b0ec <_printf_i+0xa8>
 800b076:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b07a:	2b15      	cmp	r3, #21
 800b07c:	d8f6      	bhi.n	800b06c <_printf_i+0x28>
 800b07e:	a101      	add	r1, pc, #4	@ (adr r1, 800b084 <_printf_i+0x40>)
 800b080:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b084:	0800b0dd 	.word	0x0800b0dd
 800b088:	0800b0f1 	.word	0x0800b0f1
 800b08c:	0800b06d 	.word	0x0800b06d
 800b090:	0800b06d 	.word	0x0800b06d
 800b094:	0800b06d 	.word	0x0800b06d
 800b098:	0800b06d 	.word	0x0800b06d
 800b09c:	0800b0f1 	.word	0x0800b0f1
 800b0a0:	0800b06d 	.word	0x0800b06d
 800b0a4:	0800b06d 	.word	0x0800b06d
 800b0a8:	0800b06d 	.word	0x0800b06d
 800b0ac:	0800b06d 	.word	0x0800b06d
 800b0b0:	0800b1ef 	.word	0x0800b1ef
 800b0b4:	0800b11b 	.word	0x0800b11b
 800b0b8:	0800b1a9 	.word	0x0800b1a9
 800b0bc:	0800b06d 	.word	0x0800b06d
 800b0c0:	0800b06d 	.word	0x0800b06d
 800b0c4:	0800b211 	.word	0x0800b211
 800b0c8:	0800b06d 	.word	0x0800b06d
 800b0cc:	0800b11b 	.word	0x0800b11b
 800b0d0:	0800b06d 	.word	0x0800b06d
 800b0d4:	0800b06d 	.word	0x0800b06d
 800b0d8:	0800b1b1 	.word	0x0800b1b1
 800b0dc:	6833      	ldr	r3, [r6, #0]
 800b0de:	1d1a      	adds	r2, r3, #4
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	6032      	str	r2, [r6, #0]
 800b0e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	e09c      	b.n	800b22a <_printf_i+0x1e6>
 800b0f0:	6833      	ldr	r3, [r6, #0]
 800b0f2:	6820      	ldr	r0, [r4, #0]
 800b0f4:	1d19      	adds	r1, r3, #4
 800b0f6:	6031      	str	r1, [r6, #0]
 800b0f8:	0606      	lsls	r6, r0, #24
 800b0fa:	d501      	bpl.n	800b100 <_printf_i+0xbc>
 800b0fc:	681d      	ldr	r5, [r3, #0]
 800b0fe:	e003      	b.n	800b108 <_printf_i+0xc4>
 800b100:	0645      	lsls	r5, r0, #25
 800b102:	d5fb      	bpl.n	800b0fc <_printf_i+0xb8>
 800b104:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b108:	2d00      	cmp	r5, #0
 800b10a:	da03      	bge.n	800b114 <_printf_i+0xd0>
 800b10c:	232d      	movs	r3, #45	@ 0x2d
 800b10e:	426d      	negs	r5, r5
 800b110:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b114:	4858      	ldr	r0, [pc, #352]	@ (800b278 <_printf_i+0x234>)
 800b116:	230a      	movs	r3, #10
 800b118:	e011      	b.n	800b13e <_printf_i+0xfa>
 800b11a:	6821      	ldr	r1, [r4, #0]
 800b11c:	6833      	ldr	r3, [r6, #0]
 800b11e:	0608      	lsls	r0, r1, #24
 800b120:	f853 5b04 	ldr.w	r5, [r3], #4
 800b124:	d402      	bmi.n	800b12c <_printf_i+0xe8>
 800b126:	0649      	lsls	r1, r1, #25
 800b128:	bf48      	it	mi
 800b12a:	b2ad      	uxthmi	r5, r5
 800b12c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b12e:	4852      	ldr	r0, [pc, #328]	@ (800b278 <_printf_i+0x234>)
 800b130:	6033      	str	r3, [r6, #0]
 800b132:	bf14      	ite	ne
 800b134:	230a      	movne	r3, #10
 800b136:	2308      	moveq	r3, #8
 800b138:	2100      	movs	r1, #0
 800b13a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b13e:	6866      	ldr	r6, [r4, #4]
 800b140:	60a6      	str	r6, [r4, #8]
 800b142:	2e00      	cmp	r6, #0
 800b144:	db05      	blt.n	800b152 <_printf_i+0x10e>
 800b146:	6821      	ldr	r1, [r4, #0]
 800b148:	432e      	orrs	r6, r5
 800b14a:	f021 0104 	bic.w	r1, r1, #4
 800b14e:	6021      	str	r1, [r4, #0]
 800b150:	d04b      	beq.n	800b1ea <_printf_i+0x1a6>
 800b152:	4616      	mov	r6, r2
 800b154:	fbb5 f1f3 	udiv	r1, r5, r3
 800b158:	fb03 5711 	mls	r7, r3, r1, r5
 800b15c:	5dc7      	ldrb	r7, [r0, r7]
 800b15e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b162:	462f      	mov	r7, r5
 800b164:	42bb      	cmp	r3, r7
 800b166:	460d      	mov	r5, r1
 800b168:	d9f4      	bls.n	800b154 <_printf_i+0x110>
 800b16a:	2b08      	cmp	r3, #8
 800b16c:	d10b      	bne.n	800b186 <_printf_i+0x142>
 800b16e:	6823      	ldr	r3, [r4, #0]
 800b170:	07df      	lsls	r7, r3, #31
 800b172:	d508      	bpl.n	800b186 <_printf_i+0x142>
 800b174:	6923      	ldr	r3, [r4, #16]
 800b176:	6861      	ldr	r1, [r4, #4]
 800b178:	4299      	cmp	r1, r3
 800b17a:	bfde      	ittt	le
 800b17c:	2330      	movle	r3, #48	@ 0x30
 800b17e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b182:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b186:	1b92      	subs	r2, r2, r6
 800b188:	6122      	str	r2, [r4, #16]
 800b18a:	f8cd a000 	str.w	sl, [sp]
 800b18e:	464b      	mov	r3, r9
 800b190:	aa03      	add	r2, sp, #12
 800b192:	4621      	mov	r1, r4
 800b194:	4640      	mov	r0, r8
 800b196:	f7ff fee7 	bl	800af68 <_printf_common>
 800b19a:	3001      	adds	r0, #1
 800b19c:	d14a      	bne.n	800b234 <_printf_i+0x1f0>
 800b19e:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a2:	b004      	add	sp, #16
 800b1a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1a8:	6823      	ldr	r3, [r4, #0]
 800b1aa:	f043 0320 	orr.w	r3, r3, #32
 800b1ae:	6023      	str	r3, [r4, #0]
 800b1b0:	4832      	ldr	r0, [pc, #200]	@ (800b27c <_printf_i+0x238>)
 800b1b2:	2778      	movs	r7, #120	@ 0x78
 800b1b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b1b8:	6823      	ldr	r3, [r4, #0]
 800b1ba:	6831      	ldr	r1, [r6, #0]
 800b1bc:	061f      	lsls	r7, r3, #24
 800b1be:	f851 5b04 	ldr.w	r5, [r1], #4
 800b1c2:	d402      	bmi.n	800b1ca <_printf_i+0x186>
 800b1c4:	065f      	lsls	r7, r3, #25
 800b1c6:	bf48      	it	mi
 800b1c8:	b2ad      	uxthmi	r5, r5
 800b1ca:	6031      	str	r1, [r6, #0]
 800b1cc:	07d9      	lsls	r1, r3, #31
 800b1ce:	bf44      	itt	mi
 800b1d0:	f043 0320 	orrmi.w	r3, r3, #32
 800b1d4:	6023      	strmi	r3, [r4, #0]
 800b1d6:	b11d      	cbz	r5, 800b1e0 <_printf_i+0x19c>
 800b1d8:	2310      	movs	r3, #16
 800b1da:	e7ad      	b.n	800b138 <_printf_i+0xf4>
 800b1dc:	4826      	ldr	r0, [pc, #152]	@ (800b278 <_printf_i+0x234>)
 800b1de:	e7e9      	b.n	800b1b4 <_printf_i+0x170>
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	f023 0320 	bic.w	r3, r3, #32
 800b1e6:	6023      	str	r3, [r4, #0]
 800b1e8:	e7f6      	b.n	800b1d8 <_printf_i+0x194>
 800b1ea:	4616      	mov	r6, r2
 800b1ec:	e7bd      	b.n	800b16a <_printf_i+0x126>
 800b1ee:	6833      	ldr	r3, [r6, #0]
 800b1f0:	6825      	ldr	r5, [r4, #0]
 800b1f2:	6961      	ldr	r1, [r4, #20]
 800b1f4:	1d18      	adds	r0, r3, #4
 800b1f6:	6030      	str	r0, [r6, #0]
 800b1f8:	062e      	lsls	r6, r5, #24
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	d501      	bpl.n	800b202 <_printf_i+0x1be>
 800b1fe:	6019      	str	r1, [r3, #0]
 800b200:	e002      	b.n	800b208 <_printf_i+0x1c4>
 800b202:	0668      	lsls	r0, r5, #25
 800b204:	d5fb      	bpl.n	800b1fe <_printf_i+0x1ba>
 800b206:	8019      	strh	r1, [r3, #0]
 800b208:	2300      	movs	r3, #0
 800b20a:	6123      	str	r3, [r4, #16]
 800b20c:	4616      	mov	r6, r2
 800b20e:	e7bc      	b.n	800b18a <_printf_i+0x146>
 800b210:	6833      	ldr	r3, [r6, #0]
 800b212:	1d1a      	adds	r2, r3, #4
 800b214:	6032      	str	r2, [r6, #0]
 800b216:	681e      	ldr	r6, [r3, #0]
 800b218:	6862      	ldr	r2, [r4, #4]
 800b21a:	2100      	movs	r1, #0
 800b21c:	4630      	mov	r0, r6
 800b21e:	f7f4 ffd7 	bl	80001d0 <memchr>
 800b222:	b108      	cbz	r0, 800b228 <_printf_i+0x1e4>
 800b224:	1b80      	subs	r0, r0, r6
 800b226:	6060      	str	r0, [r4, #4]
 800b228:	6863      	ldr	r3, [r4, #4]
 800b22a:	6123      	str	r3, [r4, #16]
 800b22c:	2300      	movs	r3, #0
 800b22e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b232:	e7aa      	b.n	800b18a <_printf_i+0x146>
 800b234:	6923      	ldr	r3, [r4, #16]
 800b236:	4632      	mov	r2, r6
 800b238:	4649      	mov	r1, r9
 800b23a:	4640      	mov	r0, r8
 800b23c:	47d0      	blx	sl
 800b23e:	3001      	adds	r0, #1
 800b240:	d0ad      	beq.n	800b19e <_printf_i+0x15a>
 800b242:	6823      	ldr	r3, [r4, #0]
 800b244:	079b      	lsls	r3, r3, #30
 800b246:	d413      	bmi.n	800b270 <_printf_i+0x22c>
 800b248:	68e0      	ldr	r0, [r4, #12]
 800b24a:	9b03      	ldr	r3, [sp, #12]
 800b24c:	4298      	cmp	r0, r3
 800b24e:	bfb8      	it	lt
 800b250:	4618      	movlt	r0, r3
 800b252:	e7a6      	b.n	800b1a2 <_printf_i+0x15e>
 800b254:	2301      	movs	r3, #1
 800b256:	4632      	mov	r2, r6
 800b258:	4649      	mov	r1, r9
 800b25a:	4640      	mov	r0, r8
 800b25c:	47d0      	blx	sl
 800b25e:	3001      	adds	r0, #1
 800b260:	d09d      	beq.n	800b19e <_printf_i+0x15a>
 800b262:	3501      	adds	r5, #1
 800b264:	68e3      	ldr	r3, [r4, #12]
 800b266:	9903      	ldr	r1, [sp, #12]
 800b268:	1a5b      	subs	r3, r3, r1
 800b26a:	42ab      	cmp	r3, r5
 800b26c:	dcf2      	bgt.n	800b254 <_printf_i+0x210>
 800b26e:	e7eb      	b.n	800b248 <_printf_i+0x204>
 800b270:	2500      	movs	r5, #0
 800b272:	f104 0619 	add.w	r6, r4, #25
 800b276:	e7f5      	b.n	800b264 <_printf_i+0x220>
 800b278:	0800d452 	.word	0x0800d452
 800b27c:	0800d463 	.word	0x0800d463

0800b280 <std>:
 800b280:	2300      	movs	r3, #0
 800b282:	b510      	push	{r4, lr}
 800b284:	4604      	mov	r4, r0
 800b286:	e9c0 3300 	strd	r3, r3, [r0]
 800b28a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b28e:	6083      	str	r3, [r0, #8]
 800b290:	8181      	strh	r1, [r0, #12]
 800b292:	6643      	str	r3, [r0, #100]	@ 0x64
 800b294:	81c2      	strh	r2, [r0, #14]
 800b296:	6183      	str	r3, [r0, #24]
 800b298:	4619      	mov	r1, r3
 800b29a:	2208      	movs	r2, #8
 800b29c:	305c      	adds	r0, #92	@ 0x5c
 800b29e:	f000 f9e7 	bl	800b670 <memset>
 800b2a2:	4b0d      	ldr	r3, [pc, #52]	@ (800b2d8 <std+0x58>)
 800b2a4:	6263      	str	r3, [r4, #36]	@ 0x24
 800b2a6:	4b0d      	ldr	r3, [pc, #52]	@ (800b2dc <std+0x5c>)
 800b2a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b2aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b2e0 <std+0x60>)
 800b2ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b2ae:	4b0d      	ldr	r3, [pc, #52]	@ (800b2e4 <std+0x64>)
 800b2b0:	6323      	str	r3, [r4, #48]	@ 0x30
 800b2b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b2e8 <std+0x68>)
 800b2b4:	6224      	str	r4, [r4, #32]
 800b2b6:	429c      	cmp	r4, r3
 800b2b8:	d006      	beq.n	800b2c8 <std+0x48>
 800b2ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b2be:	4294      	cmp	r4, r2
 800b2c0:	d002      	beq.n	800b2c8 <std+0x48>
 800b2c2:	33d0      	adds	r3, #208	@ 0xd0
 800b2c4:	429c      	cmp	r4, r3
 800b2c6:	d105      	bne.n	800b2d4 <std+0x54>
 800b2c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b2cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2d0:	f000 ba4a 	b.w	800b768 <__retarget_lock_init_recursive>
 800b2d4:	bd10      	pop	{r4, pc}
 800b2d6:	bf00      	nop
 800b2d8:	0800b4c1 	.word	0x0800b4c1
 800b2dc:	0800b4e3 	.word	0x0800b4e3
 800b2e0:	0800b51b 	.word	0x0800b51b
 800b2e4:	0800b53f 	.word	0x0800b53f
 800b2e8:	200021f8 	.word	0x200021f8

0800b2ec <stdio_exit_handler>:
 800b2ec:	4a02      	ldr	r2, [pc, #8]	@ (800b2f8 <stdio_exit_handler+0xc>)
 800b2ee:	4903      	ldr	r1, [pc, #12]	@ (800b2fc <stdio_exit_handler+0x10>)
 800b2f0:	4803      	ldr	r0, [pc, #12]	@ (800b300 <stdio_exit_handler+0x14>)
 800b2f2:	f000 b869 	b.w	800b3c8 <_fwalk_sglue>
 800b2f6:	bf00      	nop
 800b2f8:	20000114 	.word	0x20000114
 800b2fc:	0800ce3d 	.word	0x0800ce3d
 800b300:	20000124 	.word	0x20000124

0800b304 <cleanup_stdio>:
 800b304:	6841      	ldr	r1, [r0, #4]
 800b306:	4b0c      	ldr	r3, [pc, #48]	@ (800b338 <cleanup_stdio+0x34>)
 800b308:	4299      	cmp	r1, r3
 800b30a:	b510      	push	{r4, lr}
 800b30c:	4604      	mov	r4, r0
 800b30e:	d001      	beq.n	800b314 <cleanup_stdio+0x10>
 800b310:	f001 fd94 	bl	800ce3c <_fflush_r>
 800b314:	68a1      	ldr	r1, [r4, #8]
 800b316:	4b09      	ldr	r3, [pc, #36]	@ (800b33c <cleanup_stdio+0x38>)
 800b318:	4299      	cmp	r1, r3
 800b31a:	d002      	beq.n	800b322 <cleanup_stdio+0x1e>
 800b31c:	4620      	mov	r0, r4
 800b31e:	f001 fd8d 	bl	800ce3c <_fflush_r>
 800b322:	68e1      	ldr	r1, [r4, #12]
 800b324:	4b06      	ldr	r3, [pc, #24]	@ (800b340 <cleanup_stdio+0x3c>)
 800b326:	4299      	cmp	r1, r3
 800b328:	d004      	beq.n	800b334 <cleanup_stdio+0x30>
 800b32a:	4620      	mov	r0, r4
 800b32c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b330:	f001 bd84 	b.w	800ce3c <_fflush_r>
 800b334:	bd10      	pop	{r4, pc}
 800b336:	bf00      	nop
 800b338:	200021f8 	.word	0x200021f8
 800b33c:	20002260 	.word	0x20002260
 800b340:	200022c8 	.word	0x200022c8

0800b344 <global_stdio_init.part.0>:
 800b344:	b510      	push	{r4, lr}
 800b346:	4b0b      	ldr	r3, [pc, #44]	@ (800b374 <global_stdio_init.part.0+0x30>)
 800b348:	4c0b      	ldr	r4, [pc, #44]	@ (800b378 <global_stdio_init.part.0+0x34>)
 800b34a:	4a0c      	ldr	r2, [pc, #48]	@ (800b37c <global_stdio_init.part.0+0x38>)
 800b34c:	601a      	str	r2, [r3, #0]
 800b34e:	4620      	mov	r0, r4
 800b350:	2200      	movs	r2, #0
 800b352:	2104      	movs	r1, #4
 800b354:	f7ff ff94 	bl	800b280 <std>
 800b358:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b35c:	2201      	movs	r2, #1
 800b35e:	2109      	movs	r1, #9
 800b360:	f7ff ff8e 	bl	800b280 <std>
 800b364:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b368:	2202      	movs	r2, #2
 800b36a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b36e:	2112      	movs	r1, #18
 800b370:	f7ff bf86 	b.w	800b280 <std>
 800b374:	20002330 	.word	0x20002330
 800b378:	200021f8 	.word	0x200021f8
 800b37c:	0800b2ed 	.word	0x0800b2ed

0800b380 <__sfp_lock_acquire>:
 800b380:	4801      	ldr	r0, [pc, #4]	@ (800b388 <__sfp_lock_acquire+0x8>)
 800b382:	f000 b9f2 	b.w	800b76a <__retarget_lock_acquire_recursive>
 800b386:	bf00      	nop
 800b388:	20002339 	.word	0x20002339

0800b38c <__sfp_lock_release>:
 800b38c:	4801      	ldr	r0, [pc, #4]	@ (800b394 <__sfp_lock_release+0x8>)
 800b38e:	f000 b9ed 	b.w	800b76c <__retarget_lock_release_recursive>
 800b392:	bf00      	nop
 800b394:	20002339 	.word	0x20002339

0800b398 <__sinit>:
 800b398:	b510      	push	{r4, lr}
 800b39a:	4604      	mov	r4, r0
 800b39c:	f7ff fff0 	bl	800b380 <__sfp_lock_acquire>
 800b3a0:	6a23      	ldr	r3, [r4, #32]
 800b3a2:	b11b      	cbz	r3, 800b3ac <__sinit+0x14>
 800b3a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3a8:	f7ff bff0 	b.w	800b38c <__sfp_lock_release>
 800b3ac:	4b04      	ldr	r3, [pc, #16]	@ (800b3c0 <__sinit+0x28>)
 800b3ae:	6223      	str	r3, [r4, #32]
 800b3b0:	4b04      	ldr	r3, [pc, #16]	@ (800b3c4 <__sinit+0x2c>)
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d1f5      	bne.n	800b3a4 <__sinit+0xc>
 800b3b8:	f7ff ffc4 	bl	800b344 <global_stdio_init.part.0>
 800b3bc:	e7f2      	b.n	800b3a4 <__sinit+0xc>
 800b3be:	bf00      	nop
 800b3c0:	0800b305 	.word	0x0800b305
 800b3c4:	20002330 	.word	0x20002330

0800b3c8 <_fwalk_sglue>:
 800b3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3cc:	4607      	mov	r7, r0
 800b3ce:	4688      	mov	r8, r1
 800b3d0:	4614      	mov	r4, r2
 800b3d2:	2600      	movs	r6, #0
 800b3d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3d8:	f1b9 0901 	subs.w	r9, r9, #1
 800b3dc:	d505      	bpl.n	800b3ea <_fwalk_sglue+0x22>
 800b3de:	6824      	ldr	r4, [r4, #0]
 800b3e0:	2c00      	cmp	r4, #0
 800b3e2:	d1f7      	bne.n	800b3d4 <_fwalk_sglue+0xc>
 800b3e4:	4630      	mov	r0, r6
 800b3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3ea:	89ab      	ldrh	r3, [r5, #12]
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d907      	bls.n	800b400 <_fwalk_sglue+0x38>
 800b3f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b3f4:	3301      	adds	r3, #1
 800b3f6:	d003      	beq.n	800b400 <_fwalk_sglue+0x38>
 800b3f8:	4629      	mov	r1, r5
 800b3fa:	4638      	mov	r0, r7
 800b3fc:	47c0      	blx	r8
 800b3fe:	4306      	orrs	r6, r0
 800b400:	3568      	adds	r5, #104	@ 0x68
 800b402:	e7e9      	b.n	800b3d8 <_fwalk_sglue+0x10>

0800b404 <_puts_r>:
 800b404:	6a03      	ldr	r3, [r0, #32]
 800b406:	b570      	push	{r4, r5, r6, lr}
 800b408:	6884      	ldr	r4, [r0, #8]
 800b40a:	4605      	mov	r5, r0
 800b40c:	460e      	mov	r6, r1
 800b40e:	b90b      	cbnz	r3, 800b414 <_puts_r+0x10>
 800b410:	f7ff ffc2 	bl	800b398 <__sinit>
 800b414:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b416:	07db      	lsls	r3, r3, #31
 800b418:	d405      	bmi.n	800b426 <_puts_r+0x22>
 800b41a:	89a3      	ldrh	r3, [r4, #12]
 800b41c:	0598      	lsls	r0, r3, #22
 800b41e:	d402      	bmi.n	800b426 <_puts_r+0x22>
 800b420:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b422:	f000 f9a2 	bl	800b76a <__retarget_lock_acquire_recursive>
 800b426:	89a3      	ldrh	r3, [r4, #12]
 800b428:	0719      	lsls	r1, r3, #28
 800b42a:	d502      	bpl.n	800b432 <_puts_r+0x2e>
 800b42c:	6923      	ldr	r3, [r4, #16]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d135      	bne.n	800b49e <_puts_r+0x9a>
 800b432:	4621      	mov	r1, r4
 800b434:	4628      	mov	r0, r5
 800b436:	f000 f8c5 	bl	800b5c4 <__swsetup_r>
 800b43a:	b380      	cbz	r0, 800b49e <_puts_r+0x9a>
 800b43c:	f04f 35ff 	mov.w	r5, #4294967295
 800b440:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b442:	07da      	lsls	r2, r3, #31
 800b444:	d405      	bmi.n	800b452 <_puts_r+0x4e>
 800b446:	89a3      	ldrh	r3, [r4, #12]
 800b448:	059b      	lsls	r3, r3, #22
 800b44a:	d402      	bmi.n	800b452 <_puts_r+0x4e>
 800b44c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b44e:	f000 f98d 	bl	800b76c <__retarget_lock_release_recursive>
 800b452:	4628      	mov	r0, r5
 800b454:	bd70      	pop	{r4, r5, r6, pc}
 800b456:	2b00      	cmp	r3, #0
 800b458:	da04      	bge.n	800b464 <_puts_r+0x60>
 800b45a:	69a2      	ldr	r2, [r4, #24]
 800b45c:	429a      	cmp	r2, r3
 800b45e:	dc17      	bgt.n	800b490 <_puts_r+0x8c>
 800b460:	290a      	cmp	r1, #10
 800b462:	d015      	beq.n	800b490 <_puts_r+0x8c>
 800b464:	6823      	ldr	r3, [r4, #0]
 800b466:	1c5a      	adds	r2, r3, #1
 800b468:	6022      	str	r2, [r4, #0]
 800b46a:	7019      	strb	r1, [r3, #0]
 800b46c:	68a3      	ldr	r3, [r4, #8]
 800b46e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b472:	3b01      	subs	r3, #1
 800b474:	60a3      	str	r3, [r4, #8]
 800b476:	2900      	cmp	r1, #0
 800b478:	d1ed      	bne.n	800b456 <_puts_r+0x52>
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	da11      	bge.n	800b4a2 <_puts_r+0x9e>
 800b47e:	4622      	mov	r2, r4
 800b480:	210a      	movs	r1, #10
 800b482:	4628      	mov	r0, r5
 800b484:	f000 f85f 	bl	800b546 <__swbuf_r>
 800b488:	3001      	adds	r0, #1
 800b48a:	d0d7      	beq.n	800b43c <_puts_r+0x38>
 800b48c:	250a      	movs	r5, #10
 800b48e:	e7d7      	b.n	800b440 <_puts_r+0x3c>
 800b490:	4622      	mov	r2, r4
 800b492:	4628      	mov	r0, r5
 800b494:	f000 f857 	bl	800b546 <__swbuf_r>
 800b498:	3001      	adds	r0, #1
 800b49a:	d1e7      	bne.n	800b46c <_puts_r+0x68>
 800b49c:	e7ce      	b.n	800b43c <_puts_r+0x38>
 800b49e:	3e01      	subs	r6, #1
 800b4a0:	e7e4      	b.n	800b46c <_puts_r+0x68>
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	1c5a      	adds	r2, r3, #1
 800b4a6:	6022      	str	r2, [r4, #0]
 800b4a8:	220a      	movs	r2, #10
 800b4aa:	701a      	strb	r2, [r3, #0]
 800b4ac:	e7ee      	b.n	800b48c <_puts_r+0x88>
	...

0800b4b0 <puts>:
 800b4b0:	4b02      	ldr	r3, [pc, #8]	@ (800b4bc <puts+0xc>)
 800b4b2:	4601      	mov	r1, r0
 800b4b4:	6818      	ldr	r0, [r3, #0]
 800b4b6:	f7ff bfa5 	b.w	800b404 <_puts_r>
 800b4ba:	bf00      	nop
 800b4bc:	20000120 	.word	0x20000120

0800b4c0 <__sread>:
 800b4c0:	b510      	push	{r4, lr}
 800b4c2:	460c      	mov	r4, r1
 800b4c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4c8:	f000 f900 	bl	800b6cc <_read_r>
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	bfab      	itete	ge
 800b4d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b4d2:	89a3      	ldrhlt	r3, [r4, #12]
 800b4d4:	181b      	addge	r3, r3, r0
 800b4d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b4da:	bfac      	ite	ge
 800b4dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b4de:	81a3      	strhlt	r3, [r4, #12]
 800b4e0:	bd10      	pop	{r4, pc}

0800b4e2 <__swrite>:
 800b4e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4e6:	461f      	mov	r7, r3
 800b4e8:	898b      	ldrh	r3, [r1, #12]
 800b4ea:	05db      	lsls	r3, r3, #23
 800b4ec:	4605      	mov	r5, r0
 800b4ee:	460c      	mov	r4, r1
 800b4f0:	4616      	mov	r6, r2
 800b4f2:	d505      	bpl.n	800b500 <__swrite+0x1e>
 800b4f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4f8:	2302      	movs	r3, #2
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	f000 f8d4 	bl	800b6a8 <_lseek_r>
 800b500:	89a3      	ldrh	r3, [r4, #12]
 800b502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b506:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b50a:	81a3      	strh	r3, [r4, #12]
 800b50c:	4632      	mov	r2, r6
 800b50e:	463b      	mov	r3, r7
 800b510:	4628      	mov	r0, r5
 800b512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b516:	f000 b8eb 	b.w	800b6f0 <_write_r>

0800b51a <__sseek>:
 800b51a:	b510      	push	{r4, lr}
 800b51c:	460c      	mov	r4, r1
 800b51e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b522:	f000 f8c1 	bl	800b6a8 <_lseek_r>
 800b526:	1c43      	adds	r3, r0, #1
 800b528:	89a3      	ldrh	r3, [r4, #12]
 800b52a:	bf15      	itete	ne
 800b52c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b52e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b532:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b536:	81a3      	strheq	r3, [r4, #12]
 800b538:	bf18      	it	ne
 800b53a:	81a3      	strhne	r3, [r4, #12]
 800b53c:	bd10      	pop	{r4, pc}

0800b53e <__sclose>:
 800b53e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b542:	f000 b8a1 	b.w	800b688 <_close_r>

0800b546 <__swbuf_r>:
 800b546:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b548:	460e      	mov	r6, r1
 800b54a:	4614      	mov	r4, r2
 800b54c:	4605      	mov	r5, r0
 800b54e:	b118      	cbz	r0, 800b558 <__swbuf_r+0x12>
 800b550:	6a03      	ldr	r3, [r0, #32]
 800b552:	b90b      	cbnz	r3, 800b558 <__swbuf_r+0x12>
 800b554:	f7ff ff20 	bl	800b398 <__sinit>
 800b558:	69a3      	ldr	r3, [r4, #24]
 800b55a:	60a3      	str	r3, [r4, #8]
 800b55c:	89a3      	ldrh	r3, [r4, #12]
 800b55e:	071a      	lsls	r2, r3, #28
 800b560:	d501      	bpl.n	800b566 <__swbuf_r+0x20>
 800b562:	6923      	ldr	r3, [r4, #16]
 800b564:	b943      	cbnz	r3, 800b578 <__swbuf_r+0x32>
 800b566:	4621      	mov	r1, r4
 800b568:	4628      	mov	r0, r5
 800b56a:	f000 f82b 	bl	800b5c4 <__swsetup_r>
 800b56e:	b118      	cbz	r0, 800b578 <__swbuf_r+0x32>
 800b570:	f04f 37ff 	mov.w	r7, #4294967295
 800b574:	4638      	mov	r0, r7
 800b576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b578:	6823      	ldr	r3, [r4, #0]
 800b57a:	6922      	ldr	r2, [r4, #16]
 800b57c:	1a98      	subs	r0, r3, r2
 800b57e:	6963      	ldr	r3, [r4, #20]
 800b580:	b2f6      	uxtb	r6, r6
 800b582:	4283      	cmp	r3, r0
 800b584:	4637      	mov	r7, r6
 800b586:	dc05      	bgt.n	800b594 <__swbuf_r+0x4e>
 800b588:	4621      	mov	r1, r4
 800b58a:	4628      	mov	r0, r5
 800b58c:	f001 fc56 	bl	800ce3c <_fflush_r>
 800b590:	2800      	cmp	r0, #0
 800b592:	d1ed      	bne.n	800b570 <__swbuf_r+0x2a>
 800b594:	68a3      	ldr	r3, [r4, #8]
 800b596:	3b01      	subs	r3, #1
 800b598:	60a3      	str	r3, [r4, #8]
 800b59a:	6823      	ldr	r3, [r4, #0]
 800b59c:	1c5a      	adds	r2, r3, #1
 800b59e:	6022      	str	r2, [r4, #0]
 800b5a0:	701e      	strb	r6, [r3, #0]
 800b5a2:	6962      	ldr	r2, [r4, #20]
 800b5a4:	1c43      	adds	r3, r0, #1
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d004      	beq.n	800b5b4 <__swbuf_r+0x6e>
 800b5aa:	89a3      	ldrh	r3, [r4, #12]
 800b5ac:	07db      	lsls	r3, r3, #31
 800b5ae:	d5e1      	bpl.n	800b574 <__swbuf_r+0x2e>
 800b5b0:	2e0a      	cmp	r6, #10
 800b5b2:	d1df      	bne.n	800b574 <__swbuf_r+0x2e>
 800b5b4:	4621      	mov	r1, r4
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	f001 fc40 	bl	800ce3c <_fflush_r>
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	d0d9      	beq.n	800b574 <__swbuf_r+0x2e>
 800b5c0:	e7d6      	b.n	800b570 <__swbuf_r+0x2a>
	...

0800b5c4 <__swsetup_r>:
 800b5c4:	b538      	push	{r3, r4, r5, lr}
 800b5c6:	4b29      	ldr	r3, [pc, #164]	@ (800b66c <__swsetup_r+0xa8>)
 800b5c8:	4605      	mov	r5, r0
 800b5ca:	6818      	ldr	r0, [r3, #0]
 800b5cc:	460c      	mov	r4, r1
 800b5ce:	b118      	cbz	r0, 800b5d8 <__swsetup_r+0x14>
 800b5d0:	6a03      	ldr	r3, [r0, #32]
 800b5d2:	b90b      	cbnz	r3, 800b5d8 <__swsetup_r+0x14>
 800b5d4:	f7ff fee0 	bl	800b398 <__sinit>
 800b5d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5dc:	0719      	lsls	r1, r3, #28
 800b5de:	d422      	bmi.n	800b626 <__swsetup_r+0x62>
 800b5e0:	06da      	lsls	r2, r3, #27
 800b5e2:	d407      	bmi.n	800b5f4 <__swsetup_r+0x30>
 800b5e4:	2209      	movs	r2, #9
 800b5e6:	602a      	str	r2, [r5, #0]
 800b5e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ec:	81a3      	strh	r3, [r4, #12]
 800b5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f2:	e033      	b.n	800b65c <__swsetup_r+0x98>
 800b5f4:	0758      	lsls	r0, r3, #29
 800b5f6:	d512      	bpl.n	800b61e <__swsetup_r+0x5a>
 800b5f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5fa:	b141      	cbz	r1, 800b60e <__swsetup_r+0x4a>
 800b5fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b600:	4299      	cmp	r1, r3
 800b602:	d002      	beq.n	800b60a <__swsetup_r+0x46>
 800b604:	4628      	mov	r0, r5
 800b606:	f000 ff1b 	bl	800c440 <_free_r>
 800b60a:	2300      	movs	r3, #0
 800b60c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b60e:	89a3      	ldrh	r3, [r4, #12]
 800b610:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b614:	81a3      	strh	r3, [r4, #12]
 800b616:	2300      	movs	r3, #0
 800b618:	6063      	str	r3, [r4, #4]
 800b61a:	6923      	ldr	r3, [r4, #16]
 800b61c:	6023      	str	r3, [r4, #0]
 800b61e:	89a3      	ldrh	r3, [r4, #12]
 800b620:	f043 0308 	orr.w	r3, r3, #8
 800b624:	81a3      	strh	r3, [r4, #12]
 800b626:	6923      	ldr	r3, [r4, #16]
 800b628:	b94b      	cbnz	r3, 800b63e <__swsetup_r+0x7a>
 800b62a:	89a3      	ldrh	r3, [r4, #12]
 800b62c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b634:	d003      	beq.n	800b63e <__swsetup_r+0x7a>
 800b636:	4621      	mov	r1, r4
 800b638:	4628      	mov	r0, r5
 800b63a:	f001 fc4d 	bl	800ced8 <__smakebuf_r>
 800b63e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b642:	f013 0201 	ands.w	r2, r3, #1
 800b646:	d00a      	beq.n	800b65e <__swsetup_r+0x9a>
 800b648:	2200      	movs	r2, #0
 800b64a:	60a2      	str	r2, [r4, #8]
 800b64c:	6962      	ldr	r2, [r4, #20]
 800b64e:	4252      	negs	r2, r2
 800b650:	61a2      	str	r2, [r4, #24]
 800b652:	6922      	ldr	r2, [r4, #16]
 800b654:	b942      	cbnz	r2, 800b668 <__swsetup_r+0xa4>
 800b656:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b65a:	d1c5      	bne.n	800b5e8 <__swsetup_r+0x24>
 800b65c:	bd38      	pop	{r3, r4, r5, pc}
 800b65e:	0799      	lsls	r1, r3, #30
 800b660:	bf58      	it	pl
 800b662:	6962      	ldrpl	r2, [r4, #20]
 800b664:	60a2      	str	r2, [r4, #8]
 800b666:	e7f4      	b.n	800b652 <__swsetup_r+0x8e>
 800b668:	2000      	movs	r0, #0
 800b66a:	e7f7      	b.n	800b65c <__swsetup_r+0x98>
 800b66c:	20000120 	.word	0x20000120

0800b670 <memset>:
 800b670:	4402      	add	r2, r0
 800b672:	4603      	mov	r3, r0
 800b674:	4293      	cmp	r3, r2
 800b676:	d100      	bne.n	800b67a <memset+0xa>
 800b678:	4770      	bx	lr
 800b67a:	f803 1b01 	strb.w	r1, [r3], #1
 800b67e:	e7f9      	b.n	800b674 <memset+0x4>

0800b680 <_localeconv_r>:
 800b680:	4800      	ldr	r0, [pc, #0]	@ (800b684 <_localeconv_r+0x4>)
 800b682:	4770      	bx	lr
 800b684:	20000260 	.word	0x20000260

0800b688 <_close_r>:
 800b688:	b538      	push	{r3, r4, r5, lr}
 800b68a:	4d06      	ldr	r5, [pc, #24]	@ (800b6a4 <_close_r+0x1c>)
 800b68c:	2300      	movs	r3, #0
 800b68e:	4604      	mov	r4, r0
 800b690:	4608      	mov	r0, r1
 800b692:	602b      	str	r3, [r5, #0]
 800b694:	f7f6 fc8a 	bl	8001fac <_close>
 800b698:	1c43      	adds	r3, r0, #1
 800b69a:	d102      	bne.n	800b6a2 <_close_r+0x1a>
 800b69c:	682b      	ldr	r3, [r5, #0]
 800b69e:	b103      	cbz	r3, 800b6a2 <_close_r+0x1a>
 800b6a0:	6023      	str	r3, [r4, #0]
 800b6a2:	bd38      	pop	{r3, r4, r5, pc}
 800b6a4:	20002334 	.word	0x20002334

0800b6a8 <_lseek_r>:
 800b6a8:	b538      	push	{r3, r4, r5, lr}
 800b6aa:	4d07      	ldr	r5, [pc, #28]	@ (800b6c8 <_lseek_r+0x20>)
 800b6ac:	4604      	mov	r4, r0
 800b6ae:	4608      	mov	r0, r1
 800b6b0:	4611      	mov	r1, r2
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	602a      	str	r2, [r5, #0]
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	f7f6 fc9f 	bl	8001ffa <_lseek>
 800b6bc:	1c43      	adds	r3, r0, #1
 800b6be:	d102      	bne.n	800b6c6 <_lseek_r+0x1e>
 800b6c0:	682b      	ldr	r3, [r5, #0]
 800b6c2:	b103      	cbz	r3, 800b6c6 <_lseek_r+0x1e>
 800b6c4:	6023      	str	r3, [r4, #0]
 800b6c6:	bd38      	pop	{r3, r4, r5, pc}
 800b6c8:	20002334 	.word	0x20002334

0800b6cc <_read_r>:
 800b6cc:	b538      	push	{r3, r4, r5, lr}
 800b6ce:	4d07      	ldr	r5, [pc, #28]	@ (800b6ec <_read_r+0x20>)
 800b6d0:	4604      	mov	r4, r0
 800b6d2:	4608      	mov	r0, r1
 800b6d4:	4611      	mov	r1, r2
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	602a      	str	r2, [r5, #0]
 800b6da:	461a      	mov	r2, r3
 800b6dc:	f7f6 fc49 	bl	8001f72 <_read>
 800b6e0:	1c43      	adds	r3, r0, #1
 800b6e2:	d102      	bne.n	800b6ea <_read_r+0x1e>
 800b6e4:	682b      	ldr	r3, [r5, #0]
 800b6e6:	b103      	cbz	r3, 800b6ea <_read_r+0x1e>
 800b6e8:	6023      	str	r3, [r4, #0]
 800b6ea:	bd38      	pop	{r3, r4, r5, pc}
 800b6ec:	20002334 	.word	0x20002334

0800b6f0 <_write_r>:
 800b6f0:	b538      	push	{r3, r4, r5, lr}
 800b6f2:	4d07      	ldr	r5, [pc, #28]	@ (800b710 <_write_r+0x20>)
 800b6f4:	4604      	mov	r4, r0
 800b6f6:	4608      	mov	r0, r1
 800b6f8:	4611      	mov	r1, r2
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	602a      	str	r2, [r5, #0]
 800b6fe:	461a      	mov	r2, r3
 800b700:	f7f5 fbe8 	bl	8000ed4 <_write>
 800b704:	1c43      	adds	r3, r0, #1
 800b706:	d102      	bne.n	800b70e <_write_r+0x1e>
 800b708:	682b      	ldr	r3, [r5, #0]
 800b70a:	b103      	cbz	r3, 800b70e <_write_r+0x1e>
 800b70c:	6023      	str	r3, [r4, #0]
 800b70e:	bd38      	pop	{r3, r4, r5, pc}
 800b710:	20002334 	.word	0x20002334

0800b714 <__errno>:
 800b714:	4b01      	ldr	r3, [pc, #4]	@ (800b71c <__errno+0x8>)
 800b716:	6818      	ldr	r0, [r3, #0]
 800b718:	4770      	bx	lr
 800b71a:	bf00      	nop
 800b71c:	20000120 	.word	0x20000120

0800b720 <__libc_init_array>:
 800b720:	b570      	push	{r4, r5, r6, lr}
 800b722:	4d0d      	ldr	r5, [pc, #52]	@ (800b758 <__libc_init_array+0x38>)
 800b724:	4c0d      	ldr	r4, [pc, #52]	@ (800b75c <__libc_init_array+0x3c>)
 800b726:	1b64      	subs	r4, r4, r5
 800b728:	10a4      	asrs	r4, r4, #2
 800b72a:	2600      	movs	r6, #0
 800b72c:	42a6      	cmp	r6, r4
 800b72e:	d109      	bne.n	800b744 <__libc_init_array+0x24>
 800b730:	4d0b      	ldr	r5, [pc, #44]	@ (800b760 <__libc_init_array+0x40>)
 800b732:	4c0c      	ldr	r4, [pc, #48]	@ (800b764 <__libc_init_array+0x44>)
 800b734:	f001 fe2e 	bl	800d394 <_init>
 800b738:	1b64      	subs	r4, r4, r5
 800b73a:	10a4      	asrs	r4, r4, #2
 800b73c:	2600      	movs	r6, #0
 800b73e:	42a6      	cmp	r6, r4
 800b740:	d105      	bne.n	800b74e <__libc_init_array+0x2e>
 800b742:	bd70      	pop	{r4, r5, r6, pc}
 800b744:	f855 3b04 	ldr.w	r3, [r5], #4
 800b748:	4798      	blx	r3
 800b74a:	3601      	adds	r6, #1
 800b74c:	e7ee      	b.n	800b72c <__libc_init_array+0xc>
 800b74e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b752:	4798      	blx	r3
 800b754:	3601      	adds	r6, #1
 800b756:	e7f2      	b.n	800b73e <__libc_init_array+0x1e>
 800b758:	0800d7bc 	.word	0x0800d7bc
 800b75c:	0800d7bc 	.word	0x0800d7bc
 800b760:	0800d7bc 	.word	0x0800d7bc
 800b764:	0800d7c0 	.word	0x0800d7c0

0800b768 <__retarget_lock_init_recursive>:
 800b768:	4770      	bx	lr

0800b76a <__retarget_lock_acquire_recursive>:
 800b76a:	4770      	bx	lr

0800b76c <__retarget_lock_release_recursive>:
 800b76c:	4770      	bx	lr

0800b76e <memcpy>:
 800b76e:	440a      	add	r2, r1
 800b770:	4291      	cmp	r1, r2
 800b772:	f100 33ff 	add.w	r3, r0, #4294967295
 800b776:	d100      	bne.n	800b77a <memcpy+0xc>
 800b778:	4770      	bx	lr
 800b77a:	b510      	push	{r4, lr}
 800b77c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b780:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b784:	4291      	cmp	r1, r2
 800b786:	d1f9      	bne.n	800b77c <memcpy+0xe>
 800b788:	bd10      	pop	{r4, pc}

0800b78a <quorem>:
 800b78a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b78e:	6903      	ldr	r3, [r0, #16]
 800b790:	690c      	ldr	r4, [r1, #16]
 800b792:	42a3      	cmp	r3, r4
 800b794:	4607      	mov	r7, r0
 800b796:	db7e      	blt.n	800b896 <quorem+0x10c>
 800b798:	3c01      	subs	r4, #1
 800b79a:	f101 0814 	add.w	r8, r1, #20
 800b79e:	00a3      	lsls	r3, r4, #2
 800b7a0:	f100 0514 	add.w	r5, r0, #20
 800b7a4:	9300      	str	r3, [sp, #0]
 800b7a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b7aa:	9301      	str	r3, [sp, #4]
 800b7ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b7b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b7b4:	3301      	adds	r3, #1
 800b7b6:	429a      	cmp	r2, r3
 800b7b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b7bc:	fbb2 f6f3 	udiv	r6, r2, r3
 800b7c0:	d32e      	bcc.n	800b820 <quorem+0x96>
 800b7c2:	f04f 0a00 	mov.w	sl, #0
 800b7c6:	46c4      	mov	ip, r8
 800b7c8:	46ae      	mov	lr, r5
 800b7ca:	46d3      	mov	fp, sl
 800b7cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b7d0:	b298      	uxth	r0, r3
 800b7d2:	fb06 a000 	mla	r0, r6, r0, sl
 800b7d6:	0c02      	lsrs	r2, r0, #16
 800b7d8:	0c1b      	lsrs	r3, r3, #16
 800b7da:	fb06 2303 	mla	r3, r6, r3, r2
 800b7de:	f8de 2000 	ldr.w	r2, [lr]
 800b7e2:	b280      	uxth	r0, r0
 800b7e4:	b292      	uxth	r2, r2
 800b7e6:	1a12      	subs	r2, r2, r0
 800b7e8:	445a      	add	r2, fp
 800b7ea:	f8de 0000 	ldr.w	r0, [lr]
 800b7ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7f2:	b29b      	uxth	r3, r3
 800b7f4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b7f8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b7fc:	b292      	uxth	r2, r2
 800b7fe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b802:	45e1      	cmp	r9, ip
 800b804:	f84e 2b04 	str.w	r2, [lr], #4
 800b808:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b80c:	d2de      	bcs.n	800b7cc <quorem+0x42>
 800b80e:	9b00      	ldr	r3, [sp, #0]
 800b810:	58eb      	ldr	r3, [r5, r3]
 800b812:	b92b      	cbnz	r3, 800b820 <quorem+0x96>
 800b814:	9b01      	ldr	r3, [sp, #4]
 800b816:	3b04      	subs	r3, #4
 800b818:	429d      	cmp	r5, r3
 800b81a:	461a      	mov	r2, r3
 800b81c:	d32f      	bcc.n	800b87e <quorem+0xf4>
 800b81e:	613c      	str	r4, [r7, #16]
 800b820:	4638      	mov	r0, r7
 800b822:	f001 f97f 	bl	800cb24 <__mcmp>
 800b826:	2800      	cmp	r0, #0
 800b828:	db25      	blt.n	800b876 <quorem+0xec>
 800b82a:	4629      	mov	r1, r5
 800b82c:	2000      	movs	r0, #0
 800b82e:	f858 2b04 	ldr.w	r2, [r8], #4
 800b832:	f8d1 c000 	ldr.w	ip, [r1]
 800b836:	fa1f fe82 	uxth.w	lr, r2
 800b83a:	fa1f f38c 	uxth.w	r3, ip
 800b83e:	eba3 030e 	sub.w	r3, r3, lr
 800b842:	4403      	add	r3, r0
 800b844:	0c12      	lsrs	r2, r2, #16
 800b846:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b84a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b84e:	b29b      	uxth	r3, r3
 800b850:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b854:	45c1      	cmp	r9, r8
 800b856:	f841 3b04 	str.w	r3, [r1], #4
 800b85a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b85e:	d2e6      	bcs.n	800b82e <quorem+0xa4>
 800b860:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b864:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b868:	b922      	cbnz	r2, 800b874 <quorem+0xea>
 800b86a:	3b04      	subs	r3, #4
 800b86c:	429d      	cmp	r5, r3
 800b86e:	461a      	mov	r2, r3
 800b870:	d30b      	bcc.n	800b88a <quorem+0x100>
 800b872:	613c      	str	r4, [r7, #16]
 800b874:	3601      	adds	r6, #1
 800b876:	4630      	mov	r0, r6
 800b878:	b003      	add	sp, #12
 800b87a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b87e:	6812      	ldr	r2, [r2, #0]
 800b880:	3b04      	subs	r3, #4
 800b882:	2a00      	cmp	r2, #0
 800b884:	d1cb      	bne.n	800b81e <quorem+0x94>
 800b886:	3c01      	subs	r4, #1
 800b888:	e7c6      	b.n	800b818 <quorem+0x8e>
 800b88a:	6812      	ldr	r2, [r2, #0]
 800b88c:	3b04      	subs	r3, #4
 800b88e:	2a00      	cmp	r2, #0
 800b890:	d1ef      	bne.n	800b872 <quorem+0xe8>
 800b892:	3c01      	subs	r4, #1
 800b894:	e7ea      	b.n	800b86c <quorem+0xe2>
 800b896:	2000      	movs	r0, #0
 800b898:	e7ee      	b.n	800b878 <quorem+0xee>
 800b89a:	0000      	movs	r0, r0
 800b89c:	0000      	movs	r0, r0
	...

0800b8a0 <_dtoa_r>:
 800b8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8a4:	69c7      	ldr	r7, [r0, #28]
 800b8a6:	b097      	sub	sp, #92	@ 0x5c
 800b8a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b8ac:	ec55 4b10 	vmov	r4, r5, d0
 800b8b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b8b2:	9107      	str	r1, [sp, #28]
 800b8b4:	4681      	mov	r9, r0
 800b8b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b8b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b8ba:	b97f      	cbnz	r7, 800b8dc <_dtoa_r+0x3c>
 800b8bc:	2010      	movs	r0, #16
 800b8be:	f000 fe09 	bl	800c4d4 <malloc>
 800b8c2:	4602      	mov	r2, r0
 800b8c4:	f8c9 001c 	str.w	r0, [r9, #28]
 800b8c8:	b920      	cbnz	r0, 800b8d4 <_dtoa_r+0x34>
 800b8ca:	4ba9      	ldr	r3, [pc, #676]	@ (800bb70 <_dtoa_r+0x2d0>)
 800b8cc:	21ef      	movs	r1, #239	@ 0xef
 800b8ce:	48a9      	ldr	r0, [pc, #676]	@ (800bb74 <_dtoa_r+0x2d4>)
 800b8d0:	f001 fb70 	bl	800cfb4 <__assert_func>
 800b8d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b8d8:	6007      	str	r7, [r0, #0]
 800b8da:	60c7      	str	r7, [r0, #12]
 800b8dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8e0:	6819      	ldr	r1, [r3, #0]
 800b8e2:	b159      	cbz	r1, 800b8fc <_dtoa_r+0x5c>
 800b8e4:	685a      	ldr	r2, [r3, #4]
 800b8e6:	604a      	str	r2, [r1, #4]
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	4093      	lsls	r3, r2
 800b8ec:	608b      	str	r3, [r1, #8]
 800b8ee:	4648      	mov	r0, r9
 800b8f0:	f000 fee6 	bl	800c6c0 <_Bfree>
 800b8f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	601a      	str	r2, [r3, #0]
 800b8fc:	1e2b      	subs	r3, r5, #0
 800b8fe:	bfb9      	ittee	lt
 800b900:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b904:	9305      	strlt	r3, [sp, #20]
 800b906:	2300      	movge	r3, #0
 800b908:	6033      	strge	r3, [r6, #0]
 800b90a:	9f05      	ldr	r7, [sp, #20]
 800b90c:	4b9a      	ldr	r3, [pc, #616]	@ (800bb78 <_dtoa_r+0x2d8>)
 800b90e:	bfbc      	itt	lt
 800b910:	2201      	movlt	r2, #1
 800b912:	6032      	strlt	r2, [r6, #0]
 800b914:	43bb      	bics	r3, r7
 800b916:	d112      	bne.n	800b93e <_dtoa_r+0x9e>
 800b918:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b91a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b91e:	6013      	str	r3, [r2, #0]
 800b920:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b924:	4323      	orrs	r3, r4
 800b926:	f000 855a 	beq.w	800c3de <_dtoa_r+0xb3e>
 800b92a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b92c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bb8c <_dtoa_r+0x2ec>
 800b930:	2b00      	cmp	r3, #0
 800b932:	f000 855c 	beq.w	800c3ee <_dtoa_r+0xb4e>
 800b936:	f10a 0303 	add.w	r3, sl, #3
 800b93a:	f000 bd56 	b.w	800c3ea <_dtoa_r+0xb4a>
 800b93e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b942:	2200      	movs	r2, #0
 800b944:	ec51 0b17 	vmov	r0, r1, d7
 800b948:	2300      	movs	r3, #0
 800b94a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b94e:	f7f5 f8bb 	bl	8000ac8 <__aeabi_dcmpeq>
 800b952:	4680      	mov	r8, r0
 800b954:	b158      	cbz	r0, 800b96e <_dtoa_r+0xce>
 800b956:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b958:	2301      	movs	r3, #1
 800b95a:	6013      	str	r3, [r2, #0]
 800b95c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b95e:	b113      	cbz	r3, 800b966 <_dtoa_r+0xc6>
 800b960:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b962:	4b86      	ldr	r3, [pc, #536]	@ (800bb7c <_dtoa_r+0x2dc>)
 800b964:	6013      	str	r3, [r2, #0]
 800b966:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bb90 <_dtoa_r+0x2f0>
 800b96a:	f000 bd40 	b.w	800c3ee <_dtoa_r+0xb4e>
 800b96e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b972:	aa14      	add	r2, sp, #80	@ 0x50
 800b974:	a915      	add	r1, sp, #84	@ 0x54
 800b976:	4648      	mov	r0, r9
 800b978:	f001 f984 	bl	800cc84 <__d2b>
 800b97c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b980:	9002      	str	r0, [sp, #8]
 800b982:	2e00      	cmp	r6, #0
 800b984:	d078      	beq.n	800ba78 <_dtoa_r+0x1d8>
 800b986:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b988:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b98c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b990:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b994:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b998:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b99c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	4b76      	ldr	r3, [pc, #472]	@ (800bb80 <_dtoa_r+0x2e0>)
 800b9a6:	f7f4 fc6f 	bl	8000288 <__aeabi_dsub>
 800b9aa:	a36b      	add	r3, pc, #428	@ (adr r3, 800bb58 <_dtoa_r+0x2b8>)
 800b9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b0:	f7f4 fe22 	bl	80005f8 <__aeabi_dmul>
 800b9b4:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb60 <_dtoa_r+0x2c0>)
 800b9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ba:	f7f4 fc67 	bl	800028c <__adddf3>
 800b9be:	4604      	mov	r4, r0
 800b9c0:	4630      	mov	r0, r6
 800b9c2:	460d      	mov	r5, r1
 800b9c4:	f7f4 fdae 	bl	8000524 <__aeabi_i2d>
 800b9c8:	a367      	add	r3, pc, #412	@ (adr r3, 800bb68 <_dtoa_r+0x2c8>)
 800b9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ce:	f7f4 fe13 	bl	80005f8 <__aeabi_dmul>
 800b9d2:	4602      	mov	r2, r0
 800b9d4:	460b      	mov	r3, r1
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	4629      	mov	r1, r5
 800b9da:	f7f4 fc57 	bl	800028c <__adddf3>
 800b9de:	4604      	mov	r4, r0
 800b9e0:	460d      	mov	r5, r1
 800b9e2:	f7f5 f8b9 	bl	8000b58 <__aeabi_d2iz>
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	4607      	mov	r7, r0
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	4629      	mov	r1, r5
 800b9f0:	f7f5 f874 	bl	8000adc <__aeabi_dcmplt>
 800b9f4:	b140      	cbz	r0, 800ba08 <_dtoa_r+0x168>
 800b9f6:	4638      	mov	r0, r7
 800b9f8:	f7f4 fd94 	bl	8000524 <__aeabi_i2d>
 800b9fc:	4622      	mov	r2, r4
 800b9fe:	462b      	mov	r3, r5
 800ba00:	f7f5 f862 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba04:	b900      	cbnz	r0, 800ba08 <_dtoa_r+0x168>
 800ba06:	3f01      	subs	r7, #1
 800ba08:	2f16      	cmp	r7, #22
 800ba0a:	d852      	bhi.n	800bab2 <_dtoa_r+0x212>
 800ba0c:	4b5d      	ldr	r3, [pc, #372]	@ (800bb84 <_dtoa_r+0x2e4>)
 800ba0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba1a:	f7f5 f85f 	bl	8000adc <__aeabi_dcmplt>
 800ba1e:	2800      	cmp	r0, #0
 800ba20:	d049      	beq.n	800bab6 <_dtoa_r+0x216>
 800ba22:	3f01      	subs	r7, #1
 800ba24:	2300      	movs	r3, #0
 800ba26:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba2a:	1b9b      	subs	r3, r3, r6
 800ba2c:	1e5a      	subs	r2, r3, #1
 800ba2e:	bf45      	ittet	mi
 800ba30:	f1c3 0301 	rsbmi	r3, r3, #1
 800ba34:	9300      	strmi	r3, [sp, #0]
 800ba36:	2300      	movpl	r3, #0
 800ba38:	2300      	movmi	r3, #0
 800ba3a:	9206      	str	r2, [sp, #24]
 800ba3c:	bf54      	ite	pl
 800ba3e:	9300      	strpl	r3, [sp, #0]
 800ba40:	9306      	strmi	r3, [sp, #24]
 800ba42:	2f00      	cmp	r7, #0
 800ba44:	db39      	blt.n	800baba <_dtoa_r+0x21a>
 800ba46:	9b06      	ldr	r3, [sp, #24]
 800ba48:	970d      	str	r7, [sp, #52]	@ 0x34
 800ba4a:	443b      	add	r3, r7
 800ba4c:	9306      	str	r3, [sp, #24]
 800ba4e:	2300      	movs	r3, #0
 800ba50:	9308      	str	r3, [sp, #32]
 800ba52:	9b07      	ldr	r3, [sp, #28]
 800ba54:	2b09      	cmp	r3, #9
 800ba56:	d863      	bhi.n	800bb20 <_dtoa_r+0x280>
 800ba58:	2b05      	cmp	r3, #5
 800ba5a:	bfc4      	itt	gt
 800ba5c:	3b04      	subgt	r3, #4
 800ba5e:	9307      	strgt	r3, [sp, #28]
 800ba60:	9b07      	ldr	r3, [sp, #28]
 800ba62:	f1a3 0302 	sub.w	r3, r3, #2
 800ba66:	bfcc      	ite	gt
 800ba68:	2400      	movgt	r4, #0
 800ba6a:	2401      	movle	r4, #1
 800ba6c:	2b03      	cmp	r3, #3
 800ba6e:	d863      	bhi.n	800bb38 <_dtoa_r+0x298>
 800ba70:	e8df f003 	tbb	[pc, r3]
 800ba74:	2b375452 	.word	0x2b375452
 800ba78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ba7c:	441e      	add	r6, r3
 800ba7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba82:	2b20      	cmp	r3, #32
 800ba84:	bfc1      	itttt	gt
 800ba86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba8a:	409f      	lslgt	r7, r3
 800ba8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba90:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ba94:	bfd6      	itet	le
 800ba96:	f1c3 0320 	rsble	r3, r3, #32
 800ba9a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ba9e:	fa04 f003 	lslle.w	r0, r4, r3
 800baa2:	f7f4 fd2f 	bl	8000504 <__aeabi_ui2d>
 800baa6:	2201      	movs	r2, #1
 800baa8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800baac:	3e01      	subs	r6, #1
 800baae:	9212      	str	r2, [sp, #72]	@ 0x48
 800bab0:	e776      	b.n	800b9a0 <_dtoa_r+0x100>
 800bab2:	2301      	movs	r3, #1
 800bab4:	e7b7      	b.n	800ba26 <_dtoa_r+0x186>
 800bab6:	9010      	str	r0, [sp, #64]	@ 0x40
 800bab8:	e7b6      	b.n	800ba28 <_dtoa_r+0x188>
 800baba:	9b00      	ldr	r3, [sp, #0]
 800babc:	1bdb      	subs	r3, r3, r7
 800babe:	9300      	str	r3, [sp, #0]
 800bac0:	427b      	negs	r3, r7
 800bac2:	9308      	str	r3, [sp, #32]
 800bac4:	2300      	movs	r3, #0
 800bac6:	930d      	str	r3, [sp, #52]	@ 0x34
 800bac8:	e7c3      	b.n	800ba52 <_dtoa_r+0x1b2>
 800baca:	2301      	movs	r3, #1
 800bacc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bace:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bad0:	eb07 0b03 	add.w	fp, r7, r3
 800bad4:	f10b 0301 	add.w	r3, fp, #1
 800bad8:	2b01      	cmp	r3, #1
 800bada:	9303      	str	r3, [sp, #12]
 800badc:	bfb8      	it	lt
 800bade:	2301      	movlt	r3, #1
 800bae0:	e006      	b.n	800baf0 <_dtoa_r+0x250>
 800bae2:	2301      	movs	r3, #1
 800bae4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bae6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bae8:	2b00      	cmp	r3, #0
 800baea:	dd28      	ble.n	800bb3e <_dtoa_r+0x29e>
 800baec:	469b      	mov	fp, r3
 800baee:	9303      	str	r3, [sp, #12]
 800baf0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800baf4:	2100      	movs	r1, #0
 800baf6:	2204      	movs	r2, #4
 800baf8:	f102 0514 	add.w	r5, r2, #20
 800bafc:	429d      	cmp	r5, r3
 800bafe:	d926      	bls.n	800bb4e <_dtoa_r+0x2ae>
 800bb00:	6041      	str	r1, [r0, #4]
 800bb02:	4648      	mov	r0, r9
 800bb04:	f000 fd9c 	bl	800c640 <_Balloc>
 800bb08:	4682      	mov	sl, r0
 800bb0a:	2800      	cmp	r0, #0
 800bb0c:	d142      	bne.n	800bb94 <_dtoa_r+0x2f4>
 800bb0e:	4b1e      	ldr	r3, [pc, #120]	@ (800bb88 <_dtoa_r+0x2e8>)
 800bb10:	4602      	mov	r2, r0
 800bb12:	f240 11af 	movw	r1, #431	@ 0x1af
 800bb16:	e6da      	b.n	800b8ce <_dtoa_r+0x2e>
 800bb18:	2300      	movs	r3, #0
 800bb1a:	e7e3      	b.n	800bae4 <_dtoa_r+0x244>
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	e7d5      	b.n	800bacc <_dtoa_r+0x22c>
 800bb20:	2401      	movs	r4, #1
 800bb22:	2300      	movs	r3, #0
 800bb24:	9307      	str	r3, [sp, #28]
 800bb26:	9409      	str	r4, [sp, #36]	@ 0x24
 800bb28:	f04f 3bff 	mov.w	fp, #4294967295
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb32:	2312      	movs	r3, #18
 800bb34:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb36:	e7db      	b.n	800baf0 <_dtoa_r+0x250>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb3c:	e7f4      	b.n	800bb28 <_dtoa_r+0x288>
 800bb3e:	f04f 0b01 	mov.w	fp, #1
 800bb42:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb46:	465b      	mov	r3, fp
 800bb48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bb4c:	e7d0      	b.n	800baf0 <_dtoa_r+0x250>
 800bb4e:	3101      	adds	r1, #1
 800bb50:	0052      	lsls	r2, r2, #1
 800bb52:	e7d1      	b.n	800baf8 <_dtoa_r+0x258>
 800bb54:	f3af 8000 	nop.w
 800bb58:	636f4361 	.word	0x636f4361
 800bb5c:	3fd287a7 	.word	0x3fd287a7
 800bb60:	8b60c8b3 	.word	0x8b60c8b3
 800bb64:	3fc68a28 	.word	0x3fc68a28
 800bb68:	509f79fb 	.word	0x509f79fb
 800bb6c:	3fd34413 	.word	0x3fd34413
 800bb70:	0800d481 	.word	0x0800d481
 800bb74:	0800d498 	.word	0x0800d498
 800bb78:	7ff00000 	.word	0x7ff00000
 800bb7c:	0800d451 	.word	0x0800d451
 800bb80:	3ff80000 	.word	0x3ff80000
 800bb84:	0800d5e8 	.word	0x0800d5e8
 800bb88:	0800d4f0 	.word	0x0800d4f0
 800bb8c:	0800d47d 	.word	0x0800d47d
 800bb90:	0800d450 	.word	0x0800d450
 800bb94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb98:	6018      	str	r0, [r3, #0]
 800bb9a:	9b03      	ldr	r3, [sp, #12]
 800bb9c:	2b0e      	cmp	r3, #14
 800bb9e:	f200 80a1 	bhi.w	800bce4 <_dtoa_r+0x444>
 800bba2:	2c00      	cmp	r4, #0
 800bba4:	f000 809e 	beq.w	800bce4 <_dtoa_r+0x444>
 800bba8:	2f00      	cmp	r7, #0
 800bbaa:	dd33      	ble.n	800bc14 <_dtoa_r+0x374>
 800bbac:	4b9c      	ldr	r3, [pc, #624]	@ (800be20 <_dtoa_r+0x580>)
 800bbae:	f007 020f 	and.w	r2, r7, #15
 800bbb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbb6:	ed93 7b00 	vldr	d7, [r3]
 800bbba:	05f8      	lsls	r0, r7, #23
 800bbbc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bbc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bbc4:	d516      	bpl.n	800bbf4 <_dtoa_r+0x354>
 800bbc6:	4b97      	ldr	r3, [pc, #604]	@ (800be24 <_dtoa_r+0x584>)
 800bbc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bbd0:	f7f4 fe3c 	bl	800084c <__aeabi_ddiv>
 800bbd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbd8:	f004 040f 	and.w	r4, r4, #15
 800bbdc:	2603      	movs	r6, #3
 800bbde:	4d91      	ldr	r5, [pc, #580]	@ (800be24 <_dtoa_r+0x584>)
 800bbe0:	b954      	cbnz	r4, 800bbf8 <_dtoa_r+0x358>
 800bbe2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bbe6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbea:	f7f4 fe2f 	bl	800084c <__aeabi_ddiv>
 800bbee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbf2:	e028      	b.n	800bc46 <_dtoa_r+0x3a6>
 800bbf4:	2602      	movs	r6, #2
 800bbf6:	e7f2      	b.n	800bbde <_dtoa_r+0x33e>
 800bbf8:	07e1      	lsls	r1, r4, #31
 800bbfa:	d508      	bpl.n	800bc0e <_dtoa_r+0x36e>
 800bbfc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bc00:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc04:	f7f4 fcf8 	bl	80005f8 <__aeabi_dmul>
 800bc08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bc0c:	3601      	adds	r6, #1
 800bc0e:	1064      	asrs	r4, r4, #1
 800bc10:	3508      	adds	r5, #8
 800bc12:	e7e5      	b.n	800bbe0 <_dtoa_r+0x340>
 800bc14:	f000 80af 	beq.w	800bd76 <_dtoa_r+0x4d6>
 800bc18:	427c      	negs	r4, r7
 800bc1a:	4b81      	ldr	r3, [pc, #516]	@ (800be20 <_dtoa_r+0x580>)
 800bc1c:	4d81      	ldr	r5, [pc, #516]	@ (800be24 <_dtoa_r+0x584>)
 800bc1e:	f004 020f 	and.w	r2, r4, #15
 800bc22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc2e:	f7f4 fce3 	bl	80005f8 <__aeabi_dmul>
 800bc32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc36:	1124      	asrs	r4, r4, #4
 800bc38:	2300      	movs	r3, #0
 800bc3a:	2602      	movs	r6, #2
 800bc3c:	2c00      	cmp	r4, #0
 800bc3e:	f040 808f 	bne.w	800bd60 <_dtoa_r+0x4c0>
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d1d3      	bne.n	800bbee <_dtoa_r+0x34e>
 800bc46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	f000 8094 	beq.w	800bd7a <_dtoa_r+0x4da>
 800bc52:	4b75      	ldr	r3, [pc, #468]	@ (800be28 <_dtoa_r+0x588>)
 800bc54:	2200      	movs	r2, #0
 800bc56:	4620      	mov	r0, r4
 800bc58:	4629      	mov	r1, r5
 800bc5a:	f7f4 ff3f 	bl	8000adc <__aeabi_dcmplt>
 800bc5e:	2800      	cmp	r0, #0
 800bc60:	f000 808b 	beq.w	800bd7a <_dtoa_r+0x4da>
 800bc64:	9b03      	ldr	r3, [sp, #12]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	f000 8087 	beq.w	800bd7a <_dtoa_r+0x4da>
 800bc6c:	f1bb 0f00 	cmp.w	fp, #0
 800bc70:	dd34      	ble.n	800bcdc <_dtoa_r+0x43c>
 800bc72:	4620      	mov	r0, r4
 800bc74:	4b6d      	ldr	r3, [pc, #436]	@ (800be2c <_dtoa_r+0x58c>)
 800bc76:	2200      	movs	r2, #0
 800bc78:	4629      	mov	r1, r5
 800bc7a:	f7f4 fcbd 	bl	80005f8 <__aeabi_dmul>
 800bc7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc82:	f107 38ff 	add.w	r8, r7, #4294967295
 800bc86:	3601      	adds	r6, #1
 800bc88:	465c      	mov	r4, fp
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	f7f4 fc4a 	bl	8000524 <__aeabi_i2d>
 800bc90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc94:	f7f4 fcb0 	bl	80005f8 <__aeabi_dmul>
 800bc98:	4b65      	ldr	r3, [pc, #404]	@ (800be30 <_dtoa_r+0x590>)
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	f7f4 faf6 	bl	800028c <__adddf3>
 800bca0:	4605      	mov	r5, r0
 800bca2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bca6:	2c00      	cmp	r4, #0
 800bca8:	d16a      	bne.n	800bd80 <_dtoa_r+0x4e0>
 800bcaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcae:	4b61      	ldr	r3, [pc, #388]	@ (800be34 <_dtoa_r+0x594>)
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	f7f4 fae9 	bl	8000288 <__aeabi_dsub>
 800bcb6:	4602      	mov	r2, r0
 800bcb8:	460b      	mov	r3, r1
 800bcba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bcbe:	462a      	mov	r2, r5
 800bcc0:	4633      	mov	r3, r6
 800bcc2:	f7f4 ff29 	bl	8000b18 <__aeabi_dcmpgt>
 800bcc6:	2800      	cmp	r0, #0
 800bcc8:	f040 8298 	bne.w	800c1fc <_dtoa_r+0x95c>
 800bccc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcd0:	462a      	mov	r2, r5
 800bcd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bcd6:	f7f4 ff01 	bl	8000adc <__aeabi_dcmplt>
 800bcda:	bb38      	cbnz	r0, 800bd2c <_dtoa_r+0x48c>
 800bcdc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bce0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bce4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	f2c0 8157 	blt.w	800bf9a <_dtoa_r+0x6fa>
 800bcec:	2f0e      	cmp	r7, #14
 800bcee:	f300 8154 	bgt.w	800bf9a <_dtoa_r+0x6fa>
 800bcf2:	4b4b      	ldr	r3, [pc, #300]	@ (800be20 <_dtoa_r+0x580>)
 800bcf4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bcf8:	ed93 7b00 	vldr	d7, [r3]
 800bcfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	ed8d 7b00 	vstr	d7, [sp]
 800bd04:	f280 80e5 	bge.w	800bed2 <_dtoa_r+0x632>
 800bd08:	9b03      	ldr	r3, [sp, #12]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	f300 80e1 	bgt.w	800bed2 <_dtoa_r+0x632>
 800bd10:	d10c      	bne.n	800bd2c <_dtoa_r+0x48c>
 800bd12:	4b48      	ldr	r3, [pc, #288]	@ (800be34 <_dtoa_r+0x594>)
 800bd14:	2200      	movs	r2, #0
 800bd16:	ec51 0b17 	vmov	r0, r1, d7
 800bd1a:	f7f4 fc6d 	bl	80005f8 <__aeabi_dmul>
 800bd1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd22:	f7f4 feef 	bl	8000b04 <__aeabi_dcmpge>
 800bd26:	2800      	cmp	r0, #0
 800bd28:	f000 8266 	beq.w	800c1f8 <_dtoa_r+0x958>
 800bd2c:	2400      	movs	r4, #0
 800bd2e:	4625      	mov	r5, r4
 800bd30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd32:	4656      	mov	r6, sl
 800bd34:	ea6f 0803 	mvn.w	r8, r3
 800bd38:	2700      	movs	r7, #0
 800bd3a:	4621      	mov	r1, r4
 800bd3c:	4648      	mov	r0, r9
 800bd3e:	f000 fcbf 	bl	800c6c0 <_Bfree>
 800bd42:	2d00      	cmp	r5, #0
 800bd44:	f000 80bd 	beq.w	800bec2 <_dtoa_r+0x622>
 800bd48:	b12f      	cbz	r7, 800bd56 <_dtoa_r+0x4b6>
 800bd4a:	42af      	cmp	r7, r5
 800bd4c:	d003      	beq.n	800bd56 <_dtoa_r+0x4b6>
 800bd4e:	4639      	mov	r1, r7
 800bd50:	4648      	mov	r0, r9
 800bd52:	f000 fcb5 	bl	800c6c0 <_Bfree>
 800bd56:	4629      	mov	r1, r5
 800bd58:	4648      	mov	r0, r9
 800bd5a:	f000 fcb1 	bl	800c6c0 <_Bfree>
 800bd5e:	e0b0      	b.n	800bec2 <_dtoa_r+0x622>
 800bd60:	07e2      	lsls	r2, r4, #31
 800bd62:	d505      	bpl.n	800bd70 <_dtoa_r+0x4d0>
 800bd64:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd68:	f7f4 fc46 	bl	80005f8 <__aeabi_dmul>
 800bd6c:	3601      	adds	r6, #1
 800bd6e:	2301      	movs	r3, #1
 800bd70:	1064      	asrs	r4, r4, #1
 800bd72:	3508      	adds	r5, #8
 800bd74:	e762      	b.n	800bc3c <_dtoa_r+0x39c>
 800bd76:	2602      	movs	r6, #2
 800bd78:	e765      	b.n	800bc46 <_dtoa_r+0x3a6>
 800bd7a:	9c03      	ldr	r4, [sp, #12]
 800bd7c:	46b8      	mov	r8, r7
 800bd7e:	e784      	b.n	800bc8a <_dtoa_r+0x3ea>
 800bd80:	4b27      	ldr	r3, [pc, #156]	@ (800be20 <_dtoa_r+0x580>)
 800bd82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd8c:	4454      	add	r4, sl
 800bd8e:	2900      	cmp	r1, #0
 800bd90:	d054      	beq.n	800be3c <_dtoa_r+0x59c>
 800bd92:	4929      	ldr	r1, [pc, #164]	@ (800be38 <_dtoa_r+0x598>)
 800bd94:	2000      	movs	r0, #0
 800bd96:	f7f4 fd59 	bl	800084c <__aeabi_ddiv>
 800bd9a:	4633      	mov	r3, r6
 800bd9c:	462a      	mov	r2, r5
 800bd9e:	f7f4 fa73 	bl	8000288 <__aeabi_dsub>
 800bda2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bda6:	4656      	mov	r6, sl
 800bda8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdac:	f7f4 fed4 	bl	8000b58 <__aeabi_d2iz>
 800bdb0:	4605      	mov	r5, r0
 800bdb2:	f7f4 fbb7 	bl	8000524 <__aeabi_i2d>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	460b      	mov	r3, r1
 800bdba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdbe:	f7f4 fa63 	bl	8000288 <__aeabi_dsub>
 800bdc2:	3530      	adds	r5, #48	@ 0x30
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bdcc:	f806 5b01 	strb.w	r5, [r6], #1
 800bdd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bdd4:	f7f4 fe82 	bl	8000adc <__aeabi_dcmplt>
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	d172      	bne.n	800bec2 <_dtoa_r+0x622>
 800bddc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bde0:	4911      	ldr	r1, [pc, #68]	@ (800be28 <_dtoa_r+0x588>)
 800bde2:	2000      	movs	r0, #0
 800bde4:	f7f4 fa50 	bl	8000288 <__aeabi_dsub>
 800bde8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bdec:	f7f4 fe76 	bl	8000adc <__aeabi_dcmplt>
 800bdf0:	2800      	cmp	r0, #0
 800bdf2:	f040 80b4 	bne.w	800bf5e <_dtoa_r+0x6be>
 800bdf6:	42a6      	cmp	r6, r4
 800bdf8:	f43f af70 	beq.w	800bcdc <_dtoa_r+0x43c>
 800bdfc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be00:	4b0a      	ldr	r3, [pc, #40]	@ (800be2c <_dtoa_r+0x58c>)
 800be02:	2200      	movs	r2, #0
 800be04:	f7f4 fbf8 	bl	80005f8 <__aeabi_dmul>
 800be08:	4b08      	ldr	r3, [pc, #32]	@ (800be2c <_dtoa_r+0x58c>)
 800be0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be0e:	2200      	movs	r2, #0
 800be10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be14:	f7f4 fbf0 	bl	80005f8 <__aeabi_dmul>
 800be18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be1c:	e7c4      	b.n	800bda8 <_dtoa_r+0x508>
 800be1e:	bf00      	nop
 800be20:	0800d5e8 	.word	0x0800d5e8
 800be24:	0800d5c0 	.word	0x0800d5c0
 800be28:	3ff00000 	.word	0x3ff00000
 800be2c:	40240000 	.word	0x40240000
 800be30:	401c0000 	.word	0x401c0000
 800be34:	40140000 	.word	0x40140000
 800be38:	3fe00000 	.word	0x3fe00000
 800be3c:	4631      	mov	r1, r6
 800be3e:	4628      	mov	r0, r5
 800be40:	f7f4 fbda 	bl	80005f8 <__aeabi_dmul>
 800be44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be48:	9413      	str	r4, [sp, #76]	@ 0x4c
 800be4a:	4656      	mov	r6, sl
 800be4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be50:	f7f4 fe82 	bl	8000b58 <__aeabi_d2iz>
 800be54:	4605      	mov	r5, r0
 800be56:	f7f4 fb65 	bl	8000524 <__aeabi_i2d>
 800be5a:	4602      	mov	r2, r0
 800be5c:	460b      	mov	r3, r1
 800be5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be62:	f7f4 fa11 	bl	8000288 <__aeabi_dsub>
 800be66:	3530      	adds	r5, #48	@ 0x30
 800be68:	f806 5b01 	strb.w	r5, [r6], #1
 800be6c:	4602      	mov	r2, r0
 800be6e:	460b      	mov	r3, r1
 800be70:	42a6      	cmp	r6, r4
 800be72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be76:	f04f 0200 	mov.w	r2, #0
 800be7a:	d124      	bne.n	800bec6 <_dtoa_r+0x626>
 800be7c:	4baf      	ldr	r3, [pc, #700]	@ (800c13c <_dtoa_r+0x89c>)
 800be7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be82:	f7f4 fa03 	bl	800028c <__adddf3>
 800be86:	4602      	mov	r2, r0
 800be88:	460b      	mov	r3, r1
 800be8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be8e:	f7f4 fe43 	bl	8000b18 <__aeabi_dcmpgt>
 800be92:	2800      	cmp	r0, #0
 800be94:	d163      	bne.n	800bf5e <_dtoa_r+0x6be>
 800be96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be9a:	49a8      	ldr	r1, [pc, #672]	@ (800c13c <_dtoa_r+0x89c>)
 800be9c:	2000      	movs	r0, #0
 800be9e:	f7f4 f9f3 	bl	8000288 <__aeabi_dsub>
 800bea2:	4602      	mov	r2, r0
 800bea4:	460b      	mov	r3, r1
 800bea6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800beaa:	f7f4 fe17 	bl	8000adc <__aeabi_dcmplt>
 800beae:	2800      	cmp	r0, #0
 800beb0:	f43f af14 	beq.w	800bcdc <_dtoa_r+0x43c>
 800beb4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800beb6:	1e73      	subs	r3, r6, #1
 800beb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800beba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bebe:	2b30      	cmp	r3, #48	@ 0x30
 800bec0:	d0f8      	beq.n	800beb4 <_dtoa_r+0x614>
 800bec2:	4647      	mov	r7, r8
 800bec4:	e03b      	b.n	800bf3e <_dtoa_r+0x69e>
 800bec6:	4b9e      	ldr	r3, [pc, #632]	@ (800c140 <_dtoa_r+0x8a0>)
 800bec8:	f7f4 fb96 	bl	80005f8 <__aeabi_dmul>
 800becc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bed0:	e7bc      	b.n	800be4c <_dtoa_r+0x5ac>
 800bed2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bed6:	4656      	mov	r6, sl
 800bed8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bedc:	4620      	mov	r0, r4
 800bede:	4629      	mov	r1, r5
 800bee0:	f7f4 fcb4 	bl	800084c <__aeabi_ddiv>
 800bee4:	f7f4 fe38 	bl	8000b58 <__aeabi_d2iz>
 800bee8:	4680      	mov	r8, r0
 800beea:	f7f4 fb1b 	bl	8000524 <__aeabi_i2d>
 800beee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bef2:	f7f4 fb81 	bl	80005f8 <__aeabi_dmul>
 800bef6:	4602      	mov	r2, r0
 800bef8:	460b      	mov	r3, r1
 800befa:	4620      	mov	r0, r4
 800befc:	4629      	mov	r1, r5
 800befe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bf02:	f7f4 f9c1 	bl	8000288 <__aeabi_dsub>
 800bf06:	f806 4b01 	strb.w	r4, [r6], #1
 800bf0a:	9d03      	ldr	r5, [sp, #12]
 800bf0c:	eba6 040a 	sub.w	r4, r6, sl
 800bf10:	42a5      	cmp	r5, r4
 800bf12:	4602      	mov	r2, r0
 800bf14:	460b      	mov	r3, r1
 800bf16:	d133      	bne.n	800bf80 <_dtoa_r+0x6e0>
 800bf18:	f7f4 f9b8 	bl	800028c <__adddf3>
 800bf1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf20:	4604      	mov	r4, r0
 800bf22:	460d      	mov	r5, r1
 800bf24:	f7f4 fdf8 	bl	8000b18 <__aeabi_dcmpgt>
 800bf28:	b9c0      	cbnz	r0, 800bf5c <_dtoa_r+0x6bc>
 800bf2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf2e:	4620      	mov	r0, r4
 800bf30:	4629      	mov	r1, r5
 800bf32:	f7f4 fdc9 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf36:	b110      	cbz	r0, 800bf3e <_dtoa_r+0x69e>
 800bf38:	f018 0f01 	tst.w	r8, #1
 800bf3c:	d10e      	bne.n	800bf5c <_dtoa_r+0x6bc>
 800bf3e:	9902      	ldr	r1, [sp, #8]
 800bf40:	4648      	mov	r0, r9
 800bf42:	f000 fbbd 	bl	800c6c0 <_Bfree>
 800bf46:	2300      	movs	r3, #0
 800bf48:	7033      	strb	r3, [r6, #0]
 800bf4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf4c:	3701      	adds	r7, #1
 800bf4e:	601f      	str	r7, [r3, #0]
 800bf50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	f000 824b 	beq.w	800c3ee <_dtoa_r+0xb4e>
 800bf58:	601e      	str	r6, [r3, #0]
 800bf5a:	e248      	b.n	800c3ee <_dtoa_r+0xb4e>
 800bf5c:	46b8      	mov	r8, r7
 800bf5e:	4633      	mov	r3, r6
 800bf60:	461e      	mov	r6, r3
 800bf62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf66:	2a39      	cmp	r2, #57	@ 0x39
 800bf68:	d106      	bne.n	800bf78 <_dtoa_r+0x6d8>
 800bf6a:	459a      	cmp	sl, r3
 800bf6c:	d1f8      	bne.n	800bf60 <_dtoa_r+0x6c0>
 800bf6e:	2230      	movs	r2, #48	@ 0x30
 800bf70:	f108 0801 	add.w	r8, r8, #1
 800bf74:	f88a 2000 	strb.w	r2, [sl]
 800bf78:	781a      	ldrb	r2, [r3, #0]
 800bf7a:	3201      	adds	r2, #1
 800bf7c:	701a      	strb	r2, [r3, #0]
 800bf7e:	e7a0      	b.n	800bec2 <_dtoa_r+0x622>
 800bf80:	4b6f      	ldr	r3, [pc, #444]	@ (800c140 <_dtoa_r+0x8a0>)
 800bf82:	2200      	movs	r2, #0
 800bf84:	f7f4 fb38 	bl	80005f8 <__aeabi_dmul>
 800bf88:	2200      	movs	r2, #0
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	4604      	mov	r4, r0
 800bf8e:	460d      	mov	r5, r1
 800bf90:	f7f4 fd9a 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf94:	2800      	cmp	r0, #0
 800bf96:	d09f      	beq.n	800bed8 <_dtoa_r+0x638>
 800bf98:	e7d1      	b.n	800bf3e <_dtoa_r+0x69e>
 800bf9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf9c:	2a00      	cmp	r2, #0
 800bf9e:	f000 80ea 	beq.w	800c176 <_dtoa_r+0x8d6>
 800bfa2:	9a07      	ldr	r2, [sp, #28]
 800bfa4:	2a01      	cmp	r2, #1
 800bfa6:	f300 80cd 	bgt.w	800c144 <_dtoa_r+0x8a4>
 800bfaa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bfac:	2a00      	cmp	r2, #0
 800bfae:	f000 80c1 	beq.w	800c134 <_dtoa_r+0x894>
 800bfb2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bfb6:	9c08      	ldr	r4, [sp, #32]
 800bfb8:	9e00      	ldr	r6, [sp, #0]
 800bfba:	9a00      	ldr	r2, [sp, #0]
 800bfbc:	441a      	add	r2, r3
 800bfbe:	9200      	str	r2, [sp, #0]
 800bfc0:	9a06      	ldr	r2, [sp, #24]
 800bfc2:	2101      	movs	r1, #1
 800bfc4:	441a      	add	r2, r3
 800bfc6:	4648      	mov	r0, r9
 800bfc8:	9206      	str	r2, [sp, #24]
 800bfca:	f000 fc2d 	bl	800c828 <__i2b>
 800bfce:	4605      	mov	r5, r0
 800bfd0:	b166      	cbz	r6, 800bfec <_dtoa_r+0x74c>
 800bfd2:	9b06      	ldr	r3, [sp, #24]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	dd09      	ble.n	800bfec <_dtoa_r+0x74c>
 800bfd8:	42b3      	cmp	r3, r6
 800bfda:	9a00      	ldr	r2, [sp, #0]
 800bfdc:	bfa8      	it	ge
 800bfde:	4633      	movge	r3, r6
 800bfe0:	1ad2      	subs	r2, r2, r3
 800bfe2:	9200      	str	r2, [sp, #0]
 800bfe4:	9a06      	ldr	r2, [sp, #24]
 800bfe6:	1af6      	subs	r6, r6, r3
 800bfe8:	1ad3      	subs	r3, r2, r3
 800bfea:	9306      	str	r3, [sp, #24]
 800bfec:	9b08      	ldr	r3, [sp, #32]
 800bfee:	b30b      	cbz	r3, 800c034 <_dtoa_r+0x794>
 800bff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	f000 80c6 	beq.w	800c184 <_dtoa_r+0x8e4>
 800bff8:	2c00      	cmp	r4, #0
 800bffa:	f000 80c0 	beq.w	800c17e <_dtoa_r+0x8de>
 800bffe:	4629      	mov	r1, r5
 800c000:	4622      	mov	r2, r4
 800c002:	4648      	mov	r0, r9
 800c004:	f000 fcc8 	bl	800c998 <__pow5mult>
 800c008:	9a02      	ldr	r2, [sp, #8]
 800c00a:	4601      	mov	r1, r0
 800c00c:	4605      	mov	r5, r0
 800c00e:	4648      	mov	r0, r9
 800c010:	f000 fc20 	bl	800c854 <__multiply>
 800c014:	9902      	ldr	r1, [sp, #8]
 800c016:	4680      	mov	r8, r0
 800c018:	4648      	mov	r0, r9
 800c01a:	f000 fb51 	bl	800c6c0 <_Bfree>
 800c01e:	9b08      	ldr	r3, [sp, #32]
 800c020:	1b1b      	subs	r3, r3, r4
 800c022:	9308      	str	r3, [sp, #32]
 800c024:	f000 80b1 	beq.w	800c18a <_dtoa_r+0x8ea>
 800c028:	9a08      	ldr	r2, [sp, #32]
 800c02a:	4641      	mov	r1, r8
 800c02c:	4648      	mov	r0, r9
 800c02e:	f000 fcb3 	bl	800c998 <__pow5mult>
 800c032:	9002      	str	r0, [sp, #8]
 800c034:	2101      	movs	r1, #1
 800c036:	4648      	mov	r0, r9
 800c038:	f000 fbf6 	bl	800c828 <__i2b>
 800c03c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c03e:	4604      	mov	r4, r0
 800c040:	2b00      	cmp	r3, #0
 800c042:	f000 81d8 	beq.w	800c3f6 <_dtoa_r+0xb56>
 800c046:	461a      	mov	r2, r3
 800c048:	4601      	mov	r1, r0
 800c04a:	4648      	mov	r0, r9
 800c04c:	f000 fca4 	bl	800c998 <__pow5mult>
 800c050:	9b07      	ldr	r3, [sp, #28]
 800c052:	2b01      	cmp	r3, #1
 800c054:	4604      	mov	r4, r0
 800c056:	f300 809f 	bgt.w	800c198 <_dtoa_r+0x8f8>
 800c05a:	9b04      	ldr	r3, [sp, #16]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	f040 8097 	bne.w	800c190 <_dtoa_r+0x8f0>
 800c062:	9b05      	ldr	r3, [sp, #20]
 800c064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c068:	2b00      	cmp	r3, #0
 800c06a:	f040 8093 	bne.w	800c194 <_dtoa_r+0x8f4>
 800c06e:	9b05      	ldr	r3, [sp, #20]
 800c070:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c074:	0d1b      	lsrs	r3, r3, #20
 800c076:	051b      	lsls	r3, r3, #20
 800c078:	b133      	cbz	r3, 800c088 <_dtoa_r+0x7e8>
 800c07a:	9b00      	ldr	r3, [sp, #0]
 800c07c:	3301      	adds	r3, #1
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	9b06      	ldr	r3, [sp, #24]
 800c082:	3301      	adds	r3, #1
 800c084:	9306      	str	r3, [sp, #24]
 800c086:	2301      	movs	r3, #1
 800c088:	9308      	str	r3, [sp, #32]
 800c08a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	f000 81b8 	beq.w	800c402 <_dtoa_r+0xb62>
 800c092:	6923      	ldr	r3, [r4, #16]
 800c094:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c098:	6918      	ldr	r0, [r3, #16]
 800c09a:	f000 fb79 	bl	800c790 <__hi0bits>
 800c09e:	f1c0 0020 	rsb	r0, r0, #32
 800c0a2:	9b06      	ldr	r3, [sp, #24]
 800c0a4:	4418      	add	r0, r3
 800c0a6:	f010 001f 	ands.w	r0, r0, #31
 800c0aa:	f000 8082 	beq.w	800c1b2 <_dtoa_r+0x912>
 800c0ae:	f1c0 0320 	rsb	r3, r0, #32
 800c0b2:	2b04      	cmp	r3, #4
 800c0b4:	dd73      	ble.n	800c19e <_dtoa_r+0x8fe>
 800c0b6:	9b00      	ldr	r3, [sp, #0]
 800c0b8:	f1c0 001c 	rsb	r0, r0, #28
 800c0bc:	4403      	add	r3, r0
 800c0be:	9300      	str	r3, [sp, #0]
 800c0c0:	9b06      	ldr	r3, [sp, #24]
 800c0c2:	4403      	add	r3, r0
 800c0c4:	4406      	add	r6, r0
 800c0c6:	9306      	str	r3, [sp, #24]
 800c0c8:	9b00      	ldr	r3, [sp, #0]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	dd05      	ble.n	800c0da <_dtoa_r+0x83a>
 800c0ce:	9902      	ldr	r1, [sp, #8]
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	4648      	mov	r0, r9
 800c0d4:	f000 fcba 	bl	800ca4c <__lshift>
 800c0d8:	9002      	str	r0, [sp, #8]
 800c0da:	9b06      	ldr	r3, [sp, #24]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	dd05      	ble.n	800c0ec <_dtoa_r+0x84c>
 800c0e0:	4621      	mov	r1, r4
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	4648      	mov	r0, r9
 800c0e6:	f000 fcb1 	bl	800ca4c <__lshift>
 800c0ea:	4604      	mov	r4, r0
 800c0ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d061      	beq.n	800c1b6 <_dtoa_r+0x916>
 800c0f2:	9802      	ldr	r0, [sp, #8]
 800c0f4:	4621      	mov	r1, r4
 800c0f6:	f000 fd15 	bl	800cb24 <__mcmp>
 800c0fa:	2800      	cmp	r0, #0
 800c0fc:	da5b      	bge.n	800c1b6 <_dtoa_r+0x916>
 800c0fe:	2300      	movs	r3, #0
 800c100:	9902      	ldr	r1, [sp, #8]
 800c102:	220a      	movs	r2, #10
 800c104:	4648      	mov	r0, r9
 800c106:	f000 fafd 	bl	800c704 <__multadd>
 800c10a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c10c:	9002      	str	r0, [sp, #8]
 800c10e:	f107 38ff 	add.w	r8, r7, #4294967295
 800c112:	2b00      	cmp	r3, #0
 800c114:	f000 8177 	beq.w	800c406 <_dtoa_r+0xb66>
 800c118:	4629      	mov	r1, r5
 800c11a:	2300      	movs	r3, #0
 800c11c:	220a      	movs	r2, #10
 800c11e:	4648      	mov	r0, r9
 800c120:	f000 faf0 	bl	800c704 <__multadd>
 800c124:	f1bb 0f00 	cmp.w	fp, #0
 800c128:	4605      	mov	r5, r0
 800c12a:	dc6f      	bgt.n	800c20c <_dtoa_r+0x96c>
 800c12c:	9b07      	ldr	r3, [sp, #28]
 800c12e:	2b02      	cmp	r3, #2
 800c130:	dc49      	bgt.n	800c1c6 <_dtoa_r+0x926>
 800c132:	e06b      	b.n	800c20c <_dtoa_r+0x96c>
 800c134:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c136:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c13a:	e73c      	b.n	800bfb6 <_dtoa_r+0x716>
 800c13c:	3fe00000 	.word	0x3fe00000
 800c140:	40240000 	.word	0x40240000
 800c144:	9b03      	ldr	r3, [sp, #12]
 800c146:	1e5c      	subs	r4, r3, #1
 800c148:	9b08      	ldr	r3, [sp, #32]
 800c14a:	42a3      	cmp	r3, r4
 800c14c:	db09      	blt.n	800c162 <_dtoa_r+0x8c2>
 800c14e:	1b1c      	subs	r4, r3, r4
 800c150:	9b03      	ldr	r3, [sp, #12]
 800c152:	2b00      	cmp	r3, #0
 800c154:	f6bf af30 	bge.w	800bfb8 <_dtoa_r+0x718>
 800c158:	9b00      	ldr	r3, [sp, #0]
 800c15a:	9a03      	ldr	r2, [sp, #12]
 800c15c:	1a9e      	subs	r6, r3, r2
 800c15e:	2300      	movs	r3, #0
 800c160:	e72b      	b.n	800bfba <_dtoa_r+0x71a>
 800c162:	9b08      	ldr	r3, [sp, #32]
 800c164:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c166:	9408      	str	r4, [sp, #32]
 800c168:	1ae3      	subs	r3, r4, r3
 800c16a:	441a      	add	r2, r3
 800c16c:	9e00      	ldr	r6, [sp, #0]
 800c16e:	9b03      	ldr	r3, [sp, #12]
 800c170:	920d      	str	r2, [sp, #52]	@ 0x34
 800c172:	2400      	movs	r4, #0
 800c174:	e721      	b.n	800bfba <_dtoa_r+0x71a>
 800c176:	9c08      	ldr	r4, [sp, #32]
 800c178:	9e00      	ldr	r6, [sp, #0]
 800c17a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c17c:	e728      	b.n	800bfd0 <_dtoa_r+0x730>
 800c17e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c182:	e751      	b.n	800c028 <_dtoa_r+0x788>
 800c184:	9a08      	ldr	r2, [sp, #32]
 800c186:	9902      	ldr	r1, [sp, #8]
 800c188:	e750      	b.n	800c02c <_dtoa_r+0x78c>
 800c18a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c18e:	e751      	b.n	800c034 <_dtoa_r+0x794>
 800c190:	2300      	movs	r3, #0
 800c192:	e779      	b.n	800c088 <_dtoa_r+0x7e8>
 800c194:	9b04      	ldr	r3, [sp, #16]
 800c196:	e777      	b.n	800c088 <_dtoa_r+0x7e8>
 800c198:	2300      	movs	r3, #0
 800c19a:	9308      	str	r3, [sp, #32]
 800c19c:	e779      	b.n	800c092 <_dtoa_r+0x7f2>
 800c19e:	d093      	beq.n	800c0c8 <_dtoa_r+0x828>
 800c1a0:	9a00      	ldr	r2, [sp, #0]
 800c1a2:	331c      	adds	r3, #28
 800c1a4:	441a      	add	r2, r3
 800c1a6:	9200      	str	r2, [sp, #0]
 800c1a8:	9a06      	ldr	r2, [sp, #24]
 800c1aa:	441a      	add	r2, r3
 800c1ac:	441e      	add	r6, r3
 800c1ae:	9206      	str	r2, [sp, #24]
 800c1b0:	e78a      	b.n	800c0c8 <_dtoa_r+0x828>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	e7f4      	b.n	800c1a0 <_dtoa_r+0x900>
 800c1b6:	9b03      	ldr	r3, [sp, #12]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	46b8      	mov	r8, r7
 800c1bc:	dc20      	bgt.n	800c200 <_dtoa_r+0x960>
 800c1be:	469b      	mov	fp, r3
 800c1c0:	9b07      	ldr	r3, [sp, #28]
 800c1c2:	2b02      	cmp	r3, #2
 800c1c4:	dd1e      	ble.n	800c204 <_dtoa_r+0x964>
 800c1c6:	f1bb 0f00 	cmp.w	fp, #0
 800c1ca:	f47f adb1 	bne.w	800bd30 <_dtoa_r+0x490>
 800c1ce:	4621      	mov	r1, r4
 800c1d0:	465b      	mov	r3, fp
 800c1d2:	2205      	movs	r2, #5
 800c1d4:	4648      	mov	r0, r9
 800c1d6:	f000 fa95 	bl	800c704 <__multadd>
 800c1da:	4601      	mov	r1, r0
 800c1dc:	4604      	mov	r4, r0
 800c1de:	9802      	ldr	r0, [sp, #8]
 800c1e0:	f000 fca0 	bl	800cb24 <__mcmp>
 800c1e4:	2800      	cmp	r0, #0
 800c1e6:	f77f ada3 	ble.w	800bd30 <_dtoa_r+0x490>
 800c1ea:	4656      	mov	r6, sl
 800c1ec:	2331      	movs	r3, #49	@ 0x31
 800c1ee:	f806 3b01 	strb.w	r3, [r6], #1
 800c1f2:	f108 0801 	add.w	r8, r8, #1
 800c1f6:	e59f      	b.n	800bd38 <_dtoa_r+0x498>
 800c1f8:	9c03      	ldr	r4, [sp, #12]
 800c1fa:	46b8      	mov	r8, r7
 800c1fc:	4625      	mov	r5, r4
 800c1fe:	e7f4      	b.n	800c1ea <_dtoa_r+0x94a>
 800c200:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c206:	2b00      	cmp	r3, #0
 800c208:	f000 8101 	beq.w	800c40e <_dtoa_r+0xb6e>
 800c20c:	2e00      	cmp	r6, #0
 800c20e:	dd05      	ble.n	800c21c <_dtoa_r+0x97c>
 800c210:	4629      	mov	r1, r5
 800c212:	4632      	mov	r2, r6
 800c214:	4648      	mov	r0, r9
 800c216:	f000 fc19 	bl	800ca4c <__lshift>
 800c21a:	4605      	mov	r5, r0
 800c21c:	9b08      	ldr	r3, [sp, #32]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d05c      	beq.n	800c2dc <_dtoa_r+0xa3c>
 800c222:	6869      	ldr	r1, [r5, #4]
 800c224:	4648      	mov	r0, r9
 800c226:	f000 fa0b 	bl	800c640 <_Balloc>
 800c22a:	4606      	mov	r6, r0
 800c22c:	b928      	cbnz	r0, 800c23a <_dtoa_r+0x99a>
 800c22e:	4b82      	ldr	r3, [pc, #520]	@ (800c438 <_dtoa_r+0xb98>)
 800c230:	4602      	mov	r2, r0
 800c232:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c236:	f7ff bb4a 	b.w	800b8ce <_dtoa_r+0x2e>
 800c23a:	692a      	ldr	r2, [r5, #16]
 800c23c:	3202      	adds	r2, #2
 800c23e:	0092      	lsls	r2, r2, #2
 800c240:	f105 010c 	add.w	r1, r5, #12
 800c244:	300c      	adds	r0, #12
 800c246:	f7ff fa92 	bl	800b76e <memcpy>
 800c24a:	2201      	movs	r2, #1
 800c24c:	4631      	mov	r1, r6
 800c24e:	4648      	mov	r0, r9
 800c250:	f000 fbfc 	bl	800ca4c <__lshift>
 800c254:	f10a 0301 	add.w	r3, sl, #1
 800c258:	9300      	str	r3, [sp, #0]
 800c25a:	eb0a 030b 	add.w	r3, sl, fp
 800c25e:	9308      	str	r3, [sp, #32]
 800c260:	9b04      	ldr	r3, [sp, #16]
 800c262:	f003 0301 	and.w	r3, r3, #1
 800c266:	462f      	mov	r7, r5
 800c268:	9306      	str	r3, [sp, #24]
 800c26a:	4605      	mov	r5, r0
 800c26c:	9b00      	ldr	r3, [sp, #0]
 800c26e:	9802      	ldr	r0, [sp, #8]
 800c270:	4621      	mov	r1, r4
 800c272:	f103 3bff 	add.w	fp, r3, #4294967295
 800c276:	f7ff fa88 	bl	800b78a <quorem>
 800c27a:	4603      	mov	r3, r0
 800c27c:	3330      	adds	r3, #48	@ 0x30
 800c27e:	9003      	str	r0, [sp, #12]
 800c280:	4639      	mov	r1, r7
 800c282:	9802      	ldr	r0, [sp, #8]
 800c284:	9309      	str	r3, [sp, #36]	@ 0x24
 800c286:	f000 fc4d 	bl	800cb24 <__mcmp>
 800c28a:	462a      	mov	r2, r5
 800c28c:	9004      	str	r0, [sp, #16]
 800c28e:	4621      	mov	r1, r4
 800c290:	4648      	mov	r0, r9
 800c292:	f000 fc63 	bl	800cb5c <__mdiff>
 800c296:	68c2      	ldr	r2, [r0, #12]
 800c298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c29a:	4606      	mov	r6, r0
 800c29c:	bb02      	cbnz	r2, 800c2e0 <_dtoa_r+0xa40>
 800c29e:	4601      	mov	r1, r0
 800c2a0:	9802      	ldr	r0, [sp, #8]
 800c2a2:	f000 fc3f 	bl	800cb24 <__mcmp>
 800c2a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2a8:	4602      	mov	r2, r0
 800c2aa:	4631      	mov	r1, r6
 800c2ac:	4648      	mov	r0, r9
 800c2ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800c2b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2b2:	f000 fa05 	bl	800c6c0 <_Bfree>
 800c2b6:	9b07      	ldr	r3, [sp, #28]
 800c2b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c2ba:	9e00      	ldr	r6, [sp, #0]
 800c2bc:	ea42 0103 	orr.w	r1, r2, r3
 800c2c0:	9b06      	ldr	r3, [sp, #24]
 800c2c2:	4319      	orrs	r1, r3
 800c2c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2c6:	d10d      	bne.n	800c2e4 <_dtoa_r+0xa44>
 800c2c8:	2b39      	cmp	r3, #57	@ 0x39
 800c2ca:	d027      	beq.n	800c31c <_dtoa_r+0xa7c>
 800c2cc:	9a04      	ldr	r2, [sp, #16]
 800c2ce:	2a00      	cmp	r2, #0
 800c2d0:	dd01      	ble.n	800c2d6 <_dtoa_r+0xa36>
 800c2d2:	9b03      	ldr	r3, [sp, #12]
 800c2d4:	3331      	adds	r3, #49	@ 0x31
 800c2d6:	f88b 3000 	strb.w	r3, [fp]
 800c2da:	e52e      	b.n	800bd3a <_dtoa_r+0x49a>
 800c2dc:	4628      	mov	r0, r5
 800c2de:	e7b9      	b.n	800c254 <_dtoa_r+0x9b4>
 800c2e0:	2201      	movs	r2, #1
 800c2e2:	e7e2      	b.n	800c2aa <_dtoa_r+0xa0a>
 800c2e4:	9904      	ldr	r1, [sp, #16]
 800c2e6:	2900      	cmp	r1, #0
 800c2e8:	db04      	blt.n	800c2f4 <_dtoa_r+0xa54>
 800c2ea:	9807      	ldr	r0, [sp, #28]
 800c2ec:	4301      	orrs	r1, r0
 800c2ee:	9806      	ldr	r0, [sp, #24]
 800c2f0:	4301      	orrs	r1, r0
 800c2f2:	d120      	bne.n	800c336 <_dtoa_r+0xa96>
 800c2f4:	2a00      	cmp	r2, #0
 800c2f6:	ddee      	ble.n	800c2d6 <_dtoa_r+0xa36>
 800c2f8:	9902      	ldr	r1, [sp, #8]
 800c2fa:	9300      	str	r3, [sp, #0]
 800c2fc:	2201      	movs	r2, #1
 800c2fe:	4648      	mov	r0, r9
 800c300:	f000 fba4 	bl	800ca4c <__lshift>
 800c304:	4621      	mov	r1, r4
 800c306:	9002      	str	r0, [sp, #8]
 800c308:	f000 fc0c 	bl	800cb24 <__mcmp>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	9b00      	ldr	r3, [sp, #0]
 800c310:	dc02      	bgt.n	800c318 <_dtoa_r+0xa78>
 800c312:	d1e0      	bne.n	800c2d6 <_dtoa_r+0xa36>
 800c314:	07da      	lsls	r2, r3, #31
 800c316:	d5de      	bpl.n	800c2d6 <_dtoa_r+0xa36>
 800c318:	2b39      	cmp	r3, #57	@ 0x39
 800c31a:	d1da      	bne.n	800c2d2 <_dtoa_r+0xa32>
 800c31c:	2339      	movs	r3, #57	@ 0x39
 800c31e:	f88b 3000 	strb.w	r3, [fp]
 800c322:	4633      	mov	r3, r6
 800c324:	461e      	mov	r6, r3
 800c326:	3b01      	subs	r3, #1
 800c328:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c32c:	2a39      	cmp	r2, #57	@ 0x39
 800c32e:	d04e      	beq.n	800c3ce <_dtoa_r+0xb2e>
 800c330:	3201      	adds	r2, #1
 800c332:	701a      	strb	r2, [r3, #0]
 800c334:	e501      	b.n	800bd3a <_dtoa_r+0x49a>
 800c336:	2a00      	cmp	r2, #0
 800c338:	dd03      	ble.n	800c342 <_dtoa_r+0xaa2>
 800c33a:	2b39      	cmp	r3, #57	@ 0x39
 800c33c:	d0ee      	beq.n	800c31c <_dtoa_r+0xa7c>
 800c33e:	3301      	adds	r3, #1
 800c340:	e7c9      	b.n	800c2d6 <_dtoa_r+0xa36>
 800c342:	9a00      	ldr	r2, [sp, #0]
 800c344:	9908      	ldr	r1, [sp, #32]
 800c346:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c34a:	428a      	cmp	r2, r1
 800c34c:	d028      	beq.n	800c3a0 <_dtoa_r+0xb00>
 800c34e:	9902      	ldr	r1, [sp, #8]
 800c350:	2300      	movs	r3, #0
 800c352:	220a      	movs	r2, #10
 800c354:	4648      	mov	r0, r9
 800c356:	f000 f9d5 	bl	800c704 <__multadd>
 800c35a:	42af      	cmp	r7, r5
 800c35c:	9002      	str	r0, [sp, #8]
 800c35e:	f04f 0300 	mov.w	r3, #0
 800c362:	f04f 020a 	mov.w	r2, #10
 800c366:	4639      	mov	r1, r7
 800c368:	4648      	mov	r0, r9
 800c36a:	d107      	bne.n	800c37c <_dtoa_r+0xadc>
 800c36c:	f000 f9ca 	bl	800c704 <__multadd>
 800c370:	4607      	mov	r7, r0
 800c372:	4605      	mov	r5, r0
 800c374:	9b00      	ldr	r3, [sp, #0]
 800c376:	3301      	adds	r3, #1
 800c378:	9300      	str	r3, [sp, #0]
 800c37a:	e777      	b.n	800c26c <_dtoa_r+0x9cc>
 800c37c:	f000 f9c2 	bl	800c704 <__multadd>
 800c380:	4629      	mov	r1, r5
 800c382:	4607      	mov	r7, r0
 800c384:	2300      	movs	r3, #0
 800c386:	220a      	movs	r2, #10
 800c388:	4648      	mov	r0, r9
 800c38a:	f000 f9bb 	bl	800c704 <__multadd>
 800c38e:	4605      	mov	r5, r0
 800c390:	e7f0      	b.n	800c374 <_dtoa_r+0xad4>
 800c392:	f1bb 0f00 	cmp.w	fp, #0
 800c396:	bfcc      	ite	gt
 800c398:	465e      	movgt	r6, fp
 800c39a:	2601      	movle	r6, #1
 800c39c:	4456      	add	r6, sl
 800c39e:	2700      	movs	r7, #0
 800c3a0:	9902      	ldr	r1, [sp, #8]
 800c3a2:	9300      	str	r3, [sp, #0]
 800c3a4:	2201      	movs	r2, #1
 800c3a6:	4648      	mov	r0, r9
 800c3a8:	f000 fb50 	bl	800ca4c <__lshift>
 800c3ac:	4621      	mov	r1, r4
 800c3ae:	9002      	str	r0, [sp, #8]
 800c3b0:	f000 fbb8 	bl	800cb24 <__mcmp>
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	dcb4      	bgt.n	800c322 <_dtoa_r+0xa82>
 800c3b8:	d102      	bne.n	800c3c0 <_dtoa_r+0xb20>
 800c3ba:	9b00      	ldr	r3, [sp, #0]
 800c3bc:	07db      	lsls	r3, r3, #31
 800c3be:	d4b0      	bmi.n	800c322 <_dtoa_r+0xa82>
 800c3c0:	4633      	mov	r3, r6
 800c3c2:	461e      	mov	r6, r3
 800c3c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3c8:	2a30      	cmp	r2, #48	@ 0x30
 800c3ca:	d0fa      	beq.n	800c3c2 <_dtoa_r+0xb22>
 800c3cc:	e4b5      	b.n	800bd3a <_dtoa_r+0x49a>
 800c3ce:	459a      	cmp	sl, r3
 800c3d0:	d1a8      	bne.n	800c324 <_dtoa_r+0xa84>
 800c3d2:	2331      	movs	r3, #49	@ 0x31
 800c3d4:	f108 0801 	add.w	r8, r8, #1
 800c3d8:	f88a 3000 	strb.w	r3, [sl]
 800c3dc:	e4ad      	b.n	800bd3a <_dtoa_r+0x49a>
 800c3de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c43c <_dtoa_r+0xb9c>
 800c3e4:	b11b      	cbz	r3, 800c3ee <_dtoa_r+0xb4e>
 800c3e6:	f10a 0308 	add.w	r3, sl, #8
 800c3ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c3ec:	6013      	str	r3, [r2, #0]
 800c3ee:	4650      	mov	r0, sl
 800c3f0:	b017      	add	sp, #92	@ 0x5c
 800c3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3f6:	9b07      	ldr	r3, [sp, #28]
 800c3f8:	2b01      	cmp	r3, #1
 800c3fa:	f77f ae2e 	ble.w	800c05a <_dtoa_r+0x7ba>
 800c3fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c400:	9308      	str	r3, [sp, #32]
 800c402:	2001      	movs	r0, #1
 800c404:	e64d      	b.n	800c0a2 <_dtoa_r+0x802>
 800c406:	f1bb 0f00 	cmp.w	fp, #0
 800c40a:	f77f aed9 	ble.w	800c1c0 <_dtoa_r+0x920>
 800c40e:	4656      	mov	r6, sl
 800c410:	9802      	ldr	r0, [sp, #8]
 800c412:	4621      	mov	r1, r4
 800c414:	f7ff f9b9 	bl	800b78a <quorem>
 800c418:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c41c:	f806 3b01 	strb.w	r3, [r6], #1
 800c420:	eba6 020a 	sub.w	r2, r6, sl
 800c424:	4593      	cmp	fp, r2
 800c426:	ddb4      	ble.n	800c392 <_dtoa_r+0xaf2>
 800c428:	9902      	ldr	r1, [sp, #8]
 800c42a:	2300      	movs	r3, #0
 800c42c:	220a      	movs	r2, #10
 800c42e:	4648      	mov	r0, r9
 800c430:	f000 f968 	bl	800c704 <__multadd>
 800c434:	9002      	str	r0, [sp, #8]
 800c436:	e7eb      	b.n	800c410 <_dtoa_r+0xb70>
 800c438:	0800d4f0 	.word	0x0800d4f0
 800c43c:	0800d474 	.word	0x0800d474

0800c440 <_free_r>:
 800c440:	b538      	push	{r3, r4, r5, lr}
 800c442:	4605      	mov	r5, r0
 800c444:	2900      	cmp	r1, #0
 800c446:	d041      	beq.n	800c4cc <_free_r+0x8c>
 800c448:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c44c:	1f0c      	subs	r4, r1, #4
 800c44e:	2b00      	cmp	r3, #0
 800c450:	bfb8      	it	lt
 800c452:	18e4      	addlt	r4, r4, r3
 800c454:	f000 f8e8 	bl	800c628 <__malloc_lock>
 800c458:	4a1d      	ldr	r2, [pc, #116]	@ (800c4d0 <_free_r+0x90>)
 800c45a:	6813      	ldr	r3, [r2, #0]
 800c45c:	b933      	cbnz	r3, 800c46c <_free_r+0x2c>
 800c45e:	6063      	str	r3, [r4, #4]
 800c460:	6014      	str	r4, [r2, #0]
 800c462:	4628      	mov	r0, r5
 800c464:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c468:	f000 b8e4 	b.w	800c634 <__malloc_unlock>
 800c46c:	42a3      	cmp	r3, r4
 800c46e:	d908      	bls.n	800c482 <_free_r+0x42>
 800c470:	6820      	ldr	r0, [r4, #0]
 800c472:	1821      	adds	r1, r4, r0
 800c474:	428b      	cmp	r3, r1
 800c476:	bf01      	itttt	eq
 800c478:	6819      	ldreq	r1, [r3, #0]
 800c47a:	685b      	ldreq	r3, [r3, #4]
 800c47c:	1809      	addeq	r1, r1, r0
 800c47e:	6021      	streq	r1, [r4, #0]
 800c480:	e7ed      	b.n	800c45e <_free_r+0x1e>
 800c482:	461a      	mov	r2, r3
 800c484:	685b      	ldr	r3, [r3, #4]
 800c486:	b10b      	cbz	r3, 800c48c <_free_r+0x4c>
 800c488:	42a3      	cmp	r3, r4
 800c48a:	d9fa      	bls.n	800c482 <_free_r+0x42>
 800c48c:	6811      	ldr	r1, [r2, #0]
 800c48e:	1850      	adds	r0, r2, r1
 800c490:	42a0      	cmp	r0, r4
 800c492:	d10b      	bne.n	800c4ac <_free_r+0x6c>
 800c494:	6820      	ldr	r0, [r4, #0]
 800c496:	4401      	add	r1, r0
 800c498:	1850      	adds	r0, r2, r1
 800c49a:	4283      	cmp	r3, r0
 800c49c:	6011      	str	r1, [r2, #0]
 800c49e:	d1e0      	bne.n	800c462 <_free_r+0x22>
 800c4a0:	6818      	ldr	r0, [r3, #0]
 800c4a2:	685b      	ldr	r3, [r3, #4]
 800c4a4:	6053      	str	r3, [r2, #4]
 800c4a6:	4408      	add	r0, r1
 800c4a8:	6010      	str	r0, [r2, #0]
 800c4aa:	e7da      	b.n	800c462 <_free_r+0x22>
 800c4ac:	d902      	bls.n	800c4b4 <_free_r+0x74>
 800c4ae:	230c      	movs	r3, #12
 800c4b0:	602b      	str	r3, [r5, #0]
 800c4b2:	e7d6      	b.n	800c462 <_free_r+0x22>
 800c4b4:	6820      	ldr	r0, [r4, #0]
 800c4b6:	1821      	adds	r1, r4, r0
 800c4b8:	428b      	cmp	r3, r1
 800c4ba:	bf04      	itt	eq
 800c4bc:	6819      	ldreq	r1, [r3, #0]
 800c4be:	685b      	ldreq	r3, [r3, #4]
 800c4c0:	6063      	str	r3, [r4, #4]
 800c4c2:	bf04      	itt	eq
 800c4c4:	1809      	addeq	r1, r1, r0
 800c4c6:	6021      	streq	r1, [r4, #0]
 800c4c8:	6054      	str	r4, [r2, #4]
 800c4ca:	e7ca      	b.n	800c462 <_free_r+0x22>
 800c4cc:	bd38      	pop	{r3, r4, r5, pc}
 800c4ce:	bf00      	nop
 800c4d0:	20002340 	.word	0x20002340

0800c4d4 <malloc>:
 800c4d4:	4b02      	ldr	r3, [pc, #8]	@ (800c4e0 <malloc+0xc>)
 800c4d6:	4601      	mov	r1, r0
 800c4d8:	6818      	ldr	r0, [r3, #0]
 800c4da:	f000 b825 	b.w	800c528 <_malloc_r>
 800c4de:	bf00      	nop
 800c4e0:	20000120 	.word	0x20000120

0800c4e4 <sbrk_aligned>:
 800c4e4:	b570      	push	{r4, r5, r6, lr}
 800c4e6:	4e0f      	ldr	r6, [pc, #60]	@ (800c524 <sbrk_aligned+0x40>)
 800c4e8:	460c      	mov	r4, r1
 800c4ea:	6831      	ldr	r1, [r6, #0]
 800c4ec:	4605      	mov	r5, r0
 800c4ee:	b911      	cbnz	r1, 800c4f6 <sbrk_aligned+0x12>
 800c4f0:	f000 fd50 	bl	800cf94 <_sbrk_r>
 800c4f4:	6030      	str	r0, [r6, #0]
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	4628      	mov	r0, r5
 800c4fa:	f000 fd4b 	bl	800cf94 <_sbrk_r>
 800c4fe:	1c43      	adds	r3, r0, #1
 800c500:	d103      	bne.n	800c50a <sbrk_aligned+0x26>
 800c502:	f04f 34ff 	mov.w	r4, #4294967295
 800c506:	4620      	mov	r0, r4
 800c508:	bd70      	pop	{r4, r5, r6, pc}
 800c50a:	1cc4      	adds	r4, r0, #3
 800c50c:	f024 0403 	bic.w	r4, r4, #3
 800c510:	42a0      	cmp	r0, r4
 800c512:	d0f8      	beq.n	800c506 <sbrk_aligned+0x22>
 800c514:	1a21      	subs	r1, r4, r0
 800c516:	4628      	mov	r0, r5
 800c518:	f000 fd3c 	bl	800cf94 <_sbrk_r>
 800c51c:	3001      	adds	r0, #1
 800c51e:	d1f2      	bne.n	800c506 <sbrk_aligned+0x22>
 800c520:	e7ef      	b.n	800c502 <sbrk_aligned+0x1e>
 800c522:	bf00      	nop
 800c524:	2000233c 	.word	0x2000233c

0800c528 <_malloc_r>:
 800c528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c52c:	1ccd      	adds	r5, r1, #3
 800c52e:	f025 0503 	bic.w	r5, r5, #3
 800c532:	3508      	adds	r5, #8
 800c534:	2d0c      	cmp	r5, #12
 800c536:	bf38      	it	cc
 800c538:	250c      	movcc	r5, #12
 800c53a:	2d00      	cmp	r5, #0
 800c53c:	4606      	mov	r6, r0
 800c53e:	db01      	blt.n	800c544 <_malloc_r+0x1c>
 800c540:	42a9      	cmp	r1, r5
 800c542:	d904      	bls.n	800c54e <_malloc_r+0x26>
 800c544:	230c      	movs	r3, #12
 800c546:	6033      	str	r3, [r6, #0]
 800c548:	2000      	movs	r0, #0
 800c54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c54e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c624 <_malloc_r+0xfc>
 800c552:	f000 f869 	bl	800c628 <__malloc_lock>
 800c556:	f8d8 3000 	ldr.w	r3, [r8]
 800c55a:	461c      	mov	r4, r3
 800c55c:	bb44      	cbnz	r4, 800c5b0 <_malloc_r+0x88>
 800c55e:	4629      	mov	r1, r5
 800c560:	4630      	mov	r0, r6
 800c562:	f7ff ffbf 	bl	800c4e4 <sbrk_aligned>
 800c566:	1c43      	adds	r3, r0, #1
 800c568:	4604      	mov	r4, r0
 800c56a:	d158      	bne.n	800c61e <_malloc_r+0xf6>
 800c56c:	f8d8 4000 	ldr.w	r4, [r8]
 800c570:	4627      	mov	r7, r4
 800c572:	2f00      	cmp	r7, #0
 800c574:	d143      	bne.n	800c5fe <_malloc_r+0xd6>
 800c576:	2c00      	cmp	r4, #0
 800c578:	d04b      	beq.n	800c612 <_malloc_r+0xea>
 800c57a:	6823      	ldr	r3, [r4, #0]
 800c57c:	4639      	mov	r1, r7
 800c57e:	4630      	mov	r0, r6
 800c580:	eb04 0903 	add.w	r9, r4, r3
 800c584:	f000 fd06 	bl	800cf94 <_sbrk_r>
 800c588:	4581      	cmp	r9, r0
 800c58a:	d142      	bne.n	800c612 <_malloc_r+0xea>
 800c58c:	6821      	ldr	r1, [r4, #0]
 800c58e:	1a6d      	subs	r5, r5, r1
 800c590:	4629      	mov	r1, r5
 800c592:	4630      	mov	r0, r6
 800c594:	f7ff ffa6 	bl	800c4e4 <sbrk_aligned>
 800c598:	3001      	adds	r0, #1
 800c59a:	d03a      	beq.n	800c612 <_malloc_r+0xea>
 800c59c:	6823      	ldr	r3, [r4, #0]
 800c59e:	442b      	add	r3, r5
 800c5a0:	6023      	str	r3, [r4, #0]
 800c5a2:	f8d8 3000 	ldr.w	r3, [r8]
 800c5a6:	685a      	ldr	r2, [r3, #4]
 800c5a8:	bb62      	cbnz	r2, 800c604 <_malloc_r+0xdc>
 800c5aa:	f8c8 7000 	str.w	r7, [r8]
 800c5ae:	e00f      	b.n	800c5d0 <_malloc_r+0xa8>
 800c5b0:	6822      	ldr	r2, [r4, #0]
 800c5b2:	1b52      	subs	r2, r2, r5
 800c5b4:	d420      	bmi.n	800c5f8 <_malloc_r+0xd0>
 800c5b6:	2a0b      	cmp	r2, #11
 800c5b8:	d917      	bls.n	800c5ea <_malloc_r+0xc2>
 800c5ba:	1961      	adds	r1, r4, r5
 800c5bc:	42a3      	cmp	r3, r4
 800c5be:	6025      	str	r5, [r4, #0]
 800c5c0:	bf18      	it	ne
 800c5c2:	6059      	strne	r1, [r3, #4]
 800c5c4:	6863      	ldr	r3, [r4, #4]
 800c5c6:	bf08      	it	eq
 800c5c8:	f8c8 1000 	streq.w	r1, [r8]
 800c5cc:	5162      	str	r2, [r4, r5]
 800c5ce:	604b      	str	r3, [r1, #4]
 800c5d0:	4630      	mov	r0, r6
 800c5d2:	f000 f82f 	bl	800c634 <__malloc_unlock>
 800c5d6:	f104 000b 	add.w	r0, r4, #11
 800c5da:	1d23      	adds	r3, r4, #4
 800c5dc:	f020 0007 	bic.w	r0, r0, #7
 800c5e0:	1ac2      	subs	r2, r0, r3
 800c5e2:	bf1c      	itt	ne
 800c5e4:	1a1b      	subne	r3, r3, r0
 800c5e6:	50a3      	strne	r3, [r4, r2]
 800c5e8:	e7af      	b.n	800c54a <_malloc_r+0x22>
 800c5ea:	6862      	ldr	r2, [r4, #4]
 800c5ec:	42a3      	cmp	r3, r4
 800c5ee:	bf0c      	ite	eq
 800c5f0:	f8c8 2000 	streq.w	r2, [r8]
 800c5f4:	605a      	strne	r2, [r3, #4]
 800c5f6:	e7eb      	b.n	800c5d0 <_malloc_r+0xa8>
 800c5f8:	4623      	mov	r3, r4
 800c5fa:	6864      	ldr	r4, [r4, #4]
 800c5fc:	e7ae      	b.n	800c55c <_malloc_r+0x34>
 800c5fe:	463c      	mov	r4, r7
 800c600:	687f      	ldr	r7, [r7, #4]
 800c602:	e7b6      	b.n	800c572 <_malloc_r+0x4a>
 800c604:	461a      	mov	r2, r3
 800c606:	685b      	ldr	r3, [r3, #4]
 800c608:	42a3      	cmp	r3, r4
 800c60a:	d1fb      	bne.n	800c604 <_malloc_r+0xdc>
 800c60c:	2300      	movs	r3, #0
 800c60e:	6053      	str	r3, [r2, #4]
 800c610:	e7de      	b.n	800c5d0 <_malloc_r+0xa8>
 800c612:	230c      	movs	r3, #12
 800c614:	6033      	str	r3, [r6, #0]
 800c616:	4630      	mov	r0, r6
 800c618:	f000 f80c 	bl	800c634 <__malloc_unlock>
 800c61c:	e794      	b.n	800c548 <_malloc_r+0x20>
 800c61e:	6005      	str	r5, [r0, #0]
 800c620:	e7d6      	b.n	800c5d0 <_malloc_r+0xa8>
 800c622:	bf00      	nop
 800c624:	20002340 	.word	0x20002340

0800c628 <__malloc_lock>:
 800c628:	4801      	ldr	r0, [pc, #4]	@ (800c630 <__malloc_lock+0x8>)
 800c62a:	f7ff b89e 	b.w	800b76a <__retarget_lock_acquire_recursive>
 800c62e:	bf00      	nop
 800c630:	20002338 	.word	0x20002338

0800c634 <__malloc_unlock>:
 800c634:	4801      	ldr	r0, [pc, #4]	@ (800c63c <__malloc_unlock+0x8>)
 800c636:	f7ff b899 	b.w	800b76c <__retarget_lock_release_recursive>
 800c63a:	bf00      	nop
 800c63c:	20002338 	.word	0x20002338

0800c640 <_Balloc>:
 800c640:	b570      	push	{r4, r5, r6, lr}
 800c642:	69c6      	ldr	r6, [r0, #28]
 800c644:	4604      	mov	r4, r0
 800c646:	460d      	mov	r5, r1
 800c648:	b976      	cbnz	r6, 800c668 <_Balloc+0x28>
 800c64a:	2010      	movs	r0, #16
 800c64c:	f7ff ff42 	bl	800c4d4 <malloc>
 800c650:	4602      	mov	r2, r0
 800c652:	61e0      	str	r0, [r4, #28]
 800c654:	b920      	cbnz	r0, 800c660 <_Balloc+0x20>
 800c656:	4b18      	ldr	r3, [pc, #96]	@ (800c6b8 <_Balloc+0x78>)
 800c658:	4818      	ldr	r0, [pc, #96]	@ (800c6bc <_Balloc+0x7c>)
 800c65a:	216b      	movs	r1, #107	@ 0x6b
 800c65c:	f000 fcaa 	bl	800cfb4 <__assert_func>
 800c660:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c664:	6006      	str	r6, [r0, #0]
 800c666:	60c6      	str	r6, [r0, #12]
 800c668:	69e6      	ldr	r6, [r4, #28]
 800c66a:	68f3      	ldr	r3, [r6, #12]
 800c66c:	b183      	cbz	r3, 800c690 <_Balloc+0x50>
 800c66e:	69e3      	ldr	r3, [r4, #28]
 800c670:	68db      	ldr	r3, [r3, #12]
 800c672:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c676:	b9b8      	cbnz	r0, 800c6a8 <_Balloc+0x68>
 800c678:	2101      	movs	r1, #1
 800c67a:	fa01 f605 	lsl.w	r6, r1, r5
 800c67e:	1d72      	adds	r2, r6, #5
 800c680:	0092      	lsls	r2, r2, #2
 800c682:	4620      	mov	r0, r4
 800c684:	f000 fcb4 	bl	800cff0 <_calloc_r>
 800c688:	b160      	cbz	r0, 800c6a4 <_Balloc+0x64>
 800c68a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c68e:	e00e      	b.n	800c6ae <_Balloc+0x6e>
 800c690:	2221      	movs	r2, #33	@ 0x21
 800c692:	2104      	movs	r1, #4
 800c694:	4620      	mov	r0, r4
 800c696:	f000 fcab 	bl	800cff0 <_calloc_r>
 800c69a:	69e3      	ldr	r3, [r4, #28]
 800c69c:	60f0      	str	r0, [r6, #12]
 800c69e:	68db      	ldr	r3, [r3, #12]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d1e4      	bne.n	800c66e <_Balloc+0x2e>
 800c6a4:	2000      	movs	r0, #0
 800c6a6:	bd70      	pop	{r4, r5, r6, pc}
 800c6a8:	6802      	ldr	r2, [r0, #0]
 800c6aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c6b4:	e7f7      	b.n	800c6a6 <_Balloc+0x66>
 800c6b6:	bf00      	nop
 800c6b8:	0800d481 	.word	0x0800d481
 800c6bc:	0800d501 	.word	0x0800d501

0800c6c0 <_Bfree>:
 800c6c0:	b570      	push	{r4, r5, r6, lr}
 800c6c2:	69c6      	ldr	r6, [r0, #28]
 800c6c4:	4605      	mov	r5, r0
 800c6c6:	460c      	mov	r4, r1
 800c6c8:	b976      	cbnz	r6, 800c6e8 <_Bfree+0x28>
 800c6ca:	2010      	movs	r0, #16
 800c6cc:	f7ff ff02 	bl	800c4d4 <malloc>
 800c6d0:	4602      	mov	r2, r0
 800c6d2:	61e8      	str	r0, [r5, #28]
 800c6d4:	b920      	cbnz	r0, 800c6e0 <_Bfree+0x20>
 800c6d6:	4b09      	ldr	r3, [pc, #36]	@ (800c6fc <_Bfree+0x3c>)
 800c6d8:	4809      	ldr	r0, [pc, #36]	@ (800c700 <_Bfree+0x40>)
 800c6da:	218f      	movs	r1, #143	@ 0x8f
 800c6dc:	f000 fc6a 	bl	800cfb4 <__assert_func>
 800c6e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c6e4:	6006      	str	r6, [r0, #0]
 800c6e6:	60c6      	str	r6, [r0, #12]
 800c6e8:	b13c      	cbz	r4, 800c6fa <_Bfree+0x3a>
 800c6ea:	69eb      	ldr	r3, [r5, #28]
 800c6ec:	6862      	ldr	r2, [r4, #4]
 800c6ee:	68db      	ldr	r3, [r3, #12]
 800c6f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c6f4:	6021      	str	r1, [r4, #0]
 800c6f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c6fa:	bd70      	pop	{r4, r5, r6, pc}
 800c6fc:	0800d481 	.word	0x0800d481
 800c700:	0800d501 	.word	0x0800d501

0800c704 <__multadd>:
 800c704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c708:	690d      	ldr	r5, [r1, #16]
 800c70a:	4607      	mov	r7, r0
 800c70c:	460c      	mov	r4, r1
 800c70e:	461e      	mov	r6, r3
 800c710:	f101 0c14 	add.w	ip, r1, #20
 800c714:	2000      	movs	r0, #0
 800c716:	f8dc 3000 	ldr.w	r3, [ip]
 800c71a:	b299      	uxth	r1, r3
 800c71c:	fb02 6101 	mla	r1, r2, r1, r6
 800c720:	0c1e      	lsrs	r6, r3, #16
 800c722:	0c0b      	lsrs	r3, r1, #16
 800c724:	fb02 3306 	mla	r3, r2, r6, r3
 800c728:	b289      	uxth	r1, r1
 800c72a:	3001      	adds	r0, #1
 800c72c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c730:	4285      	cmp	r5, r0
 800c732:	f84c 1b04 	str.w	r1, [ip], #4
 800c736:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c73a:	dcec      	bgt.n	800c716 <__multadd+0x12>
 800c73c:	b30e      	cbz	r6, 800c782 <__multadd+0x7e>
 800c73e:	68a3      	ldr	r3, [r4, #8]
 800c740:	42ab      	cmp	r3, r5
 800c742:	dc19      	bgt.n	800c778 <__multadd+0x74>
 800c744:	6861      	ldr	r1, [r4, #4]
 800c746:	4638      	mov	r0, r7
 800c748:	3101      	adds	r1, #1
 800c74a:	f7ff ff79 	bl	800c640 <_Balloc>
 800c74e:	4680      	mov	r8, r0
 800c750:	b928      	cbnz	r0, 800c75e <__multadd+0x5a>
 800c752:	4602      	mov	r2, r0
 800c754:	4b0c      	ldr	r3, [pc, #48]	@ (800c788 <__multadd+0x84>)
 800c756:	480d      	ldr	r0, [pc, #52]	@ (800c78c <__multadd+0x88>)
 800c758:	21ba      	movs	r1, #186	@ 0xba
 800c75a:	f000 fc2b 	bl	800cfb4 <__assert_func>
 800c75e:	6922      	ldr	r2, [r4, #16]
 800c760:	3202      	adds	r2, #2
 800c762:	f104 010c 	add.w	r1, r4, #12
 800c766:	0092      	lsls	r2, r2, #2
 800c768:	300c      	adds	r0, #12
 800c76a:	f7ff f800 	bl	800b76e <memcpy>
 800c76e:	4621      	mov	r1, r4
 800c770:	4638      	mov	r0, r7
 800c772:	f7ff ffa5 	bl	800c6c0 <_Bfree>
 800c776:	4644      	mov	r4, r8
 800c778:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c77c:	3501      	adds	r5, #1
 800c77e:	615e      	str	r6, [r3, #20]
 800c780:	6125      	str	r5, [r4, #16]
 800c782:	4620      	mov	r0, r4
 800c784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c788:	0800d4f0 	.word	0x0800d4f0
 800c78c:	0800d501 	.word	0x0800d501

0800c790 <__hi0bits>:
 800c790:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c794:	4603      	mov	r3, r0
 800c796:	bf36      	itet	cc
 800c798:	0403      	lslcc	r3, r0, #16
 800c79a:	2000      	movcs	r0, #0
 800c79c:	2010      	movcc	r0, #16
 800c79e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c7a2:	bf3c      	itt	cc
 800c7a4:	021b      	lslcc	r3, r3, #8
 800c7a6:	3008      	addcc	r0, #8
 800c7a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7ac:	bf3c      	itt	cc
 800c7ae:	011b      	lslcc	r3, r3, #4
 800c7b0:	3004      	addcc	r0, #4
 800c7b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7b6:	bf3c      	itt	cc
 800c7b8:	009b      	lslcc	r3, r3, #2
 800c7ba:	3002      	addcc	r0, #2
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	db05      	blt.n	800c7cc <__hi0bits+0x3c>
 800c7c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c7c4:	f100 0001 	add.w	r0, r0, #1
 800c7c8:	bf08      	it	eq
 800c7ca:	2020      	moveq	r0, #32
 800c7cc:	4770      	bx	lr

0800c7ce <__lo0bits>:
 800c7ce:	6803      	ldr	r3, [r0, #0]
 800c7d0:	4602      	mov	r2, r0
 800c7d2:	f013 0007 	ands.w	r0, r3, #7
 800c7d6:	d00b      	beq.n	800c7f0 <__lo0bits+0x22>
 800c7d8:	07d9      	lsls	r1, r3, #31
 800c7da:	d421      	bmi.n	800c820 <__lo0bits+0x52>
 800c7dc:	0798      	lsls	r0, r3, #30
 800c7de:	bf49      	itett	mi
 800c7e0:	085b      	lsrmi	r3, r3, #1
 800c7e2:	089b      	lsrpl	r3, r3, #2
 800c7e4:	2001      	movmi	r0, #1
 800c7e6:	6013      	strmi	r3, [r2, #0]
 800c7e8:	bf5c      	itt	pl
 800c7ea:	6013      	strpl	r3, [r2, #0]
 800c7ec:	2002      	movpl	r0, #2
 800c7ee:	4770      	bx	lr
 800c7f0:	b299      	uxth	r1, r3
 800c7f2:	b909      	cbnz	r1, 800c7f8 <__lo0bits+0x2a>
 800c7f4:	0c1b      	lsrs	r3, r3, #16
 800c7f6:	2010      	movs	r0, #16
 800c7f8:	b2d9      	uxtb	r1, r3
 800c7fa:	b909      	cbnz	r1, 800c800 <__lo0bits+0x32>
 800c7fc:	3008      	adds	r0, #8
 800c7fe:	0a1b      	lsrs	r3, r3, #8
 800c800:	0719      	lsls	r1, r3, #28
 800c802:	bf04      	itt	eq
 800c804:	091b      	lsreq	r3, r3, #4
 800c806:	3004      	addeq	r0, #4
 800c808:	0799      	lsls	r1, r3, #30
 800c80a:	bf04      	itt	eq
 800c80c:	089b      	lsreq	r3, r3, #2
 800c80e:	3002      	addeq	r0, #2
 800c810:	07d9      	lsls	r1, r3, #31
 800c812:	d403      	bmi.n	800c81c <__lo0bits+0x4e>
 800c814:	085b      	lsrs	r3, r3, #1
 800c816:	f100 0001 	add.w	r0, r0, #1
 800c81a:	d003      	beq.n	800c824 <__lo0bits+0x56>
 800c81c:	6013      	str	r3, [r2, #0]
 800c81e:	4770      	bx	lr
 800c820:	2000      	movs	r0, #0
 800c822:	4770      	bx	lr
 800c824:	2020      	movs	r0, #32
 800c826:	4770      	bx	lr

0800c828 <__i2b>:
 800c828:	b510      	push	{r4, lr}
 800c82a:	460c      	mov	r4, r1
 800c82c:	2101      	movs	r1, #1
 800c82e:	f7ff ff07 	bl	800c640 <_Balloc>
 800c832:	4602      	mov	r2, r0
 800c834:	b928      	cbnz	r0, 800c842 <__i2b+0x1a>
 800c836:	4b05      	ldr	r3, [pc, #20]	@ (800c84c <__i2b+0x24>)
 800c838:	4805      	ldr	r0, [pc, #20]	@ (800c850 <__i2b+0x28>)
 800c83a:	f240 1145 	movw	r1, #325	@ 0x145
 800c83e:	f000 fbb9 	bl	800cfb4 <__assert_func>
 800c842:	2301      	movs	r3, #1
 800c844:	6144      	str	r4, [r0, #20]
 800c846:	6103      	str	r3, [r0, #16]
 800c848:	bd10      	pop	{r4, pc}
 800c84a:	bf00      	nop
 800c84c:	0800d4f0 	.word	0x0800d4f0
 800c850:	0800d501 	.word	0x0800d501

0800c854 <__multiply>:
 800c854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c858:	4617      	mov	r7, r2
 800c85a:	690a      	ldr	r2, [r1, #16]
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	429a      	cmp	r2, r3
 800c860:	bfa8      	it	ge
 800c862:	463b      	movge	r3, r7
 800c864:	4689      	mov	r9, r1
 800c866:	bfa4      	itt	ge
 800c868:	460f      	movge	r7, r1
 800c86a:	4699      	movge	r9, r3
 800c86c:	693d      	ldr	r5, [r7, #16]
 800c86e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	6879      	ldr	r1, [r7, #4]
 800c876:	eb05 060a 	add.w	r6, r5, sl
 800c87a:	42b3      	cmp	r3, r6
 800c87c:	b085      	sub	sp, #20
 800c87e:	bfb8      	it	lt
 800c880:	3101      	addlt	r1, #1
 800c882:	f7ff fedd 	bl	800c640 <_Balloc>
 800c886:	b930      	cbnz	r0, 800c896 <__multiply+0x42>
 800c888:	4602      	mov	r2, r0
 800c88a:	4b41      	ldr	r3, [pc, #260]	@ (800c990 <__multiply+0x13c>)
 800c88c:	4841      	ldr	r0, [pc, #260]	@ (800c994 <__multiply+0x140>)
 800c88e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c892:	f000 fb8f 	bl	800cfb4 <__assert_func>
 800c896:	f100 0414 	add.w	r4, r0, #20
 800c89a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c89e:	4623      	mov	r3, r4
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	4573      	cmp	r3, lr
 800c8a4:	d320      	bcc.n	800c8e8 <__multiply+0x94>
 800c8a6:	f107 0814 	add.w	r8, r7, #20
 800c8aa:	f109 0114 	add.w	r1, r9, #20
 800c8ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c8b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c8b6:	9302      	str	r3, [sp, #8]
 800c8b8:	1beb      	subs	r3, r5, r7
 800c8ba:	3b15      	subs	r3, #21
 800c8bc:	f023 0303 	bic.w	r3, r3, #3
 800c8c0:	3304      	adds	r3, #4
 800c8c2:	3715      	adds	r7, #21
 800c8c4:	42bd      	cmp	r5, r7
 800c8c6:	bf38      	it	cc
 800c8c8:	2304      	movcc	r3, #4
 800c8ca:	9301      	str	r3, [sp, #4]
 800c8cc:	9b02      	ldr	r3, [sp, #8]
 800c8ce:	9103      	str	r1, [sp, #12]
 800c8d0:	428b      	cmp	r3, r1
 800c8d2:	d80c      	bhi.n	800c8ee <__multiply+0x9a>
 800c8d4:	2e00      	cmp	r6, #0
 800c8d6:	dd03      	ble.n	800c8e0 <__multiply+0x8c>
 800c8d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d055      	beq.n	800c98c <__multiply+0x138>
 800c8e0:	6106      	str	r6, [r0, #16]
 800c8e2:	b005      	add	sp, #20
 800c8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e8:	f843 2b04 	str.w	r2, [r3], #4
 800c8ec:	e7d9      	b.n	800c8a2 <__multiply+0x4e>
 800c8ee:	f8b1 a000 	ldrh.w	sl, [r1]
 800c8f2:	f1ba 0f00 	cmp.w	sl, #0
 800c8f6:	d01f      	beq.n	800c938 <__multiply+0xe4>
 800c8f8:	46c4      	mov	ip, r8
 800c8fa:	46a1      	mov	r9, r4
 800c8fc:	2700      	movs	r7, #0
 800c8fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c902:	f8d9 3000 	ldr.w	r3, [r9]
 800c906:	fa1f fb82 	uxth.w	fp, r2
 800c90a:	b29b      	uxth	r3, r3
 800c90c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c910:	443b      	add	r3, r7
 800c912:	f8d9 7000 	ldr.w	r7, [r9]
 800c916:	0c12      	lsrs	r2, r2, #16
 800c918:	0c3f      	lsrs	r7, r7, #16
 800c91a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c91e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c922:	b29b      	uxth	r3, r3
 800c924:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c928:	4565      	cmp	r5, ip
 800c92a:	f849 3b04 	str.w	r3, [r9], #4
 800c92e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c932:	d8e4      	bhi.n	800c8fe <__multiply+0xaa>
 800c934:	9b01      	ldr	r3, [sp, #4]
 800c936:	50e7      	str	r7, [r4, r3]
 800c938:	9b03      	ldr	r3, [sp, #12]
 800c93a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c93e:	3104      	adds	r1, #4
 800c940:	f1b9 0f00 	cmp.w	r9, #0
 800c944:	d020      	beq.n	800c988 <__multiply+0x134>
 800c946:	6823      	ldr	r3, [r4, #0]
 800c948:	4647      	mov	r7, r8
 800c94a:	46a4      	mov	ip, r4
 800c94c:	f04f 0a00 	mov.w	sl, #0
 800c950:	f8b7 b000 	ldrh.w	fp, [r7]
 800c954:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c958:	fb09 220b 	mla	r2, r9, fp, r2
 800c95c:	4452      	add	r2, sl
 800c95e:	b29b      	uxth	r3, r3
 800c960:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c964:	f84c 3b04 	str.w	r3, [ip], #4
 800c968:	f857 3b04 	ldr.w	r3, [r7], #4
 800c96c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c970:	f8bc 3000 	ldrh.w	r3, [ip]
 800c974:	fb09 330a 	mla	r3, r9, sl, r3
 800c978:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c97c:	42bd      	cmp	r5, r7
 800c97e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c982:	d8e5      	bhi.n	800c950 <__multiply+0xfc>
 800c984:	9a01      	ldr	r2, [sp, #4]
 800c986:	50a3      	str	r3, [r4, r2]
 800c988:	3404      	adds	r4, #4
 800c98a:	e79f      	b.n	800c8cc <__multiply+0x78>
 800c98c:	3e01      	subs	r6, #1
 800c98e:	e7a1      	b.n	800c8d4 <__multiply+0x80>
 800c990:	0800d4f0 	.word	0x0800d4f0
 800c994:	0800d501 	.word	0x0800d501

0800c998 <__pow5mult>:
 800c998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c99c:	4615      	mov	r5, r2
 800c99e:	f012 0203 	ands.w	r2, r2, #3
 800c9a2:	4607      	mov	r7, r0
 800c9a4:	460e      	mov	r6, r1
 800c9a6:	d007      	beq.n	800c9b8 <__pow5mult+0x20>
 800c9a8:	4c25      	ldr	r4, [pc, #148]	@ (800ca40 <__pow5mult+0xa8>)
 800c9aa:	3a01      	subs	r2, #1
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c9b2:	f7ff fea7 	bl	800c704 <__multadd>
 800c9b6:	4606      	mov	r6, r0
 800c9b8:	10ad      	asrs	r5, r5, #2
 800c9ba:	d03d      	beq.n	800ca38 <__pow5mult+0xa0>
 800c9bc:	69fc      	ldr	r4, [r7, #28]
 800c9be:	b97c      	cbnz	r4, 800c9e0 <__pow5mult+0x48>
 800c9c0:	2010      	movs	r0, #16
 800c9c2:	f7ff fd87 	bl	800c4d4 <malloc>
 800c9c6:	4602      	mov	r2, r0
 800c9c8:	61f8      	str	r0, [r7, #28]
 800c9ca:	b928      	cbnz	r0, 800c9d8 <__pow5mult+0x40>
 800c9cc:	4b1d      	ldr	r3, [pc, #116]	@ (800ca44 <__pow5mult+0xac>)
 800c9ce:	481e      	ldr	r0, [pc, #120]	@ (800ca48 <__pow5mult+0xb0>)
 800c9d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c9d4:	f000 faee 	bl	800cfb4 <__assert_func>
 800c9d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c9dc:	6004      	str	r4, [r0, #0]
 800c9de:	60c4      	str	r4, [r0, #12]
 800c9e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c9e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c9e8:	b94c      	cbnz	r4, 800c9fe <__pow5mult+0x66>
 800c9ea:	f240 2171 	movw	r1, #625	@ 0x271
 800c9ee:	4638      	mov	r0, r7
 800c9f0:	f7ff ff1a 	bl	800c828 <__i2b>
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c9fa:	4604      	mov	r4, r0
 800c9fc:	6003      	str	r3, [r0, #0]
 800c9fe:	f04f 0900 	mov.w	r9, #0
 800ca02:	07eb      	lsls	r3, r5, #31
 800ca04:	d50a      	bpl.n	800ca1c <__pow5mult+0x84>
 800ca06:	4631      	mov	r1, r6
 800ca08:	4622      	mov	r2, r4
 800ca0a:	4638      	mov	r0, r7
 800ca0c:	f7ff ff22 	bl	800c854 <__multiply>
 800ca10:	4631      	mov	r1, r6
 800ca12:	4680      	mov	r8, r0
 800ca14:	4638      	mov	r0, r7
 800ca16:	f7ff fe53 	bl	800c6c0 <_Bfree>
 800ca1a:	4646      	mov	r6, r8
 800ca1c:	106d      	asrs	r5, r5, #1
 800ca1e:	d00b      	beq.n	800ca38 <__pow5mult+0xa0>
 800ca20:	6820      	ldr	r0, [r4, #0]
 800ca22:	b938      	cbnz	r0, 800ca34 <__pow5mult+0x9c>
 800ca24:	4622      	mov	r2, r4
 800ca26:	4621      	mov	r1, r4
 800ca28:	4638      	mov	r0, r7
 800ca2a:	f7ff ff13 	bl	800c854 <__multiply>
 800ca2e:	6020      	str	r0, [r4, #0]
 800ca30:	f8c0 9000 	str.w	r9, [r0]
 800ca34:	4604      	mov	r4, r0
 800ca36:	e7e4      	b.n	800ca02 <__pow5mult+0x6a>
 800ca38:	4630      	mov	r0, r6
 800ca3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca3e:	bf00      	nop
 800ca40:	0800d5b4 	.word	0x0800d5b4
 800ca44:	0800d481 	.word	0x0800d481
 800ca48:	0800d501 	.word	0x0800d501

0800ca4c <__lshift>:
 800ca4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca50:	460c      	mov	r4, r1
 800ca52:	6849      	ldr	r1, [r1, #4]
 800ca54:	6923      	ldr	r3, [r4, #16]
 800ca56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca5a:	68a3      	ldr	r3, [r4, #8]
 800ca5c:	4607      	mov	r7, r0
 800ca5e:	4691      	mov	r9, r2
 800ca60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca64:	f108 0601 	add.w	r6, r8, #1
 800ca68:	42b3      	cmp	r3, r6
 800ca6a:	db0b      	blt.n	800ca84 <__lshift+0x38>
 800ca6c:	4638      	mov	r0, r7
 800ca6e:	f7ff fde7 	bl	800c640 <_Balloc>
 800ca72:	4605      	mov	r5, r0
 800ca74:	b948      	cbnz	r0, 800ca8a <__lshift+0x3e>
 800ca76:	4602      	mov	r2, r0
 800ca78:	4b28      	ldr	r3, [pc, #160]	@ (800cb1c <__lshift+0xd0>)
 800ca7a:	4829      	ldr	r0, [pc, #164]	@ (800cb20 <__lshift+0xd4>)
 800ca7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ca80:	f000 fa98 	bl	800cfb4 <__assert_func>
 800ca84:	3101      	adds	r1, #1
 800ca86:	005b      	lsls	r3, r3, #1
 800ca88:	e7ee      	b.n	800ca68 <__lshift+0x1c>
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	f100 0114 	add.w	r1, r0, #20
 800ca90:	f100 0210 	add.w	r2, r0, #16
 800ca94:	4618      	mov	r0, r3
 800ca96:	4553      	cmp	r3, sl
 800ca98:	db33      	blt.n	800cb02 <__lshift+0xb6>
 800ca9a:	6920      	ldr	r0, [r4, #16]
 800ca9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800caa0:	f104 0314 	add.w	r3, r4, #20
 800caa4:	f019 091f 	ands.w	r9, r9, #31
 800caa8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800caac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cab0:	d02b      	beq.n	800cb0a <__lshift+0xbe>
 800cab2:	f1c9 0e20 	rsb	lr, r9, #32
 800cab6:	468a      	mov	sl, r1
 800cab8:	2200      	movs	r2, #0
 800caba:	6818      	ldr	r0, [r3, #0]
 800cabc:	fa00 f009 	lsl.w	r0, r0, r9
 800cac0:	4310      	orrs	r0, r2
 800cac2:	f84a 0b04 	str.w	r0, [sl], #4
 800cac6:	f853 2b04 	ldr.w	r2, [r3], #4
 800caca:	459c      	cmp	ip, r3
 800cacc:	fa22 f20e 	lsr.w	r2, r2, lr
 800cad0:	d8f3      	bhi.n	800caba <__lshift+0x6e>
 800cad2:	ebac 0304 	sub.w	r3, ip, r4
 800cad6:	3b15      	subs	r3, #21
 800cad8:	f023 0303 	bic.w	r3, r3, #3
 800cadc:	3304      	adds	r3, #4
 800cade:	f104 0015 	add.w	r0, r4, #21
 800cae2:	4560      	cmp	r0, ip
 800cae4:	bf88      	it	hi
 800cae6:	2304      	movhi	r3, #4
 800cae8:	50ca      	str	r2, [r1, r3]
 800caea:	b10a      	cbz	r2, 800caf0 <__lshift+0xa4>
 800caec:	f108 0602 	add.w	r6, r8, #2
 800caf0:	3e01      	subs	r6, #1
 800caf2:	4638      	mov	r0, r7
 800caf4:	612e      	str	r6, [r5, #16]
 800caf6:	4621      	mov	r1, r4
 800caf8:	f7ff fde2 	bl	800c6c0 <_Bfree>
 800cafc:	4628      	mov	r0, r5
 800cafe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb02:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb06:	3301      	adds	r3, #1
 800cb08:	e7c5      	b.n	800ca96 <__lshift+0x4a>
 800cb0a:	3904      	subs	r1, #4
 800cb0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb10:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb14:	459c      	cmp	ip, r3
 800cb16:	d8f9      	bhi.n	800cb0c <__lshift+0xc0>
 800cb18:	e7ea      	b.n	800caf0 <__lshift+0xa4>
 800cb1a:	bf00      	nop
 800cb1c:	0800d4f0 	.word	0x0800d4f0
 800cb20:	0800d501 	.word	0x0800d501

0800cb24 <__mcmp>:
 800cb24:	690a      	ldr	r2, [r1, #16]
 800cb26:	4603      	mov	r3, r0
 800cb28:	6900      	ldr	r0, [r0, #16]
 800cb2a:	1a80      	subs	r0, r0, r2
 800cb2c:	b530      	push	{r4, r5, lr}
 800cb2e:	d10e      	bne.n	800cb4e <__mcmp+0x2a>
 800cb30:	3314      	adds	r3, #20
 800cb32:	3114      	adds	r1, #20
 800cb34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cb38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cb3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb44:	4295      	cmp	r5, r2
 800cb46:	d003      	beq.n	800cb50 <__mcmp+0x2c>
 800cb48:	d205      	bcs.n	800cb56 <__mcmp+0x32>
 800cb4a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb4e:	bd30      	pop	{r4, r5, pc}
 800cb50:	42a3      	cmp	r3, r4
 800cb52:	d3f3      	bcc.n	800cb3c <__mcmp+0x18>
 800cb54:	e7fb      	b.n	800cb4e <__mcmp+0x2a>
 800cb56:	2001      	movs	r0, #1
 800cb58:	e7f9      	b.n	800cb4e <__mcmp+0x2a>
	...

0800cb5c <__mdiff>:
 800cb5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb60:	4689      	mov	r9, r1
 800cb62:	4606      	mov	r6, r0
 800cb64:	4611      	mov	r1, r2
 800cb66:	4648      	mov	r0, r9
 800cb68:	4614      	mov	r4, r2
 800cb6a:	f7ff ffdb 	bl	800cb24 <__mcmp>
 800cb6e:	1e05      	subs	r5, r0, #0
 800cb70:	d112      	bne.n	800cb98 <__mdiff+0x3c>
 800cb72:	4629      	mov	r1, r5
 800cb74:	4630      	mov	r0, r6
 800cb76:	f7ff fd63 	bl	800c640 <_Balloc>
 800cb7a:	4602      	mov	r2, r0
 800cb7c:	b928      	cbnz	r0, 800cb8a <__mdiff+0x2e>
 800cb7e:	4b3f      	ldr	r3, [pc, #252]	@ (800cc7c <__mdiff+0x120>)
 800cb80:	f240 2137 	movw	r1, #567	@ 0x237
 800cb84:	483e      	ldr	r0, [pc, #248]	@ (800cc80 <__mdiff+0x124>)
 800cb86:	f000 fa15 	bl	800cfb4 <__assert_func>
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb90:	4610      	mov	r0, r2
 800cb92:	b003      	add	sp, #12
 800cb94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb98:	bfbc      	itt	lt
 800cb9a:	464b      	movlt	r3, r9
 800cb9c:	46a1      	movlt	r9, r4
 800cb9e:	4630      	mov	r0, r6
 800cba0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cba4:	bfba      	itte	lt
 800cba6:	461c      	movlt	r4, r3
 800cba8:	2501      	movlt	r5, #1
 800cbaa:	2500      	movge	r5, #0
 800cbac:	f7ff fd48 	bl	800c640 <_Balloc>
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	b918      	cbnz	r0, 800cbbc <__mdiff+0x60>
 800cbb4:	4b31      	ldr	r3, [pc, #196]	@ (800cc7c <__mdiff+0x120>)
 800cbb6:	f240 2145 	movw	r1, #581	@ 0x245
 800cbba:	e7e3      	b.n	800cb84 <__mdiff+0x28>
 800cbbc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cbc0:	6926      	ldr	r6, [r4, #16]
 800cbc2:	60c5      	str	r5, [r0, #12]
 800cbc4:	f109 0310 	add.w	r3, r9, #16
 800cbc8:	f109 0514 	add.w	r5, r9, #20
 800cbcc:	f104 0e14 	add.w	lr, r4, #20
 800cbd0:	f100 0b14 	add.w	fp, r0, #20
 800cbd4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cbd8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cbdc:	9301      	str	r3, [sp, #4]
 800cbde:	46d9      	mov	r9, fp
 800cbe0:	f04f 0c00 	mov.w	ip, #0
 800cbe4:	9b01      	ldr	r3, [sp, #4]
 800cbe6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cbea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cbee:	9301      	str	r3, [sp, #4]
 800cbf0:	fa1f f38a 	uxth.w	r3, sl
 800cbf4:	4619      	mov	r1, r3
 800cbf6:	b283      	uxth	r3, r0
 800cbf8:	1acb      	subs	r3, r1, r3
 800cbfa:	0c00      	lsrs	r0, r0, #16
 800cbfc:	4463      	add	r3, ip
 800cbfe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cc02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cc06:	b29b      	uxth	r3, r3
 800cc08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cc0c:	4576      	cmp	r6, lr
 800cc0e:	f849 3b04 	str.w	r3, [r9], #4
 800cc12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc16:	d8e5      	bhi.n	800cbe4 <__mdiff+0x88>
 800cc18:	1b33      	subs	r3, r6, r4
 800cc1a:	3b15      	subs	r3, #21
 800cc1c:	f023 0303 	bic.w	r3, r3, #3
 800cc20:	3415      	adds	r4, #21
 800cc22:	3304      	adds	r3, #4
 800cc24:	42a6      	cmp	r6, r4
 800cc26:	bf38      	it	cc
 800cc28:	2304      	movcc	r3, #4
 800cc2a:	441d      	add	r5, r3
 800cc2c:	445b      	add	r3, fp
 800cc2e:	461e      	mov	r6, r3
 800cc30:	462c      	mov	r4, r5
 800cc32:	4544      	cmp	r4, r8
 800cc34:	d30e      	bcc.n	800cc54 <__mdiff+0xf8>
 800cc36:	f108 0103 	add.w	r1, r8, #3
 800cc3a:	1b49      	subs	r1, r1, r5
 800cc3c:	f021 0103 	bic.w	r1, r1, #3
 800cc40:	3d03      	subs	r5, #3
 800cc42:	45a8      	cmp	r8, r5
 800cc44:	bf38      	it	cc
 800cc46:	2100      	movcc	r1, #0
 800cc48:	440b      	add	r3, r1
 800cc4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cc4e:	b191      	cbz	r1, 800cc76 <__mdiff+0x11a>
 800cc50:	6117      	str	r7, [r2, #16]
 800cc52:	e79d      	b.n	800cb90 <__mdiff+0x34>
 800cc54:	f854 1b04 	ldr.w	r1, [r4], #4
 800cc58:	46e6      	mov	lr, ip
 800cc5a:	0c08      	lsrs	r0, r1, #16
 800cc5c:	fa1c fc81 	uxtah	ip, ip, r1
 800cc60:	4471      	add	r1, lr
 800cc62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cc66:	b289      	uxth	r1, r1
 800cc68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cc6c:	f846 1b04 	str.w	r1, [r6], #4
 800cc70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc74:	e7dd      	b.n	800cc32 <__mdiff+0xd6>
 800cc76:	3f01      	subs	r7, #1
 800cc78:	e7e7      	b.n	800cc4a <__mdiff+0xee>
 800cc7a:	bf00      	nop
 800cc7c:	0800d4f0 	.word	0x0800d4f0
 800cc80:	0800d501 	.word	0x0800d501

0800cc84 <__d2b>:
 800cc84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cc88:	460f      	mov	r7, r1
 800cc8a:	2101      	movs	r1, #1
 800cc8c:	ec59 8b10 	vmov	r8, r9, d0
 800cc90:	4616      	mov	r6, r2
 800cc92:	f7ff fcd5 	bl	800c640 <_Balloc>
 800cc96:	4604      	mov	r4, r0
 800cc98:	b930      	cbnz	r0, 800cca8 <__d2b+0x24>
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	4b23      	ldr	r3, [pc, #140]	@ (800cd2c <__d2b+0xa8>)
 800cc9e:	4824      	ldr	r0, [pc, #144]	@ (800cd30 <__d2b+0xac>)
 800cca0:	f240 310f 	movw	r1, #783	@ 0x30f
 800cca4:	f000 f986 	bl	800cfb4 <__assert_func>
 800cca8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ccac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ccb0:	b10d      	cbz	r5, 800ccb6 <__d2b+0x32>
 800ccb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ccb6:	9301      	str	r3, [sp, #4]
 800ccb8:	f1b8 0300 	subs.w	r3, r8, #0
 800ccbc:	d023      	beq.n	800cd06 <__d2b+0x82>
 800ccbe:	4668      	mov	r0, sp
 800ccc0:	9300      	str	r3, [sp, #0]
 800ccc2:	f7ff fd84 	bl	800c7ce <__lo0bits>
 800ccc6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ccca:	b1d0      	cbz	r0, 800cd02 <__d2b+0x7e>
 800cccc:	f1c0 0320 	rsb	r3, r0, #32
 800ccd0:	fa02 f303 	lsl.w	r3, r2, r3
 800ccd4:	430b      	orrs	r3, r1
 800ccd6:	40c2      	lsrs	r2, r0
 800ccd8:	6163      	str	r3, [r4, #20]
 800ccda:	9201      	str	r2, [sp, #4]
 800ccdc:	9b01      	ldr	r3, [sp, #4]
 800ccde:	61a3      	str	r3, [r4, #24]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	bf0c      	ite	eq
 800cce4:	2201      	moveq	r2, #1
 800cce6:	2202      	movne	r2, #2
 800cce8:	6122      	str	r2, [r4, #16]
 800ccea:	b1a5      	cbz	r5, 800cd16 <__d2b+0x92>
 800ccec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ccf0:	4405      	add	r5, r0
 800ccf2:	603d      	str	r5, [r7, #0]
 800ccf4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ccf8:	6030      	str	r0, [r6, #0]
 800ccfa:	4620      	mov	r0, r4
 800ccfc:	b003      	add	sp, #12
 800ccfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd02:	6161      	str	r1, [r4, #20]
 800cd04:	e7ea      	b.n	800ccdc <__d2b+0x58>
 800cd06:	a801      	add	r0, sp, #4
 800cd08:	f7ff fd61 	bl	800c7ce <__lo0bits>
 800cd0c:	9b01      	ldr	r3, [sp, #4]
 800cd0e:	6163      	str	r3, [r4, #20]
 800cd10:	3020      	adds	r0, #32
 800cd12:	2201      	movs	r2, #1
 800cd14:	e7e8      	b.n	800cce8 <__d2b+0x64>
 800cd16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cd1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cd1e:	6038      	str	r0, [r7, #0]
 800cd20:	6918      	ldr	r0, [r3, #16]
 800cd22:	f7ff fd35 	bl	800c790 <__hi0bits>
 800cd26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cd2a:	e7e5      	b.n	800ccf8 <__d2b+0x74>
 800cd2c:	0800d4f0 	.word	0x0800d4f0
 800cd30:	0800d501 	.word	0x0800d501

0800cd34 <__sflush_r>:
 800cd34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd3c:	0716      	lsls	r6, r2, #28
 800cd3e:	4605      	mov	r5, r0
 800cd40:	460c      	mov	r4, r1
 800cd42:	d454      	bmi.n	800cdee <__sflush_r+0xba>
 800cd44:	684b      	ldr	r3, [r1, #4]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	dc02      	bgt.n	800cd50 <__sflush_r+0x1c>
 800cd4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	dd48      	ble.n	800cde2 <__sflush_r+0xae>
 800cd50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cd52:	2e00      	cmp	r6, #0
 800cd54:	d045      	beq.n	800cde2 <__sflush_r+0xae>
 800cd56:	2300      	movs	r3, #0
 800cd58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cd5c:	682f      	ldr	r7, [r5, #0]
 800cd5e:	6a21      	ldr	r1, [r4, #32]
 800cd60:	602b      	str	r3, [r5, #0]
 800cd62:	d030      	beq.n	800cdc6 <__sflush_r+0x92>
 800cd64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cd66:	89a3      	ldrh	r3, [r4, #12]
 800cd68:	0759      	lsls	r1, r3, #29
 800cd6a:	d505      	bpl.n	800cd78 <__sflush_r+0x44>
 800cd6c:	6863      	ldr	r3, [r4, #4]
 800cd6e:	1ad2      	subs	r2, r2, r3
 800cd70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cd72:	b10b      	cbz	r3, 800cd78 <__sflush_r+0x44>
 800cd74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cd76:	1ad2      	subs	r2, r2, r3
 800cd78:	2300      	movs	r3, #0
 800cd7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cd7c:	6a21      	ldr	r1, [r4, #32]
 800cd7e:	4628      	mov	r0, r5
 800cd80:	47b0      	blx	r6
 800cd82:	1c43      	adds	r3, r0, #1
 800cd84:	89a3      	ldrh	r3, [r4, #12]
 800cd86:	d106      	bne.n	800cd96 <__sflush_r+0x62>
 800cd88:	6829      	ldr	r1, [r5, #0]
 800cd8a:	291d      	cmp	r1, #29
 800cd8c:	d82b      	bhi.n	800cde6 <__sflush_r+0xb2>
 800cd8e:	4a2a      	ldr	r2, [pc, #168]	@ (800ce38 <__sflush_r+0x104>)
 800cd90:	40ca      	lsrs	r2, r1
 800cd92:	07d6      	lsls	r6, r2, #31
 800cd94:	d527      	bpl.n	800cde6 <__sflush_r+0xb2>
 800cd96:	2200      	movs	r2, #0
 800cd98:	6062      	str	r2, [r4, #4]
 800cd9a:	04d9      	lsls	r1, r3, #19
 800cd9c:	6922      	ldr	r2, [r4, #16]
 800cd9e:	6022      	str	r2, [r4, #0]
 800cda0:	d504      	bpl.n	800cdac <__sflush_r+0x78>
 800cda2:	1c42      	adds	r2, r0, #1
 800cda4:	d101      	bne.n	800cdaa <__sflush_r+0x76>
 800cda6:	682b      	ldr	r3, [r5, #0]
 800cda8:	b903      	cbnz	r3, 800cdac <__sflush_r+0x78>
 800cdaa:	6560      	str	r0, [r4, #84]	@ 0x54
 800cdac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cdae:	602f      	str	r7, [r5, #0]
 800cdb0:	b1b9      	cbz	r1, 800cde2 <__sflush_r+0xae>
 800cdb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cdb6:	4299      	cmp	r1, r3
 800cdb8:	d002      	beq.n	800cdc0 <__sflush_r+0x8c>
 800cdba:	4628      	mov	r0, r5
 800cdbc:	f7ff fb40 	bl	800c440 <_free_r>
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	6363      	str	r3, [r4, #52]	@ 0x34
 800cdc4:	e00d      	b.n	800cde2 <__sflush_r+0xae>
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	4628      	mov	r0, r5
 800cdca:	47b0      	blx	r6
 800cdcc:	4602      	mov	r2, r0
 800cdce:	1c50      	adds	r0, r2, #1
 800cdd0:	d1c9      	bne.n	800cd66 <__sflush_r+0x32>
 800cdd2:	682b      	ldr	r3, [r5, #0]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d0c6      	beq.n	800cd66 <__sflush_r+0x32>
 800cdd8:	2b1d      	cmp	r3, #29
 800cdda:	d001      	beq.n	800cde0 <__sflush_r+0xac>
 800cddc:	2b16      	cmp	r3, #22
 800cdde:	d11e      	bne.n	800ce1e <__sflush_r+0xea>
 800cde0:	602f      	str	r7, [r5, #0]
 800cde2:	2000      	movs	r0, #0
 800cde4:	e022      	b.n	800ce2c <__sflush_r+0xf8>
 800cde6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdea:	b21b      	sxth	r3, r3
 800cdec:	e01b      	b.n	800ce26 <__sflush_r+0xf2>
 800cdee:	690f      	ldr	r7, [r1, #16]
 800cdf0:	2f00      	cmp	r7, #0
 800cdf2:	d0f6      	beq.n	800cde2 <__sflush_r+0xae>
 800cdf4:	0793      	lsls	r3, r2, #30
 800cdf6:	680e      	ldr	r6, [r1, #0]
 800cdf8:	bf08      	it	eq
 800cdfa:	694b      	ldreq	r3, [r1, #20]
 800cdfc:	600f      	str	r7, [r1, #0]
 800cdfe:	bf18      	it	ne
 800ce00:	2300      	movne	r3, #0
 800ce02:	eba6 0807 	sub.w	r8, r6, r7
 800ce06:	608b      	str	r3, [r1, #8]
 800ce08:	f1b8 0f00 	cmp.w	r8, #0
 800ce0c:	dde9      	ble.n	800cde2 <__sflush_r+0xae>
 800ce0e:	6a21      	ldr	r1, [r4, #32]
 800ce10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ce12:	4643      	mov	r3, r8
 800ce14:	463a      	mov	r2, r7
 800ce16:	4628      	mov	r0, r5
 800ce18:	47b0      	blx	r6
 800ce1a:	2800      	cmp	r0, #0
 800ce1c:	dc08      	bgt.n	800ce30 <__sflush_r+0xfc>
 800ce1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce26:	81a3      	strh	r3, [r4, #12]
 800ce28:	f04f 30ff 	mov.w	r0, #4294967295
 800ce2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce30:	4407      	add	r7, r0
 800ce32:	eba8 0800 	sub.w	r8, r8, r0
 800ce36:	e7e7      	b.n	800ce08 <__sflush_r+0xd4>
 800ce38:	20400001 	.word	0x20400001

0800ce3c <_fflush_r>:
 800ce3c:	b538      	push	{r3, r4, r5, lr}
 800ce3e:	690b      	ldr	r3, [r1, #16]
 800ce40:	4605      	mov	r5, r0
 800ce42:	460c      	mov	r4, r1
 800ce44:	b913      	cbnz	r3, 800ce4c <_fflush_r+0x10>
 800ce46:	2500      	movs	r5, #0
 800ce48:	4628      	mov	r0, r5
 800ce4a:	bd38      	pop	{r3, r4, r5, pc}
 800ce4c:	b118      	cbz	r0, 800ce56 <_fflush_r+0x1a>
 800ce4e:	6a03      	ldr	r3, [r0, #32]
 800ce50:	b90b      	cbnz	r3, 800ce56 <_fflush_r+0x1a>
 800ce52:	f7fe faa1 	bl	800b398 <__sinit>
 800ce56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d0f3      	beq.n	800ce46 <_fflush_r+0xa>
 800ce5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ce60:	07d0      	lsls	r0, r2, #31
 800ce62:	d404      	bmi.n	800ce6e <_fflush_r+0x32>
 800ce64:	0599      	lsls	r1, r3, #22
 800ce66:	d402      	bmi.n	800ce6e <_fflush_r+0x32>
 800ce68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce6a:	f7fe fc7e 	bl	800b76a <__retarget_lock_acquire_recursive>
 800ce6e:	4628      	mov	r0, r5
 800ce70:	4621      	mov	r1, r4
 800ce72:	f7ff ff5f 	bl	800cd34 <__sflush_r>
 800ce76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce78:	07da      	lsls	r2, r3, #31
 800ce7a:	4605      	mov	r5, r0
 800ce7c:	d4e4      	bmi.n	800ce48 <_fflush_r+0xc>
 800ce7e:	89a3      	ldrh	r3, [r4, #12]
 800ce80:	059b      	lsls	r3, r3, #22
 800ce82:	d4e1      	bmi.n	800ce48 <_fflush_r+0xc>
 800ce84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce86:	f7fe fc71 	bl	800b76c <__retarget_lock_release_recursive>
 800ce8a:	e7dd      	b.n	800ce48 <_fflush_r+0xc>

0800ce8c <__swhatbuf_r>:
 800ce8c:	b570      	push	{r4, r5, r6, lr}
 800ce8e:	460c      	mov	r4, r1
 800ce90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce94:	2900      	cmp	r1, #0
 800ce96:	b096      	sub	sp, #88	@ 0x58
 800ce98:	4615      	mov	r5, r2
 800ce9a:	461e      	mov	r6, r3
 800ce9c:	da0d      	bge.n	800ceba <__swhatbuf_r+0x2e>
 800ce9e:	89a3      	ldrh	r3, [r4, #12]
 800cea0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cea4:	f04f 0100 	mov.w	r1, #0
 800cea8:	bf14      	ite	ne
 800ceaa:	2340      	movne	r3, #64	@ 0x40
 800ceac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ceb0:	2000      	movs	r0, #0
 800ceb2:	6031      	str	r1, [r6, #0]
 800ceb4:	602b      	str	r3, [r5, #0]
 800ceb6:	b016      	add	sp, #88	@ 0x58
 800ceb8:	bd70      	pop	{r4, r5, r6, pc}
 800ceba:	466a      	mov	r2, sp
 800cebc:	f000 f848 	bl	800cf50 <_fstat_r>
 800cec0:	2800      	cmp	r0, #0
 800cec2:	dbec      	blt.n	800ce9e <__swhatbuf_r+0x12>
 800cec4:	9901      	ldr	r1, [sp, #4]
 800cec6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ceca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cece:	4259      	negs	r1, r3
 800ced0:	4159      	adcs	r1, r3
 800ced2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ced6:	e7eb      	b.n	800ceb0 <__swhatbuf_r+0x24>

0800ced8 <__smakebuf_r>:
 800ced8:	898b      	ldrh	r3, [r1, #12]
 800ceda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cedc:	079d      	lsls	r5, r3, #30
 800cede:	4606      	mov	r6, r0
 800cee0:	460c      	mov	r4, r1
 800cee2:	d507      	bpl.n	800cef4 <__smakebuf_r+0x1c>
 800cee4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cee8:	6023      	str	r3, [r4, #0]
 800ceea:	6123      	str	r3, [r4, #16]
 800ceec:	2301      	movs	r3, #1
 800ceee:	6163      	str	r3, [r4, #20]
 800cef0:	b003      	add	sp, #12
 800cef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cef4:	ab01      	add	r3, sp, #4
 800cef6:	466a      	mov	r2, sp
 800cef8:	f7ff ffc8 	bl	800ce8c <__swhatbuf_r>
 800cefc:	9f00      	ldr	r7, [sp, #0]
 800cefe:	4605      	mov	r5, r0
 800cf00:	4639      	mov	r1, r7
 800cf02:	4630      	mov	r0, r6
 800cf04:	f7ff fb10 	bl	800c528 <_malloc_r>
 800cf08:	b948      	cbnz	r0, 800cf1e <__smakebuf_r+0x46>
 800cf0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf0e:	059a      	lsls	r2, r3, #22
 800cf10:	d4ee      	bmi.n	800cef0 <__smakebuf_r+0x18>
 800cf12:	f023 0303 	bic.w	r3, r3, #3
 800cf16:	f043 0302 	orr.w	r3, r3, #2
 800cf1a:	81a3      	strh	r3, [r4, #12]
 800cf1c:	e7e2      	b.n	800cee4 <__smakebuf_r+0xc>
 800cf1e:	89a3      	ldrh	r3, [r4, #12]
 800cf20:	6020      	str	r0, [r4, #0]
 800cf22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf26:	81a3      	strh	r3, [r4, #12]
 800cf28:	9b01      	ldr	r3, [sp, #4]
 800cf2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cf2e:	b15b      	cbz	r3, 800cf48 <__smakebuf_r+0x70>
 800cf30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf34:	4630      	mov	r0, r6
 800cf36:	f000 f81d 	bl	800cf74 <_isatty_r>
 800cf3a:	b128      	cbz	r0, 800cf48 <__smakebuf_r+0x70>
 800cf3c:	89a3      	ldrh	r3, [r4, #12]
 800cf3e:	f023 0303 	bic.w	r3, r3, #3
 800cf42:	f043 0301 	orr.w	r3, r3, #1
 800cf46:	81a3      	strh	r3, [r4, #12]
 800cf48:	89a3      	ldrh	r3, [r4, #12]
 800cf4a:	431d      	orrs	r5, r3
 800cf4c:	81a5      	strh	r5, [r4, #12]
 800cf4e:	e7cf      	b.n	800cef0 <__smakebuf_r+0x18>

0800cf50 <_fstat_r>:
 800cf50:	b538      	push	{r3, r4, r5, lr}
 800cf52:	4d07      	ldr	r5, [pc, #28]	@ (800cf70 <_fstat_r+0x20>)
 800cf54:	2300      	movs	r3, #0
 800cf56:	4604      	mov	r4, r0
 800cf58:	4608      	mov	r0, r1
 800cf5a:	4611      	mov	r1, r2
 800cf5c:	602b      	str	r3, [r5, #0]
 800cf5e:	f7f5 f831 	bl	8001fc4 <_fstat>
 800cf62:	1c43      	adds	r3, r0, #1
 800cf64:	d102      	bne.n	800cf6c <_fstat_r+0x1c>
 800cf66:	682b      	ldr	r3, [r5, #0]
 800cf68:	b103      	cbz	r3, 800cf6c <_fstat_r+0x1c>
 800cf6a:	6023      	str	r3, [r4, #0]
 800cf6c:	bd38      	pop	{r3, r4, r5, pc}
 800cf6e:	bf00      	nop
 800cf70:	20002334 	.word	0x20002334

0800cf74 <_isatty_r>:
 800cf74:	b538      	push	{r3, r4, r5, lr}
 800cf76:	4d06      	ldr	r5, [pc, #24]	@ (800cf90 <_isatty_r+0x1c>)
 800cf78:	2300      	movs	r3, #0
 800cf7a:	4604      	mov	r4, r0
 800cf7c:	4608      	mov	r0, r1
 800cf7e:	602b      	str	r3, [r5, #0]
 800cf80:	f7f5 f830 	bl	8001fe4 <_isatty>
 800cf84:	1c43      	adds	r3, r0, #1
 800cf86:	d102      	bne.n	800cf8e <_isatty_r+0x1a>
 800cf88:	682b      	ldr	r3, [r5, #0]
 800cf8a:	b103      	cbz	r3, 800cf8e <_isatty_r+0x1a>
 800cf8c:	6023      	str	r3, [r4, #0]
 800cf8e:	bd38      	pop	{r3, r4, r5, pc}
 800cf90:	20002334 	.word	0x20002334

0800cf94 <_sbrk_r>:
 800cf94:	b538      	push	{r3, r4, r5, lr}
 800cf96:	4d06      	ldr	r5, [pc, #24]	@ (800cfb0 <_sbrk_r+0x1c>)
 800cf98:	2300      	movs	r3, #0
 800cf9a:	4604      	mov	r4, r0
 800cf9c:	4608      	mov	r0, r1
 800cf9e:	602b      	str	r3, [r5, #0]
 800cfa0:	f7f5 f838 	bl	8002014 <_sbrk>
 800cfa4:	1c43      	adds	r3, r0, #1
 800cfa6:	d102      	bne.n	800cfae <_sbrk_r+0x1a>
 800cfa8:	682b      	ldr	r3, [r5, #0]
 800cfaa:	b103      	cbz	r3, 800cfae <_sbrk_r+0x1a>
 800cfac:	6023      	str	r3, [r4, #0]
 800cfae:	bd38      	pop	{r3, r4, r5, pc}
 800cfb0:	20002334 	.word	0x20002334

0800cfb4 <__assert_func>:
 800cfb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfb6:	4614      	mov	r4, r2
 800cfb8:	461a      	mov	r2, r3
 800cfba:	4b09      	ldr	r3, [pc, #36]	@ (800cfe0 <__assert_func+0x2c>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	4605      	mov	r5, r0
 800cfc0:	68d8      	ldr	r0, [r3, #12]
 800cfc2:	b14c      	cbz	r4, 800cfd8 <__assert_func+0x24>
 800cfc4:	4b07      	ldr	r3, [pc, #28]	@ (800cfe4 <__assert_func+0x30>)
 800cfc6:	9100      	str	r1, [sp, #0]
 800cfc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cfcc:	4906      	ldr	r1, [pc, #24]	@ (800cfe8 <__assert_func+0x34>)
 800cfce:	462b      	mov	r3, r5
 800cfd0:	f000 f842 	bl	800d058 <fiprintf>
 800cfd4:	f000 f852 	bl	800d07c <abort>
 800cfd8:	4b04      	ldr	r3, [pc, #16]	@ (800cfec <__assert_func+0x38>)
 800cfda:	461c      	mov	r4, r3
 800cfdc:	e7f3      	b.n	800cfc6 <__assert_func+0x12>
 800cfde:	bf00      	nop
 800cfe0:	20000120 	.word	0x20000120
 800cfe4:	0800d564 	.word	0x0800d564
 800cfe8:	0800d571 	.word	0x0800d571
 800cfec:	0800d59f 	.word	0x0800d59f

0800cff0 <_calloc_r>:
 800cff0:	b570      	push	{r4, r5, r6, lr}
 800cff2:	fba1 5402 	umull	r5, r4, r1, r2
 800cff6:	b934      	cbnz	r4, 800d006 <_calloc_r+0x16>
 800cff8:	4629      	mov	r1, r5
 800cffa:	f7ff fa95 	bl	800c528 <_malloc_r>
 800cffe:	4606      	mov	r6, r0
 800d000:	b928      	cbnz	r0, 800d00e <_calloc_r+0x1e>
 800d002:	4630      	mov	r0, r6
 800d004:	bd70      	pop	{r4, r5, r6, pc}
 800d006:	220c      	movs	r2, #12
 800d008:	6002      	str	r2, [r0, #0]
 800d00a:	2600      	movs	r6, #0
 800d00c:	e7f9      	b.n	800d002 <_calloc_r+0x12>
 800d00e:	462a      	mov	r2, r5
 800d010:	4621      	mov	r1, r4
 800d012:	f7fe fb2d 	bl	800b670 <memset>
 800d016:	e7f4      	b.n	800d002 <_calloc_r+0x12>

0800d018 <__ascii_mbtowc>:
 800d018:	b082      	sub	sp, #8
 800d01a:	b901      	cbnz	r1, 800d01e <__ascii_mbtowc+0x6>
 800d01c:	a901      	add	r1, sp, #4
 800d01e:	b142      	cbz	r2, 800d032 <__ascii_mbtowc+0x1a>
 800d020:	b14b      	cbz	r3, 800d036 <__ascii_mbtowc+0x1e>
 800d022:	7813      	ldrb	r3, [r2, #0]
 800d024:	600b      	str	r3, [r1, #0]
 800d026:	7812      	ldrb	r2, [r2, #0]
 800d028:	1e10      	subs	r0, r2, #0
 800d02a:	bf18      	it	ne
 800d02c:	2001      	movne	r0, #1
 800d02e:	b002      	add	sp, #8
 800d030:	4770      	bx	lr
 800d032:	4610      	mov	r0, r2
 800d034:	e7fb      	b.n	800d02e <__ascii_mbtowc+0x16>
 800d036:	f06f 0001 	mvn.w	r0, #1
 800d03a:	e7f8      	b.n	800d02e <__ascii_mbtowc+0x16>

0800d03c <__ascii_wctomb>:
 800d03c:	4603      	mov	r3, r0
 800d03e:	4608      	mov	r0, r1
 800d040:	b141      	cbz	r1, 800d054 <__ascii_wctomb+0x18>
 800d042:	2aff      	cmp	r2, #255	@ 0xff
 800d044:	d904      	bls.n	800d050 <__ascii_wctomb+0x14>
 800d046:	228a      	movs	r2, #138	@ 0x8a
 800d048:	601a      	str	r2, [r3, #0]
 800d04a:	f04f 30ff 	mov.w	r0, #4294967295
 800d04e:	4770      	bx	lr
 800d050:	700a      	strb	r2, [r1, #0]
 800d052:	2001      	movs	r0, #1
 800d054:	4770      	bx	lr
	...

0800d058 <fiprintf>:
 800d058:	b40e      	push	{r1, r2, r3}
 800d05a:	b503      	push	{r0, r1, lr}
 800d05c:	4601      	mov	r1, r0
 800d05e:	ab03      	add	r3, sp, #12
 800d060:	4805      	ldr	r0, [pc, #20]	@ (800d078 <fiprintf+0x20>)
 800d062:	f853 2b04 	ldr.w	r2, [r3], #4
 800d066:	6800      	ldr	r0, [r0, #0]
 800d068:	9301      	str	r3, [sp, #4]
 800d06a:	f000 f837 	bl	800d0dc <_vfiprintf_r>
 800d06e:	b002      	add	sp, #8
 800d070:	f85d eb04 	ldr.w	lr, [sp], #4
 800d074:	b003      	add	sp, #12
 800d076:	4770      	bx	lr
 800d078:	20000120 	.word	0x20000120

0800d07c <abort>:
 800d07c:	b508      	push	{r3, lr}
 800d07e:	2006      	movs	r0, #6
 800d080:	f000 f96c 	bl	800d35c <raise>
 800d084:	2001      	movs	r0, #1
 800d086:	f7f4 ff69 	bl	8001f5c <_exit>

0800d08a <__sfputc_r>:
 800d08a:	6893      	ldr	r3, [r2, #8]
 800d08c:	3b01      	subs	r3, #1
 800d08e:	2b00      	cmp	r3, #0
 800d090:	b410      	push	{r4}
 800d092:	6093      	str	r3, [r2, #8]
 800d094:	da08      	bge.n	800d0a8 <__sfputc_r+0x1e>
 800d096:	6994      	ldr	r4, [r2, #24]
 800d098:	42a3      	cmp	r3, r4
 800d09a:	db01      	blt.n	800d0a0 <__sfputc_r+0x16>
 800d09c:	290a      	cmp	r1, #10
 800d09e:	d103      	bne.n	800d0a8 <__sfputc_r+0x1e>
 800d0a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0a4:	f7fe ba4f 	b.w	800b546 <__swbuf_r>
 800d0a8:	6813      	ldr	r3, [r2, #0]
 800d0aa:	1c58      	adds	r0, r3, #1
 800d0ac:	6010      	str	r0, [r2, #0]
 800d0ae:	7019      	strb	r1, [r3, #0]
 800d0b0:	4608      	mov	r0, r1
 800d0b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0b6:	4770      	bx	lr

0800d0b8 <__sfputs_r>:
 800d0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ba:	4606      	mov	r6, r0
 800d0bc:	460f      	mov	r7, r1
 800d0be:	4614      	mov	r4, r2
 800d0c0:	18d5      	adds	r5, r2, r3
 800d0c2:	42ac      	cmp	r4, r5
 800d0c4:	d101      	bne.n	800d0ca <__sfputs_r+0x12>
 800d0c6:	2000      	movs	r0, #0
 800d0c8:	e007      	b.n	800d0da <__sfputs_r+0x22>
 800d0ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0ce:	463a      	mov	r2, r7
 800d0d0:	4630      	mov	r0, r6
 800d0d2:	f7ff ffda 	bl	800d08a <__sfputc_r>
 800d0d6:	1c43      	adds	r3, r0, #1
 800d0d8:	d1f3      	bne.n	800d0c2 <__sfputs_r+0xa>
 800d0da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d0dc <_vfiprintf_r>:
 800d0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e0:	460d      	mov	r5, r1
 800d0e2:	b09d      	sub	sp, #116	@ 0x74
 800d0e4:	4614      	mov	r4, r2
 800d0e6:	4698      	mov	r8, r3
 800d0e8:	4606      	mov	r6, r0
 800d0ea:	b118      	cbz	r0, 800d0f4 <_vfiprintf_r+0x18>
 800d0ec:	6a03      	ldr	r3, [r0, #32]
 800d0ee:	b90b      	cbnz	r3, 800d0f4 <_vfiprintf_r+0x18>
 800d0f0:	f7fe f952 	bl	800b398 <__sinit>
 800d0f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d0f6:	07d9      	lsls	r1, r3, #31
 800d0f8:	d405      	bmi.n	800d106 <_vfiprintf_r+0x2a>
 800d0fa:	89ab      	ldrh	r3, [r5, #12]
 800d0fc:	059a      	lsls	r2, r3, #22
 800d0fe:	d402      	bmi.n	800d106 <_vfiprintf_r+0x2a>
 800d100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d102:	f7fe fb32 	bl	800b76a <__retarget_lock_acquire_recursive>
 800d106:	89ab      	ldrh	r3, [r5, #12]
 800d108:	071b      	lsls	r3, r3, #28
 800d10a:	d501      	bpl.n	800d110 <_vfiprintf_r+0x34>
 800d10c:	692b      	ldr	r3, [r5, #16]
 800d10e:	b99b      	cbnz	r3, 800d138 <_vfiprintf_r+0x5c>
 800d110:	4629      	mov	r1, r5
 800d112:	4630      	mov	r0, r6
 800d114:	f7fe fa56 	bl	800b5c4 <__swsetup_r>
 800d118:	b170      	cbz	r0, 800d138 <_vfiprintf_r+0x5c>
 800d11a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d11c:	07dc      	lsls	r4, r3, #31
 800d11e:	d504      	bpl.n	800d12a <_vfiprintf_r+0x4e>
 800d120:	f04f 30ff 	mov.w	r0, #4294967295
 800d124:	b01d      	add	sp, #116	@ 0x74
 800d126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d12a:	89ab      	ldrh	r3, [r5, #12]
 800d12c:	0598      	lsls	r0, r3, #22
 800d12e:	d4f7      	bmi.n	800d120 <_vfiprintf_r+0x44>
 800d130:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d132:	f7fe fb1b 	bl	800b76c <__retarget_lock_release_recursive>
 800d136:	e7f3      	b.n	800d120 <_vfiprintf_r+0x44>
 800d138:	2300      	movs	r3, #0
 800d13a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d13c:	2320      	movs	r3, #32
 800d13e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d142:	f8cd 800c 	str.w	r8, [sp, #12]
 800d146:	2330      	movs	r3, #48	@ 0x30
 800d148:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d2f8 <_vfiprintf_r+0x21c>
 800d14c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d150:	f04f 0901 	mov.w	r9, #1
 800d154:	4623      	mov	r3, r4
 800d156:	469a      	mov	sl, r3
 800d158:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d15c:	b10a      	cbz	r2, 800d162 <_vfiprintf_r+0x86>
 800d15e:	2a25      	cmp	r2, #37	@ 0x25
 800d160:	d1f9      	bne.n	800d156 <_vfiprintf_r+0x7a>
 800d162:	ebba 0b04 	subs.w	fp, sl, r4
 800d166:	d00b      	beq.n	800d180 <_vfiprintf_r+0xa4>
 800d168:	465b      	mov	r3, fp
 800d16a:	4622      	mov	r2, r4
 800d16c:	4629      	mov	r1, r5
 800d16e:	4630      	mov	r0, r6
 800d170:	f7ff ffa2 	bl	800d0b8 <__sfputs_r>
 800d174:	3001      	adds	r0, #1
 800d176:	f000 80a7 	beq.w	800d2c8 <_vfiprintf_r+0x1ec>
 800d17a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d17c:	445a      	add	r2, fp
 800d17e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d180:	f89a 3000 	ldrb.w	r3, [sl]
 800d184:	2b00      	cmp	r3, #0
 800d186:	f000 809f 	beq.w	800d2c8 <_vfiprintf_r+0x1ec>
 800d18a:	2300      	movs	r3, #0
 800d18c:	f04f 32ff 	mov.w	r2, #4294967295
 800d190:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d194:	f10a 0a01 	add.w	sl, sl, #1
 800d198:	9304      	str	r3, [sp, #16]
 800d19a:	9307      	str	r3, [sp, #28]
 800d19c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d1a0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d1a2:	4654      	mov	r4, sl
 800d1a4:	2205      	movs	r2, #5
 800d1a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1aa:	4853      	ldr	r0, [pc, #332]	@ (800d2f8 <_vfiprintf_r+0x21c>)
 800d1ac:	f7f3 f810 	bl	80001d0 <memchr>
 800d1b0:	9a04      	ldr	r2, [sp, #16]
 800d1b2:	b9d8      	cbnz	r0, 800d1ec <_vfiprintf_r+0x110>
 800d1b4:	06d1      	lsls	r1, r2, #27
 800d1b6:	bf44      	itt	mi
 800d1b8:	2320      	movmi	r3, #32
 800d1ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d1be:	0713      	lsls	r3, r2, #28
 800d1c0:	bf44      	itt	mi
 800d1c2:	232b      	movmi	r3, #43	@ 0x2b
 800d1c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d1c8:	f89a 3000 	ldrb.w	r3, [sl]
 800d1cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1ce:	d015      	beq.n	800d1fc <_vfiprintf_r+0x120>
 800d1d0:	9a07      	ldr	r2, [sp, #28]
 800d1d2:	4654      	mov	r4, sl
 800d1d4:	2000      	movs	r0, #0
 800d1d6:	f04f 0c0a 	mov.w	ip, #10
 800d1da:	4621      	mov	r1, r4
 800d1dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1e0:	3b30      	subs	r3, #48	@ 0x30
 800d1e2:	2b09      	cmp	r3, #9
 800d1e4:	d94b      	bls.n	800d27e <_vfiprintf_r+0x1a2>
 800d1e6:	b1b0      	cbz	r0, 800d216 <_vfiprintf_r+0x13a>
 800d1e8:	9207      	str	r2, [sp, #28]
 800d1ea:	e014      	b.n	800d216 <_vfiprintf_r+0x13a>
 800d1ec:	eba0 0308 	sub.w	r3, r0, r8
 800d1f0:	fa09 f303 	lsl.w	r3, r9, r3
 800d1f4:	4313      	orrs	r3, r2
 800d1f6:	9304      	str	r3, [sp, #16]
 800d1f8:	46a2      	mov	sl, r4
 800d1fa:	e7d2      	b.n	800d1a2 <_vfiprintf_r+0xc6>
 800d1fc:	9b03      	ldr	r3, [sp, #12]
 800d1fe:	1d19      	adds	r1, r3, #4
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	9103      	str	r1, [sp, #12]
 800d204:	2b00      	cmp	r3, #0
 800d206:	bfbb      	ittet	lt
 800d208:	425b      	neglt	r3, r3
 800d20a:	f042 0202 	orrlt.w	r2, r2, #2
 800d20e:	9307      	strge	r3, [sp, #28]
 800d210:	9307      	strlt	r3, [sp, #28]
 800d212:	bfb8      	it	lt
 800d214:	9204      	strlt	r2, [sp, #16]
 800d216:	7823      	ldrb	r3, [r4, #0]
 800d218:	2b2e      	cmp	r3, #46	@ 0x2e
 800d21a:	d10a      	bne.n	800d232 <_vfiprintf_r+0x156>
 800d21c:	7863      	ldrb	r3, [r4, #1]
 800d21e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d220:	d132      	bne.n	800d288 <_vfiprintf_r+0x1ac>
 800d222:	9b03      	ldr	r3, [sp, #12]
 800d224:	1d1a      	adds	r2, r3, #4
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	9203      	str	r2, [sp, #12]
 800d22a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d22e:	3402      	adds	r4, #2
 800d230:	9305      	str	r3, [sp, #20]
 800d232:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d308 <_vfiprintf_r+0x22c>
 800d236:	7821      	ldrb	r1, [r4, #0]
 800d238:	2203      	movs	r2, #3
 800d23a:	4650      	mov	r0, sl
 800d23c:	f7f2 ffc8 	bl	80001d0 <memchr>
 800d240:	b138      	cbz	r0, 800d252 <_vfiprintf_r+0x176>
 800d242:	9b04      	ldr	r3, [sp, #16]
 800d244:	eba0 000a 	sub.w	r0, r0, sl
 800d248:	2240      	movs	r2, #64	@ 0x40
 800d24a:	4082      	lsls	r2, r0
 800d24c:	4313      	orrs	r3, r2
 800d24e:	3401      	adds	r4, #1
 800d250:	9304      	str	r3, [sp, #16]
 800d252:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d256:	4829      	ldr	r0, [pc, #164]	@ (800d2fc <_vfiprintf_r+0x220>)
 800d258:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d25c:	2206      	movs	r2, #6
 800d25e:	f7f2 ffb7 	bl	80001d0 <memchr>
 800d262:	2800      	cmp	r0, #0
 800d264:	d03f      	beq.n	800d2e6 <_vfiprintf_r+0x20a>
 800d266:	4b26      	ldr	r3, [pc, #152]	@ (800d300 <_vfiprintf_r+0x224>)
 800d268:	bb1b      	cbnz	r3, 800d2b2 <_vfiprintf_r+0x1d6>
 800d26a:	9b03      	ldr	r3, [sp, #12]
 800d26c:	3307      	adds	r3, #7
 800d26e:	f023 0307 	bic.w	r3, r3, #7
 800d272:	3308      	adds	r3, #8
 800d274:	9303      	str	r3, [sp, #12]
 800d276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d278:	443b      	add	r3, r7
 800d27a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d27c:	e76a      	b.n	800d154 <_vfiprintf_r+0x78>
 800d27e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d282:	460c      	mov	r4, r1
 800d284:	2001      	movs	r0, #1
 800d286:	e7a8      	b.n	800d1da <_vfiprintf_r+0xfe>
 800d288:	2300      	movs	r3, #0
 800d28a:	3401      	adds	r4, #1
 800d28c:	9305      	str	r3, [sp, #20]
 800d28e:	4619      	mov	r1, r3
 800d290:	f04f 0c0a 	mov.w	ip, #10
 800d294:	4620      	mov	r0, r4
 800d296:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d29a:	3a30      	subs	r2, #48	@ 0x30
 800d29c:	2a09      	cmp	r2, #9
 800d29e:	d903      	bls.n	800d2a8 <_vfiprintf_r+0x1cc>
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d0c6      	beq.n	800d232 <_vfiprintf_r+0x156>
 800d2a4:	9105      	str	r1, [sp, #20]
 800d2a6:	e7c4      	b.n	800d232 <_vfiprintf_r+0x156>
 800d2a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d2ac:	4604      	mov	r4, r0
 800d2ae:	2301      	movs	r3, #1
 800d2b0:	e7f0      	b.n	800d294 <_vfiprintf_r+0x1b8>
 800d2b2:	ab03      	add	r3, sp, #12
 800d2b4:	9300      	str	r3, [sp, #0]
 800d2b6:	462a      	mov	r2, r5
 800d2b8:	4b12      	ldr	r3, [pc, #72]	@ (800d304 <_vfiprintf_r+0x228>)
 800d2ba:	a904      	add	r1, sp, #16
 800d2bc:	4630      	mov	r0, r6
 800d2be:	f7fd fc29 	bl	800ab14 <_printf_float>
 800d2c2:	4607      	mov	r7, r0
 800d2c4:	1c78      	adds	r0, r7, #1
 800d2c6:	d1d6      	bne.n	800d276 <_vfiprintf_r+0x19a>
 800d2c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d2ca:	07d9      	lsls	r1, r3, #31
 800d2cc:	d405      	bmi.n	800d2da <_vfiprintf_r+0x1fe>
 800d2ce:	89ab      	ldrh	r3, [r5, #12]
 800d2d0:	059a      	lsls	r2, r3, #22
 800d2d2:	d402      	bmi.n	800d2da <_vfiprintf_r+0x1fe>
 800d2d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d2d6:	f7fe fa49 	bl	800b76c <__retarget_lock_release_recursive>
 800d2da:	89ab      	ldrh	r3, [r5, #12]
 800d2dc:	065b      	lsls	r3, r3, #25
 800d2de:	f53f af1f 	bmi.w	800d120 <_vfiprintf_r+0x44>
 800d2e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2e4:	e71e      	b.n	800d124 <_vfiprintf_r+0x48>
 800d2e6:	ab03      	add	r3, sp, #12
 800d2e8:	9300      	str	r3, [sp, #0]
 800d2ea:	462a      	mov	r2, r5
 800d2ec:	4b05      	ldr	r3, [pc, #20]	@ (800d304 <_vfiprintf_r+0x228>)
 800d2ee:	a904      	add	r1, sp, #16
 800d2f0:	4630      	mov	r0, r6
 800d2f2:	f7fd fea7 	bl	800b044 <_printf_i>
 800d2f6:	e7e4      	b.n	800d2c2 <_vfiprintf_r+0x1e6>
 800d2f8:	0800d5a0 	.word	0x0800d5a0
 800d2fc:	0800d5aa 	.word	0x0800d5aa
 800d300:	0800ab15 	.word	0x0800ab15
 800d304:	0800d0b9 	.word	0x0800d0b9
 800d308:	0800d5a6 	.word	0x0800d5a6

0800d30c <_raise_r>:
 800d30c:	291f      	cmp	r1, #31
 800d30e:	b538      	push	{r3, r4, r5, lr}
 800d310:	4605      	mov	r5, r0
 800d312:	460c      	mov	r4, r1
 800d314:	d904      	bls.n	800d320 <_raise_r+0x14>
 800d316:	2316      	movs	r3, #22
 800d318:	6003      	str	r3, [r0, #0]
 800d31a:	f04f 30ff 	mov.w	r0, #4294967295
 800d31e:	bd38      	pop	{r3, r4, r5, pc}
 800d320:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d322:	b112      	cbz	r2, 800d32a <_raise_r+0x1e>
 800d324:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d328:	b94b      	cbnz	r3, 800d33e <_raise_r+0x32>
 800d32a:	4628      	mov	r0, r5
 800d32c:	f000 f830 	bl	800d390 <_getpid_r>
 800d330:	4622      	mov	r2, r4
 800d332:	4601      	mov	r1, r0
 800d334:	4628      	mov	r0, r5
 800d336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d33a:	f000 b817 	b.w	800d36c <_kill_r>
 800d33e:	2b01      	cmp	r3, #1
 800d340:	d00a      	beq.n	800d358 <_raise_r+0x4c>
 800d342:	1c59      	adds	r1, r3, #1
 800d344:	d103      	bne.n	800d34e <_raise_r+0x42>
 800d346:	2316      	movs	r3, #22
 800d348:	6003      	str	r3, [r0, #0]
 800d34a:	2001      	movs	r0, #1
 800d34c:	e7e7      	b.n	800d31e <_raise_r+0x12>
 800d34e:	2100      	movs	r1, #0
 800d350:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d354:	4620      	mov	r0, r4
 800d356:	4798      	blx	r3
 800d358:	2000      	movs	r0, #0
 800d35a:	e7e0      	b.n	800d31e <_raise_r+0x12>

0800d35c <raise>:
 800d35c:	4b02      	ldr	r3, [pc, #8]	@ (800d368 <raise+0xc>)
 800d35e:	4601      	mov	r1, r0
 800d360:	6818      	ldr	r0, [r3, #0]
 800d362:	f7ff bfd3 	b.w	800d30c <_raise_r>
 800d366:	bf00      	nop
 800d368:	20000120 	.word	0x20000120

0800d36c <_kill_r>:
 800d36c:	b538      	push	{r3, r4, r5, lr}
 800d36e:	4d07      	ldr	r5, [pc, #28]	@ (800d38c <_kill_r+0x20>)
 800d370:	2300      	movs	r3, #0
 800d372:	4604      	mov	r4, r0
 800d374:	4608      	mov	r0, r1
 800d376:	4611      	mov	r1, r2
 800d378:	602b      	str	r3, [r5, #0]
 800d37a:	f7f4 fddf 	bl	8001f3c <_kill>
 800d37e:	1c43      	adds	r3, r0, #1
 800d380:	d102      	bne.n	800d388 <_kill_r+0x1c>
 800d382:	682b      	ldr	r3, [r5, #0]
 800d384:	b103      	cbz	r3, 800d388 <_kill_r+0x1c>
 800d386:	6023      	str	r3, [r4, #0]
 800d388:	bd38      	pop	{r3, r4, r5, pc}
 800d38a:	bf00      	nop
 800d38c:	20002334 	.word	0x20002334

0800d390 <_getpid_r>:
 800d390:	f7f4 bdcc 	b.w	8001f2c <_getpid>

0800d394 <_init>:
 800d394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d396:	bf00      	nop
 800d398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d39a:	bc08      	pop	{r3}
 800d39c:	469e      	mov	lr, r3
 800d39e:	4770      	bx	lr

0800d3a0 <_fini>:
 800d3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3a2:	bf00      	nop
 800d3a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3a6:	bc08      	pop	{r3}
 800d3a8:	469e      	mov	lr, r3
 800d3aa:	4770      	bx	lr
