#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x104c125a0 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale -9 -12;
v0xc56c57f20_0 .net "alu_result", 7 0, L_0x104c11140;  1 drivers
v0xc56c7c000_0 .var "clk", 0 0;
v0xc56c7c0a0_0 .net "halt", 0 0, v0xc56c54a00_0;  1 drivers
v0xc56c7c140_0 .net "pc_out", 7 0, v0xc56c56080_0;  1 drivers
v0xc56c7c1e0_0 .var "reset", 0 0;
S_0x104c12720 .scope module, "cpu" "cpu_top" 2 20, 3 8 0, S_0x104c125a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
    .port_info 3 /OUTPUT 8 "pc_out";
    .port_info 4 /OUTPUT 8 "alu_result";
L_0x104c19660 .functor BUFZ 8, L_0xc56c80070, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x104c11140 .functor BUFZ 8, v0xc56c546e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xc56c56c60_0 .net "alu_latch", 0 0, v0xc56c54820_0;  1 drivers
v0xc56c56d00_0 .net "alu_op", 3 0, v0xc56c548c0_0;  1 drivers
v0xc56c56da0_0 .net "alu_operand_b", 7 0, L_0x104c19660;  1 drivers
v0xc56c56e40_0 .net "alu_out", 7 0, v0xc56c546e0_0;  1 drivers
v0xc56c56ee0_0 .net "alu_result", 7 0, L_0x104c11140;  alias, 1 drivers
v0xc56c56f80_0 .var "alu_result_reg", 7 0;
v0xc56c57020_0 .net "clk", 0 0, v0xc56c7c000_0;  1 drivers
v0xc56c570c0_0 .net "halt", 0 0, v0xc56c54a00_0;  alias, 1 drivers
v0xc56c57160_0 .net "imm_load", 0 0, v0xc56c54aa0_0;  1 drivers
v0xc56c57200_0 .var "imm_reg", 7 0;
v0xc56c572a0_0 .net "instruction", 7 0, v0xc56c573e0_0;  1 drivers
v0xc56c57340_0 .net "instruction_from_mem", 7 0, L_0x104c17710;  1 drivers
v0xc56c573e0_0 .var "instruction_reg", 7 0;
v0xc56c57480_0 .net "ir_load", 0 0, v0xc56c54be0_0;  1 drivers
v0xc56c57520_0 .net "mem_read_data", 7 0, L_0xc56c800e0;  1 drivers
v0xc56c575c0_0 .net "mem_to_reg", 0 0, v0xc56c54c80_0;  1 drivers
v0xc56c57660_0 .net "mem_write", 0 0, v0xc56c54d20_0;  1 drivers
v0xc56c57700_0 .net "opcode", 3 0, L_0xc57058000;  1 drivers
v0xc56c577a0_0 .net "pc_enable", 0 0, v0xc56c54fa0_0;  1 drivers
v0xc56c57840_0 .net "pc_load", 0 0, v0xc56c55040_0;  1 drivers
v0xc56c578e0_0 .net "pc_out", 7 0, v0xc56c56080_0;  alias, 1 drivers
v0xc56c57980_0 .net "rd", 1 0, L_0xc570580a0;  1 drivers
v0xc56c57a20_0 .net "reg_data1", 7 0, L_0xc56c80000;  1 drivers
v0xc56c57ac0_0 .net "reg_data2", 7 0, L_0xc56c80070;  1 drivers
v0xc56c57b60_0 .net "reg_write", 0 0, v0xc56c550e0_0;  1 drivers
v0xc56c57c00_0 .net "reset", 0 0, v0xc56c7c1e0_0;  1 drivers
v0xc56c57ca0_0 .net "rs", 1 0, L_0xc57058140;  1 drivers
v0xc56c57d40_0 .net "use_imm", 0 0, v0xc56c552c0_0;  1 drivers
v0xc56c57de0_0 .var "write_back_data", 7 0;
v0xc56c57e80_0 .net "zero_flag", 0 0, L_0xc56c7c280;  1 drivers
E_0xc57060b80/0 .event anyedge, v0xc56c54c80_0, v0xc56c55860_0, v0xc56c552c0_0, v0xc56c55f40_0;
E_0xc57060b80/1 .event anyedge, v0xc56c56f80_0;
E_0xc57060b80 .event/or E_0xc57060b80/0, E_0xc57060b80/1;
L_0xc57058000 .part v0xc56c573e0_0, 4, 4;
L_0xc570580a0 .part v0xc56c573e0_0, 2, 2;
L_0xc57058140 .part v0xc56c573e0_0, 0, 2;
S_0x104c11fd0 .scope module, "alu_inst" "alu" 3 119, 4 8 0, S_0x104c12720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "operand_a";
    .port_info 1 /INPUT 8 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
P_0xc56c60000 .param/l "ALU_ADD" 1 4 17, C4<0001>;
P_0xc56c60040 .param/l "ALU_AND" 1 4 19, C4<0011>;
P_0xc56c60080 .param/l "ALU_MOV" 1 4 25, C4<1111>;
P_0xc56c600c0 .param/l "ALU_NOT" 1 4 22, C4<0110>;
P_0xc56c60100 .param/l "ALU_OR" 1 4 20, C4<0100>;
P_0xc56c60140 .param/l "ALU_SHL" 1 4 23, C4<0111>;
P_0xc56c60180 .param/l "ALU_SHR" 1 4 24, C4<1000>;
P_0xc56c601c0 .param/l "ALU_SUB" 1 4 18, C4<0010>;
P_0xc56c60200 .param/l "ALU_XOR" 1 4 21, C4<0101>;
L_0xc574780e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xc56c54460_0 .net/2u *"_ivl_0", 7 0, L_0xc574780e8;  1 drivers
v0xc56c54500_0 .net "alu_op", 3 0, v0xc56c548c0_0;  alias, 1 drivers
v0xc56c545a0_0 .net "operand_a", 7 0, L_0xc56c80000;  alias, 1 drivers
v0xc56c54640_0 .net "operand_b", 7 0, L_0x104c19660;  alias, 1 drivers
v0xc56c546e0_0 .var "result", 7 0;
v0xc56c54780_0 .net "zero_flag", 0 0, L_0xc56c7c280;  alias, 1 drivers
E_0xc57060bc0 .event anyedge, v0xc56c54500_0, v0xc56c545a0_0, v0xc56c54640_0;
L_0xc56c7c280 .cmp/eq 8, v0xc56c546e0_0, L_0xc574780e8;
S_0x104c12150 .scope module, "ctrl_inst" "control_unit" 3 137, 5 8 0, S_0x104c12720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instruction";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /OUTPUT 1 "pc_enable";
    .port_info 5 /OUTPUT 1 "pc_load";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "mem_to_reg";
    .port_info 9 /OUTPUT 1 "use_imm";
    .port_info 10 /OUTPUT 1 "ir_load";
    .port_info 11 /OUTPUT 1 "imm_load";
    .port_info 12 /OUTPUT 1 "alu_latch";
    .port_info 13 /OUTPUT 4 "alu_op";
    .port_info 14 /OUTPUT 1 "halt";
P_0xc56c78000 .param/l "OP_ADD" 1 5 30, C4<0001>;
P_0xc56c78040 .param/l "OP_AND" 1 5 32, C4<0011>;
P_0xc56c78080 .param/l "OP_HLT" 1 5 43, C4<1110>;
P_0xc56c780c0 .param/l "OP_JMP" 1 5 41, C4<1100>;
P_0xc56c78100 .param/l "OP_JZ" 1 5 42, C4<1101>;
P_0xc56c78140 .param/l "OP_LD" 1 5 39, C4<1010>;
P_0xc56c78180 .param/l "OP_LDI" 1 5 38, C4<1001>;
P_0xc56c781c0 .param/l "OP_MOV" 1 5 44, C4<1111>;
P_0xc56c78200 .param/l "OP_NOP" 1 5 29, C4<0000>;
P_0xc56c78240 .param/l "OP_NOT" 1 5 35, C4<0110>;
P_0xc56c78280 .param/l "OP_OR" 1 5 33, C4<0100>;
P_0xc56c782c0 .param/l "OP_SHL" 1 5 36, C4<0111>;
P_0xc56c78300 .param/l "OP_SHR" 1 5 37, C4<1000>;
P_0xc56c78340 .param/l "OP_ST" 1 5 40, C4<1011>;
P_0xc56c78380 .param/l "OP_SUB" 1 5 31, C4<0010>;
P_0xc56c783c0 .param/l "OP_XOR" 1 5 34, C4<0101>;
P_0xc56c78400 .param/l "STATE_DECODE" 1 5 48, C4<001>;
P_0xc56c78440 .param/l "STATE_EXECUTE" 1 5 49, C4<010>;
P_0xc56c78480 .param/l "STATE_FETCH" 1 5 47, C4<000>;
P_0xc56c784c0 .param/l "STATE_FETCH_IMM" 1 5 53, C4<110>;
P_0xc56c78500 .param/l "STATE_HALT" 1 5 52, C4<101>;
P_0xc56c78540 .param/l "STATE_MEMORY" 1 5 50, C4<011>;
P_0xc56c78580 .param/l "STATE_WRITEBACK" 1 5 51, C4<100>;
v0xc56c54820_0 .var "alu_latch", 0 0;
v0xc56c548c0_0 .var "alu_op", 3 0;
v0xc56c54960_0 .net "clk", 0 0, v0xc56c7c000_0;  alias, 1 drivers
v0xc56c54a00_0 .var "halt", 0 0;
v0xc56c54aa0_0 .var "imm_load", 0 0;
v0xc56c54b40_0 .net "instruction", 7 0, v0xc56c573e0_0;  alias, 1 drivers
v0xc56c54be0_0 .var "ir_load", 0 0;
v0xc56c54c80_0 .var "mem_to_reg", 0 0;
v0xc56c54d20_0 .var "mem_write", 0 0;
v0xc56c54dc0_0 .var "next_state", 2 0;
v0xc56c54e60_0 .net "opcode", 3 0, L_0xc570581e0;  1 drivers
v0xc56c54f00_0 .var "opcode_reg", 3 0;
v0xc56c54fa0_0 .var "pc_enable", 0 0;
v0xc56c55040_0 .var "pc_load", 0 0;
v0xc56c550e0_0 .var "reg_write", 0 0;
v0xc56c55180_0 .net "reset", 0 0, v0xc56c7c1e0_0;  alias, 1 drivers
v0xc56c55220_0 .var "state", 2 0;
v0xc56c552c0_0 .var "use_imm", 0 0;
v0xc56c55360_0 .net "zero_flag", 0 0, L_0xc56c7c280;  alias, 1 drivers
E_0xc57060c00 .event anyedge, v0xc56c55220_0, v0xc56c54e60_0, v0xc56c54f00_0, v0xc56c54780_0;
E_0xc57060c40 .event anyedge, v0xc56c55220_0, v0xc56c54e60_0, v0xc56c54f00_0;
E_0xc57060c80 .event posedge, v0xc56c55180_0, v0xc56c54960_0;
L_0xc570581e0 .part v0xc56c573e0_0, 4, 4;
S_0x104c117c0 .scope module, "dmem_inst" "data_memory" 3 128, 6 8 0, S_0x104c12720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /OUTPUT 8 "read_data";
L_0xc56c800e0 .functor BUFZ 8, L_0xc5706c0a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xc56c55400_0 .net *"_ivl_0", 7 0, L_0xc5706c0a0;  1 drivers
v0xc56c554a0_0 .net *"_ivl_2", 9 0, L_0xc5706c140;  1 drivers
L_0xc57478130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc56c55540_0 .net *"_ivl_5", 1 0, L_0xc57478130;  1 drivers
v0xc56c555e0_0 .net "address", 7 0, L_0xc56c80070;  alias, 1 drivers
v0xc56c55680_0 .net "clk", 0 0, v0xc56c7c000_0;  alias, 1 drivers
v0xc56c55720_0 .var/i "i", 31 0;
v0xc56c557c0 .array "memory", 255 0, 7 0;
v0xc56c55860_0 .net "read_data", 7 0, L_0xc56c800e0;  alias, 1 drivers
v0xc56c55900_0 .net "write_data", 7 0, L_0xc56c80000;  alias, 1 drivers
v0xc56c559a0_0 .net "write_enable", 0 0, v0xc56c54d20_0;  alias, 1 drivers
E_0xc57060cc0 .event posedge, v0xc56c54960_0;
L_0xc5706c0a0 .array/port v0xc56c557c0, L_0xc5706c140;
L_0xc5706c140 .concat [ 8 2 0 0], L_0xc56c80070, L_0xc57478130;
S_0x104c10e40 .scope module, "imem_inst" "instruction_memory" 3 100, 7 8 0, S_0x104c12720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 8 "instruction";
L_0x104c17710 .functor BUFZ 8, L_0x104c178a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xc56c55a40_0 .net *"_ivl_0", 7 0, L_0x104c178a0;  1 drivers
v0xc56c55ae0_0 .net *"_ivl_2", 9 0, L_0x104c17670;  1 drivers
L_0xc57478010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc56c55b80_0 .net *"_ivl_5", 1 0, L_0xc57478010;  1 drivers
v0xc56c55c20_0 .net "address", 7 0, v0xc56c56080_0;  alias, 1 drivers
v0xc56c55cc0_0 .net "instruction", 7 0, L_0x104c17710;  alias, 1 drivers
v0xc56c55d60 .array "memory", 255 0, 7 0;
L_0x104c178a0 .array/port v0xc56c55d60, L_0x104c17670;
L_0x104c17670 .concat [ 8 2 0 0], v0xc56c56080_0, L_0xc57478010;
S_0x104c10fc0 .scope module, "pc_inst" "program_counter" 3 90, 8 8 0, S_0x104c12720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 1 "pc_load";
    .port_info 4 /INPUT 8 "pc_in";
    .port_info 5 /OUTPUT 8 "pc_out";
v0xc56c55e00_0 .net "clk", 0 0, v0xc56c7c000_0;  alias, 1 drivers
v0xc56c55ea0_0 .net "pc_enable", 0 0, v0xc56c54fa0_0;  alias, 1 drivers
v0xc56c55f40_0 .net "pc_in", 7 0, v0xc56c57200_0;  1 drivers
v0xc56c55fe0_0 .net "pc_load", 0 0, v0xc56c55040_0;  alias, 1 drivers
v0xc56c56080_0 .var "pc_out", 7 0;
v0xc56c56120_0 .net "reset", 0 0, v0xc56c7c1e0_0;  alias, 1 drivers
S_0x104c0eec0 .scope module, "regfile_inst" "register_file" 3 106, 9 8 0, S_0x104c12720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 2 "read_addr1";
    .port_info 4 /INPUT 2 "read_addr2";
    .port_info 5 /INPUT 2 "write_addr";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
L_0xc56c80000 .functor BUFZ 8, L_0x104c1a630, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xc56c80070 .functor BUFZ 8, L_0x104c0f040, C4<00000000>, C4<00000000>, C4<00000000>;
v0xc56c561c0_0 .net *"_ivl_0", 7 0, L_0x104c1a630;  1 drivers
v0xc56c56260_0 .net *"_ivl_10", 3 0, L_0xc5706c000;  1 drivers
L_0xc574780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc56c56300_0 .net *"_ivl_13", 1 0, L_0xc574780a0;  1 drivers
v0xc56c563a0_0 .net *"_ivl_2", 3 0, L_0x104c19a90;  1 drivers
L_0xc57478058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc56c56440_0 .net *"_ivl_5", 1 0, L_0xc57478058;  1 drivers
v0xc56c564e0_0 .net *"_ivl_8", 7 0, L_0x104c0f040;  1 drivers
v0xc56c56580_0 .net "clk", 0 0, v0xc56c7c000_0;  alias, 1 drivers
v0xc56c56620_0 .var/i "i", 31 0;
v0xc56c566c0_0 .net "read_addr1", 1 0, L_0xc570580a0;  alias, 1 drivers
v0xc56c56760_0 .net "read_addr2", 1 0, L_0xc57058140;  alias, 1 drivers
v0xc56c56800_0 .net "read_data1", 7 0, L_0xc56c80000;  alias, 1 drivers
v0xc56c568a0_0 .net "read_data2", 7 0, L_0xc56c80070;  alias, 1 drivers
v0xc56c56940 .array "registers", 3 0, 7 0;
v0xc56c569e0_0 .net "reset", 0 0, v0xc56c7c1e0_0;  alias, 1 drivers
v0xc56c56a80_0 .net "write_addr", 1 0, L_0xc570580a0;  alias, 1 drivers
v0xc56c56b20_0 .net "write_data", 7 0, v0xc56c57de0_0;  1 drivers
v0xc56c56bc0_0 .net "write_enable", 0 0, v0xc56c550e0_0;  alias, 1 drivers
L_0x104c1a630 .array/port v0xc56c56940, L_0x104c19a90;
L_0x104c19a90 .concat [ 2 2 0 0], L_0xc570580a0, L_0xc57478058;
L_0x104c0f040 .array/port v0xc56c56940, L_0xc5706c000;
L_0xc5706c000 .concat [ 2 2 0 0], L_0xc57058140, L_0xc574780a0;
    .scope S_0x104c10fc0;
T_0 ;
    %wait E_0xc57060c80;
    %load/vec4 v0xc56c56120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc56c56080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xc56c55ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0xc56c55fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xc56c55f40_0;
    %assign/vec4 v0xc56c56080_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0xc56c56080_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xc56c56080_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x104c10e40;
T_1 ;
    %pushi/vec4 144, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 152, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 156, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xc56c55d60, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x104c0eec0;
T_2 ;
    %wait E_0xc57060c80;
    %load/vec4 v0xc56c569e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc56c56620_0, 0, 32;
T_2.2 ;
    %load/vec4 v0xc56c56620_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0xc56c56620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xc56c56940, 0, 4;
    %load/vec4 v0xc56c56620_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc56c56620_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xc56c56bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0xc56c56b20_0;
    %load/vec4 v0xc56c56a80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xc56c56940, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x104c11fd0;
T_3 ;
    %wait E_0xc57060bc0;
    %load/vec4 v0xc56c54500_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.0 ;
    %load/vec4 v0xc56c545a0_0;
    %load/vec4 v0xc56c54640_0;
    %add;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.1 ;
    %load/vec4 v0xc56c545a0_0;
    %load/vec4 v0xc56c54640_0;
    %sub;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0xc56c545a0_0;
    %load/vec4 v0xc56c54640_0;
    %and;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0xc56c545a0_0;
    %load/vec4 v0xc56c54640_0;
    %or;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0xc56c545a0_0;
    %load/vec4 v0xc56c54640_0;
    %xor;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0xc56c545a0_0;
    %inv;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0xc56c545a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0xc56c545a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0xc56c54640_0;
    %store/vec4 v0xc56c546e0_0, 0, 8;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x104c117c0;
T_4 ;
    %wait E_0xc57060cc0;
    %load/vec4 v0xc56c559a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xc56c55900_0;
    %load/vec4 v0xc56c555e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xc56c557c0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x104c117c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc56c55720_0, 0, 32;
T_5.0 ;
    %load/vec4 v0xc56c55720_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0xc56c55720_0;
    %store/vec4a v0xc56c557c0, 4, 0;
    %load/vec4 v0xc56c55720_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc56c55720_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x104c12150;
T_6 ;
    %wait E_0xc57060c80;
    %load/vec4 v0xc56c55180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xc56c55220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xc56c54f00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xc56c54dc0_0;
    %assign/vec4 v0xc56c55220_0, 0;
    %load/vec4 v0xc56c55220_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xc56c54e60_0;
    %assign/vec4 v0xc56c54f00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x104c12150;
T_7 ;
    %wait E_0xc57060c40;
    %load/vec4 v0xc56c55220_0;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %load/vec4 v0xc56c55220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0xc56c54e60_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.14;
T_7.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.14;
T_7.10 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.14;
T_7.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.14;
T_7.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0xc56c54f00_0;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_7.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0xc56c54f00_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
T_7.17;
    %jmp/0xz  T_7.15, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
T_7.16 ;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xc56c54dc0_0, 0, 3;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x104c12150;
T_8 ;
    %wait E_0xc57060c00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c54fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c55040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c550e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c54d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c54c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c552c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c54be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c54aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c54820_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xc56c548c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c54a00_0, 0, 1;
    %load/vec4 v0xc56c55220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54fa0_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0xc56c54e60_0;
    %store/vec4 v0xc56c548c0_0, 0, 4;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54aa0_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0xc56c54f00_0;
    %store/vec4 v0xc56c548c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54820_0, 0, 1;
    %load/vec4 v0xc56c54f00_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c55040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54fa0_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0xc56c55360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c55040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54fa0_0, 0, 1;
T_8.12 ;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0xc56c54f00_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54d20_0, 0, 1;
T_8.14 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0xc56c54f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c550e0_0, 0, 1;
    %jmp T_8.23;
T_8.16 ;
    %jmp T_8.23;
T_8.17 ;
    %jmp T_8.23;
T_8.18 ;
    %jmp T_8.23;
T_8.19 ;
    %jmp T_8.23;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c550e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54c80_0, 0, 1;
    %jmp T_8.23;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c550e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c552c0_0, 0, 1;
    %jmp T_8.23;
T_8.23 ;
    %pop/vec4 1;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c54a00_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x104c12720;
T_9 ;
    %wait E_0xc57060c80;
    %load/vec4 v0xc56c57c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc56c573e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xc56c57480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xc56c57340_0;
    %assign/vec4 v0xc56c573e0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x104c12720;
T_10 ;
    %wait E_0xc57060c80;
    %load/vec4 v0xc56c57c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc56c57200_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xc56c57160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0xc56c57340_0;
    %assign/vec4 v0xc56c57200_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x104c12720;
T_11 ;
    %wait E_0xc57060c80;
    %load/vec4 v0xc56c57c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc56c56f80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xc56c56c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xc56c56e40_0;
    %assign/vec4 v0xc56c56f80_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x104c12720;
T_12 ;
    %wait E_0xc57060b80;
    %load/vec4 v0xc56c575c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xc56c57520_0;
    %store/vec4 v0xc56c57de0_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xc56c57d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xc56c57200_0;
    %store/vec4 v0xc56c57de0_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xc56c56f80_0;
    %store/vec4 v0xc56c57de0_0, 0, 8;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x104c125a0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c7c000_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0xc56c7c000_0;
    %inv;
    %store/vec4 v0xc56c7c000_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x104c125a0;
T_14 ;
    %vpi_call 2 36 "$dumpfile", "cpu_waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x104c125a0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x104c125a0;
T_15 ;
    %vpi_call 2 42 "$display", "========================================" {0 0 0};
    %vpi_call 2 43 "$display", "  8-bit RISC CPU Simulation" {0 0 0};
    %vpi_call 2 44 "$display", "  ADLD & CO Project" {0 0 0};
    %vpi_call 2 45 "$display", "========================================" {0 0 0};
    %vpi_call 2 46 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc56c7c1e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc56c7c1e0_0, 0, 1;
    %vpi_call 2 53 "$display", "Time\011PC\011Instruction\011R0\011R1\011R2\011R3\011ALU Out\011State" {0 0 0};
    %vpi_call 2 54 "$display", "----\011--\011-----------\011--\011--\011--\011--\011-------\011-----" {0 0 0};
    %pushi/vec4 100, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc57060cc0;
    %delay 1000, 0;
    %load/vec4 v0xc56c7c140_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xc56c55d60, 4;
    %vpi_call 2 61 "$display", "%0t\011%d\011%b\011%d\011%d\011%d\011%d\011%d\011%d", $time, v0xc56c7c140_0, S<0,vec4,u8>, &A<v0xc56c56940, 0>, &A<v0xc56c56940, 1>, &A<v0xc56c56940, 2>, &A<v0xc56c56940, 3>, v0xc56c57f20_0, v0xc56c55220_0 {1 0 0};
    %load/vec4 v0xc56c7c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %vpi_call 2 75 "$display", "\000" {0 0 0};
    %vpi_call 2 76 "$display", "========================================" {0 0 0};
    %vpi_call 2 77 "$display", "  CPU HALTED" {0 0 0};
    %vpi_call 2 78 "$display", "========================================" {0 0 0};
    %vpi_call 2 79 "$display", "\000" {0 0 0};
    %vpi_call 2 80 "$display", "Final Register Values:" {0 0 0};
    %vpi_call 2 81 "$display", "  R0 = %d (expected: 6)", &A<v0xc56c56940, 0> {0 0 0};
    %vpi_call 2 82 "$display", "  R1 = %d (expected: 3)", &A<v0xc56c56940, 1> {0 0 0};
    %vpi_call 2 83 "$display", "  R2 = %d (expected: 2)", &A<v0xc56c56940, 2> {0 0 0};
    %vpi_call 2 84 "$display", "  R3 = %d (expected: 0)", &A<v0xc56c56940, 3> {0 0 0};
    %vpi_call 2 85 "$display", "\000" {0 0 0};
    %vpi_call 2 86 "$display", "Data Memory[0] = %d (expected: 6)", &A<v0xc56c557c0, 0> {0 0 0};
    %vpi_call 2 87 "$display", "\000" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xc56c56940, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xc56c557c0, 4;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %vpi_call 2 92 "$display", "*** TEST PASSED ***" {0 0 0};
    %jmp T_15.5;
T_15.4 ;
    %vpi_call 2 94 "$display", "*** TEST FAILED ***" {0 0 0};
T_15.5 ;
    %vpi_call 2 97 "$finish" {0 0 0};
T_15.2 ;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call 2 101 "$display", "Simulation timeout - CPU did not halt" {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench/cpu_tb.v";
    "src/cpu_top.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/data_memory.v";
    "src/instruction_mem.v";
    "src/program_counter.v";
    "src/register_file.v";
