[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11146       tick       4219716       1577210       1537682       4219716 
      2  11146       tick       6861157       2703539       2683724       6861157 
      3  11146       tick       6846615       2695742       2678942       6846615 
      4  11146       tick       6833611       2693875       2673244       6833611 
      5  11146       tick       6845936       2691577       2670165       6845936 
      6  11146       tick       6820503       2689382       2669767       6820503 
      7  11146       tick       6837768       2692316       2670364       6837768 
      8  11146       tick       6826070       2691175       2670823       6826070 
      9  11146       tick       6834861       2695337       2679285       6834861 
     10  11146       tick       6824617       2691879       2672014       6824617 
     11  11146       tick       6841872       2694937       2678359       6841872 
     12  11146       tick       6843469       2696581       2677335       6843469 
     13  11146       tick       6827138       2694324       2677731       6827138 
     14  11146       tick       6842917       2694546       2675253       6842917 
     15  11146       tick       6838369       2694023       2673965       6838369 
     16  11146       tick       6831923       2695034       2672680       6831923 
     17  11146       tick       6825057       2692012       2671259       6825057 
     18  11146       tick       6825768       2692060       2669700       6825768 
     19  11146       tick       6830324       2692640       2675544       6830324 
     20  11146       exit       3769062       1487318       1475213       3769062 
