// Seed: 2403123027
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7
);
  logic id_8;
  assign (strong1, supply0) id_6 = 1;
  type_14 id_9 (
      .id_0(1),
      .id_1(1)
  );
  assign id_8 = 1;
  assign id_4 = id_1;
  logic id_10;
  type_16(
      1 == id_8, id_2 * id_8 - 1
  );
endmodule
