# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Lab2.srcs/sources_1/imports/new/TestbenchSyncCountUD.vhd"

# Do not sort compile order
nosort
