digraph G {	
rankdir=LR;	
ranksep=.25;
	0 [label=< MODULE<br/>or1200_if>];
	1 [label=< VAR_DECLARE_LIST>];
	0 -> 1;
	2 [label=< input clk>];
	1 -> 2;
	3 [label=< input rst>];
	1 -> 3;
	4 [label=< input icpu_dat_i>];
	1 -> 4;
	5 [label=<RANGE_REF>];
	4 -> 5;
	6 [label=< 0000001f<br/>00000000000000000000000000011111>];
	5 -> 6;
	7 [label=< 00000000<br/>00000000000000000000000000000000>];
	5 -> 7;
	8 [label=< input icpu_ack_i>];
	1 -> 8;
	9 [label=< input icpu_err_i>];
	1 -> 9;
	10 [label=< input icpu_adr_i>];
	1 -> 10;
	11 [label=<RANGE_REF>];
	10 -> 11;
	12 [label=< 0000001f<br/>00000000000000000000000000011111>];
	11 -> 12;
	13 [label=< 00000000<br/>00000000000000000000000000000000>];
	11 -> 13;
	14 [label=< input icpu_tag_i>];
	1 -> 14;
	15 [label=<RANGE_REF>];
	14 -> 15;
	16 [label=< 00000003<br/>00000000000000000000000000000011>];
	15 -> 16;
	17 [label=< 00000000<br/>00000000000000000000000000000000>];
	15 -> 17;
	18 [label=< input if_freeze>];
	1 -> 18;
	19 [label=< output if_insn>];
	1 -> 19;
	20 [label=<RANGE_REF>];
	19 -> 20;
	21 [label=< 0000001f<br/>00000000000000000000000000011111>];
	20 -> 21;
	22 [label=< 00000000<br/>00000000000000000000000000000000>];
	20 -> 22;
	23 [label=< output if_pc>];
	1 -> 23;
	24 [label=<RANGE_REF>];
	23 -> 24;
	25 [label=< 0000001f<br/>00000000000000000000000000011111>];
	24 -> 25;
	26 [label=< 00000000<br/>00000000000000000000000000000000>];
	24 -> 26;
	27 [label=< input flushpipe>];
	1 -> 27;
	28 [label=< output if_stall>];
	1 -> 28;
	29 [label=< input no_more_dslot>];
	1 -> 29;
	30 [label=< output genpc_refetch>];
	1 -> 30;
	31 [label=< input rfe>];
	1 -> 31;
	32 [label=< output except_itlbmiss>];
	1 -> 32;
	33 [label=< output except_immufault>];
	1 -> 33;
	34 [label=< output except_ibuserr>];
	1 -> 34;
	35 [label=< MODULE_ITEMS>];
	0 -> 35;
	36 [label=< VAR_DECLARE_LIST>];
	35 -> 36;
	37 [label=< input clk>];
	36 -> 37;
	38 [label=< VAR_DECLARE_LIST>];
	35 -> 38;
	39 [label=< input rst>];
	38 -> 39;
	40 [label=< VAR_DECLARE_LIST>];
	35 -> 40;
	41 [label=< input icpu_dat_i>];
	40 -> 41;
	42 [label=<RANGE_REF>];
	41 -> 42;
	43 [label=< 0000001f<br/>00000000000000000000000000011111>];
	42 -> 43;
	44 [label=< 00000000<br/>00000000000000000000000000000000>];
	42 -> 44;
	45 [label=< VAR_DECLARE_LIST>];
	35 -> 45;
	46 [label=< input icpu_ack_i>];
	45 -> 46;
	47 [label=< VAR_DECLARE_LIST>];
	35 -> 47;
	48 [label=< input icpu_err_i>];
	47 -> 48;
	49 [label=< VAR_DECLARE_LIST>];
	35 -> 49;
	50 [label=< input icpu_adr_i>];
	49 -> 50;
	51 [label=<RANGE_REF>];
	50 -> 51;
	52 [label=< 0000001f<br/>00000000000000000000000000011111>];
	51 -> 52;
	53 [label=< 00000000<br/>00000000000000000000000000000000>];
	51 -> 53;
	54 [label=< VAR_DECLARE_LIST>];
	35 -> 54;
	55 [label=< input icpu_tag_i>];
	54 -> 55;
	56 [label=<RANGE_REF>];
	55 -> 56;
	57 [label=< 00000003<br/>00000000000000000000000000000011>];
	56 -> 57;
	58 [label=< 00000000<br/>00000000000000000000000000000000>];
	56 -> 58;
	59 [label=< VAR_DECLARE_LIST>];
	35 -> 59;
	60 [label=< input if_freeze>];
	59 -> 60;
	61 [label=< VAR_DECLARE_LIST>];
	35 -> 61;
	62 [label=< output if_insn>];
	61 -> 62;
	63 [label=<RANGE_REF>];
	62 -> 63;
	64 [label=< 0000001f<br/>00000000000000000000000000011111>];
	63 -> 64;
	65 [label=< 00000000<br/>00000000000000000000000000000000>];
	63 -> 65;
	66 [label=< VAR_DECLARE_LIST>];
	35 -> 66;
	67 [label=< output if_pc>];
	66 -> 67;
	68 [label=<RANGE_REF>];
	67 -> 68;
	69 [label=< 0000001f<br/>00000000000000000000000000011111>];
	68 -> 69;
	70 [label=< 00000000<br/>00000000000000000000000000000000>];
	68 -> 70;
	71 [label=< VAR_DECLARE_LIST>];
	35 -> 71;
	72 [label=< input flushpipe>];
	71 -> 72;
	73 [label=< VAR_DECLARE_LIST>];
	35 -> 73;
	74 [label=< output if_stall>];
	73 -> 74;
	75 [label=< VAR_DECLARE_LIST>];
	35 -> 75;
	76 [label=< input no_more_dslot>];
	75 -> 76;
	77 [label=< VAR_DECLARE_LIST>];
	35 -> 77;
	78 [label=< output genpc_refetch>];
	77 -> 78;
	79 [label=< VAR_DECLARE_LIST>];
	35 -> 79;
	80 [label=< input rfe>];
	79 -> 80;
	81 [label=< VAR_DECLARE_LIST>];
	35 -> 81;
	82 [label=< output except_itlbmiss>];
	81 -> 82;
	83 [label=< VAR_DECLARE_LIST>];
	35 -> 83;
	84 [label=< output except_immufault>];
	83 -> 84;
	85 [label=< VAR_DECLARE_LIST>];
	35 -> 85;
	86 [label=< output except_ibuserr>];
	85 -> 86;
	87 [label=< VAR_DECLARE_LIST>];
	35 -> 87;
	88 [label=< reg insn_saved>];
	87 -> 88;
	89 [label=<RANGE_REF>];
	88 -> 89;
	90 [label=< 0000001f<br/>00000000000000000000000000011111>];
	89 -> 90;
	91 [label=< 00000000<br/>00000000000000000000000000000000>];
	89 -> 91;
	92 [label=< VAR_DECLARE_LIST>];
	35 -> 92;
	93 [label=< reg addr_saved>];
	92 -> 93;
	94 [label=<RANGE_REF>];
	93 -> 94;
	95 [label=< 0000001f<br/>00000000000000000000000000011111>];
	94 -> 95;
	96 [label=< 00000000<br/>00000000000000000000000000000000>];
	94 -> 96;
	97 [label=< VAR_DECLARE_LIST>];
	35 -> 97;
	98 [label=< reg saved>];
	97 -> 98;
	99 [label=< ASSIGN>];
	35 -> 99;
	100 [label=< BLOCKING_STATEMENT>];
	99 -> 100;
	101 [label=< if_insn>];
	100 -> 101;
	102 [label=< TERNARY_OPERATION>];
	100 -> 102;
	103 [label=< bOR>];
	102 -> 103;
	104 [label=< bOR>];
	103 -> 104;
	105 [label=< icpu_err_i>];
	104 -> 105;
	106 [label=< no_more_dslot>];
	104 -> 106;
	107 [label=< rfe>];
	103 -> 107;
	108 [label=< CONCATENATE>];
	102 -> 108;
	109 [label=< 05<br/>000101>];
	108 -> 109;
	110 [label=< 0410000<br/>00010000010000000000000000>];
	108 -> 110;
	111 [label=< TERNARY_OPERATION>];
	102 -> 111;
	112 [label=< saved>];
	111 -> 112;
	113 [label=< insn_saved>];
	111 -> 113;
	114 [label=< TERNARY_OPERATION>];
	111 -> 114;
	115 [label=< icpu_ack_i>];
	114 -> 115;
	116 [label=< icpu_dat_i>];
	114 -> 116;
	117 [label=< CONCATENATE>];
	114 -> 117;
	118 [label=< 05<br/>000101>];
	117 -> 118;
	119 [label=< 0610000<br/>00011000010000000000000000>];
	117 -> 119;
	120 [label=< ASSIGN>];
	35 -> 120;
	121 [label=< BLOCKING_STATEMENT>];
	120 -> 121;
	122 [label=< if_pc>];
	121 -> 122;
	123 [label=< TERNARY_OPERATION>];
	121 -> 123;
	124 [label=< saved>];
	123 -> 124;
	125 [label=< addr_saved>];
	123 -> 125;
	126 [label=< icpu_adr_i>];
	123 -> 126;
	127 [label=< ASSIGN>];
	35 -> 127;
	128 [label=< BLOCKING_STATEMENT>];
	127 -> 128;
	129 [label=< if_stall>];
	128 -> 129;
	130 [label=< bAND>];
	128 -> 130;
	131 [label=< bAND>];
	130 -> 131;
	132 [label=< lNOT>];
	131 -> 132;
	133 [label=< icpu_err_i>];
	132 -> 133;
	134 [label=< lNOT>];
	131 -> 134;
	135 [label=< icpu_ack_i>];
	134 -> 135;
	136 [label=< lNOT>];
	130 -> 136;
	137 [label=< saved>];
	136 -> 137;
	138 [label=< ASSIGN>];
	35 -> 138;
	139 [label=< BLOCKING_STATEMENT>];
	138 -> 139;
	140 [label=< genpc_refetch>];
	139 -> 140;
	141 [label=< bAND>];
	139 -> 141;
	142 [label=< saved>];
	141 -> 142;
	143 [label=< icpu_ack_i>];
	141 -> 143;
	144 [label=< ASSIGN>];
	35 -> 144;
	145 [label=< BLOCKING_STATEMENT>];
	144 -> 145;
	146 [label=< except_itlbmiss>];
	145 -> 146;
	147 [label=< bAND>];
	145 -> 147;
	148 [label=< bAND>];
	147 -> 148;
	149 [label=< icpu_err_i>];
	148 -> 149;
	150 [label=< lEQ>];
	148 -> 150;
	151 [label=< icpu_tag_i>];
	150 -> 151;
	152 [label=< d<br/>1101>];
	150 -> 152;
	153 [label=< lNOT>];
	147 -> 153;
	154 [label=< no_more_dslot>];
	153 -> 154;
	155 [label=< ASSIGN>];
	35 -> 155;
	156 [label=< BLOCKING_STATEMENT>];
	155 -> 156;
	157 [label=< except_immufault>];
	156 -> 157;
	158 [label=< bAND>];
	156 -> 158;
	159 [label=< bAND>];
	158 -> 159;
	160 [label=< icpu_err_i>];
	159 -> 160;
	161 [label=< lEQ>];
	159 -> 161;
	162 [label=< icpu_tag_i>];
	161 -> 162;
	163 [label=< c<br/>1100>];
	161 -> 163;
	164 [label=< lNOT>];
	158 -> 164;
	165 [label=< no_more_dslot>];
	164 -> 165;
	166 [label=< ASSIGN>];
	35 -> 166;
	167 [label=< BLOCKING_STATEMENT>];
	166 -> 167;
	168 [label=< except_ibuserr>];
	167 -> 168;
	169 [label=< bAND>];
	167 -> 169;
	170 [label=< bAND>];
	169 -> 170;
	171 [label=< icpu_err_i>];
	170 -> 171;
	172 [label=< lEQ>];
	170 -> 172;
	173 [label=< icpu_tag_i>];
	172 -> 173;
	174 [label=< b<br/>1011>];
	172 -> 174;
	175 [label=< lNOT>];
	169 -> 175;
	176 [label=< no_more_dslot>];
	175 -> 176;
	177 [label=< ALWAYS>];
	35 -> 177;
	178 [label=< DELAY_CONTROL>];
	177 -> 178;
	179 [label=< POSEDGE>];
	178 -> 179;
	180 [label=< clk>];
	179 -> 180;
	181 [label=< IF>];
	177 -> 181;
	182 [label=< rst>];
	181 -> 182;
	183 [label=< NON_BLOCKING_STATEMENT>];
	181 -> 183;
	184 [label=< saved>];
	183 -> 184;
	185 [label=< 0<br/>0>];
	183 -> 185;
	186 [label=< IF>];
	181 -> 186;
	187 [label=< flushpipe>];
	186 -> 187;
	188 [label=< NON_BLOCKING_STATEMENT>];
	186 -> 188;
	189 [label=< saved>];
	188 -> 189;
	190 [label=< 0<br/>0>];
	188 -> 190;
	191 [label=< IF>];
	186 -> 191;
	192 [label=< bAND>];
	191 -> 192;
	193 [label=< bAND>];
	192 -> 193;
	194 [label=< icpu_ack_i>];
	193 -> 194;
	195 [label=< if_freeze>];
	193 -> 195;
	196 [label=< lNOT>];
	192 -> 196;
	197 [label=< saved>];
	196 -> 197;
	198 [label=< NON_BLOCKING_STATEMENT>];
	191 -> 198;
	199 [label=< saved>];
	198 -> 199;
	200 [label=< 1<br/>1>];
	198 -> 200;
	201 [label=< IF>];
	191 -> 201;
	202 [label=< lNOT>];
	201 -> 202;
	203 [label=< if_freeze>];
	202 -> 203;
	204 [label=< NON_BLOCKING_STATEMENT>];
	201 -> 204;
	205 [label=< saved>];
	204 -> 205;
	206 [label=< 0<br/>0>];
	204 -> 206;
	207 [label=< ALWAYS>];
	35 -> 207;
	208 [label=< DELAY_CONTROL>];
	207 -> 208;
	209 [label=< POSEDGE>];
	208 -> 209;
	210 [label=< clk>];
	209 -> 210;
	211 [label=< IF>];
	207 -> 211;
	212 [label=< rst>];
	211 -> 212;
	213 [label=< NON_BLOCKING_STATEMENT>];
	211 -> 213;
	214 [label=< insn_saved>];
	213 -> 214;
	215 [label=< CONCATENATE>];
	213 -> 215;
	216 [label=< 05<br/>000101>];
	215 -> 216;
	217 [label=< 0410000<br/>00010000010000000000000000>];
	215 -> 217;
	218 [label=< IF>];
	211 -> 218;
	219 [label=< flushpipe>];
	218 -> 219;
	220 [label=< NON_BLOCKING_STATEMENT>];
	218 -> 220;
	221 [label=< insn_saved>];
	220 -> 221;
	222 [label=< CONCATENATE>];
	220 -> 222;
	223 [label=< 05<br/>000101>];
	222 -> 223;
	224 [label=< 0410000<br/>00010000010000000000000000>];
	222 -> 224;
	225 [label=< IF>];
	218 -> 225;
	226 [label=< bAND>];
	225 -> 226;
	227 [label=< bAND>];
	226 -> 227;
	228 [label=< icpu_ack_i>];
	227 -> 228;
	229 [label=< if_freeze>];
	227 -> 229;
	230 [label=< lNOT>];
	226 -> 230;
	231 [label=< saved>];
	230 -> 231;
	232 [label=< NON_BLOCKING_STATEMENT>];
	225 -> 232;
	233 [label=< insn_saved>];
	232 -> 233;
	234 [label=< icpu_dat_i>];
	232 -> 234;
	235 [label=< IF>];
	225 -> 235;
	236 [label=< lNOT>];
	235 -> 236;
	237 [label=< if_freeze>];
	236 -> 237;
	238 [label=< NON_BLOCKING_STATEMENT>];
	235 -> 238;
	239 [label=< insn_saved>];
	238 -> 239;
	240 [label=< CONCATENATE>];
	238 -> 240;
	241 [label=< 05<br/>000101>];
	240 -> 241;
	242 [label=< 0410000<br/>00010000010000000000000000>];
	240 -> 242;
	243 [label=< ALWAYS>];
	35 -> 243;
	244 [label=< DELAY_CONTROL>];
	243 -> 244;
	245 [label=< POSEDGE>];
	244 -> 245;
	246 [label=< clk>];
	245 -> 246;
	247 [label=< IF>];
	243 -> 247;
	248 [label=< rst>];
	247 -> 248;
	249 [label=< NON_BLOCKING_STATEMENT>];
	247 -> 249;
	250 [label=< addr_saved>];
	249 -> 250;
	251 [label=< 00000000<br/>00000000000000000000000000000000>];
	249 -> 251;
	252 [label=< IF>];
	247 -> 252;
	253 [label=< flushpipe>];
	252 -> 253;
	254 [label=< NON_BLOCKING_STATEMENT>];
	252 -> 254;
	255 [label=< addr_saved>];
	254 -> 255;
	256 [label=< 00000000<br/>00000000000000000000000000000000>];
	254 -> 256;
	257 [label=< IF>];
	252 -> 257;
	258 [label=< bAND>];
	257 -> 258;
	259 [label=< bAND>];
	258 -> 259;
	260 [label=< icpu_ack_i>];
	259 -> 260;
	261 [label=< if_freeze>];
	259 -> 261;
	262 [label=< lNOT>];
	258 -> 262;
	263 [label=< saved>];
	262 -> 263;
	264 [label=< NON_BLOCKING_STATEMENT>];
	257 -> 264;
	265 [label=< addr_saved>];
	264 -> 265;
	266 [label=< icpu_adr_i>];
	264 -> 266;
	267 [label=< IF>];
	257 -> 267;
	268 [label=< lNOT>];
	267 -> 268;
	269 [label=< if_freeze>];
	268 -> 269;
	270 [label=< NON_BLOCKING_STATEMENT>];
	267 -> 270;
	271 [label=< addr_saved>];
	270 -> 271;
	272 [label=< icpu_adr_i>];
	270 -> 272;
}
