{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.19999999999999998,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 1,
        "dimension_units": 0,
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 5.0,
          "height": 4.0,
          "width": 6.5
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.15239999999999998
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.1524,
          "via_gap": 0.25,
          "width": 0.3048
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 0
      },
      "rule_severities": {
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "drill_too_small": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "keepout": "error",
        "malformed_courtyard": "error",
        "microvia_drill_too_small": "error",
        "microvia_too_small": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_annulus": "error",
        "via_dangling": "warning",
        "via_hole_larger_than_pad": "error",
        "via_too_small": "error",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.01,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.2032,
        "min_microvia_drill": 0.1016,
        "min_through_hole_diameter": 0.30479999999999996,
        "min_track_width": 0.15239999999999998,
        "min_via_annulus": 0.049999999999999996,
        "min_via_diameter": 0.4572,
        "solder_mask_clearance": 0.051,
        "solder_mask_min_width": 0.25,
        "solder_paste_clearance": 0.0,
        "solder_paste_margin_ratio": -0.0
      },
      "track_widths": [
        0.1524,
        0.1524,
        0.254,
        0.3048,
        0.508,
        1.016
      ],
      "via_dimensions": [
        {
          "diameter": 0.8,
          "drill": 0.4
        },
        {
          "diameter": 0.508,
          "drill": 0.3048
        },
        {
          "diameter": 0.8128,
          "drill": 0.4064
        },
        {
          "diameter": 1.016,
          "drill": 0.508
        }
      ],
      "zones_use_no_outline": false
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_sheet_names": "error",
      "global_label_dangling": "error",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "multiple_net_names": "error",
      "net_not_bus_member": "error",
      "no_connect_connected": "error",
      "no_connect_dangling": "error",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "similar_labels": "error",
      "unresolved_variable": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "anticheww.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 6.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.1524,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.3048,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1016,
        "name": "Default",
        "track_width": 0.1524,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.254,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1016,
        "name": "DiffPair",
        "nets": [],
        "track_width": 0.254,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 6.0,
        "clearance": 0.508,
        "diff_pair_gap": 0.1524,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.3048,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1016,
        "name": "ESD Paths",
        "nets": [
          "CASE"
        ],
        "track_width": 0.508,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 0
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vmrl": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 40.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.3
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 0
    },
    "net_format_name": "Pcbnew",
    "page_layout_descr_file": "",
    "plot_directory": "../preAlpha/",
    "spice_adjust_passive_values": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "550a04f6-303b-44f9-a835-6178b54c090c",
      ""
    ]
  ],
  "text_variables": {}
}
