{
  "name": "core_arch::x86::avx512dq::_mm_mask_range_round_sd",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128d::as_f64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x2": "Constructor"
      }
    },
    "core_arch::x86::avx512dq::vrangesd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128d": [
      "Plain"
    ],
    "core_arch::simd::f64x2": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512dq::_mm_mask_range_round_sd"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512dq.rs:5472:1: 5490:2",
  "src": "pub fn _mm_mask_range_round_sd<const IMM8: i32, const SAE: i32>(\n    src: __m128d,\n    k: __mmask8,\n    a: __m128d,\n    b: __m128d,\n) -> __m128d {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 4);\n        static_assert_sae!(SAE);\n        transmute(vrangesd(\n            a.as_f64x2(),\n            b.as_f64x2(),\n            src.as_f64x2(),\n            k,\n            IMM8,\n            SAE,\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::avx512dq::_mm_mask_range_round_sd(_1: core_arch::x86::__m128d, _2: u8, _3: core_arch::x86::__m128d, _4: core_arch::x86::__m128d) -> core_arch::x86::__m128d {\n    let mut _0: core_arch::x86::__m128d;\n    let mut _5: core_arch::simd::f64x2;\n    let mut _6: core_arch::simd::f64x2;\n    let mut _7: core_arch::simd::f64x2;\n    let mut _8: core_arch::simd::f64x2;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug b => _4;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = core_arch::x86::__m128d::as_f64x2(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_7);\n        _7 = core_arch::x86::__m128d::as_f64x2(_4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_8);\n        _8 = core_arch::x86::__m128d::as_f64x2(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _5 = core_arch::x86::avx512dq::vrangesd(move _6, move _7, move _8, _2, IMM8, SAE) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_6);\n        _0 = move _5 as core_arch::x86::__m128d;\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Calculate the max, min, absolute max, or absolute min (depending on control in imm8) for the lower\n double-precision (64-bit) floating-point element in a and b, store the result in the lower element\n of dst using writemask k (the element is copied from src when mask bit 0 is not set), and copy the\n upper element from a to the upper element of dst.\n Lower 2 bits of IMM8 specifies the operation control:\n     00 = min, 01 = max, 10 = absolute min, 11 = absolute max.\n Upper 2 bits of IMM8 specifies the sign control:\n     00 = sign from a, 01 = sign from compare result, 10 = clear sign bit, 11 = set sign bit.\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mask_range_round_sd&ig_expand=5214)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}