// Generated by CIRCT firtool-1.128.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module RegisterFile(	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
  input         clock,	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
                reset,	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
                io_wen,	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:8:14
  input  [4:0]  io_waddr,	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:8:14
  input  [31:0] io_wdata,	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:8:14
  input  [4:0]  io_raddr_0,	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:8:14
                io_raddr_1,	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:8:14
  output [31:0] io_rdata_0,	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:8:14
                io_rdata_1	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:8:14
);

  reg  [31:0]       regfile_0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_1;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_2;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_3;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_4;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_5;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_6;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_7;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_8;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_9;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_10;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_11;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_12;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_13;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_14;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_15;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_16;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_17;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_18;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_19;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_20;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_21;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_22;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_23;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_24;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_25;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_26;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_27;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_28;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_29;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_30;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  reg  [31:0]       regfile_31;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
  wire [31:0][31:0] _GEN =
    {{regfile_31},
     {regfile_30},
     {regfile_29},
     {regfile_28},
     {regfile_27},
     {regfile_26},
     {regfile_25},
     {regfile_24},
     {regfile_23},
     {regfile_22},
     {regfile_21},
     {regfile_20},
     {regfile_19},
     {regfile_18},
     {regfile_17},
     {regfile_16},
     {regfile_15},
     {regfile_14},
     {regfile_13},
     {regfile_12},
     {regfile_11},
     {regfile_10},
     {regfile_9},
     {regfile_8},
     {regfile_7},
     {regfile_6},
     {regfile_5},
     {regfile_4},
     {regfile_3},
     {regfile_2},
     {regfile_1},
     {regfile_0}};	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24, :24:19
  always @(posedge clock) begin	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
    if (reset) begin	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
      regfile_0 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_1 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_2 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_3 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_4 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_5 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_6 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_7 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_8 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_9 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_10 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_11 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_12 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_13 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_14 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_15 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_16 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_17 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_18 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_19 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_20 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_21 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_22 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_23 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_24 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_25 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_26 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_27 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_28 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_29 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_30 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      regfile_31 <= 32'h0;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
    end
    else begin	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
      if (io_wen & io_waddr == 5'h0)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_0 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h1)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_1 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h2)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_2 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h3)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_3 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h4)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_4 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h5)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_5 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h6)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_6 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h7)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_7 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h8)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_8 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h9)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_9 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'hA)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_10 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'hB)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_11 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'hC)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_12 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'hD)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_13 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'hE)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_14 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'hF)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_15 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h10)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_16 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h11)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_17 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h12)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_18 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h13)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_19 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h14)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_20 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h15)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_21 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h16)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_22 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h17)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_23 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h18)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_24 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h19)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_25 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h1A)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_26 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h1B)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_27 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h1C)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_28 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h1D)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_29 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & io_waddr == 5'h1E)	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24, :17:15, :18:23
        regfile_30 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
      if (io_wen & (&io_waddr))	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24, :17:15, :18:23
        regfile_31 <= io_wdata;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:16:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
      automatic logic [31:0] _RANDOM[0:31];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
        `INIT_RANDOM_PROLOG_	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
        end	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
        regfile_0 = _RANDOM[5'h0];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_1 = _RANDOM[5'h1];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_2 = _RANDOM[5'h2];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_3 = _RANDOM[5'h3];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_4 = _RANDOM[5'h4];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_5 = _RANDOM[5'h5];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_6 = _RANDOM[5'h6];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_7 = _RANDOM[5'h7];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_8 = _RANDOM[5'h8];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_9 = _RANDOM[5'h9];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_10 = _RANDOM[5'hA];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_11 = _RANDOM[5'hB];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_12 = _RANDOM[5'hC];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_13 = _RANDOM[5'hD];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_14 = _RANDOM[5'hE];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_15 = _RANDOM[5'hF];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_16 = _RANDOM[5'h10];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_17 = _RANDOM[5'h11];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_18 = _RANDOM[5'h12];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_19 = _RANDOM[5'h13];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_20 = _RANDOM[5'h14];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_21 = _RANDOM[5'h15];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_22 = _RANDOM[5'h16];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_23 = _RANDOM[5'h17];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_24 = _RANDOM[5'h18];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_25 = _RANDOM[5'h19];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_26 = _RANDOM[5'h1A];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_27 = _RANDOM[5'h1B];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_28 = _RANDOM[5'h1C];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_29 = _RANDOM[5'h1D];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_30 = _RANDOM[5'h1E];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
        regfile_31 = _RANDOM[5'h1F];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :16:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
      `FIRRTL_AFTER_INITIAL	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata_0 = io_raddr_0 == 5'h0 ? 32'h0 : _GEN[io_raddr_0];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :21:{22,30}, :22:19, :24:19
  assign io_rdata_1 = io_raddr_1 == 5'h0 ? 32'h0 : _GEN[io_raddr_1];	// git/chisel-playground/src/main/scala/RegisterFile/RegisterFile.scala:7:7, :21:{22,30}, :22:19, :24:19
endmodule

