/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2(clk, reset, subtract, A1, A2, B1, B2, P);
  input [9:0] A2;
  input [8:0] B1;
  input [9:0] A1;
  output [37:0] P;
  input [8:0] B2;
  input clk;
  input reset;
  input subtract;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3630 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3629 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3628 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3627 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3626 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3625 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3624 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3623 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3622 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3621 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3620 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3619 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3618 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3617 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3616 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3615 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3614 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3613 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3612 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3611 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3610 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3609 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3608 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3607 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3606 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3605 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3604 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3603 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3602 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3601 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3600 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3599 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3598 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3597 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3596 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3595 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3594 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3593 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3592 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3591 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3590 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28" *)
  wire \$auto$rs_design_edit.cc:1153:execute$3632.subtract ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18" *)
  wire \$auto$rs_design_edit.cc:1153:execute$3632.reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[31] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[17] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[16] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire [9:0] \$auto$rs_design_edit.cc:1153:execute$3632.A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[18] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[33] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  wire \$auto$rs_design_edit.cc:1153:execute$3632.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$clk_buf_$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire [8:0] \$auto$rs_design_edit.cc:1153:execute$3632.B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[25] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[35] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[34] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[24] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[19] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[13] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[22] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[37] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[21] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[32] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire [8:0] \$auto$rs_design_edit.cc:1153:execute$3632.B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire [9:0] \$auto$rs_design_edit.cc:1153:execute$3632.A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire [37:0] \$auto$rs_design_edit.cc:1153:execute$3632.P ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_subtract ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[14] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[20] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[36] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28" *)
  wire \$ibuf_subtract ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire [9:0] A2;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[10] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire [8:0] B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18" *)
  wire \$ibuf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire [9:0] A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[14] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[35] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  wire \$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  wire \$clk_buf_$ibuf_clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[21] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[36] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[33] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire [37:0] P;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[18] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[27] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[31] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[11] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[30] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire [8:0] B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[12] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[37] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[32] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[15] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18" *)
  wire reset;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[34] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28" *)
  wire subtract;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[6] ;
  wire \$auto$rs_design_edit.cc:885:execute$3590 ;
  wire \$auto$rs_design_edit.cc:885:execute$3591 ;
  wire \$auto$rs_design_edit.cc:885:execute$3592 ;
  wire \$auto$rs_design_edit.cc:885:execute$3593 ;
  wire \$auto$rs_design_edit.cc:885:execute$3594 ;
  wire \$auto$rs_design_edit.cc:885:execute$3595 ;
  wire \$auto$rs_design_edit.cc:885:execute$3596 ;
  wire \$auto$rs_design_edit.cc:885:execute$3597 ;
  wire \$auto$rs_design_edit.cc:885:execute$3598 ;
  wire \$auto$rs_design_edit.cc:885:execute$3599 ;
  wire \$auto$rs_design_edit.cc:885:execute$3600 ;
  wire \$auto$rs_design_edit.cc:885:execute$3601 ;
  wire \$auto$rs_design_edit.cc:885:execute$3602 ;
  wire \$auto$rs_design_edit.cc:885:execute$3603 ;
  wire \$auto$rs_design_edit.cc:885:execute$3604 ;
  wire \$auto$rs_design_edit.cc:885:execute$3605 ;
  wire \$auto$rs_design_edit.cc:885:execute$3606 ;
  wire \$auto$rs_design_edit.cc:885:execute$3607 ;
  wire \$auto$rs_design_edit.cc:885:execute$3608 ;
  wire \$auto$rs_design_edit.cc:885:execute$3609 ;
  wire \$auto$rs_design_edit.cc:885:execute$3610 ;
  wire \$auto$rs_design_edit.cc:885:execute$3611 ;
  wire \$auto$rs_design_edit.cc:885:execute$3612 ;
  wire \$auto$rs_design_edit.cc:885:execute$3613 ;
  wire \$auto$rs_design_edit.cc:885:execute$3614 ;
  wire \$auto$rs_design_edit.cc:885:execute$3615 ;
  wire \$auto$rs_design_edit.cc:885:execute$3616 ;
  wire \$auto$rs_design_edit.cc:885:execute$3617 ;
  wire \$auto$rs_design_edit.cc:885:execute$3618 ;
  wire \$auto$rs_design_edit.cc:885:execute$3619 ;
  wire \$auto$rs_design_edit.cc:885:execute$3620 ;
  wire \$auto$rs_design_edit.cc:885:execute$3621 ;
  wire \$auto$rs_design_edit.cc:885:execute$3622 ;
  wire \$auto$rs_design_edit.cc:885:execute$3623 ;
  wire \$auto$rs_design_edit.cc:885:execute$3624 ;
  wire \$auto$rs_design_edit.cc:885:execute$3625 ;
  wire \$auto$rs_design_edit.cc:885:execute$3626 ;
  wire \$auto$rs_design_edit.cc:885:execute$3627 ;
  wire \$auto$rs_design_edit.cc:885:execute$3628 ;
  wire \$auto$rs_design_edit.cc:885:execute$3629 ;
  wire \$auto$rs_design_edit.cc:885:execute$3630 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3598 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3599 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3600 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3601 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3602 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3603 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3604 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3605 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3606 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3607 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3608 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A2_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3609 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A2 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3610 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3611 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3612 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3613 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3614 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3615 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3616 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3617 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B1_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3618 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B1 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3619 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3620 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3621 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3622 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3623 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3624 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3625 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3626 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_B2_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3627 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.B2 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3628 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3629 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_subtract  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3630 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.subtract ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_subtract )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[0] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[1] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[10] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[11] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[12] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[13] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[14] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[15] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[16] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[17] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[18] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[19] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[2] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[20] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[21] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[22] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[23] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[24] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[25] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[26] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[27] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[28] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[29] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[3] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[30] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[31] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[32] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[33] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[34] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[35] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[36] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[37] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[4] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[5] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[6] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[7] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[8] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$obuf_P_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[9] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$3632.P [9])
  );
  (* keep = 32'd1 *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$clkbuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_clk  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$clk_buf_$ibuf_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3590 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3591 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3592 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3593 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3594 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3595 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3596 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf$dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.$ibuf_A1_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3597 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$3632.A1 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[7] )
  );
  fabric_dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2 \$auto$rs_design_edit.cc:1151:execute$3631  (
    .\$auto$rs_design_edit.cc:885:execute$3630 (\$auto$rs_design_edit.cc:885:execute$3630 ),
    .\$auto$rs_design_edit.cc:885:execute$3629 (\$auto$rs_design_edit.cc:885:execute$3629 ),
    .\$auto$rs_design_edit.cc:885:execute$3628 (\$auto$rs_design_edit.cc:885:execute$3628 ),
    .\$auto$rs_design_edit.cc:885:execute$3627 (\$auto$rs_design_edit.cc:885:execute$3627 ),
    .\$auto$rs_design_edit.cc:885:execute$3626 (\$auto$rs_design_edit.cc:885:execute$3626 ),
    .\$auto$rs_design_edit.cc:885:execute$3625 (\$auto$rs_design_edit.cc:885:execute$3625 ),
    .\$auto$rs_design_edit.cc:885:execute$3624 (\$auto$rs_design_edit.cc:885:execute$3624 ),
    .\$auto$rs_design_edit.cc:885:execute$3623 (\$auto$rs_design_edit.cc:885:execute$3623 ),
    .\$auto$rs_design_edit.cc:885:execute$3622 (\$auto$rs_design_edit.cc:885:execute$3622 ),
    .\$auto$rs_design_edit.cc:885:execute$3621 (\$auto$rs_design_edit.cc:885:execute$3621 ),
    .\$auto$rs_design_edit.cc:885:execute$3620 (\$auto$rs_design_edit.cc:885:execute$3620 ),
    .\$auto$rs_design_edit.cc:885:execute$3619 (\$auto$rs_design_edit.cc:885:execute$3619 ),
    .\$auto$rs_design_edit.cc:885:execute$3618 (\$auto$rs_design_edit.cc:885:execute$3618 ),
    .\$auto$rs_design_edit.cc:885:execute$3617 (\$auto$rs_design_edit.cc:885:execute$3617 ),
    .\$auto$rs_design_edit.cc:885:execute$3616 (\$auto$rs_design_edit.cc:885:execute$3616 ),
    .\$auto$rs_design_edit.cc:885:execute$3615 (\$auto$rs_design_edit.cc:885:execute$3615 ),
    .\$auto$rs_design_edit.cc:885:execute$3614 (\$auto$rs_design_edit.cc:885:execute$3614 ),
    .\$auto$rs_design_edit.cc:885:execute$3613 (\$auto$rs_design_edit.cc:885:execute$3613 ),
    .\$auto$rs_design_edit.cc:885:execute$3612 (\$auto$rs_design_edit.cc:885:execute$3612 ),
    .\$auto$rs_design_edit.cc:885:execute$3611 (\$auto$rs_design_edit.cc:885:execute$3611 ),
    .\$auto$rs_design_edit.cc:885:execute$3610 (\$auto$rs_design_edit.cc:885:execute$3610 ),
    .\$auto$rs_design_edit.cc:885:execute$3609 (\$auto$rs_design_edit.cc:885:execute$3609 ),
    .\$auto$rs_design_edit.cc:885:execute$3608 (\$auto$rs_design_edit.cc:885:execute$3608 ),
    .\$auto$rs_design_edit.cc:885:execute$3607 (\$auto$rs_design_edit.cc:885:execute$3607 ),
    .\$auto$rs_design_edit.cc:885:execute$3606 (\$auto$rs_design_edit.cc:885:execute$3606 ),
    .\$auto$rs_design_edit.cc:885:execute$3605 (\$auto$rs_design_edit.cc:885:execute$3605 ),
    .\$auto$rs_design_edit.cc:885:execute$3604 (\$auto$rs_design_edit.cc:885:execute$3604 ),
    .\$auto$rs_design_edit.cc:885:execute$3603 (\$auto$rs_design_edit.cc:885:execute$3603 ),
    .\$auto$rs_design_edit.cc:885:execute$3602 (\$auto$rs_design_edit.cc:885:execute$3602 ),
    .\$auto$rs_design_edit.cc:885:execute$3601 (\$auto$rs_design_edit.cc:885:execute$3601 ),
    .\$auto$rs_design_edit.cc:885:execute$3600 (\$auto$rs_design_edit.cc:885:execute$3600 ),
    .\$auto$rs_design_edit.cc:885:execute$3599 (\$auto$rs_design_edit.cc:885:execute$3599 ),
    .\$auto$rs_design_edit.cc:885:execute$3598 (\$auto$rs_design_edit.cc:885:execute$3598 ),
    .\$auto$rs_design_edit.cc:885:execute$3597 (\$auto$rs_design_edit.cc:885:execute$3597 ),
    .\$auto$rs_design_edit.cc:885:execute$3596 (\$auto$rs_design_edit.cc:885:execute$3596 ),
    .\$auto$rs_design_edit.cc:885:execute$3595 (\$auto$rs_design_edit.cc:885:execute$3595 ),
    .\$auto$rs_design_edit.cc:885:execute$3594 (\$auto$rs_design_edit.cc:885:execute$3594 ),
    .\$auto$rs_design_edit.cc:885:execute$3593 (\$auto$rs_design_edit.cc:885:execute$3593 ),
    .\$auto$rs_design_edit.cc:885:execute$3592 (\$auto$rs_design_edit.cc:885:execute$3592 ),
    .\$auto$rs_design_edit.cc:885:execute$3591 (\$auto$rs_design_edit.cc:885:execute$3591 ),
    .\$auto$rs_design_edit.cc:885:execute$3590 (\$auto$rs_design_edit.cc:885:execute$3590 ),
    .\$clk_buf_$ibuf_clk (\$clk_buf_$ibuf_clk ),
    .\$ibuf_A1[0] (\$ibuf_A1[0] ),
    .\$ibuf_A1[1] (\$ibuf_A1[1] ),
    .\$ibuf_A1[2] (\$ibuf_A1[2] ),
    .\$ibuf_A1[3] (\$ibuf_A1[3] ),
    .\$ibuf_A1[4] (\$ibuf_A1[4] ),
    .\$ibuf_A1[5] (\$ibuf_A1[5] ),
    .\$ibuf_A1[6] (\$ibuf_A1[6] ),
    .\$ibuf_A1[7] (\$ibuf_A1[7] ),
    .\$ibuf_A1[8] (\$ibuf_A1[8] ),
    .\$ibuf_A1[9] (\$ibuf_A1[9] ),
    .\$ibuf_A2[0] (\$ibuf_A2[0] ),
    .\$ibuf_A2[1] (\$ibuf_A2[1] ),
    .\$ibuf_A2[2] (\$ibuf_A2[2] ),
    .\$ibuf_A2[3] (\$ibuf_A2[3] ),
    .\$ibuf_A2[4] (\$ibuf_A2[4] ),
    .\$ibuf_A2[5] (\$ibuf_A2[5] ),
    .\$ibuf_A2[6] (\$ibuf_A2[6] ),
    .\$ibuf_A2[7] (\$ibuf_A2[7] ),
    .\$ibuf_A2[8] (\$ibuf_A2[8] ),
    .\$ibuf_A2[9] (\$ibuf_A2[9] ),
    .\$ibuf_B1[0] (\$ibuf_B1[0] ),
    .\$ibuf_B1[1] (\$ibuf_B1[1] ),
    .\$ibuf_B1[2] (\$ibuf_B1[2] ),
    .\$ibuf_B1[3] (\$ibuf_B1[3] ),
    .\$ibuf_B1[4] (\$ibuf_B1[4] ),
    .\$ibuf_B1[5] (\$ibuf_B1[5] ),
    .\$ibuf_B1[6] (\$ibuf_B1[6] ),
    .\$ibuf_B1[7] (\$ibuf_B1[7] ),
    .\$ibuf_B1[8] (\$ibuf_B1[8] ),
    .\$ibuf_B2[0] (\$ibuf_B2[0] ),
    .\$ibuf_B2[1] (\$ibuf_B2[1] ),
    .\$ibuf_B2[2] (\$ibuf_B2[2] ),
    .\$ibuf_B2[3] (\$ibuf_B2[3] ),
    .\$ibuf_B2[4] (\$ibuf_B2[4] ),
    .\$ibuf_B2[5] (\$ibuf_B2[5] ),
    .\$ibuf_B2[6] (\$ibuf_B2[6] ),
    .\$ibuf_B2[7] (\$ibuf_B2[7] ),
    .\$ibuf_B2[8] (\$ibuf_B2[8] ),
    .\$ibuf_reset (\$ibuf_reset ),
    .\$ibuf_subtract (\$ibuf_subtract ),
    .\$obuf_P[0] (\$obuf_P[0] ),
    .\$obuf_P[10] (\$obuf_P[10] ),
    .\$obuf_P[11] (\$obuf_P[11] ),
    .\$obuf_P[12] (\$obuf_P[12] ),
    .\$obuf_P[13] (\$obuf_P[13] ),
    .\$obuf_P[14] (\$obuf_P[14] ),
    .\$obuf_P[15] (\$obuf_P[15] ),
    .\$obuf_P[16] (\$obuf_P[16] ),
    .\$obuf_P[17] (\$obuf_P[17] ),
    .\$obuf_P[18] (\$obuf_P[18] ),
    .\$obuf_P[19] (\$obuf_P[19] ),
    .\$obuf_P[1] (\$obuf_P[1] ),
    .\$obuf_P[20] (\$obuf_P[20] ),
    .\$obuf_P[21] (\$obuf_P[21] ),
    .\$obuf_P[22] (\$obuf_P[22] ),
    .\$obuf_P[23] (\$obuf_P[23] ),
    .\$obuf_P[24] (\$obuf_P[24] ),
    .\$obuf_P[25] (\$obuf_P[25] ),
    .\$obuf_P[26] (\$obuf_P[26] ),
    .\$obuf_P[27] (\$obuf_P[27] ),
    .\$obuf_P[28] (\$obuf_P[28] ),
    .\$obuf_P[29] (\$obuf_P[29] ),
    .\$obuf_P[2] (\$obuf_P[2] ),
    .\$obuf_P[30] (\$obuf_P[30] ),
    .\$obuf_P[31] (\$obuf_P[31] ),
    .\$obuf_P[32] (\$obuf_P[32] ),
    .\$obuf_P[33] (\$obuf_P[33] ),
    .\$obuf_P[34] (\$obuf_P[34] ),
    .\$obuf_P[35] (\$obuf_P[35] ),
    .\$obuf_P[36] (\$obuf_P[36] ),
    .\$obuf_P[37] (\$obuf_P[37] ),
    .\$obuf_P[3] (\$obuf_P[3] ),
    .\$obuf_P[4] (\$obuf_P[4] ),
    .\$obuf_P[5] (\$obuf_P[5] ),
    .\$obuf_P[6] (\$obuf_P[6] ),
    .\$obuf_P[7] (\$obuf_P[7] ),
    .\$obuf_P[8] (\$obuf_P[8] ),
    .\$obuf_P[9] (\$obuf_P[9] )
  );
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3630  = \$auto$rs_design_edit.cc:885:execute$3630 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3629  = \$auto$rs_design_edit.cc:885:execute$3629 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3628  = \$auto$rs_design_edit.cc:885:execute$3628 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3627  = \$auto$rs_design_edit.cc:885:execute$3627 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3626  = \$auto$rs_design_edit.cc:885:execute$3626 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3625  = \$auto$rs_design_edit.cc:885:execute$3625 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3624  = \$auto$rs_design_edit.cc:885:execute$3624 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3623  = \$auto$rs_design_edit.cc:885:execute$3623 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3622  = \$auto$rs_design_edit.cc:885:execute$3622 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3621  = \$auto$rs_design_edit.cc:885:execute$3621 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3620  = \$auto$rs_design_edit.cc:885:execute$3620 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3619  = \$auto$rs_design_edit.cc:885:execute$3619 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3618  = \$auto$rs_design_edit.cc:885:execute$3618 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3617  = \$auto$rs_design_edit.cc:885:execute$3617 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3616  = \$auto$rs_design_edit.cc:885:execute$3616 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3615  = \$auto$rs_design_edit.cc:885:execute$3615 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3614  = \$auto$rs_design_edit.cc:885:execute$3614 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3613  = \$auto$rs_design_edit.cc:885:execute$3613 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3612  = \$auto$rs_design_edit.cc:885:execute$3612 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3611  = \$auto$rs_design_edit.cc:885:execute$3611 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3610  = \$auto$rs_design_edit.cc:885:execute$3610 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3609  = \$auto$rs_design_edit.cc:885:execute$3609 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3608  = \$auto$rs_design_edit.cc:885:execute$3608 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3607  = \$auto$rs_design_edit.cc:885:execute$3607 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3606  = \$auto$rs_design_edit.cc:885:execute$3606 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3605  = \$auto$rs_design_edit.cc:885:execute$3605 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3604  = \$auto$rs_design_edit.cc:885:execute$3604 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3603  = \$auto$rs_design_edit.cc:885:execute$3603 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3602  = \$auto$rs_design_edit.cc:885:execute$3602 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3601  = \$auto$rs_design_edit.cc:885:execute$3601 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3600  = \$auto$rs_design_edit.cc:885:execute$3600 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3599  = \$auto$rs_design_edit.cc:885:execute$3599 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3598  = \$auto$rs_design_edit.cc:885:execute$3598 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3597  = \$auto$rs_design_edit.cc:885:execute$3597 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3596  = \$auto$rs_design_edit.cc:885:execute$3596 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3595  = \$auto$rs_design_edit.cc:885:execute$3595 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3594  = \$auto$rs_design_edit.cc:885:execute$3594 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3593  = \$auto$rs_design_edit.cc:885:execute$3593 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3592  = \$auto$rs_design_edit.cc:885:execute$3592 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3591  = \$auto$rs_design_edit.cc:885:execute$3591 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$auto$rs_design_edit.cc:885:execute$3590  = \$auto$rs_design_edit.cc:885:execute$3590 ;
  assign \$clk_buf_$ibuf_clk  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$clk_buf_$ibuf_clk ;
  assign \$ibuf_A1[0]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[0] ;
  assign \$ibuf_A1[1]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[1] ;
  assign \$ibuf_A1[2]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[2] ;
  assign \$ibuf_A1[3]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[3] ;
  assign \$ibuf_A1[4]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[4] ;
  assign \$ibuf_A1[5]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[5] ;
  assign \$ibuf_A1[6]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[6] ;
  assign \$ibuf_A1[7]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[7] ;
  assign \$ibuf_A1[8]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[8] ;
  assign \$ibuf_A1[9]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A1[9] ;
  assign \$ibuf_A2[0]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[0] ;
  assign \$ibuf_A2[1]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[1] ;
  assign \$ibuf_A2[2]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[2] ;
  assign \$ibuf_A2[3]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[3] ;
  assign \$ibuf_A2[4]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[4] ;
  assign \$ibuf_A2[5]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[5] ;
  assign \$ibuf_A2[6]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[6] ;
  assign \$ibuf_A2[7]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[7] ;
  assign \$ibuf_A2[8]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[8] ;
  assign \$ibuf_A2[9]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_A2[9] ;
  assign \$ibuf_B1[0]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[0] ;
  assign \$ibuf_B1[1]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[1] ;
  assign \$ibuf_B1[2]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[2] ;
  assign \$ibuf_B1[3]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[3] ;
  assign \$ibuf_B1[4]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[4] ;
  assign \$ibuf_B1[5]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[5] ;
  assign \$ibuf_B1[6]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[6] ;
  assign \$ibuf_B1[7]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[7] ;
  assign \$ibuf_B1[8]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B1[8] ;
  assign \$ibuf_B2[0]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[0] ;
  assign \$ibuf_B2[1]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[1] ;
  assign \$ibuf_B2[2]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[2] ;
  assign \$ibuf_B2[3]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[3] ;
  assign \$ibuf_B2[4]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[4] ;
  assign \$ibuf_B2[5]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[5] ;
  assign \$ibuf_B2[6]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[6] ;
  assign \$ibuf_B2[7]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[7] ;
  assign \$ibuf_B2[8]  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_B2[8] ;
  assign \$ibuf_reset  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_reset ;
  assign \$ibuf_subtract  = \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$ibuf_subtract ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[0]  = \$obuf_P[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[10]  = \$obuf_P[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[11]  = \$obuf_P[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[12]  = \$obuf_P[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[13]  = \$obuf_P[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[14]  = \$obuf_P[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[15]  = \$obuf_P[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[16]  = \$obuf_P[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[17]  = \$obuf_P[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[18]  = \$obuf_P[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[19]  = \$obuf_P[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[1]  = \$obuf_P[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[20]  = \$obuf_P[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[21]  = \$obuf_P[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[22]  = \$obuf_P[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[23]  = \$obuf_P[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[24]  = \$obuf_P[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[25]  = \$obuf_P[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[26]  = \$obuf_P[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[27]  = \$obuf_P[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[28]  = \$obuf_P[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[29]  = \$obuf_P[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[2]  = \$obuf_P[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[30]  = \$obuf_P[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[31]  = \$obuf_P[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[32]  = \$obuf_P[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[33]  = \$obuf_P[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[34]  = \$obuf_P[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[35]  = \$obuf_P[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[36]  = \$obuf_P[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[37]  = \$obuf_P[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[3]  = \$obuf_P[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[4]  = \$obuf_P[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[5]  = \$obuf_P[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[6]  = \$obuf_P[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[7]  = \$obuf_P[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[8]  = \$obuf_P[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$3632.$obuf_P[9]  = \$obuf_P[9] ;
  assign \$auto$rs_design_edit.cc:1153:execute$3632.A1  = A1;
  assign \$auto$rs_design_edit.cc:1153:execute$3632.A2  = A2;
  assign \$auto$rs_design_edit.cc:1153:execute$3632.B1  = B1;
  assign \$auto$rs_design_edit.cc:1153:execute$3632.B2  = B2;
  assign P = \$auto$rs_design_edit.cc:1153:execute$3632.P ;
  assign \$auto$rs_design_edit.cc:1153:execute$3632.clk  = clk;
  assign \$auto$rs_design_edit.cc:1153:execute$3632.reset  = reset;
  assign \$auto$rs_design_edit.cc:1153:execute$3632.subtract  = subtract;
endmodule
