// Seed: 3880354577
module module_0;
  wire id_1 = id_1;
  wire id_2;
  ;
  logic id_3;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_10;
  ;
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    input wire id_3,
    output logic id_4,
    input wire id_5
);
  bit id_7;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    fork
      begin : LABEL_1
        id_4 <= 1'b0;
        $signed(53);
        ;
        id_7 = 1;
      end
      begin : LABEL_2
        id_7 = 1;
        id_7 <= 1;
        id_4 <= id_3;
      end
    join
  end
  wire id_8;
  ;
  assign id_1 = id_8 == 1;
  assign id_4 = id_5;
  parameter id_9 = 1;
  assign id_7 = 1;
  wire id_10 = id_7;
  wire id_11;
  wire id_12;
  timeprecision 1ps;
endmodule
