
LightCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7a0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014b4  0800c940  0800c940  0001c940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ddf4  0800ddf4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800ddf4  0800ddf4  0001ddf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ddfc  0800ddfc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ddfc  0800ddfc  0001ddfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de00  0800de00  0001de00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800de04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fa0  20000074  0800de78  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004014  0800de78  00024014  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161b4  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000360e  00000000  00000000  00036258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  00039868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  0003aa18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001acfb  00000000  00000000  0003ba30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019881  00000000  00000000  0005672b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009caef  00000000  00000000  0006ffac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010ca9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052a0  00000000  00000000  0010caec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c928 	.word	0x0800c928

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800c928 	.word	0x0800c928

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b974 	b.w	8000dcc <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	4604      	mov	r4, r0
 8000b04:	468e      	mov	lr, r1
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d14d      	bne.n	8000ba6 <__udivmoddi4+0xaa>
 8000b0a:	428a      	cmp	r2, r1
 8000b0c:	4694      	mov	ip, r2
 8000b0e:	d969      	bls.n	8000be4 <__udivmoddi4+0xe8>
 8000b10:	fab2 f282 	clz	r2, r2
 8000b14:	b152      	cbz	r2, 8000b2c <__udivmoddi4+0x30>
 8000b16:	fa01 f302 	lsl.w	r3, r1, r2
 8000b1a:	f1c2 0120 	rsb	r1, r2, #32
 8000b1e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b22:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b26:	ea41 0e03 	orr.w	lr, r1, r3
 8000b2a:	4094      	lsls	r4, r2
 8000b2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b30:	0c21      	lsrs	r1, r4, #16
 8000b32:	fbbe f6f8 	udiv	r6, lr, r8
 8000b36:	fa1f f78c 	uxth.w	r7, ip
 8000b3a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b3e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b42:	fb06 f107 	mul.w	r1, r6, r7
 8000b46:	4299      	cmp	r1, r3
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x64>
 8000b4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b4e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b52:	f080 811f 	bcs.w	8000d94 <__udivmoddi4+0x298>
 8000b56:	4299      	cmp	r1, r3
 8000b58:	f240 811c 	bls.w	8000d94 <__udivmoddi4+0x298>
 8000b5c:	3e02      	subs	r6, #2
 8000b5e:	4463      	add	r3, ip
 8000b60:	1a5b      	subs	r3, r3, r1
 8000b62:	b2a4      	uxth	r4, r4
 8000b64:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b68:	fb08 3310 	mls	r3, r8, r0, r3
 8000b6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b70:	fb00 f707 	mul.w	r7, r0, r7
 8000b74:	42a7      	cmp	r7, r4
 8000b76:	d90a      	bls.n	8000b8e <__udivmoddi4+0x92>
 8000b78:	eb1c 0404 	adds.w	r4, ip, r4
 8000b7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b80:	f080 810a 	bcs.w	8000d98 <__udivmoddi4+0x29c>
 8000b84:	42a7      	cmp	r7, r4
 8000b86:	f240 8107 	bls.w	8000d98 <__udivmoddi4+0x29c>
 8000b8a:	4464      	add	r4, ip
 8000b8c:	3802      	subs	r0, #2
 8000b8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b92:	1be4      	subs	r4, r4, r7
 8000b94:	2600      	movs	r6, #0
 8000b96:	b11d      	cbz	r5, 8000ba0 <__udivmoddi4+0xa4>
 8000b98:	40d4      	lsrs	r4, r2
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	e9c5 4300 	strd	r4, r3, [r5]
 8000ba0:	4631      	mov	r1, r6
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0xc2>
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	f000 80ef 	beq.w	8000d8e <__udivmoddi4+0x292>
 8000bb0:	2600      	movs	r6, #0
 8000bb2:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb6:	4630      	mov	r0, r6
 8000bb8:	4631      	mov	r1, r6
 8000bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbe:	fab3 f683 	clz	r6, r3
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	d14a      	bne.n	8000c5c <__udivmoddi4+0x160>
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	d302      	bcc.n	8000bd0 <__udivmoddi4+0xd4>
 8000bca:	4282      	cmp	r2, r0
 8000bcc:	f200 80f9 	bhi.w	8000dc2 <__udivmoddi4+0x2c6>
 8000bd0:	1a84      	subs	r4, r0, r2
 8000bd2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	469e      	mov	lr, r3
 8000bda:	2d00      	cmp	r5, #0
 8000bdc:	d0e0      	beq.n	8000ba0 <__udivmoddi4+0xa4>
 8000bde:	e9c5 4e00 	strd	r4, lr, [r5]
 8000be2:	e7dd      	b.n	8000ba0 <__udivmoddi4+0xa4>
 8000be4:	b902      	cbnz	r2, 8000be8 <__udivmoddi4+0xec>
 8000be6:	deff      	udf	#255	; 0xff
 8000be8:	fab2 f282 	clz	r2, r2
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	f040 8092 	bne.w	8000d16 <__udivmoddi4+0x21a>
 8000bf2:	eba1 010c 	sub.w	r1, r1, ip
 8000bf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bfa:	fa1f fe8c 	uxth.w	lr, ip
 8000bfe:	2601      	movs	r6, #1
 8000c00:	0c20      	lsrs	r0, r4, #16
 8000c02:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c06:	fb07 1113 	mls	r1, r7, r3, r1
 8000c0a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c0e:	fb0e f003 	mul.w	r0, lr, r3
 8000c12:	4288      	cmp	r0, r1
 8000c14:	d908      	bls.n	8000c28 <__udivmoddi4+0x12c>
 8000c16:	eb1c 0101 	adds.w	r1, ip, r1
 8000c1a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x12a>
 8000c20:	4288      	cmp	r0, r1
 8000c22:	f200 80cb 	bhi.w	8000dbc <__udivmoddi4+0x2c0>
 8000c26:	4643      	mov	r3, r8
 8000c28:	1a09      	subs	r1, r1, r0
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c30:	fb07 1110 	mls	r1, r7, r0, r1
 8000c34:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c38:	fb0e fe00 	mul.w	lr, lr, r0
 8000c3c:	45a6      	cmp	lr, r4
 8000c3e:	d908      	bls.n	8000c52 <__udivmoddi4+0x156>
 8000c40:	eb1c 0404 	adds.w	r4, ip, r4
 8000c44:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c48:	d202      	bcs.n	8000c50 <__udivmoddi4+0x154>
 8000c4a:	45a6      	cmp	lr, r4
 8000c4c:	f200 80bb 	bhi.w	8000dc6 <__udivmoddi4+0x2ca>
 8000c50:	4608      	mov	r0, r1
 8000c52:	eba4 040e 	sub.w	r4, r4, lr
 8000c56:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c5a:	e79c      	b.n	8000b96 <__udivmoddi4+0x9a>
 8000c5c:	f1c6 0720 	rsb	r7, r6, #32
 8000c60:	40b3      	lsls	r3, r6
 8000c62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c6a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c6e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c72:	431c      	orrs	r4, r3
 8000c74:	40f9      	lsrs	r1, r7
 8000c76:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c7a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c7e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c82:	0c20      	lsrs	r0, r4, #16
 8000c84:	fa1f fe8c 	uxth.w	lr, ip
 8000c88:	fb09 1118 	mls	r1, r9, r8, r1
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	fb08 f00e 	mul.w	r0, r8, lr
 8000c94:	4288      	cmp	r0, r1
 8000c96:	fa02 f206 	lsl.w	r2, r2, r6
 8000c9a:	d90b      	bls.n	8000cb4 <__udivmoddi4+0x1b8>
 8000c9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ca4:	f080 8088 	bcs.w	8000db8 <__udivmoddi4+0x2bc>
 8000ca8:	4288      	cmp	r0, r1
 8000caa:	f240 8085 	bls.w	8000db8 <__udivmoddi4+0x2bc>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	4461      	add	r1, ip
 8000cb4:	1a09      	subs	r1, r1, r0
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000cbc:	fb09 1110 	mls	r1, r9, r0, r1
 8000cc0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000cc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc8:	458e      	cmp	lr, r1
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x1e2>
 8000ccc:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cd4:	d26c      	bcs.n	8000db0 <__udivmoddi4+0x2b4>
 8000cd6:	458e      	cmp	lr, r1
 8000cd8:	d96a      	bls.n	8000db0 <__udivmoddi4+0x2b4>
 8000cda:	3802      	subs	r0, #2
 8000cdc:	4461      	add	r1, ip
 8000cde:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ce6:	eba1 010e 	sub.w	r1, r1, lr
 8000cea:	42a1      	cmp	r1, r4
 8000cec:	46c8      	mov	r8, r9
 8000cee:	46a6      	mov	lr, r4
 8000cf0:	d356      	bcc.n	8000da0 <__udivmoddi4+0x2a4>
 8000cf2:	d053      	beq.n	8000d9c <__udivmoddi4+0x2a0>
 8000cf4:	b15d      	cbz	r5, 8000d0e <__udivmoddi4+0x212>
 8000cf6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cfa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cfe:	fa01 f707 	lsl.w	r7, r1, r7
 8000d02:	fa22 f306 	lsr.w	r3, r2, r6
 8000d06:	40f1      	lsrs	r1, r6
 8000d08:	431f      	orrs	r7, r3
 8000d0a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d0e:	2600      	movs	r6, #0
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	f1c2 0320 	rsb	r3, r2, #32
 8000d1a:	40d8      	lsrs	r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	fa21 f303 	lsr.w	r3, r1, r3
 8000d24:	4091      	lsls	r1, r2
 8000d26:	4301      	orrs	r1, r0
 8000d28:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2c:	fa1f fe8c 	uxth.w	lr, ip
 8000d30:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d34:	fb07 3610 	mls	r6, r7, r0, r3
 8000d38:	0c0b      	lsrs	r3, r1, #16
 8000d3a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d3e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d42:	429e      	cmp	r6, r3
 8000d44:	fa04 f402 	lsl.w	r4, r4, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x260>
 8000d4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d52:	d22f      	bcs.n	8000db4 <__udivmoddi4+0x2b8>
 8000d54:	429e      	cmp	r6, r3
 8000d56:	d92d      	bls.n	8000db4 <__udivmoddi4+0x2b8>
 8000d58:	3802      	subs	r0, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	b289      	uxth	r1, r1
 8000d60:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d64:	fb07 3316 	mls	r3, r7, r6, r3
 8000d68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x28a>
 8000d74:	eb1c 0101 	adds.w	r1, ip, r1
 8000d78:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d7c:	d216      	bcs.n	8000dac <__udivmoddi4+0x2b0>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d914      	bls.n	8000dac <__udivmoddi4+0x2b0>
 8000d82:	3e02      	subs	r6, #2
 8000d84:	4461      	add	r1, ip
 8000d86:	1ac9      	subs	r1, r1, r3
 8000d88:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d8c:	e738      	b.n	8000c00 <__udivmoddi4+0x104>
 8000d8e:	462e      	mov	r6, r5
 8000d90:	4628      	mov	r0, r5
 8000d92:	e705      	b.n	8000ba0 <__udivmoddi4+0xa4>
 8000d94:	4606      	mov	r6, r0
 8000d96:	e6e3      	b.n	8000b60 <__udivmoddi4+0x64>
 8000d98:	4618      	mov	r0, r3
 8000d9a:	e6f8      	b.n	8000b8e <__udivmoddi4+0x92>
 8000d9c:	454b      	cmp	r3, r9
 8000d9e:	d2a9      	bcs.n	8000cf4 <__udivmoddi4+0x1f8>
 8000da0:	ebb9 0802 	subs.w	r8, r9, r2
 8000da4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000da8:	3801      	subs	r0, #1
 8000daa:	e7a3      	b.n	8000cf4 <__udivmoddi4+0x1f8>
 8000dac:	4646      	mov	r6, r8
 8000dae:	e7ea      	b.n	8000d86 <__udivmoddi4+0x28a>
 8000db0:	4620      	mov	r0, r4
 8000db2:	e794      	b.n	8000cde <__udivmoddi4+0x1e2>
 8000db4:	4640      	mov	r0, r8
 8000db6:	e7d1      	b.n	8000d5c <__udivmoddi4+0x260>
 8000db8:	46d0      	mov	r8, sl
 8000dba:	e77b      	b.n	8000cb4 <__udivmoddi4+0x1b8>
 8000dbc:	3b02      	subs	r3, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	e732      	b.n	8000c28 <__udivmoddi4+0x12c>
 8000dc2:	4630      	mov	r0, r6
 8000dc4:	e709      	b.n	8000bda <__udivmoddi4+0xde>
 8000dc6:	4464      	add	r4, ip
 8000dc8:	3802      	subs	r0, #2
 8000dca:	e742      	b.n	8000c52 <__udivmoddi4+0x156>

08000dcc <__aeabi_idiv0>:
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dd6:	463b      	mov	r3, r7
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]
 8000de0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000de2:	4b22      	ldr	r3, [pc, #136]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000de4:	4a22      	ldr	r2, [pc, #136]	; (8000e70 <MX_ADC1_Init+0xa0>)
 8000de6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000de8:	4b20      	ldr	r3, [pc, #128]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000dea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000dee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000df0:	4b1e      	ldr	r3, [pc, #120]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000df6:	4b1d      	ldr	r3, [pc, #116]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e02:	4b1a      	ldr	r3, [pc, #104]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e10:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8000e12:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e14:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000e18:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e1a:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e20:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e26:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e2e:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e34:	480d      	ldr	r0, [pc, #52]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e36:	f003 f8c5 	bl	8003fc4 <HAL_ADC_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000e40:	f002 fa04 	bl	800324c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000e44:	2304      	movs	r3, #4
 8000e46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e50:	463b      	mov	r3, r7
 8000e52:	4619      	mov	r1, r3
 8000e54:	4805      	ldr	r0, [pc, #20]	; (8000e6c <MX_ADC1_Init+0x9c>)
 8000e56:	f003 fb21 	bl	800449c <HAL_ADC_ConfigChannel>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000e60:	f002 f9f4 	bl	800324c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e64:	bf00      	nop
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000090 	.word	0x20000090
 8000e70:	40012000 	.word	0x40012000

08000e74 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08a      	sub	sp, #40	; 0x28
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a33      	ldr	r2, [pc, #204]	; (8000f60 <HAL_ADC_MspInit+0xec>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d160      	bne.n	8000f58 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]
 8000e9a:	4b32      	ldr	r3, [pc, #200]	; (8000f64 <HAL_ADC_MspInit+0xf0>)
 8000e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e9e:	4a31      	ldr	r2, [pc, #196]	; (8000f64 <HAL_ADC_MspInit+0xf0>)
 8000ea0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ea6:	4b2f      	ldr	r3, [pc, #188]	; (8000f64 <HAL_ADC_MspInit+0xf0>)
 8000ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eae:	613b      	str	r3, [r7, #16]
 8000eb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	4b2b      	ldr	r3, [pc, #172]	; (8000f64 <HAL_ADC_MspInit+0xf0>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	4a2a      	ldr	r2, [pc, #168]	; (8000f64 <HAL_ADC_MspInit+0xf0>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec2:	4b28      	ldr	r3, [pc, #160]	; (8000f64 <HAL_ADC_MspInit+0xf0>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ece:	2310      	movs	r3, #16
 8000ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4821      	ldr	r0, [pc, #132]	; (8000f68 <HAL_ADC_MspInit+0xf4>)
 8000ee2:	f004 faa9 	bl	8005438 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8000ee6:	4b21      	ldr	r3, [pc, #132]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000ee8:	4a21      	ldr	r2, [pc, #132]	; (8000f70 <HAL_ADC_MspInit+0xfc>)
 8000eea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000eec:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ef2:	4b1e      	ldr	r3, [pc, #120]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ef8:	4b1c      	ldr	r3, [pc, #112]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000efe:	4b1b      	ldr	r3, [pc, #108]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f04:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f06:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f0c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f0e:	4b17      	ldr	r3, [pc, #92]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f14:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f16:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f1c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000f1e:	4b13      	ldr	r3, [pc, #76]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f20:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f24:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f26:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f2c:	480f      	ldr	r0, [pc, #60]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f2e:	f003 fe81 	bl	8004c34 <HAL_DMA_Init>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8000f38:	f002 f988 	bl	800324c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4a0b      	ldr	r2, [pc, #44]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f40:	639a      	str	r2, [r3, #56]	; 0x38
 8000f42:	4a0a      	ldr	r2, [pc, #40]	; (8000f6c <HAL_ADC_MspInit+0xf8>)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2012      	movs	r0, #18
 8000f4e:	f003 fe3a 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000f52:	2012      	movs	r0, #18
 8000f54:	f003 fe53 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f58:	bf00      	nop
 8000f5a:	3728      	adds	r7, #40	; 0x28
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40012000 	.word	0x40012000
 8000f64:	40023800 	.word	0x40023800
 8000f68:	40020000 	.word	0x40020000
 8000f6c:	200000d8 	.word	0x200000d8
 8000f70:	40026470 	.word	0x40026470

08000f74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	607b      	str	r3, [r7, #4]
 8000f7e:	4b2f      	ldr	r3, [pc, #188]	; (800103c <MX_DMA_Init+0xc8>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	4a2e      	ldr	r2, [pc, #184]	; (800103c <MX_DMA_Init+0xc8>)
 8000f84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f88:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8a:	4b2c      	ldr	r3, [pc, #176]	; (800103c <MX_DMA_Init+0xc8>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	603b      	str	r3, [r7, #0]
 8000f9a:	4b28      	ldr	r3, [pc, #160]	; (800103c <MX_DMA_Init+0xc8>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	4a27      	ldr	r2, [pc, #156]	; (800103c <MX_DMA_Init+0xc8>)
 8000fa0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa6:	4b25      	ldr	r3, [pc, #148]	; (800103c <MX_DMA_Init+0xc8>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	200c      	movs	r0, #12
 8000fb8:	f003 fe05 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000fbc:	200c      	movs	r0, #12
 8000fbe:	f003 fe1e 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	200d      	movs	r0, #13
 8000fc8:	f003 fdfd 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000fcc:	200d      	movs	r0, #13
 8000fce:	f003 fe16 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	200f      	movs	r0, #15
 8000fd8:	f003 fdf5 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000fdc:	200f      	movs	r0, #15
 8000fde:	f003 fe0e 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	2010      	movs	r0, #16
 8000fe8:	f003 fded 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000fec:	2010      	movs	r0, #16
 8000fee:	f003 fe06 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	202f      	movs	r0, #47	; 0x2f
 8000ff8:	f003 fde5 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000ffc:	202f      	movs	r0, #47	; 0x2f
 8000ffe:	f003 fdfe 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001002:	2200      	movs	r2, #0
 8001004:	2100      	movs	r1, #0
 8001006:	2039      	movs	r0, #57	; 0x39
 8001008:	f003 fddd 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800100c:	2039      	movs	r0, #57	; 0x39
 800100e:	f003 fdf6 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001012:	2200      	movs	r2, #0
 8001014:	2100      	movs	r1, #0
 8001016:	203a      	movs	r0, #58	; 0x3a
 8001018:	f003 fdd5 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800101c:	203a      	movs	r0, #58	; 0x3a
 800101e:	f003 fdee 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	203c      	movs	r0, #60	; 0x3c
 8001028:	f003 fdcd 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800102c:	203c      	movs	r0, #60	; 0x3c
 800102e:	f003 fde6 	bl	8004bfe <HAL_NVIC_EnableIRQ>

}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023800 	.word	0x40023800

08001040 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	613b      	str	r3, [r7, #16]
 800105a:	4b38      	ldr	r3, [pc, #224]	; (800113c <MX_GPIO_Init+0xfc>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	4a37      	ldr	r2, [pc, #220]	; (800113c <MX_GPIO_Init+0xfc>)
 8001060:	f043 0304 	orr.w	r3, r3, #4
 8001064:	6313      	str	r3, [r2, #48]	; 0x30
 8001066:	4b35      	ldr	r3, [pc, #212]	; (800113c <MX_GPIO_Init+0xfc>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	f003 0304 	and.w	r3, r3, #4
 800106e:	613b      	str	r3, [r7, #16]
 8001070:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	4b31      	ldr	r3, [pc, #196]	; (800113c <MX_GPIO_Init+0xfc>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	4a30      	ldr	r2, [pc, #192]	; (800113c <MX_GPIO_Init+0xfc>)
 800107c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001080:	6313      	str	r3, [r2, #48]	; 0x30
 8001082:	4b2e      	ldr	r3, [pc, #184]	; (800113c <MX_GPIO_Init+0xfc>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	60bb      	str	r3, [r7, #8]
 8001092:	4b2a      	ldr	r3, [pc, #168]	; (800113c <MX_GPIO_Init+0xfc>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	4a29      	ldr	r2, [pc, #164]	; (800113c <MX_GPIO_Init+0xfc>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	6313      	str	r3, [r2, #48]	; 0x30
 800109e:	4b27      	ldr	r3, [pc, #156]	; (800113c <MX_GPIO_Init+0xfc>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	60bb      	str	r3, [r7, #8]
 80010a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	607b      	str	r3, [r7, #4]
 80010ae:	4b23      	ldr	r3, [pc, #140]	; (800113c <MX_GPIO_Init+0xfc>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	4a22      	ldr	r2, [pc, #136]	; (800113c <MX_GPIO_Init+0xfc>)
 80010b4:	f043 0302 	orr.w	r3, r3, #2
 80010b8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ba:	4b20      	ldr	r3, [pc, #128]	; (800113c <MX_GPIO_Init+0xfc>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_SET);
 80010c6:	2201      	movs	r2, #1
 80010c8:	2103      	movs	r1, #3
 80010ca:	481d      	ldr	r0, [pc, #116]	; (8001140 <MX_GPIO_Init+0x100>)
 80010cc:	f004 fb50 	bl	8005770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_SDA_Pin;
 80010d0:	2301      	movs	r3, #1
 80010d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80010d4:	2311      	movs	r3, #17
 80010d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d8:	2301      	movs	r3, #1
 80010da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010dc:	2303      	movs	r3, #3
 80010de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_SDA_GPIO_Port, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	4816      	ldr	r0, [pc, #88]	; (8001140 <MX_GPIO_Init+0x100>)
 80010e8:	f004 f9a6 	bl	8005438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin;
 80010ec:	2302      	movs	r3, #2
 80010ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f8:	2303      	movs	r3, #3
 80010fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_SCL_GPIO_Port, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	480f      	ldr	r0, [pc, #60]	; (8001140 <MX_GPIO_Init+0x100>)
 8001104:	f004 f998 	bl	8005438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_STATE_Pin;
 8001108:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800110c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800110e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT_STATE_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	4619      	mov	r1, r3
 800111e:	4808      	ldr	r0, [pc, #32]	; (8001140 <MX_GPIO_Init+0x100>)
 8001120:	f004 f98a 	bl	8005438 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2100      	movs	r1, #0
 8001128:	2028      	movs	r0, #40	; 0x28
 800112a:	f003 fd4c 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800112e:	2028      	movs	r0, #40	; 0x28
 8001130:	f003 fd65 	bl	8004bfe <HAL_NVIC_EnableIRQ>

}
 8001134:	bf00      	nop
 8001136:	3728      	adds	r7, #40	; 0x28
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40023800 	.word	0x40023800
 8001140:	40020000 	.word	0x40020000

08001144 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001146:	f5ad 7d55 	sub.w	sp, sp, #852	; 0x354
 800114a:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
  uint16_t UART1_COMMAND_BUF[200] = {0};
 800114c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001150:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001154:	4618      	mov	r0, r3
 8001156:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800115a:	461a      	mov	r2, r3
 800115c:	2100      	movs	r1, #0
 800115e:	f00a f8b5 	bl	800b2cc <memset>
  uint8_t UART1_COMMAND_LEN = 0;
 8001162:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001166:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 800116a:	2200      	movs	r2, #0
 800116c:	701a      	strb	r2, [r3, #0]
  uint16_t UART6_COMMAND_BUF[200] = {0};
 800116e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001172:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8001176:	4618      	mov	r0, r3
 8001178:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800117c:	461a      	mov	r2, r3
 800117e:	2100      	movs	r1, #0
 8001180:	f00a f8a4 	bl	800b2cc <memset>
  uint8_t UART6_COMMAND_LEN = 0;
 8001184:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001188:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
  uint16_t DMA_ADC_BUF = 0; // Microphone ADC
 8001190:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001194:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 8001198:	2200      	movs	r2, #0
 800119a:	801a      	strh	r2, [r3, #0]
  uint8_t dotPos[3] = {1, 1, 1};
 800119c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80011a0:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80011a4:	4ab4      	ldr	r2, [pc, #720]	; (8001478 <main+0x334>)
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	4611      	mov	r1, r2
 80011aa:	8019      	strh	r1, [r3, #0]
 80011ac:	3302      	adds	r3, #2
 80011ae:	0c12      	lsrs	r2, r2, #16
 80011b0:	701a      	strb	r2, [r3, #0]
  uint8_t dotRGB[3] = {255, 255, 255};
 80011b2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80011b6:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 80011ba:	4ab0      	ldr	r2, [pc, #704]	; (800147c <main+0x338>)
 80011bc:	6812      	ldr	r2, [r2, #0]
 80011be:	4611      	mov	r1, r2
 80011c0:	8019      	strh	r1, [r3, #0]
 80011c2:	3302      	adds	r3, #2
 80011c4:	0c12      	lsrs	r2, r2, #16
 80011c6:	701a      	strb	r2, [r3, #0]
  uint16_t dotGradientTemp = 1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	f8a7 3336 	strh.w	r3, [r7, #822]	; 0x336
  uint8_t dotShown = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d4:	f002 fe60 	bl	8003e98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d8:	f001 ffaa 	bl	8003130 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011dc:	f7ff ff30 	bl	8001040 <MX_GPIO_Init>
  MX_DMA_Init();
 80011e0:	f7ff fec8 	bl	8000f74 <MX_DMA_Init>
  MX_TIM2_Init();
 80011e4:	f002 f986 	bl	80034f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80011e8:	f002 f9f8 	bl	80035dc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80011ec:	f002 fce2 	bl	8003bb4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80011f0:	f002 fd0a 	bl	8003c08 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80011f4:	f7ff fdec 	bl	8000dd0 <MX_ADC1_Init>
  MX_TIM4_Init();
 80011f8:	f002 fa86 	bl	8003708 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  UART_RetargetInit(&huart1);
 80011fc:	48a0      	ldr	r0, [pc, #640]	; (8001480 <main+0x33c>)
 80011fe:	f007 fe37 	bl	8008e70 <UART_RetargetInit>
  UART1_SetCallback();
 8001202:	f007 fefb 	bl	8008ffc <UART1_SetCallback>
  UART6_SetCallback();
 8001206:	f007 ff07 	bl	8009018 <UART6_SetCallback>
  OLED_Init();
 800120a:	f007 fdbb 	bl	8008d84 <OLED_Init>
  OLED_printf(28,0,BIG_FONT,"LightCube");
 800120e:	4b9d      	ldr	r3, [pc, #628]	; (8001484 <main+0x340>)
 8001210:	2210      	movs	r2, #16
 8001212:	2100      	movs	r1, #0
 8001214:	201c      	movs	r0, #28
 8001216:	f007 fd93 	bl	8008d40 <OLED_printf>
  OLED_RefreshGram();
 800121a:	f007 fc39 	bl	8008a90 <OLED_RefreshGram>
  LED_Update();
 800121e:	f009 fbf9 	bl	800aa14 <LED_Update>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&DMA_ADC_BUF, 1);
 8001222:	f107 0308 	add.w	r3, r7, #8
 8001226:	2201      	movs	r2, #1
 8001228:	4619      	mov	r1, r3
 800122a:	4897      	ldr	r0, [pc, #604]	; (8001488 <main+0x344>)
 800122c:	f003 f81e 	bl	800426c <HAL_ADC_Start_DMA>
  LED_Anim_Countdown(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f009 faeb 	bl	800a80c <LED_Anim_Countdown>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(modeChanged){
 8001236:	4b95      	ldr	r3, [pc, #596]	; (800148c <main+0x348>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d04d      	beq.n	80012da <main+0x196>
		switch(currentMode){
 800123e:	4b94      	ldr	r3, [pc, #592]	; (8001490 <main+0x34c>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b07      	cmp	r3, #7
 8001244:	d843      	bhi.n	80012ce <main+0x18a>
 8001246:	a201      	add	r2, pc, #4	; (adr r2, 800124c <main+0x108>)
 8001248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800124c:	0800126d 	.word	0x0800126d
 8001250:	0800127b 	.word	0x0800127b
 8001254:	08001289 	.word	0x08001289
 8001258:	08001297 	.word	0x08001297
 800125c:	080012a5 	.word	0x080012a5
 8001260:	080012b3 	.word	0x080012b3
 8001264:	080012c1 	.word	0x080012c1
 8001268:	080012cf 	.word	0x080012cf
		case 0:
			OLED_printf(0,25,BIG_FONT,"               ");
 800126c:	4b89      	ldr	r3, [pc, #548]	; (8001494 <main+0x350>)
 800126e:	2210      	movs	r2, #16
 8001270:	2119      	movs	r1, #25
 8001272:	2000      	movs	r0, #0
 8001274:	f007 fd64 	bl	8008d40 <OLED_printf>
			break;
 8001278:	e02a      	b.n	80012d0 <main+0x18c>
		case 1:
			OLED_printf(0,25,BIG_FONT,"Mode: Single");
 800127a:	4b87      	ldr	r3, [pc, #540]	; (8001498 <main+0x354>)
 800127c:	2210      	movs	r2, #16
 800127e:	2119      	movs	r1, #25
 8001280:	2000      	movs	r0, #0
 8001282:	f007 fd5d 	bl	8008d40 <OLED_printf>
			break;
 8001286:	e023      	b.n	80012d0 <main+0x18c>
		case 2:
			OLED_printf(0,25,BIG_FONT,"Mode: All");
 8001288:	4b84      	ldr	r3, [pc, #528]	; (800149c <main+0x358>)
 800128a:	2210      	movs	r2, #16
 800128c:	2119      	movs	r1, #25
 800128e:	2000      	movs	r0, #0
 8001290:	f007 fd56 	bl	8008d40 <OLED_printf>
			break;
 8001294:	e01c      	b.n	80012d0 <main+0x18c>
		case 3:
			OLED_printf(0,25,BIG_FONT,"Mode: Breathe");
 8001296:	4b82      	ldr	r3, [pc, #520]	; (80014a0 <main+0x35c>)
 8001298:	2210      	movs	r2, #16
 800129a:	2119      	movs	r1, #25
 800129c:	2000      	movs	r0, #0
 800129e:	f007 fd4f 	bl	8008d40 <OLED_printf>
			break;
 80012a2:	e015      	b.n	80012d0 <main+0x18c>
		case 4:
			OLED_printf(0,25,BIG_FONT,"Mode: Gradient");
 80012a4:	4b7f      	ldr	r3, [pc, #508]	; (80014a4 <main+0x360>)
 80012a6:	2210      	movs	r2, #16
 80012a8:	2119      	movs	r1, #25
 80012aa:	2000      	movs	r0, #0
 80012ac:	f007 fd48 	bl	8008d40 <OLED_printf>
			break;
 80012b0:	e00e      	b.n	80012d0 <main+0x18c>
		case 5:
			OLED_printf(0,25,BIG_FONT,"Mode: Number");
 80012b2:	4b7d      	ldr	r3, [pc, #500]	; (80014a8 <main+0x364>)
 80012b4:	2210      	movs	r2, #16
 80012b6:	2119      	movs	r1, #25
 80012b8:	2000      	movs	r0, #0
 80012ba:	f007 fd41 	bl	8008d40 <OLED_printf>
			break;
 80012be:	e007      	b.n	80012d0 <main+0x18c>
		case 6:
			OLED_printf(0,25,BIG_FONT,"Mode: Dot");
 80012c0:	4b7a      	ldr	r3, [pc, #488]	; (80014ac <main+0x368>)
 80012c2:	2210      	movs	r2, #16
 80012c4:	2119      	movs	r1, #25
 80012c6:	2000      	movs	r0, #0
 80012c8:	f007 fd3a 	bl	8008d40 <OLED_printf>
			break;
 80012cc:	e000      	b.n	80012d0 <main+0x18c>
		case 7:
			break;
		default: break;
 80012ce:	bf00      	nop
		}
		OLED_RefreshGram();
 80012d0:	f007 fbde 	bl	8008a90 <OLED_RefreshGram>
		modeChanged = 0;
 80012d4:	4b6d      	ldr	r3, [pc, #436]	; (800148c <main+0x348>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
	}
	if(timer15&&dotShown){
 80012da:	4b75      	ldr	r3, [pc, #468]	; (80014b0 <main+0x36c>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d055      	beq.n	800138e <main+0x24a>
 80012e2:	f897 3335 	ldrb.w	r3, [r7, #821]	; 0x335
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d051      	beq.n	800138e <main+0x24a>
		if(dotGradientTemp>=359) dotGradientTemp = 1;
 80012ea:	f8b7 3336 	ldrh.w	r3, [r7, #822]	; 0x336
 80012ee:	f5b3 7fb3 	cmp.w	r3, #358	; 0x166
 80012f2:	d903      	bls.n	80012fc <main+0x1b8>
 80012f4:	2301      	movs	r3, #1
 80012f6:	f8a7 3336 	strh.w	r3, [r7, #822]	; 0x336
 80012fa:	e004      	b.n	8001306 <main+0x1c2>
		else dotGradientTemp++;
 80012fc:	f8b7 3336 	ldrh.w	r3, [r7, #822]	; 0x336
 8001300:	3301      	adds	r3, #1
 8001302:	f8a7 3336 	strh.w	r3, [r7, #822]	; 0x336
		dotRGB[0] = gradientR[dotGradientTemp];
 8001306:	f8b7 3336 	ldrh.w	r3, [r7, #822]	; 0x336
 800130a:	4a6a      	ldr	r2, [pc, #424]	; (80014b4 <main+0x370>)
 800130c:	5cd2      	ldrb	r2, [r2, r3]
 800130e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001312:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001316:	701a      	strb	r2, [r3, #0]
		dotRGB[1] = gradientG[dotGradientTemp];
 8001318:	f8b7 3336 	ldrh.w	r3, [r7, #822]	; 0x336
 800131c:	4a66      	ldr	r2, [pc, #408]	; (80014b8 <main+0x374>)
 800131e:	5cd2      	ldrb	r2, [r2, r3]
 8001320:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001324:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001328:	705a      	strb	r2, [r3, #1]
		dotRGB[2] = gradientB[dotGradientTemp];
 800132a:	f8b7 3336 	ldrh.w	r3, [r7, #822]	; 0x336
 800132e:	4a63      	ldr	r2, [pc, #396]	; (80014bc <main+0x378>)
 8001330:	5cd2      	ldrb	r2, [r2, r3]
 8001332:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001336:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 800133a:	709a      	strb	r2, [r3, #2]
		LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 800133c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001340:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001344:	7818      	ldrb	r0, [r3, #0]
 8001346:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800134a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 800134e:	7859      	ldrb	r1, [r3, #1]
 8001350:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001354:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001358:	789c      	ldrb	r4, [r3, #2]
 800135a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800135e:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001362:	781d      	ldrb	r5, [r3, #0]
 8001364:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001368:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 800136c:	785b      	ldrb	r3, [r3, #1]
 800136e:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001372:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8001376:	7892      	ldrb	r2, [r2, #2]
 8001378:	9201      	str	r2, [sp, #4]
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	462b      	mov	r3, r5
 800137e:	4622      	mov	r2, r4
 8001380:	f009 fc4e 	bl	800ac20 <LED_SetColor>
		LED_Update();
 8001384:	f009 fb46 	bl	800aa14 <LED_Update>
//		hsv_to_rgb(dotGradientTemp, 100, 100, &dotRGB[0], &dotRGB[1], &dotRGB[2]);
		timer15 = 0;
 8001388:	4b49      	ldr	r3, [pc, #292]	; (80014b0 <main+0x36c>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
	}
	if(UART1_Available()){
 800138e:	f007 fe85 	bl	800909c <UART1_Available>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 875f 	beq.w	8002258 <main+0x1114>
		switch(UART1_Read(0)){
 800139a:	2000      	movs	r0, #0
 800139c:	f007 fea2 	bl	80090e4 <UART1_Read>
 80013a0:	4603      	mov	r3, r0
 80013a2:	3b41      	subs	r3, #65	; 0x41
 80013a4:	2b31      	cmp	r3, #49	; 0x31
 80013a6:	f200 8737 	bhi.w	8002218 <main+0x10d4>
 80013aa:	a201      	add	r2, pc, #4	; (adr r2, 80013b0 <main+0x26c>)
 80013ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b0:	08001d55 	.word	0x08001d55
 80013b4:	08002219 	.word	0x08002219
 80013b8:	08002219 	.word	0x08002219
 80013bc:	08001e09 	.word	0x08001e09
 80013c0:	08001f9b 	.word	0x08001f9b
 80013c4:	08002219 	.word	0x08002219
 80013c8:	08002219 	.word	0x08002219
 80013cc:	08002219 	.word	0x08002219
 80013d0:	08002219 	.word	0x08002219
 80013d4:	08002219 	.word	0x08002219
 80013d8:	08002219 	.word	0x08002219
 80013dc:	08002219 	.word	0x08002219
 80013e0:	08002219 	.word	0x08002219
 80013e4:	08002219 	.word	0x08002219
 80013e8:	08002219 	.word	0x08002219
 80013ec:	08002219 	.word	0x08002219
 80013f0:	08001edf 	.word	0x08001edf
 80013f4:	08002219 	.word	0x08002219
 80013f8:	08001c9b 	.word	0x08001c9b
 80013fc:	08002219 	.word	0x08002219
 8001400:	08002219 	.word	0x08002219
 8001404:	08002219 	.word	0x08002219
 8001408:	08001be1 	.word	0x08001be1
 800140c:	08002219 	.word	0x08002219
 8001410:	08002219 	.word	0x08002219
 8001414:	08002219 	.word	0x08002219
 8001418:	08002219 	.word	0x08002219
 800141c:	08002219 	.word	0x08002219
 8001420:	08002219 	.word	0x08002219
 8001424:	08002219 	.word	0x08002219
 8001428:	08002219 	.word	0x08002219
 800142c:	08002219 	.word	0x08002219
 8001430:	080015e3 	.word	0x080015e3
 8001434:	08001681 	.word	0x08001681
 8001438:	080014c1 	.word	0x080014c1
 800143c:	08002219 	.word	0x08002219
 8001440:	08002219 	.word	0x08002219
 8001444:	08002219 	.word	0x08002219
 8001448:	080019c9 	.word	0x080019c9
 800144c:	08002219 	.word	0x08002219
 8001450:	08002219 	.word	0x08002219
 8001454:	08002219 	.word	0x08002219
 8001458:	08002219 	.word	0x08002219
 800145c:	08002057 	.word	0x08002057
 8001460:	08002219 	.word	0x08002219
 8001464:	08001b3d 	.word	0x08001b3d
 8001468:	08002219 	.word	0x08002219
 800146c:	080020b3 	.word	0x080020b3
 8001470:	08002219 	.word	0x08002219
 8001474:	080015b9 	.word	0x080015b9
 8001478:	0800cd50 	.word	0x0800cd50
 800147c:	0800cd54 	.word	0x0800cd54
 8001480:	200003fc 	.word	0x200003fc
 8001484:	0800c940 	.word	0x0800c940
 8001488:	20000090 	.word	0x20000090
 800148c:	2000013f 	.word	0x2000013f
 8001490:	2000013e 	.word	0x2000013e
 8001494:	0800c94c 	.word	0x0800c94c
 8001498:	0800c95c 	.word	0x0800c95c
 800149c:	0800c96c 	.word	0x0800c96c
 80014a0:	0800c978 	.word	0x0800c978
 80014a4:	0800c988 	.word	0x0800c988
 80014a8:	0800c998 	.word	0x0800c998
 80014ac:	0800c9a8 	.word	0x0800c9a8
 80014b0:	2000013d 	.word	0x2000013d
 80014b4:	0800d7dc 	.word	0x0800d7dc
 80014b8:	0800d944 	.word	0x0800d944
 80014bc:	0800daac 	.word	0x0800daac
		case 'c':
			splitData(UART1_GetBufferPtr(), UART1_ReceivedLength(), UART1_COMMAND_BUF, &UART1_COMMAND_LEN, ' ');
 80014c0:	f007 fe4c 	bl	800915c <UART1_GetBufferPtr>
 80014c4:	4604      	mov	r4, r0
 80014c6:	f007 fdcd 	bl	8009064 <UART1_ReceivedLength>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b2d9      	uxtb	r1, r3
 80014ce:	f207 139f 	addw	r3, r7, #415	; 0x19f
 80014d2:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80014d6:	2020      	movs	r0, #32
 80014d8:	9000      	str	r0, [sp, #0]
 80014da:	4620      	mov	r0, r4
 80014dc:	f007 fee8 	bl	80092b0 <splitData>
			switch(UART1_COMMAND_LEN){
 80014e0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80014e4:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b06      	cmp	r3, #6
 80014ec:	d15e      	bne.n	80015ac <main+0x468>
			case 6:
				printf("Set LED (%d, %d, %d) to (%d, %d, %d)\n", UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],UART1_COMMAND_BUF[5]);
 80014ee:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80014f2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80014fe:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001502:	885b      	ldrh	r3, [r3, #2]
 8001504:	461c      	mov	r4, r3
 8001506:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800150a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800150e:	889b      	ldrh	r3, [r3, #4]
 8001510:	461d      	mov	r5, r3
 8001512:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001516:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800151a:	88db      	ldrh	r3, [r3, #6]
 800151c:	461a      	mov	r2, r3
 800151e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001522:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001526:	891b      	ldrh	r3, [r3, #8]
 8001528:	4619      	mov	r1, r3
 800152a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800152e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001532:	895b      	ldrh	r3, [r3, #10]
 8001534:	9302      	str	r3, [sp, #8]
 8001536:	9101      	str	r1, [sp, #4]
 8001538:	9200      	str	r2, [sp, #0]
 800153a:	462b      	mov	r3, r5
 800153c:	4622      	mov	r2, r4
 800153e:	4601      	mov	r1, r0
 8001540:	48a5      	ldr	r0, [pc, #660]	; (80017d8 <main+0x694>)
 8001542:	f009 fecb 	bl	800b2dc <iprintf>
				LED_SetColor(UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],UART1_COMMAND_BUF[5]);
 8001546:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800154a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800154e:	881b      	ldrh	r3, [r3, #0]
 8001550:	b2d8      	uxtb	r0, r3
 8001552:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001556:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800155a:	885b      	ldrh	r3, [r3, #2]
 800155c:	b2d9      	uxtb	r1, r3
 800155e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001562:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001566:	889b      	ldrh	r3, [r3, #4]
 8001568:	b2dc      	uxtb	r4, r3
 800156a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800156e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001572:	88db      	ldrh	r3, [r3, #6]
 8001574:	b2dd      	uxtb	r5, r3
 8001576:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800157a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800157e:	891b      	ldrh	r3, [r3, #8]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001586:	f5a2 72cc 	sub.w	r2, r2, #408	; 0x198
 800158a:	8952      	ldrh	r2, [r2, #10]
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	9201      	str	r2, [sp, #4]
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	462b      	mov	r3, r5
 8001594:	4622      	mov	r2, r4
 8001596:	f009 fb43 	bl	800ac20 <LED_SetColor>
				LED_Update();
 800159a:	f009 fa3b 	bl	800aa14 <LED_Update>
				currentMode = 1;
 800159e:	4b8f      	ldr	r3, [pc, #572]	; (80017dc <main+0x698>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80015a4:	4b8e      	ldr	r3, [pc, #568]	; (80017e0 <main+0x69c>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	701a      	strb	r2, [r3, #0]
				break;
 80015aa:	e003      	b.n	80015b4 <main+0x470>
			default: printf("Wrong arguments!\n"); break;
 80015ac:	488d      	ldr	r0, [pc, #564]	; (80017e4 <main+0x6a0>)
 80015ae:	f009 ff31 	bl	800b414 <puts>
 80015b2:	bf00      	nop
			}
			break;
 80015b4:	f000 be4e 	b.w	8002254 <main+0x1110>
		case 'r':
			printf("Resetting all LEDs...\n");
 80015b8:	488b      	ldr	r0, [pc, #556]	; (80017e8 <main+0x6a4>)
 80015ba:	f009 ff2b 	bl	800b414 <puts>
			LED_SetBrightness(DEFAULT_BRIGHTNESS);
 80015be:	2001      	movs	r0, #1
 80015c0:	f009 fdda 	bl	800b178 <LED_SetBrightness>
			LED_ResetAll();
 80015c4:	f009 fdfc 	bl	800b1c0 <LED_ResetAll>
			LED_Update();
 80015c8:	f009 fa24 	bl	800aa14 <LED_Update>
			dotShown = 0;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 0;
 80015d2:	4b82      	ldr	r3, [pc, #520]	; (80017dc <main+0x698>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 80015d8:	4b81      	ldr	r3, [pc, #516]	; (80017e0 <main+0x69c>)
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
			break;
 80015de:	f000 be39 	b.w	8002254 <main+0x1110>
		case 'a':
			splitData(UART1_GetBufferPtr(), UART1_ReceivedLength(), UART1_COMMAND_BUF, &UART1_COMMAND_LEN, ' ');
 80015e2:	f007 fdbb 	bl	800915c <UART1_GetBufferPtr>
 80015e6:	4604      	mov	r4, r0
 80015e8:	f007 fd3c 	bl	8009064 <UART1_ReceivedLength>
 80015ec:	4603      	mov	r3, r0
 80015ee:	b2d9      	uxtb	r1, r3
 80015f0:	f207 139f 	addw	r3, r7, #415	; 0x19f
 80015f4:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80015f8:	2020      	movs	r0, #32
 80015fa:	9000      	str	r0, [sp, #0]
 80015fc:	4620      	mov	r0, r4
 80015fe:	f007 fe57 	bl	80092b0 <splitData>
			switch(UART1_COMMAND_LEN){
 8001602:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001606:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2b03      	cmp	r3, #3
 800160e:	d131      	bne.n	8001674 <main+0x530>
			case 3:
				printf("Set all LED to (%d, %d, %d)\n", UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2]);
 8001610:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001614:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001618:	881b      	ldrh	r3, [r3, #0]
 800161a:	4619      	mov	r1, r3
 800161c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001620:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001624:	885b      	ldrh	r3, [r3, #2]
 8001626:	461a      	mov	r2, r3
 8001628:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800162c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001630:	889b      	ldrh	r3, [r3, #4]
 8001632:	486e      	ldr	r0, [pc, #440]	; (80017ec <main+0x6a8>)
 8001634:	f009 fe52 	bl	800b2dc <iprintf>
				LED_SetColorAll(UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2]);
 8001638:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800163c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	b2d8      	uxtb	r0, r3
 8001644:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001648:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800164c:	885b      	ldrh	r3, [r3, #2]
 800164e:	b2d9      	uxtb	r1, r3
 8001650:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001654:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001658:	889b      	ldrh	r3, [r3, #4]
 800165a:	b2db      	uxtb	r3, r3
 800165c:	461a      	mov	r2, r3
 800165e:	f009 fdd7 	bl	800b210 <LED_SetColorAll>
				LED_Update();
 8001662:	f009 f9d7 	bl	800aa14 <LED_Update>
				currentMode = 2;
 8001666:	4b5d      	ldr	r3, [pc, #372]	; (80017dc <main+0x698>)
 8001668:	2202      	movs	r2, #2
 800166a:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 800166c:	4b5c      	ldr	r3, [pc, #368]	; (80017e0 <main+0x69c>)
 800166e:	2201      	movs	r2, #1
 8001670:	701a      	strb	r2, [r3, #0]
				break;
 8001672:	e003      	b.n	800167c <main+0x538>
			default: printf("Wrong arguments!\n"); break;
 8001674:	485b      	ldr	r0, [pc, #364]	; (80017e4 <main+0x6a0>)
 8001676:	f009 fecd 	bl	800b414 <puts>
 800167a:	bf00      	nop
			}
			break;
 800167c:	f000 bdea 	b.w	8002254 <main+0x1110>
		case 'b':
			splitData(UART1_GetBufferPtr(), UART1_ReceivedLength(), UART1_COMMAND_BUF, &UART1_COMMAND_LEN, ' ');
 8001680:	f007 fd6c 	bl	800915c <UART1_GetBufferPtr>
 8001684:	4604      	mov	r4, r0
 8001686:	f007 fced 	bl	8009064 <UART1_ReceivedLength>
 800168a:	4603      	mov	r3, r0
 800168c:	b2d9      	uxtb	r1, r3
 800168e:	f207 139f 	addw	r3, r7, #415	; 0x19f
 8001692:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 8001696:	2020      	movs	r0, #32
 8001698:	9000      	str	r0, [sp, #0]
 800169a:	4620      	mov	r0, r4
 800169c:	f007 fe08 	bl	80092b0 <splitData>
			switch(UART1_COMMAND_LEN){
 80016a0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80016a4:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	3b03      	subs	r3, #3
 80016ac:	2b06      	cmp	r3, #6
 80016ae:	f200 8185 	bhi.w	80019bc <main+0x878>
 80016b2:	a201      	add	r2, pc, #4	; (adr r2, 80016b8 <main+0x574>)
 80016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b8:	080016d5 	.word	0x080016d5
 80016bc:	080019bd 	.word	0x080019bd
 80016c0:	0800173f 	.word	0x0800173f
 80016c4:	080017f9 	.word	0x080017f9
 80016c8:	080019bd 	.word	0x080019bd
 80016cc:	080019bd 	.word	0x080019bd
 80016d0:	080018ad 	.word	0x080018ad
			case 3:
				printf("Breathing LED (%d, %d, %d)...\n", UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2]);
 80016d4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80016d8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	4619      	mov	r1, r3
 80016e0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80016e4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80016e8:	885b      	ldrh	r3, [r3, #2]
 80016ea:	461a      	mov	r2, r3
 80016ec:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80016f0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80016f4:	889b      	ldrh	r3, [r3, #4]
 80016f6:	483e      	ldr	r0, [pc, #248]	; (80017f0 <main+0x6ac>)
 80016f8:	f009 fdf0 	bl	800b2dc <iprintf>
				LED_BreatheOnePixel(UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],350,25,1);
 80016fc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001700:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001704:	881b      	ldrh	r3, [r3, #0]
 8001706:	b2d8      	uxtb	r0, r3
 8001708:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800170c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001710:	885b      	ldrh	r3, [r3, #2]
 8001712:	b2d9      	uxtb	r1, r3
 8001714:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001718:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800171c:	889b      	ldrh	r3, [r3, #4]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	2301      	movs	r3, #1
 8001722:	9301      	str	r3, [sp, #4]
 8001724:	2319      	movs	r3, #25
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800172c:	f007 ff85 	bl	800963a <LED_BreatheOnePixel>
				currentMode = 3;
 8001730:	4b2a      	ldr	r3, [pc, #168]	; (80017dc <main+0x698>)
 8001732:	2203      	movs	r2, #3
 8001734:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8001736:	4b2a      	ldr	r3, [pc, #168]	; (80017e0 <main+0x69c>)
 8001738:	2201      	movs	r2, #1
 800173a:	701a      	strb	r2, [r3, #0]
				break;
 800173c:	e142      	b.n	80019c4 <main+0x880>
			case 5:
				printf("Breathing LED (%d, %d, %d) with H: %d, S: %d...\n", UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4]);
 800173e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001742:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	4619      	mov	r1, r3
 800174a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800174e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001752:	885b      	ldrh	r3, [r3, #2]
 8001754:	4618      	mov	r0, r3
 8001756:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800175a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800175e:	889b      	ldrh	r3, [r3, #4]
 8001760:	461c      	mov	r4, r3
 8001762:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001766:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800176a:	88db      	ldrh	r3, [r3, #6]
 800176c:	461a      	mov	r2, r3
 800176e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001772:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001776:	891b      	ldrh	r3, [r3, #8]
 8001778:	9301      	str	r3, [sp, #4]
 800177a:	9200      	str	r2, [sp, #0]
 800177c:	4623      	mov	r3, r4
 800177e:	4602      	mov	r2, r0
 8001780:	481c      	ldr	r0, [pc, #112]	; (80017f4 <main+0x6b0>)
 8001782:	f009 fdab 	bl	800b2dc <iprintf>
				LED_BreatheOnePixel(UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],1);
 8001786:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800178a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	b2d8      	uxtb	r0, r3
 8001792:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001796:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800179a:	885b      	ldrh	r3, [r3, #2]
 800179c:	b2d9      	uxtb	r1, r3
 800179e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80017a2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80017a6:	889b      	ldrh	r3, [r3, #4]
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80017ae:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80017b2:	88dc      	ldrh	r4, [r3, #6]
 80017b4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80017b8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80017bc:	891b      	ldrh	r3, [r3, #8]
 80017be:	2501      	movs	r5, #1
 80017c0:	9501      	str	r5, [sp, #4]
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	4623      	mov	r3, r4
 80017c6:	f007 ff38 	bl	800963a <LED_BreatheOnePixel>
				currentMode = 3;
 80017ca:	4b04      	ldr	r3, [pc, #16]	; (80017dc <main+0x698>)
 80017cc:	2203      	movs	r2, #3
 80017ce:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80017d0:	4b03      	ldr	r3, [pc, #12]	; (80017e0 <main+0x69c>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]
				break;
 80017d6:	e0f5      	b.n	80019c4 <main+0x880>
 80017d8:	0800c9b4 	.word	0x0800c9b4
 80017dc:	2000013e 	.word	0x2000013e
 80017e0:	2000013f 	.word	0x2000013f
 80017e4:	0800c9dc 	.word	0x0800c9dc
 80017e8:	0800c9f0 	.word	0x0800c9f0
 80017ec:	0800ca08 	.word	0x0800ca08
 80017f0:	0800ca28 	.word	0x0800ca28
 80017f4:	0800ca48 	.word	0x0800ca48
			case 6:
				printf("Breathing LED (%d, %d, %d) with H: %d, S: %d for %d time(s)...\n", UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],UART1_COMMAND_BUF[5]);
 80017f8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80017fc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001808:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800180c:	885b      	ldrh	r3, [r3, #2]
 800180e:	461c      	mov	r4, r3
 8001810:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001814:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001818:	889b      	ldrh	r3, [r3, #4]
 800181a:	461d      	mov	r5, r3
 800181c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001820:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001824:	88db      	ldrh	r3, [r3, #6]
 8001826:	461a      	mov	r2, r3
 8001828:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800182c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001830:	891b      	ldrh	r3, [r3, #8]
 8001832:	4619      	mov	r1, r3
 8001834:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001838:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800183c:	895b      	ldrh	r3, [r3, #10]
 800183e:	9302      	str	r3, [sp, #8]
 8001840:	9101      	str	r1, [sp, #4]
 8001842:	9200      	str	r2, [sp, #0]
 8001844:	462b      	mov	r3, r5
 8001846:	4622      	mov	r2, r4
 8001848:	4601      	mov	r1, r0
 800184a:	48b5      	ldr	r0, [pc, #724]	; (8001b20 <main+0x9dc>)
 800184c:	f009 fd46 	bl	800b2dc <iprintf>
				LED_BreatheOnePixel(UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],UART1_COMMAND_BUF[5]);
 8001850:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001854:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001858:	881b      	ldrh	r3, [r3, #0]
 800185a:	b2d8      	uxtb	r0, r3
 800185c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001860:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001864:	885b      	ldrh	r3, [r3, #2]
 8001866:	b2d9      	uxtb	r1, r3
 8001868:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800186c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001870:	889b      	ldrh	r3, [r3, #4]
 8001872:	b2dc      	uxtb	r4, r3
 8001874:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001878:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800187c:	88dd      	ldrh	r5, [r3, #6]
 800187e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001882:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001886:	891b      	ldrh	r3, [r3, #8]
 8001888:	f507 724e 	add.w	r2, r7, #824	; 0x338
 800188c:	f5a2 72cc 	sub.w	r2, r2, #408	; 0x198
 8001890:	8952      	ldrh	r2, [r2, #10]
 8001892:	9201      	str	r2, [sp, #4]
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	462b      	mov	r3, r5
 8001898:	4622      	mov	r2, r4
 800189a:	f007 fece 	bl	800963a <LED_BreatheOnePixel>
				currentMode = 3;
 800189e:	4ba1      	ldr	r3, [pc, #644]	; (8001b24 <main+0x9e0>)
 80018a0:	2203      	movs	r2, #3
 80018a2:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80018a4:	4ba0      	ldr	r3, [pc, #640]	; (8001b28 <main+0x9e4>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	701a      	strb	r2, [r3, #0]
				break;
 80018aa:	e08b      	b.n	80019c4 <main+0x880>
			case 9:
				printf("Breathing LEDs from (%d, %d, %d) to (%d, %d, %d) with H: %d, S: %d for %d time(s)...\n", UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],UART1_COMMAND_BUF[5],UART1_COMMAND_BUF[6],UART1_COMMAND_BUF[7],UART1_COMMAND_BUF[8]);
 80018ac:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80018b0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018b4:	881b      	ldrh	r3, [r3, #0]
 80018b6:	461e      	mov	r6, r3
 80018b8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80018bc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018c0:	885b      	ldrh	r3, [r3, #2]
 80018c2:	469c      	mov	ip, r3
 80018c4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80018c8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018cc:	889b      	ldrh	r3, [r3, #4]
 80018ce:	469e      	mov	lr, r3
 80018d0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80018d4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018d8:	88db      	ldrh	r3, [r3, #6]
 80018da:	461a      	mov	r2, r3
 80018dc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80018e0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018e4:	891b      	ldrh	r3, [r3, #8]
 80018e6:	4619      	mov	r1, r3
 80018e8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80018ec:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018f0:	895b      	ldrh	r3, [r3, #10]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80018f8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80018fc:	899b      	ldrh	r3, [r3, #12]
 80018fe:	461c      	mov	r4, r3
 8001900:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001904:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001908:	89db      	ldrh	r3, [r3, #14]
 800190a:	461d      	mov	r5, r3
 800190c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001910:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001914:	8a1b      	ldrh	r3, [r3, #16]
 8001916:	9305      	str	r3, [sp, #20]
 8001918:	9504      	str	r5, [sp, #16]
 800191a:	9403      	str	r4, [sp, #12]
 800191c:	9002      	str	r0, [sp, #8]
 800191e:	9101      	str	r1, [sp, #4]
 8001920:	9200      	str	r2, [sp, #0]
 8001922:	4673      	mov	r3, lr
 8001924:	4662      	mov	r2, ip
 8001926:	4631      	mov	r1, r6
 8001928:	4880      	ldr	r0, [pc, #512]	; (8001b2c <main+0x9e8>)
 800192a:	f009 fcd7 	bl	800b2dc <iprintf>
				LED_BreatheBatch(UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],UART1_COMMAND_BUF[5],UART1_COMMAND_BUF[6],UART1_COMMAND_BUF[7],UART1_COMMAND_BUF[8]);
 800192e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001932:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	b2dd      	uxtb	r5, r3
 800193a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800193e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001942:	885b      	ldrh	r3, [r3, #2]
 8001944:	b2de      	uxtb	r6, r3
 8001946:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800194a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800194e:	889b      	ldrh	r3, [r3, #4]
 8001950:	fa5f fc83 	uxtb.w	ip, r3
 8001954:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001958:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800195c:	88db      	ldrh	r3, [r3, #6]
 800195e:	fa5f fe83 	uxtb.w	lr, r3
 8001962:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001966:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800196a:	891b      	ldrh	r3, [r3, #8]
 800196c:	b2db      	uxtb	r3, r3
 800196e:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001972:	f5a2 72cc 	sub.w	r2, r2, #408	; 0x198
 8001976:	8952      	ldrh	r2, [r2, #10]
 8001978:	b2d2      	uxtb	r2, r2
 800197a:	f507 714e 	add.w	r1, r7, #824	; 0x338
 800197e:	f5a1 71cc 	sub.w	r1, r1, #408	; 0x198
 8001982:	8989      	ldrh	r1, [r1, #12]
 8001984:	f507 704e 	add.w	r0, r7, #824	; 0x338
 8001988:	f5a0 70cc 	sub.w	r0, r0, #408	; 0x198
 800198c:	89c0      	ldrh	r0, [r0, #14]
 800198e:	f507 744e 	add.w	r4, r7, #824	; 0x338
 8001992:	f5a4 74cc 	sub.w	r4, r4, #408	; 0x198
 8001996:	8a24      	ldrh	r4, [r4, #16]
 8001998:	9404      	str	r4, [sp, #16]
 800199a:	9003      	str	r0, [sp, #12]
 800199c:	9102      	str	r1, [sp, #8]
 800199e:	9201      	str	r2, [sp, #4]
 80019a0:	9300      	str	r3, [sp, #0]
 80019a2:	4673      	mov	r3, lr
 80019a4:	4662      	mov	r2, ip
 80019a6:	4631      	mov	r1, r6
 80019a8:	4628      	mov	r0, r5
 80019aa:	f007 fed7 	bl	800975c <LED_BreatheBatch>
				currentMode = 3;
 80019ae:	4b5d      	ldr	r3, [pc, #372]	; (8001b24 <main+0x9e0>)
 80019b0:	2203      	movs	r2, #3
 80019b2:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80019b4:	4b5c      	ldr	r3, [pc, #368]	; (8001b28 <main+0x9e4>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
				break;
 80019ba:	e003      	b.n	80019c4 <main+0x880>
			default: printf("Wrong arguments!\n"); break;
 80019bc:	485c      	ldr	r0, [pc, #368]	; (8001b30 <main+0x9ec>)
 80019be:	f009 fd29 	bl	800b414 <puts>
 80019c2:	bf00      	nop
			}
			break;
 80019c4:	f000 bc46 	b.w	8002254 <main+0x1110>
		case 'g':
			splitData(UART1_GetBufferPtr(), UART1_ReceivedLength(), UART1_COMMAND_BUF, &UART1_COMMAND_LEN, ' ');
 80019c8:	f007 fbc8 	bl	800915c <UART1_GetBufferPtr>
 80019cc:	4604      	mov	r4, r0
 80019ce:	f007 fb49 	bl	8009064 <UART1_ReceivedLength>
 80019d2:	4603      	mov	r3, r0
 80019d4:	b2d9      	uxtb	r1, r3
 80019d6:	f207 139f 	addw	r3, r7, #415	; 0x19f
 80019da:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80019de:	2020      	movs	r0, #32
 80019e0:	9000      	str	r0, [sp, #0]
 80019e2:	4620      	mov	r0, r4
 80019e4:	f007 fc64 	bl	80092b0 <splitData>
			switch(UART1_COMMAND_LEN){
 80019e8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80019ec:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	d002      	beq.n	80019fc <main+0x8b8>
 80019f6:	2b06      	cmp	r3, #6
 80019f8:	d030      	beq.n	8001a5c <main+0x918>
 80019fa:	e08c      	b.n	8001b16 <main+0x9d2>
			case 3:
				printf("Gradient LED (%d, %d, %d)...\n", UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2]);
 80019fc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a00:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	4619      	mov	r1, r3
 8001a08:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a0c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a10:	885b      	ldrh	r3, [r3, #2]
 8001a12:	461a      	mov	r2, r3
 8001a14:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a18:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a1c:	889b      	ldrh	r3, [r3, #4]
 8001a1e:	4845      	ldr	r0, [pc, #276]	; (8001b34 <main+0x9f0>)
 8001a20:	f009 fc5c 	bl	800b2dc <iprintf>
				LED_GradientOnePixel(UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2]);
 8001a24:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a28:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	b2d8      	uxtb	r0, r3
 8001a30:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a34:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a38:	885b      	ldrh	r3, [r3, #2]
 8001a3a:	b2d9      	uxtb	r1, r3
 8001a3c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a40:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a44:	889b      	ldrh	r3, [r3, #4]
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	461a      	mov	r2, r3
 8001a4a:	f007 ff6b 	bl	8009924 <LED_GradientOnePixel>
				currentMode = 4;
 8001a4e:	4b35      	ldr	r3, [pc, #212]	; (8001b24 <main+0x9e0>)
 8001a50:	2204      	movs	r2, #4
 8001a52:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8001a54:	4b34      	ldr	r3, [pc, #208]	; (8001b28 <main+0x9e4>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	701a      	strb	r2, [r3, #0]
				break;
 8001a5a:	e060      	b.n	8001b1e <main+0x9da>
			case 6:
				printf("Gradient LEDs from (%d, %d, %d) to (%d, %d, %d)...\n", UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],UART1_COMMAND_BUF[5]);
 8001a5c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a60:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a64:	881b      	ldrh	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a6c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a70:	885b      	ldrh	r3, [r3, #2]
 8001a72:	461c      	mov	r4, r3
 8001a74:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a78:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a7c:	889b      	ldrh	r3, [r3, #4]
 8001a7e:	461d      	mov	r5, r3
 8001a80:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a84:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a88:	88db      	ldrh	r3, [r3, #6]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a90:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a94:	891b      	ldrh	r3, [r3, #8]
 8001a96:	4619      	mov	r1, r3
 8001a98:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001a9c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001aa0:	895b      	ldrh	r3, [r3, #10]
 8001aa2:	9302      	str	r3, [sp, #8]
 8001aa4:	9101      	str	r1, [sp, #4]
 8001aa6:	9200      	str	r2, [sp, #0]
 8001aa8:	462b      	mov	r3, r5
 8001aaa:	4622      	mov	r2, r4
 8001aac:	4601      	mov	r1, r0
 8001aae:	4822      	ldr	r0, [pc, #136]	; (8001b38 <main+0x9f4>)
 8001ab0:	f009 fc14 	bl	800b2dc <iprintf>
				LED_GradientBatch(UART1_COMMAND_BUF[0],UART1_COMMAND_BUF[1],UART1_COMMAND_BUF[2],UART1_COMMAND_BUF[3],UART1_COMMAND_BUF[4],UART1_COMMAND_BUF[5]);
 8001ab4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ab8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	b2d8      	uxtb	r0, r3
 8001ac0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ac4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001ac8:	885b      	ldrh	r3, [r3, #2]
 8001aca:	b2d9      	uxtb	r1, r3
 8001acc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ad0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001ad4:	889b      	ldrh	r3, [r3, #4]
 8001ad6:	b2dc      	uxtb	r4, r3
 8001ad8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001adc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001ae0:	88db      	ldrh	r3, [r3, #6]
 8001ae2:	b2dd      	uxtb	r5, r3
 8001ae4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ae8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001aec:	891b      	ldrh	r3, [r3, #8]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001af4:	f5a2 72cc 	sub.w	r2, r2, #408	; 0x198
 8001af8:	8952      	ldrh	r2, [r2, #10]
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	9201      	str	r2, [sp, #4]
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	462b      	mov	r3, r5
 8001b02:	4622      	mov	r2, r4
 8001b04:	f007 ff4e 	bl	80099a4 <LED_GradientBatch>
				currentMode = 4;
 8001b08:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <main+0x9e0>)
 8001b0a:	2204      	movs	r2, #4
 8001b0c:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8001b0e:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <main+0x9e4>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	701a      	strb	r2, [r3, #0]
				break;
 8001b14:	e003      	b.n	8001b1e <main+0x9da>
			default: printf("Wrong arguments!\n"); break;
 8001b16:	4806      	ldr	r0, [pc, #24]	; (8001b30 <main+0x9ec>)
 8001b18:	f009 fc7c 	bl	800b414 <puts>
 8001b1c:	bf00      	nop
			}
			break;
 8001b1e:	e399      	b.n	8002254 <main+0x1110>
 8001b20:	0800ca7c 	.word	0x0800ca7c
 8001b24:	2000013e 	.word	0x2000013e
 8001b28:	2000013f 	.word	0x2000013f
 8001b2c:	0800cabc 	.word	0x0800cabc
 8001b30:	0800c9dc 	.word	0x0800c9dc
 8001b34:	0800cb14 	.word	0x0800cb14
 8001b38:	0800cb34 	.word	0x0800cb34
		case 'n':
			splitData(UART1_GetBufferPtr(), UART1_ReceivedLength(), UART1_COMMAND_BUF, &UART1_COMMAND_LEN, ' ');
 8001b3c:	f007 fb0e 	bl	800915c <UART1_GetBufferPtr>
 8001b40:	4604      	mov	r4, r0
 8001b42:	f007 fa8f 	bl	8009064 <UART1_ReceivedLength>
 8001b46:	4603      	mov	r3, r0
 8001b48:	b2d9      	uxtb	r1, r3
 8001b4a:	f207 139f 	addw	r3, r7, #415	; 0x19f
 8001b4e:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 8001b52:	2020      	movs	r0, #32
 8001b54:	9000      	str	r0, [sp, #0]
 8001b56:	4620      	mov	r0, r4
 8001b58:	f007 fbaa 	bl	80092b0 <splitData>
			LED_ResetAll();
 8001b5c:	f009 fb30 	bl	800b1c0 <LED_ResetAll>
			switch(UART1_COMMAND_LEN){
 8001b60:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001b64:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b03      	cmp	r3, #3
 8001b6c:	d133      	bne.n	8001bd6 <main+0xa92>
			case 3:
				printf("Presenting number %d at #%d face, #%d layer\n", UART1_COMMAND_BUF[0], UART1_COMMAND_BUF[1], UART1_COMMAND_BUF[2]);
 8001b6e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001b72:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001b76:	881b      	ldrh	r3, [r3, #0]
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001b7e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001b82:	885b      	ldrh	r3, [r3, #2]
 8001b84:	461a      	mov	r2, r3
 8001b86:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001b8a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001b8e:	889b      	ldrh	r3, [r3, #4]
 8001b90:	48b2      	ldr	r0, [pc, #712]	; (8001e5c <main+0xd18>)
 8001b92:	f009 fba3 	bl	800b2dc <iprintf>
				LED_Anim_ShowNumber(UART1_COMMAND_BUF[0], UART1_COMMAND_BUF[1], UART1_COMMAND_BUF[2], COLOR_WHITE);
 8001b96:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001b9a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001b9e:	881b      	ldrh	r3, [r3, #0]
 8001ba0:	b2d8      	uxtb	r0, r3
 8001ba2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ba6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001baa:	885b      	ldrh	r3, [r3, #2]
 8001bac:	b2d9      	uxtb	r1, r3
 8001bae:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001bb2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001bb6:	889b      	ldrh	r3, [r3, #4]
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	23ff      	movs	r3, #255	; 0xff
 8001bbc:	9301      	str	r3, [sp, #4]
 8001bbe:	23ff      	movs	r3, #255	; 0xff
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	23ff      	movs	r3, #255	; 0xff
 8001bc4:	f008 fe9c 	bl	800a900 <LED_Anim_ShowNumber>
				currentMode = 5;
 8001bc8:	4ba5      	ldr	r3, [pc, #660]	; (8001e60 <main+0xd1c>)
 8001bca:	2205      	movs	r2, #5
 8001bcc:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8001bce:	4ba5      	ldr	r3, [pc, #660]	; (8001e64 <main+0xd20>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	701a      	strb	r2, [r3, #0]
				break;
 8001bd4:	e003      	b.n	8001bde <main+0xa9a>
			default: printf("Wrong arguments!\n"); break;
 8001bd6:	48a4      	ldr	r0, [pc, #656]	; (8001e68 <main+0xd24>)
 8001bd8:	f009 fc1c 	bl	800b414 <puts>
 8001bdc:	bf00      	nop
			}
			break;
 8001bde:	e339      	b.n	8002254 <main+0x1110>
		case 'W':
			LED_ResetAll();
 8001be0:	f009 faee 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[1]<5) printf("Moving to (%d, %d, %d)\n",dotPos[0],++dotPos[1],dotPos[2]);
 8001be4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001be8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001bec:	785b      	ldrb	r3, [r3, #1]
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	d820      	bhi.n	8001c34 <main+0xaf0>
 8001bf2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001bf6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c02:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001c06:	785b      	ldrb	r3, [r3, #1]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c10:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001c14:	705a      	strb	r2, [r3, #1]
 8001c16:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c1a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001c1e:	785b      	ldrb	r3, [r3, #1]
 8001c20:	461a      	mov	r2, r3
 8001c22:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c26:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001c2a:	789b      	ldrb	r3, [r3, #2]
 8001c2c:	488f      	ldr	r0, [pc, #572]	; (8001e6c <main+0xd28>)
 8001c2e:	f009 fb55 	bl	800b2dc <iprintf>
 8001c32:	e002      	b.n	8001c3a <main+0xaf6>
			else printf("Y coordinate reached boundary!\n");
 8001c34:	488e      	ldr	r0, [pc, #568]	; (8001e70 <main+0xd2c>)
 8001c36:	f009 fbed 	bl	800b414 <puts>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8001c3a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c3e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001c42:	7818      	ldrb	r0, [r3, #0]
 8001c44:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c48:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001c4c:	7859      	ldrb	r1, [r3, #1]
 8001c4e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c52:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001c56:	789c      	ldrb	r4, [r3, #2]
 8001c58:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c5c:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001c60:	781d      	ldrb	r5, [r3, #0]
 8001c62:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001c66:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001c6a:	785b      	ldrb	r3, [r3, #1]
 8001c6c:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001c70:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8001c74:	7892      	ldrb	r2, [r2, #2]
 8001c76:	9201      	str	r2, [sp, #4]
 8001c78:	9300      	str	r3, [sp, #0]
 8001c7a:	462b      	mov	r3, r5
 8001c7c:	4622      	mov	r2, r4
 8001c7e:	f008 ffcf 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8001c82:	f008 fec7 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8001c86:	2301      	movs	r3, #1
 8001c88:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8001c8c:	4b74      	ldr	r3, [pc, #464]	; (8001e60 <main+0xd1c>)
 8001c8e:	2206      	movs	r2, #6
 8001c90:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8001c92:	4b74      	ldr	r3, [pc, #464]	; (8001e64 <main+0xd20>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	701a      	strb	r2, [r3, #0]
			break;
 8001c98:	e2dc      	b.n	8002254 <main+0x1110>
		case 'S':
			LED_ResetAll();
 8001c9a:	f009 fa91 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[1]>1) printf("Moving to (%d, %d, %d)\n",dotPos[0],--dotPos[1],dotPos[2]);
 8001c9e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ca2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001ca6:	785b      	ldrb	r3, [r3, #1]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d920      	bls.n	8001cee <main+0xbaa>
 8001cac:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001cb0:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001cbc:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001cc0:	785b      	ldrb	r3, [r3, #1]
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001cca:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001cce:	705a      	strb	r2, [r3, #1]
 8001cd0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001cd4:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001cd8:	785b      	ldrb	r3, [r3, #1]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ce0:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001ce4:	789b      	ldrb	r3, [r3, #2]
 8001ce6:	4861      	ldr	r0, [pc, #388]	; (8001e6c <main+0xd28>)
 8001ce8:	f009 faf8 	bl	800b2dc <iprintf>
 8001cec:	e002      	b.n	8001cf4 <main+0xbb0>
			else printf("Y coordinate reached boundary!\n");
 8001cee:	4860      	ldr	r0, [pc, #384]	; (8001e70 <main+0xd2c>)
 8001cf0:	f009 fb90 	bl	800b414 <puts>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8001cf4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001cf8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001cfc:	7818      	ldrb	r0, [r3, #0]
 8001cfe:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d02:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001d06:	7859      	ldrb	r1, [r3, #1]
 8001d08:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d0c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001d10:	789c      	ldrb	r4, [r3, #2]
 8001d12:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d16:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001d1a:	781d      	ldrb	r5, [r3, #0]
 8001d1c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d20:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001d24:	785b      	ldrb	r3, [r3, #1]
 8001d26:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001d2a:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8001d2e:	7892      	ldrb	r2, [r2, #2]
 8001d30:	9201      	str	r2, [sp, #4]
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	462b      	mov	r3, r5
 8001d36:	4622      	mov	r2, r4
 8001d38:	f008 ff72 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8001d3c:	f008 fe6a 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8001d40:	2301      	movs	r3, #1
 8001d42:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8001d46:	4b46      	ldr	r3, [pc, #280]	; (8001e60 <main+0xd1c>)
 8001d48:	2206      	movs	r2, #6
 8001d4a:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8001d4c:	4b45      	ldr	r3, [pc, #276]	; (8001e64 <main+0xd20>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	701a      	strb	r2, [r3, #0]
			break;
 8001d52:	e27f      	b.n	8002254 <main+0x1110>
		case 'A':
			LED_ResetAll();
 8001d54:	f009 fa34 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[0]>1) printf("Moving to (%d, %d, %d)\n",--dotPos[0],dotPos[1],dotPos[2]);
 8001d58:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d5c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d920      	bls.n	8001da8 <main+0xc64>
 8001d66:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d6a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d78:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001d7c:	701a      	strb	r2, [r3, #0]
 8001d7e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d82:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d8e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001d92:	785b      	ldrb	r3, [r3, #1]
 8001d94:	461a      	mov	r2, r3
 8001d96:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001d9a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001d9e:	789b      	ldrb	r3, [r3, #2]
 8001da0:	4832      	ldr	r0, [pc, #200]	; (8001e6c <main+0xd28>)
 8001da2:	f009 fa9b 	bl	800b2dc <iprintf>
 8001da6:	e002      	b.n	8001dae <main+0xc6a>
			else printf("X coordinate reached boundary!\n");
 8001da8:	4832      	ldr	r0, [pc, #200]	; (8001e74 <main+0xd30>)
 8001daa:	f009 fb33 	bl	800b414 <puts>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8001dae:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001db2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001db6:	7818      	ldrb	r0, [r3, #0]
 8001db8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001dbc:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001dc0:	7859      	ldrb	r1, [r3, #1]
 8001dc2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001dc6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001dca:	789c      	ldrb	r4, [r3, #2]
 8001dcc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001dd0:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001dd4:	781d      	ldrb	r5, [r3, #0]
 8001dd6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001dda:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001dde:	785b      	ldrb	r3, [r3, #1]
 8001de0:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001de4:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8001de8:	7892      	ldrb	r2, [r2, #2]
 8001dea:	9201      	str	r2, [sp, #4]
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	462b      	mov	r3, r5
 8001df0:	4622      	mov	r2, r4
 8001df2:	f008 ff15 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8001df6:	f008 fe0d 	bl	800aa14 <LED_Update>
			currentMode = 6;
 8001dfa:	4b19      	ldr	r3, [pc, #100]	; (8001e60 <main+0xd1c>)
 8001dfc:	2206      	movs	r2, #6
 8001dfe:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8001e00:	4b18      	ldr	r3, [pc, #96]	; (8001e64 <main+0xd20>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	701a      	strb	r2, [r3, #0]
			break;
 8001e06:	e225      	b.n	8002254 <main+0x1110>
		case 'D':
			LED_ResetAll();
 8001e08:	f009 f9da 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[0]<5) printf("Moving to (%d, %d, %d)\n",++dotPos[0],dotPos[1],dotPos[2]);
 8001e0c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e10:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	d82e      	bhi.n	8001e78 <main+0xd34>
 8001e1a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e1e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	3301      	adds	r3, #1
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e2c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e30:	701a      	strb	r2, [r3, #0]
 8001e32:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e36:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e42:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e46:	785b      	ldrb	r3, [r3, #1]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e4e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e52:	789b      	ldrb	r3, [r3, #2]
 8001e54:	4805      	ldr	r0, [pc, #20]	; (8001e6c <main+0xd28>)
 8001e56:	f009 fa41 	bl	800b2dc <iprintf>
 8001e5a:	e010      	b.n	8001e7e <main+0xd3a>
 8001e5c:	0800cb68 	.word	0x0800cb68
 8001e60:	2000013e 	.word	0x2000013e
 8001e64:	2000013f 	.word	0x2000013f
 8001e68:	0800c9dc 	.word	0x0800c9dc
 8001e6c:	0800cb98 	.word	0x0800cb98
 8001e70:	0800cbb0 	.word	0x0800cbb0
 8001e74:	0800cbd0 	.word	0x0800cbd0
			else printf("X coordinate reached boundary!\n");
 8001e78:	48cb      	ldr	r0, [pc, #812]	; (80021a8 <main+0x1064>)
 8001e7a:	f009 facb 	bl	800b414 <puts>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8001e7e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e82:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e86:	7818      	ldrb	r0, [r3, #0]
 8001e88:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e8c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e90:	7859      	ldrb	r1, [r3, #1]
 8001e92:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001e96:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001e9a:	789c      	ldrb	r4, [r3, #2]
 8001e9c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ea0:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001ea4:	781d      	ldrb	r5, [r3, #0]
 8001ea6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001eaa:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001eae:	785b      	ldrb	r3, [r3, #1]
 8001eb0:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001eb4:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8001eb8:	7892      	ldrb	r2, [r2, #2]
 8001eba:	9201      	str	r2, [sp, #4]
 8001ebc:	9300      	str	r3, [sp, #0]
 8001ebe:	462b      	mov	r3, r5
 8001ec0:	4622      	mov	r2, r4
 8001ec2:	f008 fead 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8001ec6:	f008 fda5 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8001ed0:	4bb6      	ldr	r3, [pc, #728]	; (80021ac <main+0x1068>)
 8001ed2:	2206      	movs	r2, #6
 8001ed4:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8001ed6:	4bb6      	ldr	r3, [pc, #728]	; (80021b0 <main+0x106c>)
 8001ed8:	2201      	movs	r2, #1
 8001eda:	701a      	strb	r2, [r3, #0]
			break;
 8001edc:	e1ba      	b.n	8002254 <main+0x1110>
		case 'Q':
			LED_ResetAll();
 8001ede:	f009 f96f 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[2]<5) printf("Moving to (%d, %d, %d)\n",dotPos[0],dotPos[1],++dotPos[2]);
 8001ee2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ee6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001eea:	789b      	ldrb	r3, [r3, #2]
 8001eec:	2b04      	cmp	r3, #4
 8001eee:	d821      	bhi.n	8001f34 <main+0xdf0>
 8001ef0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ef4:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	4619      	mov	r1, r3
 8001efc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f00:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001f04:	785b      	ldrb	r3, [r3, #1]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f0c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001f10:	789b      	ldrb	r3, [r3, #2]
 8001f12:	3301      	adds	r3, #1
 8001f14:	b2da      	uxtb	r2, r3
 8001f16:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f1a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001f1e:	709a      	strb	r2, [r3, #2]
 8001f20:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f24:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001f28:	789b      	ldrb	r3, [r3, #2]
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	48a1      	ldr	r0, [pc, #644]	; (80021b4 <main+0x1070>)
 8001f2e:	f009 f9d5 	bl	800b2dc <iprintf>
 8001f32:	e002      	b.n	8001f3a <main+0xdf6>
			else printf("Z coordinate reached boundary!\n");
 8001f34:	48a0      	ldr	r0, [pc, #640]	; (80021b8 <main+0x1074>)
 8001f36:	f009 fa6d 	bl	800b414 <puts>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8001f3a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f3e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001f42:	7818      	ldrb	r0, [r3, #0]
 8001f44:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f48:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001f4c:	7859      	ldrb	r1, [r3, #1]
 8001f4e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f52:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001f56:	789c      	ldrb	r4, [r3, #2]
 8001f58:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f5c:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001f60:	781d      	ldrb	r5, [r3, #0]
 8001f62:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001f66:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001f6a:	785b      	ldrb	r3, [r3, #1]
 8001f6c:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8001f70:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8001f74:	7892      	ldrb	r2, [r2, #2]
 8001f76:	9201      	str	r2, [sp, #4]
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	462b      	mov	r3, r5
 8001f7c:	4622      	mov	r2, r4
 8001f7e:	f008 fe4f 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8001f82:	f008 fd47 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8001f86:	2301      	movs	r3, #1
 8001f88:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8001f8c:	4b87      	ldr	r3, [pc, #540]	; (80021ac <main+0x1068>)
 8001f8e:	2206      	movs	r2, #6
 8001f90:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8001f92:	4b87      	ldr	r3, [pc, #540]	; (80021b0 <main+0x106c>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	701a      	strb	r2, [r3, #0]
			break;
 8001f98:	e15c      	b.n	8002254 <main+0x1110>
		case 'E':
			LED_ResetAll();
 8001f9a:	f009 f911 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[2]>1) printf("Moving to (%d, %d, %d)\n",dotPos[0],dotPos[1],--dotPos[2]);
 8001f9e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001fa2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001fa6:	789b      	ldrb	r3, [r3, #2]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d921      	bls.n	8001ff0 <main+0xeac>
 8001fac:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001fb0:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001fbc:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001fc0:	785b      	ldrb	r3, [r3, #1]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001fc8:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001fcc:	789b      	ldrb	r3, [r3, #2]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001fd6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001fda:	709a      	strb	r2, [r3, #2]
 8001fdc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001fe0:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001fe4:	789b      	ldrb	r3, [r3, #2]
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	4872      	ldr	r0, [pc, #456]	; (80021b4 <main+0x1070>)
 8001fea:	f009 f977 	bl	800b2dc <iprintf>
 8001fee:	e002      	b.n	8001ff6 <main+0xeb2>
			else printf("Z coordinate reached boundary!\n");
 8001ff0:	4871      	ldr	r0, [pc, #452]	; (80021b8 <main+0x1074>)
 8001ff2:	f009 fa0f 	bl	800b414 <puts>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8001ff6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001ffa:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8001ffe:	7818      	ldrb	r0, [r3, #0]
 8002000:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002004:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002008:	7859      	ldrb	r1, [r3, #1]
 800200a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800200e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002012:	789c      	ldrb	r4, [r3, #2]
 8002014:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002018:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 800201c:	781d      	ldrb	r5, [r3, #0]
 800201e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002022:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002026:	785b      	ldrb	r3, [r3, #1]
 8002028:	f507 724e 	add.w	r2, r7, #824	; 0x338
 800202c:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8002030:	7892      	ldrb	r2, [r2, #2]
 8002032:	9201      	str	r2, [sp, #4]
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	462b      	mov	r3, r5
 8002038:	4622      	mov	r2, r4
 800203a:	f008 fdf1 	bl	800ac20 <LED_SetColor>
			LED_Update();
 800203e:	f008 fce9 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8002042:	2301      	movs	r3, #1
 8002044:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8002048:	4b58      	ldr	r3, [pc, #352]	; (80021ac <main+0x1068>)
 800204a:	2206      	movs	r2, #6
 800204c:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 800204e:	4b58      	ldr	r3, [pc, #352]	; (80021b0 <main+0x106c>)
 8002050:	2201      	movs	r2, #1
 8002052:	701a      	strb	r2, [r3, #0]
			break;
 8002054:	e0fe      	b.n	8002254 <main+0x1110>
		case 'l':
			splitData(UART1_GetBufferPtr(), UART1_ReceivedLength(), UART1_COMMAND_BUF, &UART1_COMMAND_LEN, ' ');
 8002056:	f007 f881 	bl	800915c <UART1_GetBufferPtr>
 800205a:	4604      	mov	r4, r0
 800205c:	f007 f802 	bl	8009064 <UART1_ReceivedLength>
 8002060:	4603      	mov	r3, r0
 8002062:	b2d9      	uxtb	r1, r3
 8002064:	f207 139f 	addw	r3, r7, #415	; 0x19f
 8002068:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 800206c:	2020      	movs	r0, #32
 800206e:	9000      	str	r0, [sp, #0]
 8002070:	4620      	mov	r0, r4
 8002072:	f007 f91d 	bl	80092b0 <splitData>
			if(UART1_COMMAND_LEN==1){
 8002076:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800207a:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d112      	bne.n	80020aa <main+0xf66>
				printf("LED brightness has been set to %d %%\n",UART1_COMMAND_BUF[0]);
 8002084:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002088:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800208c:	881b      	ldrh	r3, [r3, #0]
 800208e:	4619      	mov	r1, r3
 8002090:	484a      	ldr	r0, [pc, #296]	; (80021bc <main+0x1078>)
 8002092:	f009 f923 	bl	800b2dc <iprintf>
				LED_SetBrightness(UART1_COMMAND_BUF[0]);
 8002096:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800209a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	4618      	mov	r0, r3
 80020a4:	f009 f868 	bl	800b178 <LED_SetBrightness>
			} else printf("Wrong arguments!\n");
			break;
 80020a8:	e0d4      	b.n	8002254 <main+0x1110>
			} else printf("Wrong arguments!\n");
 80020aa:	4845      	ldr	r0, [pc, #276]	; (80021c0 <main+0x107c>)
 80020ac:	f009 f9b2 	bl	800b414 <puts>
			break;
 80020b0:	e0d0      	b.n	8002254 <main+0x1110>
		case 'p':
			splitData(UART1_GetBufferPtr(), UART1_ReceivedLength(), UART1_COMMAND_BUF, &UART1_COMMAND_LEN, ' ');
 80020b2:	f007 f853 	bl	800915c <UART1_GetBufferPtr>
 80020b6:	4604      	mov	r4, r0
 80020b8:	f006 ffd4 	bl	8009064 <UART1_ReceivedLength>
 80020bc:	4603      	mov	r3, r0
 80020be:	b2d9      	uxtb	r1, r3
 80020c0:	f207 139f 	addw	r3, r7, #415	; 0x19f
 80020c4:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80020c8:	2020      	movs	r0, #32
 80020ca:	9000      	str	r0, [sp, #0]
 80020cc:	4620      	mov	r0, r4
 80020ce:	f007 f8ef 	bl	80092b0 <splitData>
			if(UART1_COMMAND_LEN==1||UART1_COMMAND_LEN==2){
 80020d2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80020d6:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d007      	beq.n	80020f0 <main+0xfac>
 80020e0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80020e4:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	f040 8090 	bne.w	8002210 <main+0x10cc>
				uint8_t times = UART1_COMMAND_LEN==2?UART1_COMMAND_BUF[1]:DEFAULT_ANIM_TIMES;
 80020f0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80020f4:	f2a3 1399 	subw	r3, r3, #409	; 0x199
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d106      	bne.n	800210c <main+0xfc8>
 80020fe:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002102:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002106:	885b      	ldrh	r3, [r3, #2]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	e000      	b.n	800210e <main+0xfca>
 800210c:	2305      	movs	r3, #5
 800210e:	f887 3332 	strb.w	r3, [r7, #818]	; 0x332
				printf("Presenting #%d anim for %d times..\n",UART1_COMMAND_BUF[0],times);
 8002112:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002116:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800211a:	881b      	ldrh	r3, [r3, #0]
 800211c:	4619      	mov	r1, r3
 800211e:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 8002122:	461a      	mov	r2, r3
 8002124:	4827      	ldr	r0, [pc, #156]	; (80021c4 <main+0x1080>)
 8002126:	f009 f8d9 	bl	800b2dc <iprintf>
				OLED_printf(0,25,BIG_FONT,"Mode: Anim");
 800212a:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <main+0x1084>)
 800212c:	2210      	movs	r2, #16
 800212e:	2119      	movs	r1, #25
 8002130:	2000      	movs	r0, #0
 8002132:	f006 fe05 	bl	8008d40 <OLED_printf>
				switch(UART1_COMMAND_BUF[0]){
 8002136:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800213a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800213e:	881b      	ldrh	r3, [r3, #0]
 8002140:	3b01      	subs	r3, #1
 8002142:	2b07      	cmp	r3, #7
 8002144:	d854      	bhi.n	80021f0 <main+0x10ac>
 8002146:	a201      	add	r2, pc, #4	; (adr r2, 800214c <main+0x1008>)
 8002148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214c:	0800216d 	.word	0x0800216d
 8002150:	08002179 	.word	0x08002179
 8002154:	08002185 	.word	0x08002185
 8002158:	08002191 	.word	0x08002191
 800215c:	0800219d 	.word	0x0800219d
 8002160:	080021cd 	.word	0x080021cd
 8002164:	080021d9 	.word	0x080021d9
 8002168:	080021e5 	.word	0x080021e5
				case 1:
					LED_Anim_GradientLayer(times);
 800216c:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 8002170:	4618      	mov	r0, r3
 8002172:	f007 fc97 	bl	8009aa4 <LED_Anim_GradientLayer>
					break;
 8002176:	e03f      	b.n	80021f8 <main+0x10b4>
				case 2:
					LED_Anim_FlashLayer(times);
 8002178:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 800217c:	4618      	mov	r0, r3
 800217e:	f007 fdd9 	bl	8009d34 <LED_Anim_FlashLayer>
					break;
 8002182:	e039      	b.n	80021f8 <main+0x10b4>
				case 3:
					LED_Anim_Heart(times);
 8002184:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 8002188:	4618      	mov	r0, r3
 800218a:	f007 fe6f 	bl	8009e6c <LED_Anim_Heart>
					break;
 800218e:	e033      	b.n	80021f8 <main+0x10b4>
				case 4:
					LED_Anim_Rain(times);
 8002190:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 8002194:	4618      	mov	r0, r3
 8002196:	f007 ff71 	bl	800a07c <LED_Anim_Rain>
					break;
 800219a:	e02d      	b.n	80021f8 <main+0x10b4>
				case 5:
					LED_Anim_CycleOnOff(times);
 800219c:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 80021a0:	4618      	mov	r0, r3
 80021a2:	f007 ffcf 	bl	800a144 <LED_Anim_CycleOnOff>
					break;
 80021a6:	e027      	b.n	80021f8 <main+0x10b4>
 80021a8:	0800cbd0 	.word	0x0800cbd0
 80021ac:	2000013e 	.word	0x2000013e
 80021b0:	2000013f 	.word	0x2000013f
 80021b4:	0800cb98 	.word	0x0800cb98
 80021b8:	0800cbf0 	.word	0x0800cbf0
 80021bc:	0800cc10 	.word	0x0800cc10
 80021c0:	0800c9dc 	.word	0x0800c9dc
 80021c4:	0800cc38 	.word	0x0800cc38
 80021c8:	0800cc5c 	.word	0x0800cc5c
				case 6:
					LED_Anim_RainbowWave(times);
 80021cc:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 80021d0:	4618      	mov	r0, r3
 80021d2:	f008 f805 	bl	800a1e0 <LED_Anim_RainbowWave>
					break;
 80021d6:	e00f      	b.n	80021f8 <main+0x10b4>
				case 7:
					LED_Anim_Countdown(times);
 80021d8:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 80021dc:	4618      	mov	r0, r3
 80021de:	f008 fb15 	bl	800a80c <LED_Anim_Countdown>
					break;
 80021e2:	e009      	b.n	80021f8 <main+0x10b4>
				case 8:
					LED_Anim_Snake(times);
 80021e4:	f897 3332 	ldrb.w	r3, [r7, #818]	; 0x332
 80021e8:	4618      	mov	r0, r3
 80021ea:	f008 f8e3 	bl	800a3b4 <LED_Anim_Snake>
					break;
 80021ee:	e003      	b.n	80021f8 <main+0x10b4>
				default: printf("Wrong arguments!\n"); break;
 80021f0:	48c4      	ldr	r0, [pc, #784]	; (8002504 <main+0x13c0>)
 80021f2:	f009 f90f 	bl	800b414 <puts>
 80021f6:	bf00      	nop
				}
				currentMode = 0;
 80021f8:	4bc3      	ldr	r3, [pc, #780]	; (8002508 <main+0x13c4>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80021fe:	4bc3      	ldr	r3, [pc, #780]	; (800250c <main+0x13c8>)
 8002200:	2201      	movs	r2, #1
 8002202:	701a      	strb	r2, [r3, #0]
				LED_ResetAll();
 8002204:	f008 ffdc 	bl	800b1c0 <LED_ResetAll>
				LED_Update();
 8002208:	f008 fc04 	bl	800aa14 <LED_Update>
			if(UART1_COMMAND_LEN==1||UART1_COMMAND_LEN==2){
 800220c:	bf00      	nop
			}
			else printf("Wrong arguments!\n");
			break;
 800220e:	e021      	b.n	8002254 <main+0x1110>
			else printf("Wrong arguments!\n");
 8002210:	48bc      	ldr	r0, [pc, #752]	; (8002504 <main+0x13c0>)
 8002212:	f009 f8ff 	bl	800b414 <puts>
			break;
 8002216:	e01d      	b.n	8002254 <main+0x1110>

		default:
			printf("UART1 Received: ");
 8002218:	48bd      	ldr	r0, [pc, #756]	; (8002510 <main+0x13cc>)
 800221a:	f009 f85f 	bl	800b2dc <iprintf>
			for(uint8_t i=0;i<UART1_ReceivedLength();i++) {
 800221e:	2300      	movs	r3, #0
 8002220:	f887 3334 	strb.w	r3, [r7, #820]	; 0x334
 8002224:	e00d      	b.n	8002242 <main+0x10fe>
				printf("%c",UART1_Read(i));
 8002226:	f897 3334 	ldrb.w	r3, [r7, #820]	; 0x334
 800222a:	4618      	mov	r0, r3
 800222c:	f006 ff5a 	bl	80090e4 <UART1_Read>
 8002230:	4603      	mov	r3, r0
 8002232:	4618      	mov	r0, r3
 8002234:	f009 f86a 	bl	800b30c <putchar>
			for(uint8_t i=0;i<UART1_ReceivedLength();i++) {
 8002238:	f897 3334 	ldrb.w	r3, [r7, #820]	; 0x334
 800223c:	3301      	adds	r3, #1
 800223e:	f887 3334 	strb.w	r3, [r7, #820]	; 0x334
 8002242:	f897 3334 	ldrb.w	r3, [r7, #820]	; 0x334
 8002246:	b29c      	uxth	r4, r3
 8002248:	f006 ff0c 	bl	8009064 <UART1_ReceivedLength>
 800224c:	4603      	mov	r3, r0
 800224e:	429c      	cmp	r4, r3
 8002250:	d3e9      	bcc.n	8002226 <main+0x10e2>
			}
			break;
 8002252:	bf00      	nop
		}
	  	UART1_Clear();
 8002254:	f006 feee 	bl	8009034 <UART1_Clear>
	}
	if(UART6_Available()){ // 
 8002258:	f006 ff32 	bl	80090c0 <UART6_Available>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	f000 873b 	beq.w	80030da <main+0x1f96>
		switch(UART6_Read(0)){
 8002264:	2000      	movs	r0, #0
 8002266:	f006 ff5b 	bl	8009120 <UART6_Read>
 800226a:	4603      	mov	r3, r0
 800226c:	3b41      	subs	r3, #65	; 0x41
 800226e:	2b31      	cmp	r3, #49	; 0x31
 8002270:	f200 8712 	bhi.w	8003098 <main+0x1f54>
 8002274:	a201      	add	r2, pc, #4	; (adr r2, 800227c <main+0x1138>)
 8002276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800227a:	bf00      	nop
 800227c:	08002bf9 	.word	0x08002bf9
 8002280:	08003099 	.word	0x08003099
 8002284:	08003099 	.word	0x08003099
 8002288:	08002cad 	.word	0x08002cad
 800228c:	08002e23 	.word	0x08002e23
 8002290:	08003099 	.word	0x08003099
 8002294:	08003099 	.word	0x08003099
 8002298:	08003099 	.word	0x08003099
 800229c:	08003099 	.word	0x08003099
 80022a0:	08003099 	.word	0x08003099
 80022a4:	08003099 	.word	0x08003099
 80022a8:	08003099 	.word	0x08003099
 80022ac:	08003099 	.word	0x08003099
 80022b0:	08003099 	.word	0x08003099
 80022b4:	08003099 	.word	0x08003099
 80022b8:	08003099 	.word	0x08003099
 80022bc:	08002d67 	.word	0x08002d67
 80022c0:	08003099 	.word	0x08003099
 80022c4:	08002b1f 	.word	0x08002b1f
 80022c8:	08003099 	.word	0x08003099
 80022cc:	08003099 	.word	0x08003099
 80022d0:	08003099 	.word	0x08003099
 80022d4:	08002a65 	.word	0x08002a65
 80022d8:	08003099 	.word	0x08003099
 80022dc:	08003099 	.word	0x08003099
 80022e0:	08003099 	.word	0x08003099
 80022e4:	08003099 	.word	0x08003099
 80022e8:	08003099 	.word	0x08003099
 80022ec:	08003099 	.word	0x08003099
 80022f0:	08003099 	.word	0x08003099
 80022f4:	08003099 	.word	0x08003099
 80022f8:	08003099 	.word	0x08003099
 80022fc:	08002467 	.word	0x08002467
 8002300:	08002525 	.word	0x08002525
 8002304:	08002345 	.word	0x08002345
 8002308:	08003099 	.word	0x08003099
 800230c:	08003099 	.word	0x08003099
 8002310:	08003099 	.word	0x08003099
 8002314:	0800284d 	.word	0x0800284d
 8002318:	08003099 	.word	0x08003099
 800231c:	08003099 	.word	0x08003099
 8002320:	08003099 	.word	0x08003099
 8002324:	08003099 	.word	0x08003099
 8002328:	08002edf 	.word	0x08002edf
 800232c:	08003099 	.word	0x08003099
 8002330:	080029c1 	.word	0x080029c1
 8002334:	08003099 	.word	0x08003099
 8002338:	08002f59 	.word	0x08002f59
 800233c:	08003099 	.word	0x08003099
 8002340:	0800243d 	.word	0x0800243d
		case 'c':
			splitData(UART6_GetBufferPtr(), UART6_ReceivedLength(), UART6_COMMAND_BUF, &UART6_COMMAND_LEN, ' ');
 8002344:	f006 ff14 	bl	8009170 <UART6_GetBufferPtr>
 8002348:	4604      	mov	r4, r0
 800234a:	f006 fe99 	bl	8009080 <UART6_ReceivedLength>
 800234e:	4603      	mov	r3, r0
 8002350:	b2d9      	uxtb	r1, r3
 8002352:	f107 030b 	add.w	r3, r7, #11
 8002356:	f107 020c 	add.w	r2, r7, #12
 800235a:	2020      	movs	r0, #32
 800235c:	9000      	str	r0, [sp, #0]
 800235e:	4620      	mov	r0, r4
 8002360:	f006 ffa6 	bl	80092b0 <splitData>
			switch(UART6_COMMAND_LEN){
 8002364:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002368:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	2b06      	cmp	r3, #6
 8002370:	d15e      	bne.n	8002430 <main+0x12ec>
			case 6:
				BT_printf("Set LED (%d, %d, %d) to (%d, %d, %d)\n", UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],UART6_COMMAND_BUF[5]);
 8002372:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002376:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	4618      	mov	r0, r3
 800237e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002382:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002386:	885b      	ldrh	r3, [r3, #2]
 8002388:	461c      	mov	r4, r3
 800238a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800238e:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002392:	889b      	ldrh	r3, [r3, #4]
 8002394:	461d      	mov	r5, r3
 8002396:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800239a:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800239e:	88db      	ldrh	r3, [r3, #6]
 80023a0:	461a      	mov	r2, r3
 80023a2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80023a6:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80023aa:	891b      	ldrh	r3, [r3, #8]
 80023ac:	4619      	mov	r1, r3
 80023ae:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80023b2:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80023b6:	895b      	ldrh	r3, [r3, #10]
 80023b8:	9302      	str	r3, [sp, #8]
 80023ba:	9101      	str	r1, [sp, #4]
 80023bc:	9200      	str	r2, [sp, #0]
 80023be:	462b      	mov	r3, r5
 80023c0:	4622      	mov	r2, r4
 80023c2:	4601      	mov	r1, r0
 80023c4:	4853      	ldr	r0, [pc, #332]	; (8002514 <main+0x13d0>)
 80023c6:	f006 fa45 	bl	8008854 <BT_printf>
				LED_SetColor(UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],UART6_COMMAND_BUF[5]);
 80023ca:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80023ce:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	b2d8      	uxtb	r0, r3
 80023d6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80023da:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80023de:	885b      	ldrh	r3, [r3, #2]
 80023e0:	b2d9      	uxtb	r1, r3
 80023e2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80023e6:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80023ea:	889b      	ldrh	r3, [r3, #4]
 80023ec:	b2dc      	uxtb	r4, r3
 80023ee:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80023f2:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80023f6:	88db      	ldrh	r3, [r3, #6]
 80023f8:	b2dd      	uxtb	r5, r3
 80023fa:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80023fe:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002402:	891b      	ldrh	r3, [r3, #8]
 8002404:	b2db      	uxtb	r3, r3
 8002406:	f507 724e 	add.w	r2, r7, #824	; 0x338
 800240a:	f5a2 724b 	sub.w	r2, r2, #812	; 0x32c
 800240e:	8952      	ldrh	r2, [r2, #10]
 8002410:	b2d2      	uxtb	r2, r2
 8002412:	9201      	str	r2, [sp, #4]
 8002414:	9300      	str	r3, [sp, #0]
 8002416:	462b      	mov	r3, r5
 8002418:	4622      	mov	r2, r4
 800241a:	f008 fc01 	bl	800ac20 <LED_SetColor>
				LED_Update();
 800241e:	f008 faf9 	bl	800aa14 <LED_Update>
				currentMode = 1;
 8002422:	4b39      	ldr	r3, [pc, #228]	; (8002508 <main+0x13c4>)
 8002424:	2201      	movs	r2, #1
 8002426:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8002428:	4b38      	ldr	r3, [pc, #224]	; (800250c <main+0x13c8>)
 800242a:	2201      	movs	r2, #1
 800242c:	701a      	strb	r2, [r3, #0]
				break;
 800242e:	e003      	b.n	8002438 <main+0x12f4>
			default: BT_printf("Wrong arguments!\n"); break;
 8002430:	4839      	ldr	r0, [pc, #228]	; (8002518 <main+0x13d4>)
 8002432:	f006 fa0f 	bl	8008854 <BT_printf>
 8002436:	bf00      	nop
			}
			break;
 8002438:	f000 be4d 	b.w	80030d6 <main+0x1f92>
		case 'r':
			BT_printf("Resetting all LEDs...\n");
 800243c:	4837      	ldr	r0, [pc, #220]	; (800251c <main+0x13d8>)
 800243e:	f006 fa09 	bl	8008854 <BT_printf>
			LED_SetBrightness(DEFAULT_BRIGHTNESS);
 8002442:	2001      	movs	r0, #1
 8002444:	f008 fe98 	bl	800b178 <LED_SetBrightness>
			LED_ResetAll();
 8002448:	f008 feba 	bl	800b1c0 <LED_ResetAll>
			LED_Update();
 800244c:	f008 fae2 	bl	800aa14 <LED_Update>
			dotShown = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 0;
 8002456:	4b2c      	ldr	r3, [pc, #176]	; (8002508 <main+0x13c4>)
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 800245c:	4b2b      	ldr	r3, [pc, #172]	; (800250c <main+0x13c8>)
 800245e:	2201      	movs	r2, #1
 8002460:	701a      	strb	r2, [r3, #0]
			break;
 8002462:	f000 be38 	b.w	80030d6 <main+0x1f92>
		case 'a':
			splitData(UART6_GetBufferPtr(), UART6_ReceivedLength(), UART6_COMMAND_BUF, &UART6_COMMAND_LEN, ' ');
 8002466:	f006 fe83 	bl	8009170 <UART6_GetBufferPtr>
 800246a:	4604      	mov	r4, r0
 800246c:	f006 fe08 	bl	8009080 <UART6_ReceivedLength>
 8002470:	4603      	mov	r3, r0
 8002472:	b2d9      	uxtb	r1, r3
 8002474:	f107 030b 	add.w	r3, r7, #11
 8002478:	f107 020c 	add.w	r2, r7, #12
 800247c:	2020      	movs	r0, #32
 800247e:	9000      	str	r0, [sp, #0]
 8002480:	4620      	mov	r0, r4
 8002482:	f006 ff15 	bl	80092b0 <splitData>
			switch(UART6_COMMAND_LEN){
 8002486:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800248a:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b03      	cmp	r3, #3
 8002492:	d131      	bne.n	80024f8 <main+0x13b4>
			case 3:
				BT_printf("Set all LED to (%d, %d, %d)\n", UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2]);
 8002494:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002498:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800249c:	881b      	ldrh	r3, [r3, #0]
 800249e:	4619      	mov	r1, r3
 80024a0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80024a4:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80024a8:	885b      	ldrh	r3, [r3, #2]
 80024aa:	461a      	mov	r2, r3
 80024ac:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80024b0:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80024b4:	889b      	ldrh	r3, [r3, #4]
 80024b6:	481a      	ldr	r0, [pc, #104]	; (8002520 <main+0x13dc>)
 80024b8:	f006 f9cc 	bl	8008854 <BT_printf>
				LED_SetColorAll(UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2]);
 80024bc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80024c0:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	b2d8      	uxtb	r0, r3
 80024c8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80024cc:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80024d0:	885b      	ldrh	r3, [r3, #2]
 80024d2:	b2d9      	uxtb	r1, r3
 80024d4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80024d8:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80024dc:	889b      	ldrh	r3, [r3, #4]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	461a      	mov	r2, r3
 80024e2:	f008 fe95 	bl	800b210 <LED_SetColorAll>
				LED_Update();
 80024e6:	f008 fa95 	bl	800aa14 <LED_Update>
				currentMode = 2;
 80024ea:	4b07      	ldr	r3, [pc, #28]	; (8002508 <main+0x13c4>)
 80024ec:	2202      	movs	r2, #2
 80024ee:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80024f0:	4b06      	ldr	r3, [pc, #24]	; (800250c <main+0x13c8>)
 80024f2:	2201      	movs	r2, #1
 80024f4:	701a      	strb	r2, [r3, #0]
				break;
 80024f6:	e003      	b.n	8002500 <main+0x13bc>
			default: BT_printf("Wrong arguments!\n"); break;
 80024f8:	4807      	ldr	r0, [pc, #28]	; (8002518 <main+0x13d4>)
 80024fa:	f006 f9ab 	bl	8008854 <BT_printf>
 80024fe:	bf00      	nop
			}
			break;
 8002500:	f000 bde9 	b.w	80030d6 <main+0x1f92>
 8002504:	0800c9dc 	.word	0x0800c9dc
 8002508:	2000013e 	.word	0x2000013e
 800250c:	2000013f 	.word	0x2000013f
 8002510:	0800cc68 	.word	0x0800cc68
 8002514:	0800c9b4 	.word	0x0800c9b4
 8002518:	0800cc7c 	.word	0x0800cc7c
 800251c:	0800cc90 	.word	0x0800cc90
 8002520:	0800ca08 	.word	0x0800ca08
		case 'b':
			splitData(UART6_GetBufferPtr(), UART6_ReceivedLength(), UART6_COMMAND_BUF, &UART6_COMMAND_LEN, ' ');
 8002524:	f006 fe24 	bl	8009170 <UART6_GetBufferPtr>
 8002528:	4604      	mov	r4, r0
 800252a:	f006 fda9 	bl	8009080 <UART6_ReceivedLength>
 800252e:	4603      	mov	r3, r0
 8002530:	b2d9      	uxtb	r1, r3
 8002532:	f107 030b 	add.w	r3, r7, #11
 8002536:	f107 020c 	add.w	r2, r7, #12
 800253a:	2020      	movs	r0, #32
 800253c:	9000      	str	r0, [sp, #0]
 800253e:	4620      	mov	r0, r4
 8002540:	f006 feb6 	bl	80092b0 <splitData>
			switch(UART6_COMMAND_LEN){
 8002544:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002548:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	3b03      	subs	r3, #3
 8002550:	2b06      	cmp	r3, #6
 8002552:	f200 8175 	bhi.w	8002840 <main+0x16fc>
 8002556:	a201      	add	r2, pc, #4	; (adr r2, 800255c <main+0x1418>)
 8002558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800255c:	08002579 	.word	0x08002579
 8002560:	08002841 	.word	0x08002841
 8002564:	080025e3 	.word	0x080025e3
 8002568:	0800267d 	.word	0x0800267d
 800256c:	08002841 	.word	0x08002841
 8002570:	08002841 	.word	0x08002841
 8002574:	08002731 	.word	0x08002731
			case 3:
				BT_printf("Breathing LED (%d, %d, %d)...\n", UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2]);
 8002578:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800257c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	4619      	mov	r1, r3
 8002584:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002588:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800258c:	885b      	ldrh	r3, [r3, #2]
 800258e:	461a      	mov	r2, r3
 8002590:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002594:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002598:	889b      	ldrh	r3, [r3, #4]
 800259a:	48b9      	ldr	r0, [pc, #740]	; (8002880 <main+0x173c>)
 800259c:	f006 f95a 	bl	8008854 <BT_printf>
				LED_BreatheOnePixel(UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],350,25,1);
 80025a0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80025a4:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	b2d8      	uxtb	r0, r3
 80025ac:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80025b0:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80025b4:	885b      	ldrh	r3, [r3, #2]
 80025b6:	b2d9      	uxtb	r1, r3
 80025b8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80025bc:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80025c0:	889b      	ldrh	r3, [r3, #4]
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	2301      	movs	r3, #1
 80025c6:	9301      	str	r3, [sp, #4]
 80025c8:	2319      	movs	r3, #25
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80025d0:	f007 f833 	bl	800963a <LED_BreatheOnePixel>
				currentMode = 3;
 80025d4:	4bab      	ldr	r3, [pc, #684]	; (8002884 <main+0x1740>)
 80025d6:	2203      	movs	r2, #3
 80025d8:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80025da:	4bab      	ldr	r3, [pc, #684]	; (8002888 <main+0x1744>)
 80025dc:	2201      	movs	r2, #1
 80025de:	701a      	strb	r2, [r3, #0]
				break;
 80025e0:	e132      	b.n	8002848 <main+0x1704>
			case 5:
				BT_printf("Breathing LED (%d, %d, %d) with H: %d, S: %d...\n", UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4]);
 80025e2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80025e6:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80025ea:	881b      	ldrh	r3, [r3, #0]
 80025ec:	4619      	mov	r1, r3
 80025ee:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80025f2:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80025f6:	885b      	ldrh	r3, [r3, #2]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80025fe:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002602:	889b      	ldrh	r3, [r3, #4]
 8002604:	461c      	mov	r4, r3
 8002606:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800260a:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800260e:	88db      	ldrh	r3, [r3, #6]
 8002610:	461a      	mov	r2, r3
 8002612:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002616:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800261a:	891b      	ldrh	r3, [r3, #8]
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	9200      	str	r2, [sp, #0]
 8002620:	4623      	mov	r3, r4
 8002622:	4602      	mov	r2, r0
 8002624:	4899      	ldr	r0, [pc, #612]	; (800288c <main+0x1748>)
 8002626:	f006 f915 	bl	8008854 <BT_printf>
				LED_BreatheOnePixel(UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],1);
 800262a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800262e:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	b2d8      	uxtb	r0, r3
 8002636:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800263a:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800263e:	885b      	ldrh	r3, [r3, #2]
 8002640:	b2d9      	uxtb	r1, r3
 8002642:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002646:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800264a:	889b      	ldrh	r3, [r3, #4]
 800264c:	b2da      	uxtb	r2, r3
 800264e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002652:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002656:	88dc      	ldrh	r4, [r3, #6]
 8002658:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800265c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002660:	891b      	ldrh	r3, [r3, #8]
 8002662:	2501      	movs	r5, #1
 8002664:	9501      	str	r5, [sp, #4]
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	4623      	mov	r3, r4
 800266a:	f006 ffe6 	bl	800963a <LED_BreatheOnePixel>
				currentMode = 3;
 800266e:	4b85      	ldr	r3, [pc, #532]	; (8002884 <main+0x1740>)
 8002670:	2203      	movs	r2, #3
 8002672:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8002674:	4b84      	ldr	r3, [pc, #528]	; (8002888 <main+0x1744>)
 8002676:	2201      	movs	r2, #1
 8002678:	701a      	strb	r2, [r3, #0]
				break;
 800267a:	e0e5      	b.n	8002848 <main+0x1704>
			case 6:
				BT_printf("Breathing LED (%d, %d, %d) with H: %d, S: %d for %d time(s)...\n", UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],UART6_COMMAND_BUF[5]);
 800267c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002680:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800268c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002690:	885b      	ldrh	r3, [r3, #2]
 8002692:	461c      	mov	r4, r3
 8002694:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002698:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800269c:	889b      	ldrh	r3, [r3, #4]
 800269e:	461d      	mov	r5, r3
 80026a0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80026a4:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80026a8:	88db      	ldrh	r3, [r3, #6]
 80026aa:	461a      	mov	r2, r3
 80026ac:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80026b0:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80026b4:	891b      	ldrh	r3, [r3, #8]
 80026b6:	4619      	mov	r1, r3
 80026b8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80026bc:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80026c0:	895b      	ldrh	r3, [r3, #10]
 80026c2:	9302      	str	r3, [sp, #8]
 80026c4:	9101      	str	r1, [sp, #4]
 80026c6:	9200      	str	r2, [sp, #0]
 80026c8:	462b      	mov	r3, r5
 80026ca:	4622      	mov	r2, r4
 80026cc:	4601      	mov	r1, r0
 80026ce:	4870      	ldr	r0, [pc, #448]	; (8002890 <main+0x174c>)
 80026d0:	f006 f8c0 	bl	8008854 <BT_printf>
				LED_BreatheOnePixel(UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],UART6_COMMAND_BUF[5]);
 80026d4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80026d8:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	b2d8      	uxtb	r0, r3
 80026e0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80026e4:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80026e8:	885b      	ldrh	r3, [r3, #2]
 80026ea:	b2d9      	uxtb	r1, r3
 80026ec:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80026f0:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80026f4:	889b      	ldrh	r3, [r3, #4]
 80026f6:	b2dc      	uxtb	r4, r3
 80026f8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80026fc:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002700:	88dd      	ldrh	r5, [r3, #6]
 8002702:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002706:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800270a:	891b      	ldrh	r3, [r3, #8]
 800270c:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8002710:	f5a2 724b 	sub.w	r2, r2, #812	; 0x32c
 8002714:	8952      	ldrh	r2, [r2, #10]
 8002716:	9201      	str	r2, [sp, #4]
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	462b      	mov	r3, r5
 800271c:	4622      	mov	r2, r4
 800271e:	f006 ff8c 	bl	800963a <LED_BreatheOnePixel>
				currentMode = 3;
 8002722:	4b58      	ldr	r3, [pc, #352]	; (8002884 <main+0x1740>)
 8002724:	2203      	movs	r2, #3
 8002726:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8002728:	4b57      	ldr	r3, [pc, #348]	; (8002888 <main+0x1744>)
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]
				break;
 800272e:	e08b      	b.n	8002848 <main+0x1704>
			case 9:
				BT_printf("Breathing LEDs from (%d, %d, %d) to (%d, %d, %d) with H: %d, S: %d for %d time(s)...\n", UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],UART6_COMMAND_BUF[5],UART6_COMMAND_BUF[6],UART6_COMMAND_BUF[7],UART6_COMMAND_BUF[8]);
 8002730:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002734:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	461e      	mov	r6, r3
 800273c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002740:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002744:	885b      	ldrh	r3, [r3, #2]
 8002746:	469c      	mov	ip, r3
 8002748:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800274c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002750:	889b      	ldrh	r3, [r3, #4]
 8002752:	469e      	mov	lr, r3
 8002754:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002758:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800275c:	88db      	ldrh	r3, [r3, #6]
 800275e:	461a      	mov	r2, r3
 8002760:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002764:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002768:	891b      	ldrh	r3, [r3, #8]
 800276a:	4619      	mov	r1, r3
 800276c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002770:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002774:	895b      	ldrh	r3, [r3, #10]
 8002776:	4618      	mov	r0, r3
 8002778:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800277c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002780:	899b      	ldrh	r3, [r3, #12]
 8002782:	461c      	mov	r4, r3
 8002784:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002788:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800278c:	89db      	ldrh	r3, [r3, #14]
 800278e:	461d      	mov	r5, r3
 8002790:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002794:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002798:	8a1b      	ldrh	r3, [r3, #16]
 800279a:	9305      	str	r3, [sp, #20]
 800279c:	9504      	str	r5, [sp, #16]
 800279e:	9403      	str	r4, [sp, #12]
 80027a0:	9002      	str	r0, [sp, #8]
 80027a2:	9101      	str	r1, [sp, #4]
 80027a4:	9200      	str	r2, [sp, #0]
 80027a6:	4673      	mov	r3, lr
 80027a8:	4662      	mov	r2, ip
 80027aa:	4631      	mov	r1, r6
 80027ac:	4839      	ldr	r0, [pc, #228]	; (8002894 <main+0x1750>)
 80027ae:	f006 f851 	bl	8008854 <BT_printf>
				LED_BreatheBatch(UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],UART6_COMMAND_BUF[5],UART6_COMMAND_BUF[6],UART6_COMMAND_BUF[7],UART6_COMMAND_BUF[8]);
 80027b2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80027b6:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80027ba:	881b      	ldrh	r3, [r3, #0]
 80027bc:	b2dd      	uxtb	r5, r3
 80027be:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80027c2:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80027c6:	885b      	ldrh	r3, [r3, #2]
 80027c8:	b2de      	uxtb	r6, r3
 80027ca:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80027ce:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80027d2:	889b      	ldrh	r3, [r3, #4]
 80027d4:	fa5f fc83 	uxtb.w	ip, r3
 80027d8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80027dc:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80027e0:	88db      	ldrh	r3, [r3, #6]
 80027e2:	fa5f fe83 	uxtb.w	lr, r3
 80027e6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80027ea:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80027ee:	891b      	ldrh	r3, [r3, #8]
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	f507 724e 	add.w	r2, r7, #824	; 0x338
 80027f6:	f5a2 724b 	sub.w	r2, r2, #812	; 0x32c
 80027fa:	8952      	ldrh	r2, [r2, #10]
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	f507 714e 	add.w	r1, r7, #824	; 0x338
 8002802:	f5a1 714b 	sub.w	r1, r1, #812	; 0x32c
 8002806:	8989      	ldrh	r1, [r1, #12]
 8002808:	f507 704e 	add.w	r0, r7, #824	; 0x338
 800280c:	f5a0 704b 	sub.w	r0, r0, #812	; 0x32c
 8002810:	89c0      	ldrh	r0, [r0, #14]
 8002812:	f507 744e 	add.w	r4, r7, #824	; 0x338
 8002816:	f5a4 744b 	sub.w	r4, r4, #812	; 0x32c
 800281a:	8a24      	ldrh	r4, [r4, #16]
 800281c:	9404      	str	r4, [sp, #16]
 800281e:	9003      	str	r0, [sp, #12]
 8002820:	9102      	str	r1, [sp, #8]
 8002822:	9201      	str	r2, [sp, #4]
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	4673      	mov	r3, lr
 8002828:	4662      	mov	r2, ip
 800282a:	4631      	mov	r1, r6
 800282c:	4628      	mov	r0, r5
 800282e:	f006 ff95 	bl	800975c <LED_BreatheBatch>
				currentMode = 3;
 8002832:	4b14      	ldr	r3, [pc, #80]	; (8002884 <main+0x1740>)
 8002834:	2203      	movs	r2, #3
 8002836:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8002838:	4b13      	ldr	r3, [pc, #76]	; (8002888 <main+0x1744>)
 800283a:	2201      	movs	r2, #1
 800283c:	701a      	strb	r2, [r3, #0]
				break;
 800283e:	e003      	b.n	8002848 <main+0x1704>
			default: BT_printf("Wrong arguments!\n"); break;
 8002840:	4815      	ldr	r0, [pc, #84]	; (8002898 <main+0x1754>)
 8002842:	f006 f807 	bl	8008854 <BT_printf>
 8002846:	bf00      	nop
			}
			break;
 8002848:	f000 bc45 	b.w	80030d6 <main+0x1f92>
		case 'g':
			splitData(UART6_GetBufferPtr(), UART6_ReceivedLength(), UART6_COMMAND_BUF, &UART6_COMMAND_LEN, ' ');
 800284c:	f006 fc90 	bl	8009170 <UART6_GetBufferPtr>
 8002850:	4604      	mov	r4, r0
 8002852:	f006 fc15 	bl	8009080 <UART6_ReceivedLength>
 8002856:	4603      	mov	r3, r0
 8002858:	b2d9      	uxtb	r1, r3
 800285a:	f107 030b 	add.w	r3, r7, #11
 800285e:	f107 020c 	add.w	r2, r7, #12
 8002862:	2020      	movs	r0, #32
 8002864:	9000      	str	r0, [sp, #0]
 8002866:	4620      	mov	r0, r4
 8002868:	f006 fd22 	bl	80092b0 <splitData>
			switch(UART6_COMMAND_LEN){
 800286c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002870:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b03      	cmp	r3, #3
 8002878:	d010      	beq.n	800289c <main+0x1758>
 800287a:	2b06      	cmp	r3, #6
 800287c:	d03e      	beq.n	80028fc <main+0x17b8>
 800287e:	e09a      	b.n	80029b6 <main+0x1872>
 8002880:	0800ca28 	.word	0x0800ca28
 8002884:	2000013e 	.word	0x2000013e
 8002888:	2000013f 	.word	0x2000013f
 800288c:	0800ca48 	.word	0x0800ca48
 8002890:	0800ca7c 	.word	0x0800ca7c
 8002894:	0800cabc 	.word	0x0800cabc
 8002898:	0800cc7c 	.word	0x0800cc7c
			case 3:
				BT_printf("Gradient LED (%d, %d, %d)...\n", UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2]);
 800289c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80028a0:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	4619      	mov	r1, r3
 80028a8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80028ac:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80028b0:	885b      	ldrh	r3, [r3, #2]
 80028b2:	461a      	mov	r2, r3
 80028b4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80028b8:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80028bc:	889b      	ldrh	r3, [r3, #4]
 80028be:	48c6      	ldr	r0, [pc, #792]	; (8002bd8 <main+0x1a94>)
 80028c0:	f005 ffc8 	bl	8008854 <BT_printf>
				LED_GradientOnePixel(UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2]);
 80028c4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80028c8:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	b2d8      	uxtb	r0, r3
 80028d0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80028d4:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80028d8:	885b      	ldrh	r3, [r3, #2]
 80028da:	b2d9      	uxtb	r1, r3
 80028dc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80028e0:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80028e4:	889b      	ldrh	r3, [r3, #4]
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	461a      	mov	r2, r3
 80028ea:	f007 f81b 	bl	8009924 <LED_GradientOnePixel>
				currentMode = 4;
 80028ee:	4bbb      	ldr	r3, [pc, #748]	; (8002bdc <main+0x1a98>)
 80028f0:	2204      	movs	r2, #4
 80028f2:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80028f4:	4bba      	ldr	r3, [pc, #744]	; (8002be0 <main+0x1a9c>)
 80028f6:	2201      	movs	r2, #1
 80028f8:	701a      	strb	r2, [r3, #0]
				break;
 80028fa:	e060      	b.n	80029be <main+0x187a>
			case 6:
				BT_printf("Gradient LEDs from (%d, %d, %d) to (%d, %d, %d)...\n", UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],UART6_COMMAND_BUF[5]);
 80028fc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002900:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002904:	881b      	ldrh	r3, [r3, #0]
 8002906:	4618      	mov	r0, r3
 8002908:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800290c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002910:	885b      	ldrh	r3, [r3, #2]
 8002912:	461c      	mov	r4, r3
 8002914:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002918:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800291c:	889b      	ldrh	r3, [r3, #4]
 800291e:	461d      	mov	r5, r3
 8002920:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002924:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002928:	88db      	ldrh	r3, [r3, #6]
 800292a:	461a      	mov	r2, r3
 800292c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002930:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002934:	891b      	ldrh	r3, [r3, #8]
 8002936:	4619      	mov	r1, r3
 8002938:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800293c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002940:	895b      	ldrh	r3, [r3, #10]
 8002942:	9302      	str	r3, [sp, #8]
 8002944:	9101      	str	r1, [sp, #4]
 8002946:	9200      	str	r2, [sp, #0]
 8002948:	462b      	mov	r3, r5
 800294a:	4622      	mov	r2, r4
 800294c:	4601      	mov	r1, r0
 800294e:	48a5      	ldr	r0, [pc, #660]	; (8002be4 <main+0x1aa0>)
 8002950:	f005 ff80 	bl	8008854 <BT_printf>
				LED_GradientBatch(UART6_COMMAND_BUF[0],UART6_COMMAND_BUF[1],UART6_COMMAND_BUF[2],UART6_COMMAND_BUF[3],UART6_COMMAND_BUF[4],UART6_COMMAND_BUF[5]);
 8002954:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002958:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	b2d8      	uxtb	r0, r3
 8002960:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002964:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002968:	885b      	ldrh	r3, [r3, #2]
 800296a:	b2d9      	uxtb	r1, r3
 800296c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002970:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002974:	889b      	ldrh	r3, [r3, #4]
 8002976:	b2dc      	uxtb	r4, r3
 8002978:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800297c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002980:	88db      	ldrh	r3, [r3, #6]
 8002982:	b2dd      	uxtb	r5, r3
 8002984:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002988:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 800298c:	891b      	ldrh	r3, [r3, #8]
 800298e:	b2db      	uxtb	r3, r3
 8002990:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8002994:	f5a2 724b 	sub.w	r2, r2, #812	; 0x32c
 8002998:	8952      	ldrh	r2, [r2, #10]
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	9201      	str	r2, [sp, #4]
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	462b      	mov	r3, r5
 80029a2:	4622      	mov	r2, r4
 80029a4:	f006 fffe 	bl	80099a4 <LED_GradientBatch>
				currentMode = 4;
 80029a8:	4b8c      	ldr	r3, [pc, #560]	; (8002bdc <main+0x1a98>)
 80029aa:	2204      	movs	r2, #4
 80029ac:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 80029ae:	4b8c      	ldr	r3, [pc, #560]	; (8002be0 <main+0x1a9c>)
 80029b0:	2201      	movs	r2, #1
 80029b2:	701a      	strb	r2, [r3, #0]
				break;
 80029b4:	e003      	b.n	80029be <main+0x187a>
			default: BT_printf("Wrong arguments!\n"); break;
 80029b6:	488c      	ldr	r0, [pc, #560]	; (8002be8 <main+0x1aa4>)
 80029b8:	f005 ff4c 	bl	8008854 <BT_printf>
 80029bc:	bf00      	nop
			}
			break;
 80029be:	e38a      	b.n	80030d6 <main+0x1f92>
		case 'n':
			splitData(UART6_GetBufferPtr(), UART6_ReceivedLength(), UART6_COMMAND_BUF, &UART6_COMMAND_LEN, ' ');
 80029c0:	f006 fbd6 	bl	8009170 <UART6_GetBufferPtr>
 80029c4:	4604      	mov	r4, r0
 80029c6:	f006 fb5b 	bl	8009080 <UART6_ReceivedLength>
 80029ca:	4603      	mov	r3, r0
 80029cc:	b2d9      	uxtb	r1, r3
 80029ce:	f107 030b 	add.w	r3, r7, #11
 80029d2:	f107 020c 	add.w	r2, r7, #12
 80029d6:	2020      	movs	r0, #32
 80029d8:	9000      	str	r0, [sp, #0]
 80029da:	4620      	mov	r0, r4
 80029dc:	f006 fc68 	bl	80092b0 <splitData>
			LED_ResetAll();
 80029e0:	f008 fbee 	bl	800b1c0 <LED_ResetAll>
			switch(UART6_COMMAND_LEN){
 80029e4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80029e8:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b03      	cmp	r3, #3
 80029f0:	d133      	bne.n	8002a5a <main+0x1916>
			case 3:
				BT_printf("Presenting number %d at #%d face, #%d layer\n", UART6_COMMAND_BUF[0], UART6_COMMAND_BUF[1], UART6_COMMAND_BUF[2]);
 80029f2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80029f6:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	4619      	mov	r1, r3
 80029fe:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a02:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002a06:	885b      	ldrh	r3, [r3, #2]
 8002a08:	461a      	mov	r2, r3
 8002a0a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a0e:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002a12:	889b      	ldrh	r3, [r3, #4]
 8002a14:	4875      	ldr	r0, [pc, #468]	; (8002bec <main+0x1aa8>)
 8002a16:	f005 ff1d 	bl	8008854 <BT_printf>
				LED_Anim_ShowNumber(UART6_COMMAND_BUF[0], UART6_COMMAND_BUF[1], UART6_COMMAND_BUF[2], COLOR_WHITE);
 8002a1a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a1e:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002a22:	881b      	ldrh	r3, [r3, #0]
 8002a24:	b2d8      	uxtb	r0, r3
 8002a26:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a2a:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002a2e:	885b      	ldrh	r3, [r3, #2]
 8002a30:	b2d9      	uxtb	r1, r3
 8002a32:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a36:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002a3a:	889b      	ldrh	r3, [r3, #4]
 8002a3c:	b2da      	uxtb	r2, r3
 8002a3e:	23ff      	movs	r3, #255	; 0xff
 8002a40:	9301      	str	r3, [sp, #4]
 8002a42:	23ff      	movs	r3, #255	; 0xff
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	23ff      	movs	r3, #255	; 0xff
 8002a48:	f007 ff5a 	bl	800a900 <LED_Anim_ShowNumber>
				currentMode = 5;
 8002a4c:	4b63      	ldr	r3, [pc, #396]	; (8002bdc <main+0x1a98>)
 8002a4e:	2205      	movs	r2, #5
 8002a50:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 8002a52:	4b63      	ldr	r3, [pc, #396]	; (8002be0 <main+0x1a9c>)
 8002a54:	2201      	movs	r2, #1
 8002a56:	701a      	strb	r2, [r3, #0]
				break;
 8002a58:	e003      	b.n	8002a62 <main+0x191e>
			default: BT_printf("Wrong arguments!\n"); break;
 8002a5a:	4863      	ldr	r0, [pc, #396]	; (8002be8 <main+0x1aa4>)
 8002a5c:	f005 fefa 	bl	8008854 <BT_printf>
 8002a60:	bf00      	nop
			}
			break;
 8002a62:	e338      	b.n	80030d6 <main+0x1f92>
		case 'W':
			LED_ResetAll();
 8002a64:	f008 fbac 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[1]<5) BT_printf("Moving to (%d, %d, %d)\n",dotPos[0],++dotPos[1],dotPos[2]);
 8002a68:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a6c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002a70:	785b      	ldrb	r3, [r3, #1]
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d820      	bhi.n	8002ab8 <main+0x1974>
 8002a76:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a7a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	4619      	mov	r1, r3
 8002a82:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a86:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002a8a:	785b      	ldrb	r3, [r3, #1]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	b2da      	uxtb	r2, r3
 8002a90:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a94:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002a98:	705a      	strb	r2, [r3, #1]
 8002a9a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002a9e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002aa2:	785b      	ldrb	r3, [r3, #1]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002aaa:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002aae:	789b      	ldrb	r3, [r3, #2]
 8002ab0:	484f      	ldr	r0, [pc, #316]	; (8002bf0 <main+0x1aac>)
 8002ab2:	f005 fecf 	bl	8008854 <BT_printf>
 8002ab6:	e002      	b.n	8002abe <main+0x197a>
			else BT_printf("Y coordinate reached boundary!\n");
 8002ab8:	484e      	ldr	r0, [pc, #312]	; (8002bf4 <main+0x1ab0>)
 8002aba:	f005 fecb 	bl	8008854 <BT_printf>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8002abe:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002ac2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002ac6:	7818      	ldrb	r0, [r3, #0]
 8002ac8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002acc:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002ad0:	7859      	ldrb	r1, [r3, #1]
 8002ad2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002ad6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002ada:	789c      	ldrb	r4, [r3, #2]
 8002adc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002ae0:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002ae4:	781d      	ldrb	r5, [r3, #0]
 8002ae6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002aea:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002aee:	785b      	ldrb	r3, [r3, #1]
 8002af0:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8002af4:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8002af8:	7892      	ldrb	r2, [r2, #2]
 8002afa:	9201      	str	r2, [sp, #4]
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	462b      	mov	r3, r5
 8002b00:	4622      	mov	r2, r4
 8002b02:	f008 f88d 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8002b06:	f007 ff85 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8002b10:	4b32      	ldr	r3, [pc, #200]	; (8002bdc <main+0x1a98>)
 8002b12:	2206      	movs	r2, #6
 8002b14:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8002b16:	4b32      	ldr	r3, [pc, #200]	; (8002be0 <main+0x1a9c>)
 8002b18:	2201      	movs	r2, #1
 8002b1a:	701a      	strb	r2, [r3, #0]
			break;
 8002b1c:	e2db      	b.n	80030d6 <main+0x1f92>
		case 'S':
			LED_ResetAll();
 8002b1e:	f008 fb4f 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[1]>1) BT_printf("Moving to (%d, %d, %d)\n",dotPos[0],--dotPos[1],dotPos[2]);
 8002b22:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b26:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b2a:	785b      	ldrb	r3, [r3, #1]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d920      	bls.n	8002b72 <main+0x1a2e>
 8002b30:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b34:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b40:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b44:	785b      	ldrb	r3, [r3, #1]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b4e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b52:	705a      	strb	r2, [r3, #1]
 8002b54:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b58:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b5c:	785b      	ldrb	r3, [r3, #1]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b64:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b68:	789b      	ldrb	r3, [r3, #2]
 8002b6a:	4821      	ldr	r0, [pc, #132]	; (8002bf0 <main+0x1aac>)
 8002b6c:	f005 fe72 	bl	8008854 <BT_printf>
 8002b70:	e002      	b.n	8002b78 <main+0x1a34>
			else BT_printf("Y coordinate reached boundary!\n");
 8002b72:	4820      	ldr	r0, [pc, #128]	; (8002bf4 <main+0x1ab0>)
 8002b74:	f005 fe6e 	bl	8008854 <BT_printf>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8002b78:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b7c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b80:	7818      	ldrb	r0, [r3, #0]
 8002b82:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b86:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b8a:	7859      	ldrb	r1, [r3, #1]
 8002b8c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b90:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002b94:	789c      	ldrb	r4, [r3, #2]
 8002b96:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002b9a:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002b9e:	781d      	ldrb	r5, [r3, #0]
 8002ba0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002ba4:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002ba8:	785b      	ldrb	r3, [r3, #1]
 8002baa:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8002bae:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8002bb2:	7892      	ldrb	r2, [r2, #2]
 8002bb4:	9201      	str	r2, [sp, #4]
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	462b      	mov	r3, r5
 8002bba:	4622      	mov	r2, r4
 8002bbc:	f008 f830 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8002bc0:	f007 ff28 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8002bca:	4b04      	ldr	r3, [pc, #16]	; (8002bdc <main+0x1a98>)
 8002bcc:	2206      	movs	r2, #6
 8002bce:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8002bd0:	4b03      	ldr	r3, [pc, #12]	; (8002be0 <main+0x1a9c>)
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	701a      	strb	r2, [r3, #0]
			break;
 8002bd6:	e27e      	b.n	80030d6 <main+0x1f92>
 8002bd8:	0800cb14 	.word	0x0800cb14
 8002bdc:	2000013e 	.word	0x2000013e
 8002be0:	2000013f 	.word	0x2000013f
 8002be4:	0800cb34 	.word	0x0800cb34
 8002be8:	0800cc7c 	.word	0x0800cc7c
 8002bec:	0800cb68 	.word	0x0800cb68
 8002bf0:	0800cb98 	.word	0x0800cb98
 8002bf4:	0800cca8 	.word	0x0800cca8
		case 'A':
			LED_ResetAll();
 8002bf8:	f008 fae2 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[0]>1) BT_printf("Moving to (%d, %d, %d)\n",--dotPos[0],dotPos[1],dotPos[2]);
 8002bfc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c00:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d920      	bls.n	8002c4c <main+0x1b08>
 8002c0a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c0e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	3b01      	subs	r3, #1
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c1c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c20:	701a      	strb	r2, [r3, #0]
 8002c22:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c26:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c32:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c36:	785b      	ldrb	r3, [r3, #1]
 8002c38:	461a      	mov	r2, r3
 8002c3a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c3e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c42:	789b      	ldrb	r3, [r3, #2]
 8002c44:	48bd      	ldr	r0, [pc, #756]	; (8002f3c <main+0x1df8>)
 8002c46:	f005 fe05 	bl	8008854 <BT_printf>
 8002c4a:	e002      	b.n	8002c52 <main+0x1b0e>
			else BT_printf("X coordinate reached boundary!\n");
 8002c4c:	48bc      	ldr	r0, [pc, #752]	; (8002f40 <main+0x1dfc>)
 8002c4e:	f005 fe01 	bl	8008854 <BT_printf>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8002c52:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c56:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c5a:	7818      	ldrb	r0, [r3, #0]
 8002c5c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c60:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c64:	7859      	ldrb	r1, [r3, #1]
 8002c66:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c6a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002c6e:	789c      	ldrb	r4, [r3, #2]
 8002c70:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c74:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002c78:	781d      	ldrb	r5, [r3, #0]
 8002c7a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002c7e:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002c82:	785b      	ldrb	r3, [r3, #1]
 8002c84:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8002c88:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8002c8c:	7892      	ldrb	r2, [r2, #2]
 8002c8e:	9201      	str	r2, [sp, #4]
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	462b      	mov	r3, r5
 8002c94:	4622      	mov	r2, r4
 8002c96:	f007 ffc3 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8002c9a:	f007 febb 	bl	800aa14 <LED_Update>
			currentMode = 6;
 8002c9e:	4ba9      	ldr	r3, [pc, #676]	; (8002f44 <main+0x1e00>)
 8002ca0:	2206      	movs	r2, #6
 8002ca2:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8002ca4:	4ba8      	ldr	r3, [pc, #672]	; (8002f48 <main+0x1e04>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	701a      	strb	r2, [r3, #0]
			break;
 8002caa:	e214      	b.n	80030d6 <main+0x1f92>
		case 'D':
			LED_ResetAll();
 8002cac:	f008 fa88 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[0]<5) BT_printf("Moving to (%d, %d, %d)\n",++dotPos[0],dotPos[1],dotPos[2]);
 8002cb0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002cb4:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b04      	cmp	r3, #4
 8002cbc:	d820      	bhi.n	8002d00 <main+0x1bbc>
 8002cbe:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002cc2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002cd0:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002cd4:	701a      	strb	r2, [r3, #0]
 8002cd6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002cda:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002ce6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002cea:	785b      	ldrb	r3, [r3, #1]
 8002cec:	461a      	mov	r2, r3
 8002cee:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002cf2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002cf6:	789b      	ldrb	r3, [r3, #2]
 8002cf8:	4890      	ldr	r0, [pc, #576]	; (8002f3c <main+0x1df8>)
 8002cfa:	f005 fdab 	bl	8008854 <BT_printf>
 8002cfe:	e002      	b.n	8002d06 <main+0x1bc2>
			else BT_printf("X coordinate reached boundary!\n");
 8002d00:	488f      	ldr	r0, [pc, #572]	; (8002f40 <main+0x1dfc>)
 8002d02:	f005 fda7 	bl	8008854 <BT_printf>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8002d06:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d0a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002d0e:	7818      	ldrb	r0, [r3, #0]
 8002d10:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d14:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002d18:	7859      	ldrb	r1, [r3, #1]
 8002d1a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d1e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002d22:	789c      	ldrb	r4, [r3, #2]
 8002d24:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d28:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002d2c:	781d      	ldrb	r5, [r3, #0]
 8002d2e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d32:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002d36:	785b      	ldrb	r3, [r3, #1]
 8002d38:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8002d3c:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8002d40:	7892      	ldrb	r2, [r2, #2]
 8002d42:	9201      	str	r2, [sp, #4]
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	462b      	mov	r3, r5
 8002d48:	4622      	mov	r2, r4
 8002d4a:	f007 ff69 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8002d4e:	f007 fe61 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8002d52:	2301      	movs	r3, #1
 8002d54:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8002d58:	4b7a      	ldr	r3, [pc, #488]	; (8002f44 <main+0x1e00>)
 8002d5a:	2206      	movs	r2, #6
 8002d5c:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8002d5e:	4b7a      	ldr	r3, [pc, #488]	; (8002f48 <main+0x1e04>)
 8002d60:	2201      	movs	r2, #1
 8002d62:	701a      	strb	r2, [r3, #0]
			break;
 8002d64:	e1b7      	b.n	80030d6 <main+0x1f92>
		case 'Q':
			LED_ResetAll();
 8002d66:	f008 fa2b 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[2]<5) BT_printf("Moving to (%d, %d, %d)\n",dotPos[0],dotPos[1],++dotPos[2]);
 8002d6a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d6e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002d72:	789b      	ldrb	r3, [r3, #2]
 8002d74:	2b04      	cmp	r3, #4
 8002d76:	d821      	bhi.n	8002dbc <main+0x1c78>
 8002d78:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d7c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	4619      	mov	r1, r3
 8002d84:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d88:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002d8c:	785b      	ldrb	r3, [r3, #1]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002d94:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002d98:	789b      	ldrb	r3, [r3, #2]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002da2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002da6:	709a      	strb	r2, [r3, #2]
 8002da8:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002dac:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002db0:	789b      	ldrb	r3, [r3, #2]
 8002db2:	4602      	mov	r2, r0
 8002db4:	4861      	ldr	r0, [pc, #388]	; (8002f3c <main+0x1df8>)
 8002db6:	f005 fd4d 	bl	8008854 <BT_printf>
 8002dba:	e002      	b.n	8002dc2 <main+0x1c7e>
			else BT_printf("Z coordinate reached boundary!\n");
 8002dbc:	4863      	ldr	r0, [pc, #396]	; (8002f4c <main+0x1e08>)
 8002dbe:	f005 fd49 	bl	8008854 <BT_printf>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8002dc2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002dc6:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002dca:	7818      	ldrb	r0, [r3, #0]
 8002dcc:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002dd0:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002dd4:	7859      	ldrb	r1, [r3, #1]
 8002dd6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002dda:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002dde:	789c      	ldrb	r4, [r3, #2]
 8002de0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002de4:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002de8:	781d      	ldrb	r5, [r3, #0]
 8002dea:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002dee:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002df2:	785b      	ldrb	r3, [r3, #1]
 8002df4:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8002df8:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8002dfc:	7892      	ldrb	r2, [r2, #2]
 8002dfe:	9201      	str	r2, [sp, #4]
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	462b      	mov	r3, r5
 8002e04:	4622      	mov	r2, r4
 8002e06:	f007 ff0b 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8002e0a:	f007 fe03 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8002e14:	4b4b      	ldr	r3, [pc, #300]	; (8002f44 <main+0x1e00>)
 8002e16:	2206      	movs	r2, #6
 8002e18:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8002e1a:	4b4b      	ldr	r3, [pc, #300]	; (8002f48 <main+0x1e04>)
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	701a      	strb	r2, [r3, #0]
			break;
 8002e20:	e159      	b.n	80030d6 <main+0x1f92>
		case 'E':
			LED_ResetAll();
 8002e22:	f008 f9cd 	bl	800b1c0 <LED_ResetAll>
			if(dotPos[2]>1) BT_printf("Moving to (%d, %d, %d)\n",dotPos[0],dotPos[1],--dotPos[2]);
 8002e26:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e2a:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e2e:	789b      	ldrb	r3, [r3, #2]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d921      	bls.n	8002e78 <main+0x1d34>
 8002e34:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e38:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e44:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e48:	785b      	ldrb	r3, [r3, #1]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e50:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e54:	789b      	ldrb	r3, [r3, #2]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e5e:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e62:	709a      	strb	r2, [r3, #2]
 8002e64:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e68:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e6c:	789b      	ldrb	r3, [r3, #2]
 8002e6e:	4602      	mov	r2, r0
 8002e70:	4832      	ldr	r0, [pc, #200]	; (8002f3c <main+0x1df8>)
 8002e72:	f005 fcef 	bl	8008854 <BT_printf>
 8002e76:	e002      	b.n	8002e7e <main+0x1d3a>
			else BT_printf("Z coordinate reached boundary!\n");
 8002e78:	4834      	ldr	r0, [pc, #208]	; (8002f4c <main+0x1e08>)
 8002e7a:	f005 fceb 	bl	8008854 <BT_printf>
			LED_SetColor(dotPos[0],dotPos[1],dotPos[2],dotRGB[0],dotRGB[1],dotRGB[2]);
 8002e7e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e82:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e86:	7818      	ldrb	r0, [r3, #0]
 8002e88:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e8c:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e90:	7859      	ldrb	r1, [r3, #1]
 8002e92:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002e96:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 8002e9a:	789c      	ldrb	r4, [r3, #2]
 8002e9c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002ea0:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002ea4:	781d      	ldrb	r5, [r3, #0]
 8002ea6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002eaa:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8002eae:	785b      	ldrb	r3, [r3, #1]
 8002eb0:	f507 724e 	add.w	r2, r7, #824	; 0x338
 8002eb4:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 8002eb8:	7892      	ldrb	r2, [r2, #2]
 8002eba:	9201      	str	r2, [sp, #4]
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	462b      	mov	r3, r5
 8002ec0:	4622      	mov	r2, r4
 8002ec2:	f007 fead 	bl	800ac20 <LED_SetColor>
			LED_Update();
 8002ec6:	f007 fda5 	bl	800aa14 <LED_Update>
			dotShown = 1;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	f887 3335 	strb.w	r3, [r7, #821]	; 0x335
			currentMode = 6;
 8002ed0:	4b1c      	ldr	r3, [pc, #112]	; (8002f44 <main+0x1e00>)
 8002ed2:	2206      	movs	r2, #6
 8002ed4:	701a      	strb	r2, [r3, #0]
			modeChanged = 1;
 8002ed6:	4b1c      	ldr	r3, [pc, #112]	; (8002f48 <main+0x1e04>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	701a      	strb	r2, [r3, #0]
			break;
 8002edc:	e0fb      	b.n	80030d6 <main+0x1f92>
		case 'l':
			splitData(UART6_GetBufferPtr(), UART6_ReceivedLength(), UART6_COMMAND_BUF, &UART6_COMMAND_LEN, ' ');
 8002ede:	f006 f947 	bl	8009170 <UART6_GetBufferPtr>
 8002ee2:	4604      	mov	r4, r0
 8002ee4:	f006 f8cc 	bl	8009080 <UART6_ReceivedLength>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	b2d9      	uxtb	r1, r3
 8002eec:	f107 030b 	add.w	r3, r7, #11
 8002ef0:	f107 020c 	add.w	r2, r7, #12
 8002ef4:	2020      	movs	r0, #32
 8002ef6:	9000      	str	r0, [sp, #0]
 8002ef8:	4620      	mov	r0, r4
 8002efa:	f006 f9d9 	bl	80092b0 <splitData>
			if(UART6_COMMAND_LEN==1){
 8002efe:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002f02:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d112      	bne.n	8002f32 <main+0x1dee>
				BT_printf("LED brightness has been set to %d %%\n",UART6_COMMAND_BUF[0]);
 8002f0c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002f10:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	4619      	mov	r1, r3
 8002f18:	480d      	ldr	r0, [pc, #52]	; (8002f50 <main+0x1e0c>)
 8002f1a:	f005 fc9b 	bl	8008854 <BT_printf>
				LED_SetBrightness(UART6_COMMAND_BUF[0]);
 8002f1e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002f22:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002f26:	881b      	ldrh	r3, [r3, #0]
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f008 f924 	bl	800b178 <LED_SetBrightness>
			} else BT_printf("Wrong arguments!\n");
			break;
 8002f30:	e0d1      	b.n	80030d6 <main+0x1f92>
			} else BT_printf("Wrong arguments!\n");
 8002f32:	4808      	ldr	r0, [pc, #32]	; (8002f54 <main+0x1e10>)
 8002f34:	f005 fc8e 	bl	8008854 <BT_printf>
			break;
 8002f38:	e0cd      	b.n	80030d6 <main+0x1f92>
 8002f3a:	bf00      	nop
 8002f3c:	0800cb98 	.word	0x0800cb98
 8002f40:	0800ccc8 	.word	0x0800ccc8
 8002f44:	2000013e 	.word	0x2000013e
 8002f48:	2000013f 	.word	0x2000013f
 8002f4c:	0800cce8 	.word	0x0800cce8
 8002f50:	0800cc10 	.word	0x0800cc10
 8002f54:	0800cc7c 	.word	0x0800cc7c
		case 'p':
			splitData(UART6_GetBufferPtr(), UART6_ReceivedLength(), UART6_COMMAND_BUF, &UART6_COMMAND_LEN, ' ');
 8002f58:	f006 f90a 	bl	8009170 <UART6_GetBufferPtr>
 8002f5c:	4604      	mov	r4, r0
 8002f5e:	f006 f88f 	bl	8009080 <UART6_ReceivedLength>
 8002f62:	4603      	mov	r3, r0
 8002f64:	b2d9      	uxtb	r1, r3
 8002f66:	f107 030b 	add.w	r3, r7, #11
 8002f6a:	f107 020c 	add.w	r2, r7, #12
 8002f6e:	2020      	movs	r0, #32
 8002f70:	9000      	str	r0, [sp, #0]
 8002f72:	4620      	mov	r0, r4
 8002f74:	f006 f99c 	bl	80092b0 <splitData>
			if(UART6_COMMAND_LEN==1||UART6_COMMAND_LEN==2){
 8002f78:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002f7c:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d006      	beq.n	8002f94 <main+0x1e50>
 8002f86:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002f8a:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d17d      	bne.n	8003090 <main+0x1f4c>
				uint8_t times = UART6_COMMAND_LEN==2?UART6_COMMAND_BUF[1]:DEFAULT_ANIM_TIMES;
 8002f94:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002f98:	f2a3 332d 	subw	r3, r3, #813	; 0x32d
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d106      	bne.n	8002fb0 <main+0x1e6c>
 8002fa2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002fa6:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002faa:	885b      	ldrh	r3, [r3, #2]
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	e000      	b.n	8002fb2 <main+0x1e6e>
 8002fb0:	2305      	movs	r3, #5
 8002fb2:	f887 3331 	strb.w	r3, [r7, #817]	; 0x331
				BT_printf("Presenting #%d anim for %d times..\n",UART6_COMMAND_BUF[0],times);
 8002fb6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002fba:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002fbe:	881b      	ldrh	r3, [r3, #0]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	484e      	ldr	r0, [pc, #312]	; (8003104 <main+0x1fc0>)
 8002fca:	f005 fc43 	bl	8008854 <BT_printf>
				OLED_printf(0,25,BIG_FONT,"Mode: Anim");
 8002fce:	4b4e      	ldr	r3, [pc, #312]	; (8003108 <main+0x1fc4>)
 8002fd0:	2210      	movs	r2, #16
 8002fd2:	2119      	movs	r1, #25
 8002fd4:	2000      	movs	r0, #0
 8002fd6:	f005 feb3 	bl	8008d40 <OLED_printf>
				switch(UART6_COMMAND_BUF[0]){
 8002fda:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8002fde:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8002fe2:	881b      	ldrh	r3, [r3, #0]
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	2b07      	cmp	r3, #7
 8002fe8:	d842      	bhi.n	8003070 <main+0x1f2c>
 8002fea:	a201      	add	r2, pc, #4	; (adr r2, 8002ff0 <main+0x1eac>)
 8002fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff0:	08003011 	.word	0x08003011
 8002ff4:	0800301d 	.word	0x0800301d
 8002ff8:	08003029 	.word	0x08003029
 8002ffc:	08003035 	.word	0x08003035
 8003000:	08003041 	.word	0x08003041
 8003004:	0800304d 	.word	0x0800304d
 8003008:	08003059 	.word	0x08003059
 800300c:	08003065 	.word	0x08003065
				case 1:
					LED_Anim_GradientLayer(times);
 8003010:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 8003014:	4618      	mov	r0, r3
 8003016:	f006 fd45 	bl	8009aa4 <LED_Anim_GradientLayer>
					break;
 800301a:	e02d      	b.n	8003078 <main+0x1f34>
				case 2:
					LED_Anim_FlashLayer(times);
 800301c:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 8003020:	4618      	mov	r0, r3
 8003022:	f006 fe87 	bl	8009d34 <LED_Anim_FlashLayer>
					break;
 8003026:	e027      	b.n	8003078 <main+0x1f34>
				case 3:
					LED_Anim_Heart(times);
 8003028:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 800302c:	4618      	mov	r0, r3
 800302e:	f006 ff1d 	bl	8009e6c <LED_Anim_Heart>
					break;
 8003032:	e021      	b.n	8003078 <main+0x1f34>
				case 4:
					LED_Anim_Rain(times);
 8003034:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 8003038:	4618      	mov	r0, r3
 800303a:	f007 f81f 	bl	800a07c <LED_Anim_Rain>
					break;
 800303e:	e01b      	b.n	8003078 <main+0x1f34>
				case 5:
					LED_Anim_CycleOnOff(times);
 8003040:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 8003044:	4618      	mov	r0, r3
 8003046:	f007 f87d 	bl	800a144 <LED_Anim_CycleOnOff>
					break;
 800304a:	e015      	b.n	8003078 <main+0x1f34>
				case 6:
					LED_Anim_RainbowWave(times);
 800304c:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 8003050:	4618      	mov	r0, r3
 8003052:	f007 f8c5 	bl	800a1e0 <LED_Anim_RainbowWave>
					break;
 8003056:	e00f      	b.n	8003078 <main+0x1f34>
				case 7:
					LED_Anim_Countdown(times);
 8003058:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 800305c:	4618      	mov	r0, r3
 800305e:	f007 fbd5 	bl	800a80c <LED_Anim_Countdown>
					break;
 8003062:	e009      	b.n	8003078 <main+0x1f34>
				case 8:
					LED_Anim_Snake(times);
 8003064:	f897 3331 	ldrb.w	r3, [r7, #817]	; 0x331
 8003068:	4618      	mov	r0, r3
 800306a:	f007 f9a3 	bl	800a3b4 <LED_Anim_Snake>
					break;
 800306e:	e003      	b.n	8003078 <main+0x1f34>
				default: BT_printf("Wrong arguments!\n"); break;
 8003070:	4826      	ldr	r0, [pc, #152]	; (800310c <main+0x1fc8>)
 8003072:	f005 fbef 	bl	8008854 <BT_printf>
 8003076:	bf00      	nop
				}
				currentMode = 0;
 8003078:	4b25      	ldr	r3, [pc, #148]	; (8003110 <main+0x1fcc>)
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]
				modeChanged = 1;
 800307e:	4b25      	ldr	r3, [pc, #148]	; (8003114 <main+0x1fd0>)
 8003080:	2201      	movs	r2, #1
 8003082:	701a      	strb	r2, [r3, #0]
				LED_ResetAll();
 8003084:	f008 f89c 	bl	800b1c0 <LED_ResetAll>
				LED_Update();
 8003088:	f007 fcc4 	bl	800aa14 <LED_Update>
			if(UART6_COMMAND_LEN==1||UART6_COMMAND_LEN==2){
 800308c:	bf00      	nop
			}
			else BT_printf("Wrong arguments!\n");
			break;
 800308e:	e022      	b.n	80030d6 <main+0x1f92>
			else BT_printf("Wrong arguments!\n");
 8003090:	481e      	ldr	r0, [pc, #120]	; (800310c <main+0x1fc8>)
 8003092:	f005 fbdf 	bl	8008854 <BT_printf>
			break;
 8003096:	e01e      	b.n	80030d6 <main+0x1f92>

		default:
			BT_printf("UART6 Received: ");
 8003098:	481f      	ldr	r0, [pc, #124]	; (8003118 <main+0x1fd4>)
 800309a:	f005 fbdb 	bl	8008854 <BT_printf>
			for(uint8_t i=0;i<UART6_ReceivedLength();i++) {
 800309e:	2300      	movs	r3, #0
 80030a0:	f887 3333 	strb.w	r3, [r7, #819]	; 0x333
 80030a4:	e00e      	b.n	80030c4 <main+0x1f80>
				BT_printf("%c",UART6_Read(i));
 80030a6:	f897 3333 	ldrb.w	r3, [r7, #819]	; 0x333
 80030aa:	4618      	mov	r0, r3
 80030ac:	f006 f838 	bl	8009120 <UART6_Read>
 80030b0:	4603      	mov	r3, r0
 80030b2:	4619      	mov	r1, r3
 80030b4:	4819      	ldr	r0, [pc, #100]	; (800311c <main+0x1fd8>)
 80030b6:	f005 fbcd 	bl	8008854 <BT_printf>
			for(uint8_t i=0;i<UART6_ReceivedLength();i++) {
 80030ba:	f897 3333 	ldrb.w	r3, [r7, #819]	; 0x333
 80030be:	3301      	adds	r3, #1
 80030c0:	f887 3333 	strb.w	r3, [r7, #819]	; 0x333
 80030c4:	f897 3333 	ldrb.w	r3, [r7, #819]	; 0x333
 80030c8:	b29c      	uxth	r4, r3
 80030ca:	f005 ffd9 	bl	8009080 <UART6_ReceivedLength>
 80030ce:	4603      	mov	r3, r0
 80030d0:	429c      	cmp	r4, r3
 80030d2:	d3e8      	bcc.n	80030a6 <main+0x1f62>
			}
			break;
 80030d4:	bf00      	nop
		}
	  	UART6_Clear();
 80030d6:	f005 ffb9 	bl	800904c <UART6_Clear>
	}
	if(btStateChanged){
 80030da:	4b11      	ldr	r3, [pc, #68]	; (8003120 <main+0x1fdc>)
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	f43e a8a9 	beq.w	8001236 <main+0xf2>
		if(btConnected) printf("Bluetooth connected.\n");
 80030e4:	4b0f      	ldr	r3, [pc, #60]	; (8003124 <main+0x1fe0>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <main+0x1fb0>
 80030ec:	480e      	ldr	r0, [pc, #56]	; (8003128 <main+0x1fe4>)
 80030ee:	f008 f991 	bl	800b414 <puts>
 80030f2:	e002      	b.n	80030fa <main+0x1fb6>
		else printf("Bluetooth disconnected.\n");
 80030f4:	480d      	ldr	r0, [pc, #52]	; (800312c <main+0x1fe8>)
 80030f6:	f008 f98d 	bl	800b414 <puts>
		btStateChanged = 0;
 80030fa:	4b09      	ldr	r3, [pc, #36]	; (8003120 <main+0x1fdc>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	701a      	strb	r2, [r3, #0]
	if(modeChanged){
 8003100:	f7fe b899 	b.w	8001236 <main+0xf2>
 8003104:	0800cc38 	.word	0x0800cc38
 8003108:	0800cc5c 	.word	0x0800cc5c
 800310c:	0800cc7c 	.word	0x0800cc7c
 8003110:	2000013e 	.word	0x2000013e
 8003114:	2000013f 	.word	0x2000013f
 8003118:	0800cd08 	.word	0x0800cd08
 800311c:	0800cd1c 	.word	0x0800cd1c
 8003120:	20000139 	.word	0x20000139
 8003124:	20000138 	.word	0x20000138
 8003128:	0800cd20 	.word	0x0800cd20
 800312c:	0800cd38 	.word	0x0800cd38

08003130 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b094      	sub	sp, #80	; 0x50
 8003134:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003136:	f107 0320 	add.w	r3, r7, #32
 800313a:	2230      	movs	r2, #48	; 0x30
 800313c:	2100      	movs	r1, #0
 800313e:	4618      	mov	r0, r3
 8003140:	f008 f8c4 	bl	800b2cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003144:	f107 030c 	add.w	r3, r7, #12
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	60da      	str	r2, [r3, #12]
 8003152:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003154:	2300      	movs	r3, #0
 8003156:	60bb      	str	r3, [r7, #8]
 8003158:	4b27      	ldr	r3, [pc, #156]	; (80031f8 <SystemClock_Config+0xc8>)
 800315a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315c:	4a26      	ldr	r2, [pc, #152]	; (80031f8 <SystemClock_Config+0xc8>)
 800315e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003162:	6413      	str	r3, [r2, #64]	; 0x40
 8003164:	4b24      	ldr	r3, [pc, #144]	; (80031f8 <SystemClock_Config+0xc8>)
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316c:	60bb      	str	r3, [r7, #8]
 800316e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003170:	2300      	movs	r3, #0
 8003172:	607b      	str	r3, [r7, #4]
 8003174:	4b21      	ldr	r3, [pc, #132]	; (80031fc <SystemClock_Config+0xcc>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a20      	ldr	r2, [pc, #128]	; (80031fc <SystemClock_Config+0xcc>)
 800317a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800317e:	6013      	str	r3, [r2, #0]
 8003180:	4b1e      	ldr	r3, [pc, #120]	; (80031fc <SystemClock_Config+0xcc>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003188:	607b      	str	r3, [r7, #4]
 800318a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800318c:	2301      	movs	r3, #1
 800318e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003190:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003194:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003196:	2302      	movs	r3, #2
 8003198:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800319a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800319e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 24;
 80031a0:	2318      	movs	r3, #24
 80031a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80031a4:	23c0      	movs	r3, #192	; 0xc0
 80031a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80031a8:	2302      	movs	r3, #2
 80031aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80031ac:	2304      	movs	r3, #4
 80031ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031b0:	f107 0320 	add.w	r3, r7, #32
 80031b4:	4618      	mov	r0, r3
 80031b6:	f002 fb0d 	bl	80057d4 <HAL_RCC_OscConfig>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80031c0:	f000 f844 	bl	800324c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031c4:	230f      	movs	r3, #15
 80031c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031c8:	2302      	movs	r3, #2
 80031ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031cc:	2300      	movs	r3, #0
 80031ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80031d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031d6:	2300      	movs	r3, #0
 80031d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80031da:	f107 030c 	add.w	r3, r7, #12
 80031de:	2103      	movs	r1, #3
 80031e0:	4618      	mov	r0, r3
 80031e2:	f002 fd6f 	bl	8005cc4 <HAL_RCC_ClockConfig>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80031ec:	f000 f82e 	bl	800324c <Error_Handler>
  }
}
 80031f0:	bf00      	nop
 80031f2:	3750      	adds	r7, #80	; 0x50
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40023800 	.word	0x40023800
 80031fc:	40007000 	.word	0x40007000

08003200 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 800320a:	88fb      	ldrh	r3, [r7, #6]
 800320c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003210:	d111      	bne.n	8003236 <HAL_GPIO_EXTI_Callback+0x36>
	case BT_STATE_Pin:
		btConnected = !HAL_GPIO_ReadPin(BT_STATE_GPIO_Port, BT_STATE_Pin);
 8003212:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003216:	480a      	ldr	r0, [pc, #40]	; (8003240 <HAL_GPIO_EXTI_Callback+0x40>)
 8003218:	f002 fa92 	bl	8005740 <HAL_GPIO_ReadPin>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	bf0c      	ite	eq
 8003222:	2301      	moveq	r3, #1
 8003224:	2300      	movne	r3, #0
 8003226:	b2db      	uxtb	r3, r3
 8003228:	461a      	mov	r2, r3
 800322a:	4b06      	ldr	r3, [pc, #24]	; (8003244 <HAL_GPIO_EXTI_Callback+0x44>)
 800322c:	701a      	strb	r2, [r3, #0]
		btStateChanged = 1;
 800322e:	4b06      	ldr	r3, [pc, #24]	; (8003248 <HAL_GPIO_EXTI_Callback+0x48>)
 8003230:	2201      	movs	r2, #1
 8003232:	701a      	strb	r2, [r3, #0]
		break;
 8003234:	e000      	b.n	8003238 <HAL_GPIO_EXTI_Callback+0x38>
	default: break;
 8003236:	bf00      	nop
	}
}
 8003238:	bf00      	nop
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40020000 	.word	0x40020000
 8003244:	20000138 	.word	0x20000138
 8003248:	20000139 	.word	0x20000139

0800324c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003250:	b672      	cpsid	i
}
 8003252:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003254:	e7fe      	b.n	8003254 <Error_Handler+0x8>
	...

08003258 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800325e:	2300      	movs	r3, #0
 8003260:	607b      	str	r3, [r7, #4]
 8003262:	4b10      	ldr	r3, [pc, #64]	; (80032a4 <HAL_MspInit+0x4c>)
 8003264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003266:	4a0f      	ldr	r2, [pc, #60]	; (80032a4 <HAL_MspInit+0x4c>)
 8003268:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800326c:	6453      	str	r3, [r2, #68]	; 0x44
 800326e:	4b0d      	ldr	r3, [pc, #52]	; (80032a4 <HAL_MspInit+0x4c>)
 8003270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003276:	607b      	str	r3, [r7, #4]
 8003278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	603b      	str	r3, [r7, #0]
 800327e:	4b09      	ldr	r3, [pc, #36]	; (80032a4 <HAL_MspInit+0x4c>)
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	4a08      	ldr	r2, [pc, #32]	; (80032a4 <HAL_MspInit+0x4c>)
 8003284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003288:	6413      	str	r3, [r2, #64]	; 0x40
 800328a:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <HAL_MspInit+0x4c>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003292:	603b      	str	r3, [r7, #0]
 8003294:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	40023800 	.word	0x40023800

080032a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032ac:	e7fe      	b.n	80032ac <NMI_Handler+0x4>

080032ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032ae:	b480      	push	{r7}
 80032b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032b2:	e7fe      	b.n	80032b2 <HardFault_Handler+0x4>

080032b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032b8:	e7fe      	b.n	80032b8 <MemManage_Handler+0x4>

080032ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032ba:	b480      	push	{r7}
 80032bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032be:	e7fe      	b.n	80032be <BusFault_Handler+0x4>

080032c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032c4:	e7fe      	b.n	80032c4 <UsageFault_Handler+0x4>

080032c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032c6:	b480      	push	{r7}
 80032c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032ca:	bf00      	nop
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032d8:	bf00      	nop
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032e2:	b480      	push	{r7}
 80032e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032e6:	bf00      	nop
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032f4:	f000 fe22 	bl	8003f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(timer60_count == 59){
 80032f8:	4b11      	ldr	r3, [pc, #68]	; (8003340 <SysTick_Handler+0x50>)
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	2b3b      	cmp	r3, #59	; 0x3b
 80032fe:	d106      	bne.n	800330e <SysTick_Handler+0x1e>
	  timer60_count = 0;
 8003300:	4b0f      	ldr	r3, [pc, #60]	; (8003340 <SysTick_Handler+0x50>)
 8003302:	2200      	movs	r2, #0
 8003304:	701a      	strb	r2, [r3, #0]
	  timer60 = 1;
 8003306:	4b0f      	ldr	r3, [pc, #60]	; (8003344 <SysTick_Handler+0x54>)
 8003308:	2201      	movs	r2, #1
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	e005      	b.n	800331a <SysTick_Handler+0x2a>
  }else timer60_count++;
 800330e:	4b0c      	ldr	r3, [pc, #48]	; (8003340 <SysTick_Handler+0x50>)
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	3301      	adds	r3, #1
 8003314:	b2da      	uxtb	r2, r3
 8003316:	4b0a      	ldr	r3, [pc, #40]	; (8003340 <SysTick_Handler+0x50>)
 8003318:	701a      	strb	r2, [r3, #0]

  if(timer15_count == 14){
 800331a:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <SysTick_Handler+0x58>)
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	2b0e      	cmp	r3, #14
 8003320:	d106      	bne.n	8003330 <SysTick_Handler+0x40>
	  timer15_count = 0;
 8003322:	4b09      	ldr	r3, [pc, #36]	; (8003348 <SysTick_Handler+0x58>)
 8003324:	2200      	movs	r2, #0
 8003326:	701a      	strb	r2, [r3, #0]
	  timer15 = 1;
 8003328:	4b08      	ldr	r3, [pc, #32]	; (800334c <SysTick_Handler+0x5c>)
 800332a:	2201      	movs	r2, #1
 800332c:	701a      	strb	r2, [r3, #0]
  }else timer15_count++;
  /* USER CODE END SysTick_IRQn 1 */
}
 800332e:	e005      	b.n	800333c <SysTick_Handler+0x4c>
  }else timer15_count++;
 8003330:	4b05      	ldr	r3, [pc, #20]	; (8003348 <SysTick_Handler+0x58>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	3301      	adds	r3, #1
 8003336:	b2da      	uxtb	r2, r3
 8003338:	4b03      	ldr	r3, [pc, #12]	; (8003348 <SysTick_Handler+0x58>)
 800333a:	701a      	strb	r2, [r3, #0]
}
 800333c:	bf00      	nop
 800333e:	bd80      	pop	{r7, pc}
 8003340:	2000013a 	.word	0x2000013a
 8003344:	2000013b 	.word	0x2000013b
 8003348:	2000013c 	.word	0x2000013c
 800334c:	2000013d 	.word	0x2000013d

08003350 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3_up);
 8003354:	4802      	ldr	r0, [pc, #8]	; (8003360 <DMA1_Stream1_IRQHandler+0x10>)
 8003356:	f001 fe05 	bl	8004f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800335a:	bf00      	nop
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	2000021c 	.word	0x2000021c

08003364 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8003368:	4802      	ldr	r0, [pc, #8]	; (8003374 <DMA1_Stream2_IRQHandler+0x10>)
 800336a:	f001 fdfb 	bl	8004f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800336e:	bf00      	nop
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	2000039c 	.word	0x2000039c

08003378 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 800337c:	4802      	ldr	r0, [pc, #8]	; (8003388 <DMA1_Stream4_IRQHandler+0x10>)
 800337e:	f001 fdf1 	bl	8004f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003382:	bf00      	nop
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	2000027c 	.word	0x2000027c

0800338c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8003390:	4802      	ldr	r0, [pc, #8]	; (800339c <DMA1_Stream5_IRQHandler+0x10>)
 8003392:	f001 fde7 	bl	8004f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003396:	bf00      	nop
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	200002dc 	.word	0x200002dc

080033a0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80033a4:	4802      	ldr	r0, [pc, #8]	; (80033b0 <ADC_IRQHandler+0x10>)
 80033a6:	f000 fe50 	bl	800404a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80033aa:	bf00      	nop
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	20000090 	.word	0x20000090

080033b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033b8:	4802      	ldr	r0, [pc, #8]	; (80033c4 <TIM2_IRQHandler+0x10>)
 80033ba:	f003 f8b1 	bl	8006520 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000144 	.word	0x20000144

080033c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80033cc:	4802      	ldr	r0, [pc, #8]	; (80033d8 <TIM3_IRQHandler+0x10>)
 80033ce:	f003 f8a7 	bl	8006520 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80033d2:	bf00      	nop
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	2000018c 	.word	0x2000018c

080033dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80033e0:	4802      	ldr	r0, [pc, #8]	; (80033ec <USART1_IRQHandler+0x10>)
 80033e2:	f004 f945 	bl	8007670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80033e6:	bf00      	nop
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	200003fc 	.word	0x200003fc

080033f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT_STATE_Pin);
 80033f4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80033f8:	f002 f9d4 	bl	80057a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80033fc:	bf00      	nop
 80033fe:	bd80      	pop	{r7, pc}

08003400 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8003404:	4802      	ldr	r0, [pc, #8]	; (8003410 <DMA1_Stream7_IRQHandler+0x10>)
 8003406:	f001 fdad 	bl	8004f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800340a:	bf00      	nop
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	2000033c 	.word	0x2000033c

08003414 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003418:	4802      	ldr	r0, [pc, #8]	; (8003424 <DMA2_Stream1_IRQHandler+0x10>)
 800341a:	f001 fda3 	bl	8004f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800341e:	bf00      	nop
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	200004e4 	.word	0x200004e4

08003428 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800342c:	4802      	ldr	r0, [pc, #8]	; (8003438 <DMA2_Stream2_IRQHandler+0x10>)
 800342e:	f001 fd99 	bl	8004f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003432:	bf00      	nop
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	20000484 	.word	0x20000484

0800343c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003440:	4802      	ldr	r0, [pc, #8]	; (800344c <DMA2_Stream4_IRQHandler+0x10>)
 8003442:	f001 fd8f 	bl	8004f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003446:	bf00      	nop
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	200000d8 	.word	0x200000d8

08003450 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003454:	4802      	ldr	r0, [pc, #8]	; (8003460 <USART6_IRQHandler+0x10>)
 8003456:	f004 f90b 	bl	8007670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	20000440 	.word	0x20000440

08003464 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800346c:	4a14      	ldr	r2, [pc, #80]	; (80034c0 <_sbrk+0x5c>)
 800346e:	4b15      	ldr	r3, [pc, #84]	; (80034c4 <_sbrk+0x60>)
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003478:	4b13      	ldr	r3, [pc, #76]	; (80034c8 <_sbrk+0x64>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d102      	bne.n	8003486 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003480:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <_sbrk+0x64>)
 8003482:	4a12      	ldr	r2, [pc, #72]	; (80034cc <_sbrk+0x68>)
 8003484:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003486:	4b10      	ldr	r3, [pc, #64]	; (80034c8 <_sbrk+0x64>)
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4413      	add	r3, r2
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	429a      	cmp	r2, r3
 8003492:	d207      	bcs.n	80034a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003494:	f007 fef0 	bl	800b278 <__errno>
 8003498:	4603      	mov	r3, r0
 800349a:	220c      	movs	r2, #12
 800349c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800349e:	f04f 33ff 	mov.w	r3, #4294967295
 80034a2:	e009      	b.n	80034b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034a4:	4b08      	ldr	r3, [pc, #32]	; (80034c8 <_sbrk+0x64>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034aa:	4b07      	ldr	r3, [pc, #28]	; (80034c8 <_sbrk+0x64>)
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4413      	add	r3, r2
 80034b2:	4a05      	ldr	r2, [pc, #20]	; (80034c8 <_sbrk+0x64>)
 80034b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034b6:	68fb      	ldr	r3, [r7, #12]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	20020000 	.word	0x20020000
 80034c4:	00000400 	.word	0x00000400
 80034c8:	20000140 	.word	0x20000140
 80034cc:	20004018 	.word	0x20004018

080034d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034d4:	4b06      	ldr	r3, [pc, #24]	; (80034f0 <SystemInit+0x20>)
 80034d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034da:	4a05      	ldr	r2, [pc, #20]	; (80034f0 <SystemInit+0x20>)
 80034dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	e000ed00 	.word	0xe000ed00

080034f4 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim3_ch3;
DMA_HandleTypeDef hdma_tim3_ch4_up;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b08e      	sub	sp, #56	; 0x38
 80034f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	605a      	str	r2, [r3, #4]
 8003504:	609a      	str	r2, [r3, #8]
 8003506:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003508:	f107 0320 	add.w	r3, r7, #32
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003512:	1d3b      	adds	r3, r7, #4
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	605a      	str	r2, [r3, #4]
 800351a:	609a      	str	r2, [r3, #8]
 800351c:	60da      	str	r2, [r3, #12]
 800351e:	611a      	str	r2, [r3, #16]
 8003520:	615a      	str	r2, [r3, #20]
 8003522:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003524:	4b2c      	ldr	r3, [pc, #176]	; (80035d8 <MX_TIM2_Init+0xe4>)
 8003526:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800352a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800352c:	4b2a      	ldr	r3, [pc, #168]	; (80035d8 <MX_TIM2_Init+0xe4>)
 800352e:	2200      	movs	r2, #0
 8003530:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003532:	4b29      	ldr	r3, [pc, #164]	; (80035d8 <MX_TIM2_Init+0xe4>)
 8003534:	2200      	movs	r2, #0
 8003536:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 169;
 8003538:	4b27      	ldr	r3, [pc, #156]	; (80035d8 <MX_TIM2_Init+0xe4>)
 800353a:	22a9      	movs	r2, #169	; 0xa9
 800353c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800353e:	4b26      	ldr	r3, [pc, #152]	; (80035d8 <MX_TIM2_Init+0xe4>)
 8003540:	2200      	movs	r2, #0
 8003542:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003544:	4b24      	ldr	r3, [pc, #144]	; (80035d8 <MX_TIM2_Init+0xe4>)
 8003546:	2200      	movs	r2, #0
 8003548:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800354a:	4823      	ldr	r0, [pc, #140]	; (80035d8 <MX_TIM2_Init+0xe4>)
 800354c:	f002 fd9a 	bl	8006084 <HAL_TIM_Base_Init>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8003556:	f7ff fe79 	bl	800324c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800355a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800355e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003560:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003564:	4619      	mov	r1, r3
 8003566:	481c      	ldr	r0, [pc, #112]	; (80035d8 <MX_TIM2_Init+0xe4>)
 8003568:	f003 f9a4 	bl	80068b4 <HAL_TIM_ConfigClockSource>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8003572:	f7ff fe6b 	bl	800324c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003576:	4818      	ldr	r0, [pc, #96]	; (80035d8 <MX_TIM2_Init+0xe4>)
 8003578:	f002 fdd3 	bl	8006122 <HAL_TIM_PWM_Init>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8003582:	f7ff fe63 	bl	800324c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003586:	2300      	movs	r3, #0
 8003588:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800358a:	2300      	movs	r3, #0
 800358c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800358e:	f107 0320 	add.w	r3, r7, #32
 8003592:	4619      	mov	r1, r3
 8003594:	4810      	ldr	r0, [pc, #64]	; (80035d8 <MX_TIM2_Init+0xe4>)
 8003596:	f003 fe37 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d001      	beq.n	80035a4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80035a0:	f7ff fe54 	bl	800324c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035a4:	2360      	movs	r3, #96	; 0x60
 80035a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035ac:	2300      	movs	r3, #0
 80035ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035b0:	2300      	movs	r3, #0
 80035b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80035b4:	1d3b      	adds	r3, r7, #4
 80035b6:	2208      	movs	r2, #8
 80035b8:	4619      	mov	r1, r3
 80035ba:	4807      	ldr	r0, [pc, #28]	; (80035d8 <MX_TIM2_Init+0xe4>)
 80035bc:	f003 f8b8 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80035c6:	f7ff fe41 	bl	800324c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80035ca:	4803      	ldr	r0, [pc, #12]	; (80035d8 <MX_TIM2_Init+0xe4>)
 80035cc:	f000 fa74 	bl	8003ab8 <HAL_TIM_MspPostInit>

}
 80035d0:	bf00      	nop
 80035d2:	3738      	adds	r7, #56	; 0x38
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	20000144 	.word	0x20000144

080035dc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b08e      	sub	sp, #56	; 0x38
 80035e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035e6:	2200      	movs	r2, #0
 80035e8:	601a      	str	r2, [r3, #0]
 80035ea:	605a      	str	r2, [r3, #4]
 80035ec:	609a      	str	r2, [r3, #8]
 80035ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035f0:	f107 0320 	add.w	r3, r7, #32
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035fa:	1d3b      	adds	r3, r7, #4
 80035fc:	2200      	movs	r2, #0
 80035fe:	601a      	str	r2, [r3, #0]
 8003600:	605a      	str	r2, [r3, #4]
 8003602:	609a      	str	r2, [r3, #8]
 8003604:	60da      	str	r2, [r3, #12]
 8003606:	611a      	str	r2, [r3, #16]
 8003608:	615a      	str	r2, [r3, #20]
 800360a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800360c:	4b3c      	ldr	r3, [pc, #240]	; (8003700 <MX_TIM3_Init+0x124>)
 800360e:	4a3d      	ldr	r2, [pc, #244]	; (8003704 <MX_TIM3_Init+0x128>)
 8003610:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003612:	4b3b      	ldr	r3, [pc, #236]	; (8003700 <MX_TIM3_Init+0x124>)
 8003614:	2200      	movs	r2, #0
 8003616:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003618:	4b39      	ldr	r3, [pc, #228]	; (8003700 <MX_TIM3_Init+0x124>)
 800361a:	2200      	movs	r2, #0
 800361c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 169;
 800361e:	4b38      	ldr	r3, [pc, #224]	; (8003700 <MX_TIM3_Init+0x124>)
 8003620:	22a9      	movs	r2, #169	; 0xa9
 8003622:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003624:	4b36      	ldr	r3, [pc, #216]	; (8003700 <MX_TIM3_Init+0x124>)
 8003626:	2200      	movs	r2, #0
 8003628:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800362a:	4b35      	ldr	r3, [pc, #212]	; (8003700 <MX_TIM3_Init+0x124>)
 800362c:	2200      	movs	r2, #0
 800362e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003630:	4833      	ldr	r0, [pc, #204]	; (8003700 <MX_TIM3_Init+0x124>)
 8003632:	f002 fd27 	bl	8006084 <HAL_TIM_Base_Init>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 800363c:	f7ff fe06 	bl	800324c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003644:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003646:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800364a:	4619      	mov	r1, r3
 800364c:	482c      	ldr	r0, [pc, #176]	; (8003700 <MX_TIM3_Init+0x124>)
 800364e:	f003 f931 	bl	80068b4 <HAL_TIM_ConfigClockSource>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8003658:	f7ff fdf8 	bl	800324c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800365c:	4828      	ldr	r0, [pc, #160]	; (8003700 <MX_TIM3_Init+0x124>)
 800365e:	f002 fd60 	bl	8006122 <HAL_TIM_PWM_Init>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8003668:	f7ff fdf0 	bl	800324c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800366c:	2300      	movs	r3, #0
 800366e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003670:	2300      	movs	r3, #0
 8003672:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003674:	f107 0320 	add.w	r3, r7, #32
 8003678:	4619      	mov	r1, r3
 800367a:	4821      	ldr	r0, [pc, #132]	; (8003700 <MX_TIM3_Init+0x124>)
 800367c:	f003 fdc4 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8003686:	f7ff fde1 	bl	800324c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800368a:	2360      	movs	r3, #96	; 0x60
 800368c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800368e:	2300      	movs	r3, #0
 8003690:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003692:	2300      	movs	r3, #0
 8003694:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800369a:	1d3b      	adds	r3, r7, #4
 800369c:	2200      	movs	r2, #0
 800369e:	4619      	mov	r1, r3
 80036a0:	4817      	ldr	r0, [pc, #92]	; (8003700 <MX_TIM3_Init+0x124>)
 80036a2:	f003 f845 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80036ac:	f7ff fdce 	bl	800324c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80036b0:	1d3b      	adds	r3, r7, #4
 80036b2:	2204      	movs	r2, #4
 80036b4:	4619      	mov	r1, r3
 80036b6:	4812      	ldr	r0, [pc, #72]	; (8003700 <MX_TIM3_Init+0x124>)
 80036b8:	f003 f83a 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 80036c2:	f7ff fdc3 	bl	800324c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80036c6:	1d3b      	adds	r3, r7, #4
 80036c8:	2208      	movs	r2, #8
 80036ca:	4619      	mov	r1, r3
 80036cc:	480c      	ldr	r0, [pc, #48]	; (8003700 <MX_TIM3_Init+0x124>)
 80036ce:	f003 f82f 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 80036d8:	f7ff fdb8 	bl	800324c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80036dc:	1d3b      	adds	r3, r7, #4
 80036de:	220c      	movs	r2, #12
 80036e0:	4619      	mov	r1, r3
 80036e2:	4807      	ldr	r0, [pc, #28]	; (8003700 <MX_TIM3_Init+0x124>)
 80036e4:	f003 f824 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 80036ee:	f7ff fdad 	bl	800324c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80036f2:	4803      	ldr	r0, [pc, #12]	; (8003700 <MX_TIM3_Init+0x124>)
 80036f4:	f000 f9e0 	bl	8003ab8 <HAL_TIM_MspPostInit>

}
 80036f8:	bf00      	nop
 80036fa:	3738      	adds	r7, #56	; 0x38
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	2000018c 	.word	0x2000018c
 8003704:	40000400 	.word	0x40000400

08003708 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b08a      	sub	sp, #40	; 0x28
 800370c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800370e:	f107 0320 	add.w	r3, r7, #32
 8003712:	2200      	movs	r2, #0
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003718:	1d3b      	adds	r3, r7, #4
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	609a      	str	r2, [r3, #8]
 8003722:	60da      	str	r2, [r3, #12]
 8003724:	611a      	str	r2, [r3, #16]
 8003726:	615a      	str	r2, [r3, #20]
 8003728:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800372a:	4b20      	ldr	r3, [pc, #128]	; (80037ac <MX_TIM4_Init+0xa4>)
 800372c:	4a20      	ldr	r2, [pc, #128]	; (80037b0 <MX_TIM4_Init+0xa8>)
 800372e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 8003730:	4b1e      	ldr	r3, [pc, #120]	; (80037ac <MX_TIM4_Init+0xa4>)
 8003732:	2263      	movs	r2, #99	; 0x63
 8003734:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003736:	4b1d      	ldr	r3, [pc, #116]	; (80037ac <MX_TIM4_Init+0xa4>)
 8003738:	2200      	movs	r2, #0
 800373a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800373c:	4b1b      	ldr	r3, [pc, #108]	; (80037ac <MX_TIM4_Init+0xa4>)
 800373e:	2263      	movs	r2, #99	; 0x63
 8003740:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003742:	4b1a      	ldr	r3, [pc, #104]	; (80037ac <MX_TIM4_Init+0xa4>)
 8003744:	2200      	movs	r2, #0
 8003746:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003748:	4b18      	ldr	r3, [pc, #96]	; (80037ac <MX_TIM4_Init+0xa4>)
 800374a:	2200      	movs	r2, #0
 800374c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800374e:	4817      	ldr	r0, [pc, #92]	; (80037ac <MX_TIM4_Init+0xa4>)
 8003750:	f002 fce7 	bl	8006122 <HAL_TIM_PWM_Init>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800375a:	f7ff fd77 	bl	800324c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800375e:	2300      	movs	r3, #0
 8003760:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003762:	2300      	movs	r3, #0
 8003764:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003766:	f107 0320 	add.w	r3, r7, #32
 800376a:	4619      	mov	r1, r3
 800376c:	480f      	ldr	r0, [pc, #60]	; (80037ac <MX_TIM4_Init+0xa4>)
 800376e:	f003 fd4b 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d001      	beq.n	800377c <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8003778:	f7ff fd68 	bl	800324c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800377c:	2360      	movs	r3, #96	; 0x60
 800377e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8003780:	2332      	movs	r3, #50	; 0x32
 8003782:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003784:	2300      	movs	r3, #0
 8003786:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003788:	2300      	movs	r3, #0
 800378a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800378c:	1d3b      	adds	r3, r7, #4
 800378e:	220c      	movs	r2, #12
 8003790:	4619      	mov	r1, r3
 8003792:	4806      	ldr	r0, [pc, #24]	; (80037ac <MX_TIM4_Init+0xa4>)
 8003794:	f002 ffcc 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800379e:	f7ff fd55 	bl	800324c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80037a2:	bf00      	nop
 80037a4:	3728      	adds	r7, #40	; 0x28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	200001d4 	.word	0x200001d4
 80037b0:	40000800 	.word	0x40000800

080037b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037c4:	d14d      	bne.n	8003862 <HAL_TIM_Base_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037c6:	2300      	movs	r3, #0
 80037c8:	60fb      	str	r3, [r7, #12]
 80037ca:	4b9e      	ldr	r3, [pc, #632]	; (8003a44 <HAL_TIM_Base_MspInit+0x290>)
 80037cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ce:	4a9d      	ldr	r2, [pc, #628]	; (8003a44 <HAL_TIM_Base_MspInit+0x290>)
 80037d0:	f043 0301 	orr.w	r3, r3, #1
 80037d4:	6413      	str	r3, [r2, #64]	; 0x40
 80037d6:	4b9b      	ldr	r3, [pc, #620]	; (8003a44 <HAL_TIM_Base_MspInit+0x290>)
 80037d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	60fb      	str	r3, [r7, #12]
 80037e0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH3_UP Init */
    hdma_tim2_ch3_up.Instance = DMA1_Stream1;
 80037e2:	4b99      	ldr	r3, [pc, #612]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 80037e4:	4a99      	ldr	r2, [pc, #612]	; (8003a4c <HAL_TIM_Base_MspInit+0x298>)
 80037e6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3_up.Init.Channel = DMA_CHANNEL_3;
 80037e8:	4b97      	ldr	r3, [pc, #604]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 80037ea:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80037ee:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037f0:	4b95      	ldr	r3, [pc, #596]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 80037f2:	2240      	movs	r2, #64	; 0x40
 80037f4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80037f6:	4b94      	ldr	r3, [pc, #592]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 80037fc:	4b92      	ldr	r3, [pc, #584]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 80037fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003802:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003804:	4b90      	ldr	r3, [pc, #576]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 8003806:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800380a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800380c:	4b8e      	ldr	r3, [pc, #568]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 800380e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003812:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3_up.Init.Mode = DMA_NORMAL;
 8003814:	4b8c      	ldr	r3, [pc, #560]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 8003816:	2200      	movs	r2, #0
 8003818:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3_up.Init.Priority = DMA_PRIORITY_MEDIUM;
 800381a:	4b8b      	ldr	r3, [pc, #556]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 800381c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003820:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003822:	4b89      	ldr	r3, [pc, #548]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 8003824:	2200      	movs	r2, #0
 8003826:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3_up) != HAL_OK)
 8003828:	4887      	ldr	r0, [pc, #540]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 800382a:	f001 fa03 	bl	8004c34 <HAL_DMA_Init>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8003834:	f7ff fd0a 	bl	800324c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3_up);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a83      	ldr	r2, [pc, #524]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 800383c:	62da      	str	r2, [r3, #44]	; 0x2c
 800383e:	4a82      	ldr	r2, [pc, #520]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_ch3_up);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a80      	ldr	r2, [pc, #512]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 8003848:	621a      	str	r2, [r3, #32]
 800384a:	4a7f      	ldr	r2, [pc, #508]	; (8003a48 <HAL_TIM_Base_MspInit+0x294>)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003850:	2200      	movs	r2, #0
 8003852:	2100      	movs	r1, #0
 8003854:	201c      	movs	r0, #28
 8003856:	f001 f9b6 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800385a:	201c      	movs	r0, #28
 800385c:	f001 f9cf 	bl	8004bfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003860:	e0eb      	b.n	8003a3a <HAL_TIM_Base_MspInit+0x286>
  else if(tim_baseHandle->Instance==TIM3)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a7a      	ldr	r2, [pc, #488]	; (8003a50 <HAL_TIM_Base_MspInit+0x29c>)
 8003868:	4293      	cmp	r3, r2
 800386a:	f040 80e6 	bne.w	8003a3a <HAL_TIM_Base_MspInit+0x286>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800386e:	2300      	movs	r3, #0
 8003870:	60bb      	str	r3, [r7, #8]
 8003872:	4b74      	ldr	r3, [pc, #464]	; (8003a44 <HAL_TIM_Base_MspInit+0x290>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003876:	4a73      	ldr	r2, [pc, #460]	; (8003a44 <HAL_TIM_Base_MspInit+0x290>)
 8003878:	f043 0302 	orr.w	r3, r3, #2
 800387c:	6413      	str	r3, [r2, #64]	; 0x40
 800387e:	4b71      	ldr	r3, [pc, #452]	; (8003a44 <HAL_TIM_Base_MspInit+0x290>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	60bb      	str	r3, [r7, #8]
 8003888:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 800388a:	4b72      	ldr	r3, [pc, #456]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 800388c:	4a72      	ldr	r2, [pc, #456]	; (8003a58 <HAL_TIM_Base_MspInit+0x2a4>)
 800388e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8003890:	4b70      	ldr	r3, [pc, #448]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 8003892:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003896:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003898:	4b6e      	ldr	r3, [pc, #440]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 800389a:	2240      	movs	r2, #64	; 0x40
 800389c:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 800389e:	4b6d      	ldr	r3, [pc, #436]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80038a4:	4b6b      	ldr	r3, [pc, #428]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038aa:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80038ac:	4b69      	ldr	r3, [pc, #420]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80038b2:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80038b4:	4b67      	ldr	r3, [pc, #412]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038ba:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80038bc:	4b65      	ldr	r3, [pc, #404]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038be:	2200      	movs	r2, #0
 80038c0:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_MEDIUM;
 80038c2:	4b64      	ldr	r3, [pc, #400]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038c4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80038c8:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038ca:	4b62      	ldr	r3, [pc, #392]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80038d0:	4860      	ldr	r0, [pc, #384]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038d2:	f001 f9af 	bl	8004c34 <HAL_DMA_Init>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <HAL_TIM_Base_MspInit+0x12c>
      Error_Handler();
 80038dc:	f7ff fcb6 	bl	800324c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a5c      	ldr	r2, [pc, #368]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038e4:	625a      	str	r2, [r3, #36]	; 0x24
 80038e6:	4a5b      	ldr	r2, [pc, #364]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a59      	ldr	r2, [pc, #356]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038f0:	639a      	str	r2, [r3, #56]	; 0x38
 80038f2:	4a58      	ldr	r2, [pc, #352]	; (8003a54 <HAL_TIM_Base_MspInit+0x2a0>)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 80038f8:	4b58      	ldr	r3, [pc, #352]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 80038fa:	4a59      	ldr	r2, [pc, #356]	; (8003a60 <HAL_TIM_Base_MspInit+0x2ac>)
 80038fc:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 80038fe:	4b57      	ldr	r3, [pc, #348]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 8003900:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003904:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003906:	4b55      	ldr	r3, [pc, #340]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 8003908:	2240      	movs	r2, #64	; 0x40
 800390a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800390c:	4b53      	ldr	r3, [pc, #332]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 800390e:	2200      	movs	r2, #0
 8003910:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003912:	4b52      	ldr	r3, [pc, #328]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 8003914:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003918:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800391a:	4b50      	ldr	r3, [pc, #320]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 800391c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003920:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003922:	4b4e      	ldr	r3, [pc, #312]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 8003924:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003928:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 800392a:	4b4c      	ldr	r3, [pc, #304]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 800392c:	2200      	movs	r2, #0
 800392e:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003930:	4b4a      	ldr	r3, [pc, #296]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 8003932:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003936:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003938:	4b48      	ldr	r3, [pc, #288]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 800393a:	2200      	movs	r2, #0
 800393c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 800393e:	4847      	ldr	r0, [pc, #284]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 8003940:	f001 f978 	bl	8004c34 <HAL_DMA_Init>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_TIM_Base_MspInit+0x19a>
      Error_Handler();
 800394a:	f7ff fc7f 	bl	800324c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a42      	ldr	r2, [pc, #264]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 8003952:	629a      	str	r2, [r3, #40]	; 0x28
 8003954:	4a41      	ldr	r2, [pc, #260]	; (8003a5c <HAL_TIM_Base_MspInit+0x2a8>)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 800395a:	4b42      	ldr	r3, [pc, #264]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 800395c:	4a42      	ldr	r2, [pc, #264]	; (8003a68 <HAL_TIM_Base_MspInit+0x2b4>)
 800395e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 8003960:	4b40      	ldr	r3, [pc, #256]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 8003962:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003966:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003968:	4b3e      	ldr	r3, [pc, #248]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 800396a:	2240      	movs	r2, #64	; 0x40
 800396c:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800396e:	4b3d      	ldr	r3, [pc, #244]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 8003970:	2200      	movs	r2, #0
 8003972:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003974:	4b3b      	ldr	r3, [pc, #236]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 8003976:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800397a:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800397c:	4b39      	ldr	r3, [pc, #228]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 800397e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003982:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003984:	4b37      	ldr	r3, [pc, #220]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 8003986:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800398a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 800398c:	4b35      	ldr	r3, [pc, #212]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 800398e:	2200      	movs	r2, #0
 8003990:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003992:	4b34      	ldr	r3, [pc, #208]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 8003994:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003998:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800399a:	4b32      	ldr	r3, [pc, #200]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 800399c:	2200      	movs	r2, #0
 800399e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80039a0:	4830      	ldr	r0, [pc, #192]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 80039a2:	f001 f947 	bl	8004c34 <HAL_DMA_Init>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <HAL_TIM_Base_MspInit+0x1fc>
      Error_Handler();
 80039ac:	f7ff fc4e 	bl	800324c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a2c      	ldr	r2, [pc, #176]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 80039b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80039b6:	4a2b      	ldr	r2, [pc, #172]	; (8003a64 <HAL_TIM_Base_MspInit+0x2b0>)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 80039bc:	4b2b      	ldr	r3, [pc, #172]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039be:	4a2c      	ldr	r2, [pc, #176]	; (8003a70 <HAL_TIM_Base_MspInit+0x2bc>)
 80039c0:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 80039c2:	4b2a      	ldr	r3, [pc, #168]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039c4:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80039c8:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039ca:	4b28      	ldr	r3, [pc, #160]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039cc:	2240      	movs	r2, #64	; 0x40
 80039ce:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80039d0:	4b26      	ldr	r3, [pc, #152]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 80039d6:	4b25      	ldr	r3, [pc, #148]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039dc:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80039de:	4b23      	ldr	r3, [pc, #140]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039e4:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80039e6:	4b21      	ldr	r3, [pc, #132]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039ec:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 80039ee:	4b1f      	ldr	r3, [pc, #124]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_MEDIUM;
 80039f4:	4b1d      	ldr	r3, [pc, #116]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80039fa:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039fc:	4b1b      	ldr	r3, [pc, #108]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8003a02:	481a      	ldr	r0, [pc, #104]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 8003a04:	f001 f916 	bl	8004c34 <HAL_DMA_Init>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <HAL_TIM_Base_MspInit+0x25e>
      Error_Handler();
 8003a0e:	f7ff fc1d 	bl	800324c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a15      	ldr	r2, [pc, #84]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 8003a16:	631a      	str	r2, [r3, #48]	; 0x30
 8003a18:	4a14      	ldr	r2, [pc, #80]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a12      	ldr	r2, [pc, #72]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 8003a22:	621a      	str	r2, [r3, #32]
 8003a24:	4a11      	ldr	r2, [pc, #68]	; (8003a6c <HAL_TIM_Base_MspInit+0x2b8>)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	201d      	movs	r0, #29
 8003a30:	f001 f8c9 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003a34:	201d      	movs	r0, #29
 8003a36:	f001 f8e2 	bl	8004bfe <HAL_NVIC_EnableIRQ>
}
 8003a3a:	bf00      	nop
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	40023800 	.word	0x40023800
 8003a48:	2000021c 	.word	0x2000021c
 8003a4c:	40026028 	.word	0x40026028
 8003a50:	40000400 	.word	0x40000400
 8003a54:	2000027c 	.word	0x2000027c
 8003a58:	40026070 	.word	0x40026070
 8003a5c:	200002dc 	.word	0x200002dc
 8003a60:	40026088 	.word	0x40026088
 8003a64:	2000033c 	.word	0x2000033c
 8003a68:	400260b8 	.word	0x400260b8
 8003a6c:	2000039c 	.word	0x2000039c
 8003a70:	40026040 	.word	0x40026040

08003a74 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a0b      	ldr	r2, [pc, #44]	; (8003ab0 <HAL_TIM_PWM_MspInit+0x3c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d10d      	bne.n	8003aa2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a86:	2300      	movs	r3, #0
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	4b0a      	ldr	r3, [pc, #40]	; (8003ab4 <HAL_TIM_PWM_MspInit+0x40>)
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	4a09      	ldr	r2, [pc, #36]	; (8003ab4 <HAL_TIM_PWM_MspInit+0x40>)
 8003a90:	f043 0304 	orr.w	r3, r3, #4
 8003a94:	6413      	str	r3, [r2, #64]	; 0x40
 8003a96:	4b07      	ldr	r3, [pc, #28]	; (8003ab4 <HAL_TIM_PWM_MspInit+0x40>)
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003aa2:	bf00      	nop
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	40000800 	.word	0x40000800
 8003ab4:	40023800 	.word	0x40023800

08003ab8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08a      	sub	sp, #40	; 0x28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac0:	f107 0314 	add.w	r3, r7, #20
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	60da      	str	r2, [r3, #12]
 8003ace:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ad8:	d11f      	bne.n	8003b1a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	4b31      	ldr	r3, [pc, #196]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	4a30      	ldr	r2, [pc, #192]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003ae4:	f043 0302 	orr.w	r3, r3, #2
 8003ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8003aea:	4b2e      	ldr	r3, [pc, #184]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003af6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afc:	2302      	movs	r3, #2
 8003afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b00:	2302      	movs	r3, #2
 8003b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b04:	2303      	movs	r3, #3
 8003b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b0c:	f107 0314 	add.w	r3, r7, #20
 8003b10:	4619      	mov	r1, r3
 8003b12:	4825      	ldr	r0, [pc, #148]	; (8003ba8 <HAL_TIM_MspPostInit+0xf0>)
 8003b14:	f001 fc90 	bl	8005438 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003b18:	e040      	b.n	8003b9c <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM3)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a23      	ldr	r2, [pc, #140]	; (8003bac <HAL_TIM_MspPostInit+0xf4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d13b      	bne.n	8003b9c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b24:	2300      	movs	r3, #0
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	4b1e      	ldr	r3, [pc, #120]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2c:	4a1d      	ldr	r2, [pc, #116]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003b2e:	f043 0301 	orr.w	r3, r3, #1
 8003b32:	6313      	str	r3, [r2, #48]	; 0x30
 8003b34:	4b1b      	ldr	r3, [pc, #108]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	60fb      	str	r3, [r7, #12]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b40:	2300      	movs	r3, #0
 8003b42:	60bb      	str	r3, [r7, #8]
 8003b44:	4b17      	ldr	r3, [pc, #92]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b48:	4a16      	ldr	r2, [pc, #88]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003b4a:	f043 0302 	orr.w	r3, r3, #2
 8003b4e:	6313      	str	r3, [r2, #48]	; 0x30
 8003b50:	4b14      	ldr	r3, [pc, #80]	; (8003ba4 <HAL_TIM_MspPostInit+0xec>)
 8003b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	60bb      	str	r3, [r7, #8]
 8003b5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b5c:	23c0      	movs	r3, #192	; 0xc0
 8003b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b60:	2302      	movs	r3, #2
 8003b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b64:	2302      	movs	r3, #2
 8003b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b70:	f107 0314 	add.w	r3, r7, #20
 8003b74:	4619      	mov	r1, r3
 8003b76:	480e      	ldr	r0, [pc, #56]	; (8003bb0 <HAL_TIM_MspPostInit+0xf8>)
 8003b78:	f001 fc5e 	bl	8005438 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b80:	2302      	movs	r3, #2
 8003b82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b84:	2302      	movs	r3, #2
 8003b86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b90:	f107 0314 	add.w	r3, r7, #20
 8003b94:	4619      	mov	r1, r3
 8003b96:	4804      	ldr	r0, [pc, #16]	; (8003ba8 <HAL_TIM_MspPostInit+0xf0>)
 8003b98:	f001 fc4e 	bl	8005438 <HAL_GPIO_Init>
}
 8003b9c:	bf00      	nop
 8003b9e:	3728      	adds	r7, #40	; 0x28
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	40023800 	.word	0x40023800
 8003ba8:	40020400 	.word	0x40020400
 8003bac:	40000400 	.word	0x40000400
 8003bb0:	40020000 	.word	0x40020000

08003bb4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003bb8:	4b11      	ldr	r3, [pc, #68]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bba:	4a12      	ldr	r2, [pc, #72]	; (8003c04 <MX_USART1_UART_Init+0x50>)
 8003bbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003bbe:	4b10      	ldr	r3, [pc, #64]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003bc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003bc6:	4b0e      	ldr	r3, [pc, #56]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003bcc:	4b0c      	ldr	r3, [pc, #48]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003bd2:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003bd8:	4b09      	ldr	r3, [pc, #36]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bda:	220c      	movs	r2, #12
 8003bdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bde:	4b08      	ldr	r3, [pc, #32]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003be4:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003bea:	4805      	ldr	r0, [pc, #20]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bec:	f003 fb8e 	bl	800730c <HAL_UART_Init>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003bf6:	f7ff fb29 	bl	800324c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003bfa:	bf00      	nop
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	200003fc 	.word	0x200003fc
 8003c04:	40011000 	.word	0x40011000

08003c08 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003c0c:	4b11      	ldr	r3, [pc, #68]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c0e:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <MX_USART6_UART_Init+0x50>)
 8003c10:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8003c12:	4b10      	ldr	r3, [pc, #64]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c14:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003c18:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003c1a:	4b0e      	ldr	r3, [pc, #56]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003c20:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003c26:	4b0b      	ldr	r3, [pc, #44]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003c2c:	4b09      	ldr	r3, [pc, #36]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c2e:	220c      	movs	r2, #12
 8003c30:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c32:	4b08      	ldr	r3, [pc, #32]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c38:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003c3e:	4805      	ldr	r0, [pc, #20]	; (8003c54 <MX_USART6_UART_Init+0x4c>)
 8003c40:	f003 fb64 	bl	800730c <HAL_UART_Init>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003c4a:	f7ff faff 	bl	800324c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003c4e:	bf00      	nop
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000440 	.word	0x20000440
 8003c58:	40011400 	.word	0x40011400

08003c5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b08c      	sub	sp, #48	; 0x30
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c64:	f107 031c 	add.w	r3, r7, #28
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	605a      	str	r2, [r3, #4]
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	60da      	str	r2, [r3, #12]
 8003c72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a69      	ldr	r2, [pc, #420]	; (8003e20 <HAL_UART_MspInit+0x1c4>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d163      	bne.n	8003d46 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	61bb      	str	r3, [r7, #24]
 8003c82:	4b68      	ldr	r3, [pc, #416]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c86:	4a67      	ldr	r2, [pc, #412]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003c88:	f043 0310 	orr.w	r3, r3, #16
 8003c8c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c8e:	4b65      	ldr	r3, [pc, #404]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c92:	f003 0310 	and.w	r3, r3, #16
 8003c96:	61bb      	str	r3, [r7, #24]
 8003c98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	617b      	str	r3, [r7, #20]
 8003c9e:	4b61      	ldr	r3, [pc, #388]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	4a60      	ldr	r2, [pc, #384]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003ca4:	f043 0302 	orr.w	r3, r3, #2
 8003ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8003caa:	4b5e      	ldr	r3, [pc, #376]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003cb6:	23c0      	movs	r3, #192	; 0xc0
 8003cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cba:	2302      	movs	r3, #2
 8003cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003cc6:	2307      	movs	r3, #7
 8003cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cca:	f107 031c 	add.w	r3, r7, #28
 8003cce:	4619      	mov	r1, r3
 8003cd0:	4855      	ldr	r0, [pc, #340]	; (8003e28 <HAL_UART_MspInit+0x1cc>)
 8003cd2:	f001 fbb1 	bl	8005438 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003cd6:	4b55      	ldr	r3, [pc, #340]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003cd8:	4a55      	ldr	r2, [pc, #340]	; (8003e30 <HAL_UART_MspInit+0x1d4>)
 8003cda:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003cdc:	4b53      	ldr	r3, [pc, #332]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003cde:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ce2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ce4:	4b51      	ldr	r3, [pc, #324]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cea:	4b50      	ldr	r3, [pc, #320]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003cf0:	4b4e      	ldr	r3, [pc, #312]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003cf2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cf6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cf8:	4b4c      	ldr	r3, [pc, #304]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cfe:	4b4b      	ldr	r3, [pc, #300]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003d04:	4b49      	ldr	r3, [pc, #292]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d0a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003d0c:	4b47      	ldr	r3, [pc, #284]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d12:	4b46      	ldr	r3, [pc, #280]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003d18:	4844      	ldr	r0, [pc, #272]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d1a:	f000 ff8b 	bl	8004c34 <HAL_DMA_Init>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003d24:	f7ff fa92 	bl	800324c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a40      	ldr	r2, [pc, #256]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d2c:	639a      	str	r2, [r3, #56]	; 0x38
 8003d2e:	4a3f      	ldr	r2, [pc, #252]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003d34:	2200      	movs	r2, #0
 8003d36:	2100      	movs	r1, #0
 8003d38:	2025      	movs	r0, #37	; 0x25
 8003d3a:	f000 ff44 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d3e:	2025      	movs	r0, #37	; 0x25
 8003d40:	f000 ff5d 	bl	8004bfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003d44:	e068      	b.n	8003e18 <HAL_UART_MspInit+0x1bc>
  else if(uartHandle->Instance==USART6)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a3a      	ldr	r2, [pc, #232]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d163      	bne.n	8003e18 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003d50:	2300      	movs	r3, #0
 8003d52:	613b      	str	r3, [r7, #16]
 8003d54:	4b33      	ldr	r3, [pc, #204]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d58:	4a32      	ldr	r2, [pc, #200]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003d5a:	f043 0320 	orr.w	r3, r3, #32
 8003d5e:	6453      	str	r3, [r2, #68]	; 0x44
 8003d60:	4b30      	ldr	r3, [pc, #192]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d64:	f003 0320 	and.w	r3, r3, #32
 8003d68:	613b      	str	r3, [r7, #16]
 8003d6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	60fb      	str	r3, [r7, #12]
 8003d70:	4b2c      	ldr	r3, [pc, #176]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d74:	4a2b      	ldr	r2, [pc, #172]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003d76:	f043 0301 	orr.w	r3, r3, #1
 8003d7a:	6313      	str	r3, [r2, #48]	; 0x30
 8003d7c:	4b29      	ldr	r3, [pc, #164]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003d88:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003d8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d8e:	2302      	movs	r3, #2
 8003d90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d92:	2300      	movs	r3, #0
 8003d94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d96:	2303      	movs	r3, #3
 8003d98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003d9a:	2308      	movs	r3, #8
 8003d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d9e:	f107 031c 	add.w	r3, r7, #28
 8003da2:	4619      	mov	r1, r3
 8003da4:	4824      	ldr	r0, [pc, #144]	; (8003e38 <HAL_UART_MspInit+0x1dc>)
 8003da6:	f001 fb47 	bl	8005438 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003daa:	4b24      	ldr	r3, [pc, #144]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003dac:	4a24      	ldr	r2, [pc, #144]	; (8003e40 <HAL_UART_MspInit+0x1e4>)
 8003dae:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003db0:	4b22      	ldr	r3, [pc, #136]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003db2:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003db6:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003db8:	4b20      	ldr	r3, [pc, #128]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dbe:	4b1f      	ldr	r3, [pc, #124]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003dc4:	4b1d      	ldr	r3, [pc, #116]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003dc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003dca:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003dcc:	4b1b      	ldr	r3, [pc, #108]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003dd2:	4b1a      	ldr	r3, [pc, #104]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003dd8:	4b18      	ldr	r3, [pc, #96]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003dda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dde:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003de0:	4b16      	ldr	r3, [pc, #88]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003de6:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003dec:	4813      	ldr	r0, [pc, #76]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003dee:	f000 ff21 	bl	8004c34 <HAL_DMA_Init>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8003df8:	f7ff fa28 	bl	800324c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a0f      	ldr	r2, [pc, #60]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003e00:	639a      	str	r2, [r3, #56]	; 0x38
 8003e02:	4a0e      	ldr	r2, [pc, #56]	; (8003e3c <HAL_UART_MspInit+0x1e0>)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003e08:	2200      	movs	r2, #0
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	2047      	movs	r0, #71	; 0x47
 8003e0e:	f000 feda 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003e12:	2047      	movs	r0, #71	; 0x47
 8003e14:	f000 fef3 	bl	8004bfe <HAL_NVIC_EnableIRQ>
}
 8003e18:	bf00      	nop
 8003e1a:	3730      	adds	r7, #48	; 0x30
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	40011000 	.word	0x40011000
 8003e24:	40023800 	.word	0x40023800
 8003e28:	40020400 	.word	0x40020400
 8003e2c:	20000484 	.word	0x20000484
 8003e30:	40026440 	.word	0x40026440
 8003e34:	40011400 	.word	0x40011400
 8003e38:	40020000 	.word	0x40020000
 8003e3c:	200004e4 	.word	0x200004e4
 8003e40:	40026428 	.word	0x40026428

08003e44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003e44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e7c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e48:	480d      	ldr	r0, [pc, #52]	; (8003e80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003e4a:	490e      	ldr	r1, [pc, #56]	; (8003e84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003e4c:	4a0e      	ldr	r2, [pc, #56]	; (8003e88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e50:	e002      	b.n	8003e58 <LoopCopyDataInit>

08003e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e56:	3304      	adds	r3, #4

08003e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e5c:	d3f9      	bcc.n	8003e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e5e:	4a0b      	ldr	r2, [pc, #44]	; (8003e8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003e60:	4c0b      	ldr	r4, [pc, #44]	; (8003e90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e64:	e001      	b.n	8003e6a <LoopFillZerobss>

08003e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e68:	3204      	adds	r2, #4

08003e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e6c:	d3fb      	bcc.n	8003e66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003e6e:	f7ff fb2f 	bl	80034d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e72:	f007 fa07 	bl	800b284 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e76:	f7fd f965 	bl	8001144 <main>
  bx  lr    
 8003e7a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003e7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e84:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8003e88:	0800de04 	.word	0x0800de04
  ldr r2, =_sbss
 8003e8c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8003e90:	20004014 	.word	0x20004014

08003e94 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e94:	e7fe      	b.n	8003e94 <DMA1_Stream0_IRQHandler>
	...

08003e98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e9c:	4b0e      	ldr	r3, [pc, #56]	; (8003ed8 <HAL_Init+0x40>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a0d      	ldr	r2, [pc, #52]	; (8003ed8 <HAL_Init+0x40>)
 8003ea2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ea6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	; (8003ed8 <HAL_Init+0x40>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a0a      	ldr	r2, [pc, #40]	; (8003ed8 <HAL_Init+0x40>)
 8003eae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003eb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003eb4:	4b08      	ldr	r3, [pc, #32]	; (8003ed8 <HAL_Init+0x40>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a07      	ldr	r2, [pc, #28]	; (8003ed8 <HAL_Init+0x40>)
 8003eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ebe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ec0:	2003      	movs	r0, #3
 8003ec2:	f000 fe75 	bl	8004bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ec6:	200f      	movs	r0, #15
 8003ec8:	f000 f808 	bl	8003edc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ecc:	f7ff f9c4 	bl	8003258 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40023c00 	.word	0x40023c00

08003edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ee4:	4b12      	ldr	r3, [pc, #72]	; (8003f30 <HAL_InitTick+0x54>)
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	4b12      	ldr	r3, [pc, #72]	; (8003f34 <HAL_InitTick+0x58>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	4619      	mov	r1, r3
 8003eee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ef2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efa:	4618      	mov	r0, r3
 8003efc:	f000 fe8d 	bl	8004c1a <HAL_SYSTICK_Config>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e00e      	b.n	8003f28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b0f      	cmp	r3, #15
 8003f0e:	d80a      	bhi.n	8003f26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f10:	2200      	movs	r2, #0
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	f04f 30ff 	mov.w	r0, #4294967295
 8003f18:	f000 fe55 	bl	8004bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f1c:	4a06      	ldr	r2, [pc, #24]	; (8003f38 <HAL_InitTick+0x5c>)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	e000      	b.n	8003f28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	20000000 	.word	0x20000000
 8003f34:	20000008 	.word	0x20000008
 8003f38:	20000004 	.word	0x20000004

08003f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f40:	4b06      	ldr	r3, [pc, #24]	; (8003f5c <HAL_IncTick+0x20>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	461a      	mov	r2, r3
 8003f46:	4b06      	ldr	r3, [pc, #24]	; (8003f60 <HAL_IncTick+0x24>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	4a04      	ldr	r2, [pc, #16]	; (8003f60 <HAL_IncTick+0x24>)
 8003f4e:	6013      	str	r3, [r2, #0]
}
 8003f50:	bf00      	nop
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000008 	.word	0x20000008
 8003f60:	20000544 	.word	0x20000544

08003f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  return uwTick;
 8003f68:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <HAL_GetTick+0x14>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	20000544 	.word	0x20000544

08003f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f84:	f7ff ffee 	bl	8003f64 <HAL_GetTick>
 8003f88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f94:	d005      	beq.n	8003fa2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f96:	4b0a      	ldr	r3, [pc, #40]	; (8003fc0 <HAL_Delay+0x44>)
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003fa2:	bf00      	nop
 8003fa4:	f7ff ffde 	bl	8003f64 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d8f7      	bhi.n	8003fa4 <HAL_Delay+0x28>
  {
  }
}
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20000008 	.word	0x20000008

08003fc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d101      	bne.n	8003fda <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e033      	b.n	8004042 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d109      	bne.n	8003ff6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7fc ff46 	bl	8000e74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffa:	f003 0310 	and.w	r3, r3, #16
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d118      	bne.n	8004034 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800400a:	f023 0302 	bic.w	r3, r3, #2
 800400e:	f043 0202 	orr.w	r2, r3, #2
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 fb72 	bl	8004700 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	f023 0303 	bic.w	r3, r3, #3
 800402a:	f043 0201 	orr.w	r2, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	641a      	str	r2, [r3, #64]	; 0x40
 8004032:	e001      	b.n	8004038 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004040:	7bfb      	ldrb	r3, [r7, #15]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b086      	sub	sp, #24
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004052:	2300      	movs	r3, #0
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	2300      	movs	r3, #0
 8004058:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f003 0320 	and.w	r3, r3, #32
 8004078:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d049      	beq.n	8004114 <HAL_ADC_IRQHandler+0xca>
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d046      	beq.n	8004114 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	f003 0310 	and.w	r3, r3, #16
 800408e:	2b00      	cmp	r3, #0
 8004090:	d105      	bne.n	800409e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004096:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d12b      	bne.n	8004104 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d127      	bne.n	8004104 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d006      	beq.n	80040d0 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d119      	bne.n	8004104 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f022 0220 	bic.w	r2, r2, #32
 80040de:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d105      	bne.n	8004104 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fc:	f043 0201 	orr.w	r2, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f9a1 	bl	800444c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f06f 0212 	mvn.w	r2, #18
 8004112:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f003 0304 	and.w	r3, r3, #4
 800411a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004122:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d057      	beq.n	80041da <HAL_ADC_IRQHandler+0x190>
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d054      	beq.n	80041da <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004134:	f003 0310 	and.w	r3, r3, #16
 8004138:	2b00      	cmp	r3, #0
 800413a:	d105      	bne.n	8004148 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004140:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d139      	bne.n	80041ca <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004160:	2b00      	cmp	r3, #0
 8004162:	d006      	beq.n	8004172 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800416e:	2b00      	cmp	r3, #0
 8004170:	d12b      	bne.n	80041ca <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800417c:	2b00      	cmp	r3, #0
 800417e:	d124      	bne.n	80041ca <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800418a:	2b00      	cmp	r3, #0
 800418c:	d11d      	bne.n	80041ca <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004192:	2b00      	cmp	r3, #0
 8004194:	d119      	bne.n	80041ca <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041a4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d105      	bne.n	80041ca <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f043 0201 	orr.w	r2, r3, #1
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 fc16 	bl	80049fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f06f 020c 	mvn.w	r2, #12
 80041d8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e8:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d017      	beq.n	8004220 <HAL_ADC_IRQHandler+0x1d6>
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d014      	beq.n	8004220 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b01      	cmp	r3, #1
 8004202:	d10d      	bne.n	8004220 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004208:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 f92f 	bl	8004474 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f06f 0201 	mvn.w	r2, #1
 800421e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f003 0320 	and.w	r3, r3, #32
 8004226:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800422e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d015      	beq.n	8004262 <HAL_ADC_IRQHandler+0x218>
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d012      	beq.n	8004262 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004240:	f043 0202 	orr.w	r2, r3, #2
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f06f 0220 	mvn.w	r2, #32
 8004250:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f918 	bl	8004488 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f06f 0220 	mvn.w	r2, #32
 8004260:	601a      	str	r2, [r3, #0]
  }
}
 8004262:	bf00      	nop
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
	...

0800426c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004282:	2b01      	cmp	r3, #1
 8004284:	d101      	bne.n	800428a <HAL_ADC_Start_DMA+0x1e>
 8004286:	2302      	movs	r3, #2
 8004288:	e0ce      	b.n	8004428 <HAL_ADC_Start_DMA+0x1bc>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	2b01      	cmp	r3, #1
 800429e:	d018      	beq.n	80042d2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689a      	ldr	r2, [r3, #8]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0201 	orr.w	r2, r2, #1
 80042ae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80042b0:	4b5f      	ldr	r3, [pc, #380]	; (8004430 <HAL_ADC_Start_DMA+0x1c4>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a5f      	ldr	r2, [pc, #380]	; (8004434 <HAL_ADC_Start_DMA+0x1c8>)
 80042b6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ba:	0c9a      	lsrs	r2, r3, #18
 80042bc:	4613      	mov	r3, r2
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	4413      	add	r3, r2
 80042c2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80042c4:	e002      	b.n	80042cc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	3b01      	subs	r3, #1
 80042ca:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d1f9      	bne.n	80042c6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e0:	d107      	bne.n	80042f2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042f0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	f040 8086 	bne.w	800440e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004306:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800430a:	f023 0301 	bic.w	r3, r3, #1
 800430e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004320:	2b00      	cmp	r3, #0
 8004322:	d007      	beq.n	8004334 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004328:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800432c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004338:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800433c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004340:	d106      	bne.n	8004350 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004346:	f023 0206 	bic.w	r2, r3, #6
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	645a      	str	r2, [r3, #68]	; 0x44
 800434e:	e002      	b.n	8004356 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800435e:	4b36      	ldr	r3, [pc, #216]	; (8004438 <HAL_ADC_Start_DMA+0x1cc>)
 8004360:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004366:	4a35      	ldr	r2, [pc, #212]	; (800443c <HAL_ADC_Start_DMA+0x1d0>)
 8004368:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800436e:	4a34      	ldr	r2, [pc, #208]	; (8004440 <HAL_ADC_Start_DMA+0x1d4>)
 8004370:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004376:	4a33      	ldr	r2, [pc, #204]	; (8004444 <HAL_ADC_Start_DMA+0x1d8>)
 8004378:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004382:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004392:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689a      	ldr	r2, [r3, #8]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043a2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	334c      	adds	r3, #76	; 0x4c
 80043ae:	4619      	mov	r1, r3
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f000 fcec 	bl	8004d90 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 031f 	and.w	r3, r3, #31
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10f      	bne.n	80043e4 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d129      	bne.n	8004426 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80043e0:	609a      	str	r2, [r3, #8]
 80043e2:	e020      	b.n	8004426 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a17      	ldr	r2, [pc, #92]	; (8004448 <HAL_ADC_Start_DMA+0x1dc>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d11b      	bne.n	8004426 <HAL_ADC_Start_DMA+0x1ba>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d114      	bne.n	8004426 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689a      	ldr	r2, [r3, #8]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800440a:	609a      	str	r2, [r3, #8]
 800440c:	e00b      	b.n	8004426 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	f043 0210 	orr.w	r2, r3, #16
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	f043 0201 	orr.w	r2, r3, #1
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3718      	adds	r7, #24
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	20000000 	.word	0x20000000
 8004434:	431bde83 	.word	0x431bde83
 8004438:	40012300 	.word	0x40012300
 800443c:	080048f9 	.word	0x080048f9
 8004440:	080049b3 	.word	0x080049b3
 8004444:	080049cf 	.word	0x080049cf
 8004448:	40012000 	.word	0x40012000

0800444c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800447c:	bf00      	nop
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80044a6:	2300      	movs	r3, #0
 80044a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d101      	bne.n	80044b8 <HAL_ADC_ConfigChannel+0x1c>
 80044b4:	2302      	movs	r3, #2
 80044b6:	e113      	b.n	80046e0 <HAL_ADC_ConfigChannel+0x244>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2b09      	cmp	r3, #9
 80044c6:	d925      	bls.n	8004514 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68d9      	ldr	r1, [r3, #12]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	461a      	mov	r2, r3
 80044d6:	4613      	mov	r3, r2
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	4413      	add	r3, r2
 80044dc:	3b1e      	subs	r3, #30
 80044de:	2207      	movs	r2, #7
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	43da      	mvns	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	400a      	ands	r2, r1
 80044ec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68d9      	ldr	r1, [r3, #12]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	689a      	ldr	r2, [r3, #8]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	4618      	mov	r0, r3
 8004500:	4603      	mov	r3, r0
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	4403      	add	r3, r0
 8004506:	3b1e      	subs	r3, #30
 8004508:	409a      	lsls	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	60da      	str	r2, [r3, #12]
 8004512:	e022      	b.n	800455a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	6919      	ldr	r1, [r3, #16]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	b29b      	uxth	r3, r3
 8004520:	461a      	mov	r2, r3
 8004522:	4613      	mov	r3, r2
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	4413      	add	r3, r2
 8004528:	2207      	movs	r2, #7
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	43da      	mvns	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	400a      	ands	r2, r1
 8004536:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6919      	ldr	r1, [r3, #16]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	689a      	ldr	r2, [r3, #8]
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	b29b      	uxth	r3, r3
 8004548:	4618      	mov	r0, r3
 800454a:	4603      	mov	r3, r0
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	4403      	add	r3, r0
 8004550:	409a      	lsls	r2, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	2b06      	cmp	r3, #6
 8004560:	d824      	bhi.n	80045ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	4613      	mov	r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	4413      	add	r3, r2
 8004572:	3b05      	subs	r3, #5
 8004574:	221f      	movs	r2, #31
 8004576:	fa02 f303 	lsl.w	r3, r2, r3
 800457a:	43da      	mvns	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	400a      	ands	r2, r1
 8004582:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	b29b      	uxth	r3, r3
 8004590:	4618      	mov	r0, r3
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	4413      	add	r3, r2
 800459c:	3b05      	subs	r3, #5
 800459e:	fa00 f203 	lsl.w	r2, r0, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	635a      	str	r2, [r3, #52]	; 0x34
 80045aa:	e04c      	b.n	8004646 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	2b0c      	cmp	r3, #12
 80045b2:	d824      	bhi.n	80045fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	4413      	add	r3, r2
 80045c4:	3b23      	subs	r3, #35	; 0x23
 80045c6:	221f      	movs	r2, #31
 80045c8:	fa02 f303 	lsl.w	r3, r2, r3
 80045cc:	43da      	mvns	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	400a      	ands	r2, r1
 80045d4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	4618      	mov	r0, r3
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	4613      	mov	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4413      	add	r3, r2
 80045ee:	3b23      	subs	r3, #35	; 0x23
 80045f0:	fa00 f203 	lsl.w	r2, r0, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	631a      	str	r2, [r3, #48]	; 0x30
 80045fc:	e023      	b.n	8004646 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	4613      	mov	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	3b41      	subs	r3, #65	; 0x41
 8004610:	221f      	movs	r2, #31
 8004612:	fa02 f303 	lsl.w	r3, r2, r3
 8004616:	43da      	mvns	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	400a      	ands	r2, r1
 800461e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	b29b      	uxth	r3, r3
 800462c:	4618      	mov	r0, r3
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685a      	ldr	r2, [r3, #4]
 8004632:	4613      	mov	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4413      	add	r3, r2
 8004638:	3b41      	subs	r3, #65	; 0x41
 800463a:	fa00 f203 	lsl.w	r2, r0, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004646:	4b29      	ldr	r3, [pc, #164]	; (80046ec <HAL_ADC_ConfigChannel+0x250>)
 8004648:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a28      	ldr	r2, [pc, #160]	; (80046f0 <HAL_ADC_ConfigChannel+0x254>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d10f      	bne.n	8004674 <HAL_ADC_ConfigChannel+0x1d8>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b12      	cmp	r3, #18
 800465a:	d10b      	bne.n	8004674 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a1d      	ldr	r2, [pc, #116]	; (80046f0 <HAL_ADC_ConfigChannel+0x254>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d12b      	bne.n	80046d6 <HAL_ADC_ConfigChannel+0x23a>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a1c      	ldr	r2, [pc, #112]	; (80046f4 <HAL_ADC_ConfigChannel+0x258>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d003      	beq.n	8004690 <HAL_ADC_ConfigChannel+0x1f4>
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2b11      	cmp	r3, #17
 800468e:	d122      	bne.n	80046d6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a11      	ldr	r2, [pc, #68]	; (80046f4 <HAL_ADC_ConfigChannel+0x258>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d111      	bne.n	80046d6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80046b2:	4b11      	ldr	r3, [pc, #68]	; (80046f8 <HAL_ADC_ConfigChannel+0x25c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a11      	ldr	r2, [pc, #68]	; (80046fc <HAL_ADC_ConfigChannel+0x260>)
 80046b8:	fba2 2303 	umull	r2, r3, r2, r3
 80046bc:	0c9a      	lsrs	r2, r3, #18
 80046be:	4613      	mov	r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	4413      	add	r3, r2
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80046c8:	e002      	b.n	80046d0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	3b01      	subs	r3, #1
 80046ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f9      	bne.n	80046ca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	40012300 	.word	0x40012300
 80046f0:	40012000 	.word	0x40012000
 80046f4:	10000012 	.word	0x10000012
 80046f8:	20000000 	.word	0x20000000
 80046fc:	431bde83 	.word	0x431bde83

08004700 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004708:	4b79      	ldr	r3, [pc, #484]	; (80048f0 <ADC_Init+0x1f0>)
 800470a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	431a      	orrs	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004734:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	6859      	ldr	r1, [r3, #4]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	021a      	lsls	r2, r3, #8
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	685a      	ldr	r2, [r3, #4]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004758:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6859      	ldr	r1, [r3, #4]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689a      	ldr	r2, [r3, #8]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800477a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6899      	ldr	r1, [r3, #8]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	430a      	orrs	r2, r1
 800478c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004792:	4a58      	ldr	r2, [pc, #352]	; (80048f4 <ADC_Init+0x1f4>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d022      	beq.n	80047de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6899      	ldr	r1, [r3, #8]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80047c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6899      	ldr	r1, [r3, #8]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	609a      	str	r2, [r3, #8]
 80047dc:	e00f      	b.n	80047fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689a      	ldr	r2, [r3, #8]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689a      	ldr	r2, [r3, #8]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80047fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0202 	bic.w	r2, r2, #2
 800480c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6899      	ldr	r1, [r3, #8]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	7e1b      	ldrb	r3, [r3, #24]
 8004818:	005a      	lsls	r2, r3, #1
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	430a      	orrs	r2, r1
 8004820:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d01b      	beq.n	8004864 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800483a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800484a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6859      	ldr	r1, [r3, #4]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004856:	3b01      	subs	r3, #1
 8004858:	035a      	lsls	r2, r3, #13
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	605a      	str	r2, [r3, #4]
 8004862:	e007      	b.n	8004874 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004872:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004882:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	3b01      	subs	r3, #1
 8004890:	051a      	lsls	r2, r3, #20
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	689a      	ldr	r2, [r3, #8]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80048a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6899      	ldr	r1, [r3, #8]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80048b6:	025a      	lsls	r2, r3, #9
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	430a      	orrs	r2, r1
 80048be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6899      	ldr	r1, [r3, #8]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	029a      	lsls	r2, r3, #10
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	609a      	str	r2, [r3, #8]
}
 80048e4:	bf00      	nop
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	40012300 	.word	0x40012300
 80048f4:	0f000001 	.word	0x0f000001

080048f8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004904:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800490e:	2b00      	cmp	r3, #0
 8004910:	d13c      	bne.n	800498c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d12b      	bne.n	8004984 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004930:	2b00      	cmp	r3, #0
 8004932:	d127      	bne.n	8004984 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800493e:	2b00      	cmp	r3, #0
 8004940:	d006      	beq.n	8004950 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800494c:	2b00      	cmp	r3, #0
 800494e:	d119      	bne.n	8004984 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	685a      	ldr	r2, [r3, #4]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f022 0220 	bic.w	r2, r2, #32
 800495e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004964:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004970:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d105      	bne.n	8004984 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497c:	f043 0201 	orr.w	r2, r3, #1
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f7ff fd61 	bl	800444c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800498a:	e00e      	b.n	80049aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004990:	f003 0310 	and.w	r3, r3, #16
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f7ff fd75 	bl	8004488 <HAL_ADC_ErrorCallback>
}
 800499e:	e004      	b.n	80049aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	4798      	blx	r3
}
 80049aa:	bf00      	nop
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b084      	sub	sp, #16
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049be:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f7ff fd4d 	bl	8004460 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80049c6:	bf00      	nop
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b084      	sub	sp, #16
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049da:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2240      	movs	r2, #64	; 0x40
 80049e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e6:	f043 0204 	orr.w	r2, r3, #4
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f7ff fd4a 	bl	8004488 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80049f4:	bf00      	nop
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f003 0307 	and.w	r3, r3, #7
 8004a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a20:	4b0c      	ldr	r3, [pc, #48]	; (8004a54 <__NVIC_SetPriorityGrouping+0x44>)
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a42:	4a04      	ldr	r2, [pc, #16]	; (8004a54 <__NVIC_SetPriorityGrouping+0x44>)
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	60d3      	str	r3, [r2, #12]
}
 8004a48:	bf00      	nop
 8004a4a:	3714      	adds	r7, #20
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	e000ed00 	.word	0xe000ed00

08004a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a5c:	4b04      	ldr	r3, [pc, #16]	; (8004a70 <__NVIC_GetPriorityGrouping+0x18>)
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	0a1b      	lsrs	r3, r3, #8
 8004a62:	f003 0307 	and.w	r3, r3, #7
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	e000ed00 	.word	0xe000ed00

08004a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	db0b      	blt.n	8004a9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a86:	79fb      	ldrb	r3, [r7, #7]
 8004a88:	f003 021f 	and.w	r2, r3, #31
 8004a8c:	4907      	ldr	r1, [pc, #28]	; (8004aac <__NVIC_EnableIRQ+0x38>)
 8004a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a92:	095b      	lsrs	r3, r3, #5
 8004a94:	2001      	movs	r0, #1
 8004a96:	fa00 f202 	lsl.w	r2, r0, r2
 8004a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a9e:	bf00      	nop
 8004aa0:	370c      	adds	r7, #12
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	e000e100 	.word	0xe000e100

08004ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	6039      	str	r1, [r7, #0]
 8004aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	db0a      	blt.n	8004ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	b2da      	uxtb	r2, r3
 8004ac8:	490c      	ldr	r1, [pc, #48]	; (8004afc <__NVIC_SetPriority+0x4c>)
 8004aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ace:	0112      	lsls	r2, r2, #4
 8004ad0:	b2d2      	uxtb	r2, r2
 8004ad2:	440b      	add	r3, r1
 8004ad4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ad8:	e00a      	b.n	8004af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	b2da      	uxtb	r2, r3
 8004ade:	4908      	ldr	r1, [pc, #32]	; (8004b00 <__NVIC_SetPriority+0x50>)
 8004ae0:	79fb      	ldrb	r3, [r7, #7]
 8004ae2:	f003 030f 	and.w	r3, r3, #15
 8004ae6:	3b04      	subs	r3, #4
 8004ae8:	0112      	lsls	r2, r2, #4
 8004aea:	b2d2      	uxtb	r2, r2
 8004aec:	440b      	add	r3, r1
 8004aee:	761a      	strb	r2, [r3, #24]
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr
 8004afc:	e000e100 	.word	0xe000e100
 8004b00:	e000ed00 	.word	0xe000ed00

08004b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b089      	sub	sp, #36	; 0x24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f003 0307 	and.w	r3, r3, #7
 8004b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	f1c3 0307 	rsb	r3, r3, #7
 8004b1e:	2b04      	cmp	r3, #4
 8004b20:	bf28      	it	cs
 8004b22:	2304      	movcs	r3, #4
 8004b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	3304      	adds	r3, #4
 8004b2a:	2b06      	cmp	r3, #6
 8004b2c:	d902      	bls.n	8004b34 <NVIC_EncodePriority+0x30>
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	3b03      	subs	r3, #3
 8004b32:	e000      	b.n	8004b36 <NVIC_EncodePriority+0x32>
 8004b34:	2300      	movs	r3, #0
 8004b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b38:	f04f 32ff 	mov.w	r2, #4294967295
 8004b3c:	69bb      	ldr	r3, [r7, #24]
 8004b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b42:	43da      	mvns	r2, r3
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	401a      	ands	r2, r3
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	fa01 f303 	lsl.w	r3, r1, r3
 8004b56:	43d9      	mvns	r1, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b5c:	4313      	orrs	r3, r2
         );
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3724      	adds	r7, #36	; 0x24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
	...

08004b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3b01      	subs	r3, #1
 8004b78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b7c:	d301      	bcc.n	8004b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e00f      	b.n	8004ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b82:	4a0a      	ldr	r2, [pc, #40]	; (8004bac <SysTick_Config+0x40>)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	3b01      	subs	r3, #1
 8004b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b8a:	210f      	movs	r1, #15
 8004b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b90:	f7ff ff8e 	bl	8004ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b94:	4b05      	ldr	r3, [pc, #20]	; (8004bac <SysTick_Config+0x40>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b9a:	4b04      	ldr	r3, [pc, #16]	; (8004bac <SysTick_Config+0x40>)
 8004b9c:	2207      	movs	r2, #7
 8004b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	e000e010 	.word	0xe000e010

08004bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f7ff ff29 	bl	8004a10 <__NVIC_SetPriorityGrouping>
}
 8004bbe:	bf00      	nop
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b086      	sub	sp, #24
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	4603      	mov	r3, r0
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	607a      	str	r2, [r7, #4]
 8004bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bd8:	f7ff ff3e 	bl	8004a58 <__NVIC_GetPriorityGrouping>
 8004bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	68b9      	ldr	r1, [r7, #8]
 8004be2:	6978      	ldr	r0, [r7, #20]
 8004be4:	f7ff ff8e 	bl	8004b04 <NVIC_EncodePriority>
 8004be8:	4602      	mov	r2, r0
 8004bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bee:	4611      	mov	r1, r2
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff ff5d 	bl	8004ab0 <__NVIC_SetPriority>
}
 8004bf6:	bf00      	nop
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b082      	sub	sp, #8
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	4603      	mov	r3, r0
 8004c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7ff ff31 	bl	8004a74 <__NVIC_EnableIRQ>
}
 8004c12:	bf00      	nop
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b082      	sub	sp, #8
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7ff ffa2 	bl	8004b6c <SysTick_Config>
 8004c28:	4603      	mov	r3, r0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c40:	f7ff f990 	bl	8003f64 <HAL_GetTick>
 8004c44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d101      	bne.n	8004c50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e099      	b.n	8004d84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0201 	bic.w	r2, r2, #1
 8004c6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c70:	e00f      	b.n	8004c92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c72:	f7ff f977 	bl	8003f64 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b05      	cmp	r3, #5
 8004c7e:	d908      	bls.n	8004c92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2220      	movs	r2, #32
 8004c84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2203      	movs	r2, #3
 8004c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e078      	b.n	8004d84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1e8      	bne.n	8004c72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	4b38      	ldr	r3, [pc, #224]	; (8004d8c <HAL_DMA_Init+0x158>)
 8004cac:	4013      	ands	r3, r2
 8004cae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	699b      	ldr	r3, [r3, #24]
 8004cd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d107      	bne.n	8004cfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	697a      	ldr	r2, [r7, #20]
 8004d02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f023 0307 	bic.w	r3, r3, #7
 8004d12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d18:	697a      	ldr	r2, [r7, #20]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d22:	2b04      	cmp	r3, #4
 8004d24:	d117      	bne.n	8004d56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d00e      	beq.n	8004d56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 fb01 	bl	8005340 <DMA_CheckFifoParam>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d008      	beq.n	8004d56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2240      	movs	r2, #64	; 0x40
 8004d48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d52:	2301      	movs	r3, #1
 8004d54:	e016      	b.n	8004d84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 fab8 	bl	80052d4 <DMA_CalcBaseAndBitshift>
 8004d64:	4603      	mov	r3, r0
 8004d66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d6c:	223f      	movs	r2, #63	; 0x3f
 8004d6e:	409a      	lsls	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3718      	adds	r7, #24
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	f010803f 	.word	0xf010803f

08004d90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b086      	sub	sp, #24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
 8004d9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d101      	bne.n	8004db6 <HAL_DMA_Start_IT+0x26>
 8004db2:	2302      	movs	r3, #2
 8004db4:	e040      	b.n	8004e38 <HAL_DMA_Start_IT+0xa8>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d12f      	bne.n	8004e2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2202      	movs	r2, #2
 8004dce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68b9      	ldr	r1, [r7, #8]
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fa4a 	bl	8005278 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004de8:	223f      	movs	r2, #63	; 0x3f
 8004dea:	409a      	lsls	r2, r3
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0216 	orr.w	r2, r2, #22
 8004dfe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d007      	beq.n	8004e18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f042 0208 	orr.w	r2, r2, #8
 8004e16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f042 0201 	orr.w	r2, r2, #1
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	e005      	b.n	8004e36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004e32:	2302      	movs	r3, #2
 8004e34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e4e:	f7ff f889 	bl	8003f64 <HAL_GetTick>
 8004e52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d008      	beq.n	8004e72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2280      	movs	r2, #128	; 0x80
 8004e64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e052      	b.n	8004f18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0216 	bic.w	r2, r2, #22
 8004e80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695a      	ldr	r2, [r3, #20]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d103      	bne.n	8004ea2 <HAL_DMA_Abort+0x62>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0208 	bic.w	r2, r2, #8
 8004eb0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f022 0201 	bic.w	r2, r2, #1
 8004ec0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ec2:	e013      	b.n	8004eec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ec4:	f7ff f84e 	bl	8003f64 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b05      	cmp	r3, #5
 8004ed0:	d90c      	bls.n	8004eec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2203      	movs	r2, #3
 8004edc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e015      	b.n	8004f18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1e4      	bne.n	8004ec4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004efe:	223f      	movs	r2, #63	; 0x3f
 8004f00:	409a      	lsls	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d004      	beq.n	8004f3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2280      	movs	r2, #128	; 0x80
 8004f38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e00c      	b.n	8004f58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2205      	movs	r2, #5
 8004f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 0201 	bic.w	r2, r2, #1
 8004f54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004f70:	4b8e      	ldr	r3, [pc, #568]	; (80051ac <HAL_DMA_IRQHandler+0x248>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a8e      	ldr	r2, [pc, #568]	; (80051b0 <HAL_DMA_IRQHandler+0x24c>)
 8004f76:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7a:	0a9b      	lsrs	r3, r3, #10
 8004f7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f8e:	2208      	movs	r2, #8
 8004f90:	409a      	lsls	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	4013      	ands	r3, r2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d01a      	beq.n	8004fd0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d013      	beq.n	8004fd0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0204 	bic.w	r2, r2, #4
 8004fb6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fbc:	2208      	movs	r2, #8
 8004fbe:	409a      	lsls	r2, r3
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fc8:	f043 0201 	orr.w	r2, r3, #1
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	409a      	lsls	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d012      	beq.n	8005006 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00b      	beq.n	8005006 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	409a      	lsls	r2, r3
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ffe:	f043 0202 	orr.w	r2, r3, #2
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800500a:	2204      	movs	r2, #4
 800500c:	409a      	lsls	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	4013      	ands	r3, r2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d012      	beq.n	800503c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00b      	beq.n	800503c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005028:	2204      	movs	r2, #4
 800502a:	409a      	lsls	r2, r3
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005034:	f043 0204 	orr.w	r2, r3, #4
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005040:	2210      	movs	r2, #16
 8005042:	409a      	lsls	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	4013      	ands	r3, r2
 8005048:	2b00      	cmp	r3, #0
 800504a:	d043      	beq.n	80050d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0308 	and.w	r3, r3, #8
 8005056:	2b00      	cmp	r3, #0
 8005058:	d03c      	beq.n	80050d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800505e:	2210      	movs	r2, #16
 8005060:	409a      	lsls	r2, r3
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d018      	beq.n	80050a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d108      	bne.n	8005094 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005086:	2b00      	cmp	r3, #0
 8005088:	d024      	beq.n	80050d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	4798      	blx	r3
 8005092:	e01f      	b.n	80050d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005098:	2b00      	cmp	r3, #0
 800509a:	d01b      	beq.n	80050d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	4798      	blx	r3
 80050a4:	e016      	b.n	80050d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d107      	bne.n	80050c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0208 	bic.w	r2, r2, #8
 80050c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d003      	beq.n	80050d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050d8:	2220      	movs	r2, #32
 80050da:	409a      	lsls	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	4013      	ands	r3, r2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 808f 	beq.w	8005204 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0310 	and.w	r3, r3, #16
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 8087 	beq.w	8005204 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050fa:	2220      	movs	r2, #32
 80050fc:	409a      	lsls	r2, r3
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b05      	cmp	r3, #5
 800510c:	d136      	bne.n	800517c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f022 0216 	bic.w	r2, r2, #22
 800511c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	695a      	ldr	r2, [r3, #20]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800512c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005132:	2b00      	cmp	r3, #0
 8005134:	d103      	bne.n	800513e <HAL_DMA_IRQHandler+0x1da>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800513a:	2b00      	cmp	r3, #0
 800513c:	d007      	beq.n	800514e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0208 	bic.w	r2, r2, #8
 800514c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005152:	223f      	movs	r2, #63	; 0x3f
 8005154:	409a      	lsls	r2, r3
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800516e:	2b00      	cmp	r3, #0
 8005170:	d07e      	beq.n	8005270 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	4798      	blx	r3
        }
        return;
 800517a:	e079      	b.n	8005270 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d01d      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10d      	bne.n	80051b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800519c:	2b00      	cmp	r3, #0
 800519e:	d031      	beq.n	8005204 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	4798      	blx	r3
 80051a8:	e02c      	b.n	8005204 <HAL_DMA_IRQHandler+0x2a0>
 80051aa:	bf00      	nop
 80051ac:	20000000 	.word	0x20000000
 80051b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d023      	beq.n	8005204 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	4798      	blx	r3
 80051c4:	e01e      	b.n	8005204 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10f      	bne.n	80051f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f022 0210 	bic.w	r2, r2, #16
 80051e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005208:	2b00      	cmp	r3, #0
 800520a:	d032      	beq.n	8005272 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005210:	f003 0301 	and.w	r3, r3, #1
 8005214:	2b00      	cmp	r3, #0
 8005216:	d022      	beq.n	800525e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2205      	movs	r2, #5
 800521c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 0201 	bic.w	r2, r2, #1
 800522e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	3301      	adds	r3, #1
 8005234:	60bb      	str	r3, [r7, #8]
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	429a      	cmp	r2, r3
 800523a:	d307      	bcc.n	800524c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1f2      	bne.n	8005230 <HAL_DMA_IRQHandler+0x2cc>
 800524a:	e000      	b.n	800524e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800524c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005262:	2b00      	cmp	r3, #0
 8005264:	d005      	beq.n	8005272 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	4798      	blx	r3
 800526e:	e000      	b.n	8005272 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005270:	bf00      	nop
    }
  }
}
 8005272:	3718      	adds	r7, #24
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
 8005284:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005294:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	683a      	ldr	r2, [r7, #0]
 800529c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	2b40      	cmp	r3, #64	; 0x40
 80052a4:	d108      	bne.n	80052b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80052b6:	e007      	b.n	80052c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	60da      	str	r2, [r3, #12]
}
 80052c8:	bf00      	nop
 80052ca:	3714      	adds	r7, #20
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	3b10      	subs	r3, #16
 80052e4:	4a14      	ldr	r2, [pc, #80]	; (8005338 <DMA_CalcBaseAndBitshift+0x64>)
 80052e6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ea:	091b      	lsrs	r3, r3, #4
 80052ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80052ee:	4a13      	ldr	r2, [pc, #76]	; (800533c <DMA_CalcBaseAndBitshift+0x68>)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4413      	add	r3, r2
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	461a      	mov	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2b03      	cmp	r3, #3
 8005300:	d909      	bls.n	8005316 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800530a:	f023 0303 	bic.w	r3, r3, #3
 800530e:	1d1a      	adds	r2, r3, #4
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	659a      	str	r2, [r3, #88]	; 0x58
 8005314:	e007      	b.n	8005326 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800531e:	f023 0303 	bic.w	r3, r3, #3
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800532a:	4618      	mov	r0, r3
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	aaaaaaab 	.word	0xaaaaaaab
 800533c:	0800cd70 	.word	0x0800cd70

08005340 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005348:	2300      	movs	r3, #0
 800534a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005350:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d11f      	bne.n	800539a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	2b03      	cmp	r3, #3
 800535e:	d856      	bhi.n	800540e <DMA_CheckFifoParam+0xce>
 8005360:	a201      	add	r2, pc, #4	; (adr r2, 8005368 <DMA_CheckFifoParam+0x28>)
 8005362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005366:	bf00      	nop
 8005368:	08005379 	.word	0x08005379
 800536c:	0800538b 	.word	0x0800538b
 8005370:	08005379 	.word	0x08005379
 8005374:	0800540f 	.word	0x0800540f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d046      	beq.n	8005412 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005388:	e043      	b.n	8005412 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800538e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005392:	d140      	bne.n	8005416 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005398:	e03d      	b.n	8005416 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053a2:	d121      	bne.n	80053e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b03      	cmp	r3, #3
 80053a8:	d837      	bhi.n	800541a <DMA_CheckFifoParam+0xda>
 80053aa:	a201      	add	r2, pc, #4	; (adr r2, 80053b0 <DMA_CheckFifoParam+0x70>)
 80053ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b0:	080053c1 	.word	0x080053c1
 80053b4:	080053c7 	.word	0x080053c7
 80053b8:	080053c1 	.word	0x080053c1
 80053bc:	080053d9 	.word	0x080053d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	73fb      	strb	r3, [r7, #15]
      break;
 80053c4:	e030      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d025      	beq.n	800541e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053d6:	e022      	b.n	800541e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053e0:	d11f      	bne.n	8005422 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80053e6:	e01c      	b.n	8005422 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d903      	bls.n	80053f6 <DMA_CheckFifoParam+0xb6>
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	2b03      	cmp	r3, #3
 80053f2:	d003      	beq.n	80053fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80053f4:	e018      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	73fb      	strb	r3, [r7, #15]
      break;
 80053fa:	e015      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005400:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00e      	beq.n	8005426 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	73fb      	strb	r3, [r7, #15]
      break;
 800540c:	e00b      	b.n	8005426 <DMA_CheckFifoParam+0xe6>
      break;
 800540e:	bf00      	nop
 8005410:	e00a      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
      break;
 8005412:	bf00      	nop
 8005414:	e008      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
      break;
 8005416:	bf00      	nop
 8005418:	e006      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
      break;
 800541a:	bf00      	nop
 800541c:	e004      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
      break;
 800541e:	bf00      	nop
 8005420:	e002      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
      break;   
 8005422:	bf00      	nop
 8005424:	e000      	b.n	8005428 <DMA_CheckFifoParam+0xe8>
      break;
 8005426:	bf00      	nop
    }
  } 
  
  return status; 
 8005428:	7bfb      	ldrb	r3, [r7, #15]
}
 800542a:	4618      	mov	r0, r3
 800542c:	3714      	adds	r7, #20
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop

08005438 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005438:	b480      	push	{r7}
 800543a:	b089      	sub	sp, #36	; 0x24
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005442:	2300      	movs	r3, #0
 8005444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005446:	2300      	movs	r3, #0
 8005448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800544a:	2300      	movs	r3, #0
 800544c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800544e:	2300      	movs	r3, #0
 8005450:	61fb      	str	r3, [r7, #28]
 8005452:	e159      	b.n	8005708 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005454:	2201      	movs	r2, #1
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	fa02 f303 	lsl.w	r3, r2, r3
 800545c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	4013      	ands	r3, r2
 8005466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	429a      	cmp	r2, r3
 800546e:	f040 8148 	bne.w	8005702 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f003 0303 	and.w	r3, r3, #3
 800547a:	2b01      	cmp	r3, #1
 800547c:	d005      	beq.n	800548a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005486:	2b02      	cmp	r3, #2
 8005488:	d130      	bne.n	80054ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005490:	69fb      	ldr	r3, [r7, #28]
 8005492:	005b      	lsls	r3, r3, #1
 8005494:	2203      	movs	r2, #3
 8005496:	fa02 f303 	lsl.w	r3, r2, r3
 800549a:	43db      	mvns	r3, r3
 800549c:	69ba      	ldr	r2, [r7, #24]
 800549e:	4013      	ands	r3, r2
 80054a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	68da      	ldr	r2, [r3, #12]
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	005b      	lsls	r3, r3, #1
 80054aa:	fa02 f303 	lsl.w	r3, r2, r3
 80054ae:	69ba      	ldr	r2, [r7, #24]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80054c0:	2201      	movs	r2, #1
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	fa02 f303 	lsl.w	r3, r2, r3
 80054c8:	43db      	mvns	r3, r3
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	4013      	ands	r3, r2
 80054ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	091b      	lsrs	r3, r3, #4
 80054d6:	f003 0201 	and.w	r2, r3, #1
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	fa02 f303 	lsl.w	r3, r2, r3
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f003 0303 	and.w	r3, r3, #3
 80054f4:	2b03      	cmp	r3, #3
 80054f6:	d017      	beq.n	8005528 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	005b      	lsls	r3, r3, #1
 8005502:	2203      	movs	r2, #3
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	43db      	mvns	r3, r3
 800550a:	69ba      	ldr	r2, [r7, #24]
 800550c:	4013      	ands	r3, r2
 800550e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	689a      	ldr	r2, [r3, #8]
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	005b      	lsls	r3, r3, #1
 8005518:	fa02 f303 	lsl.w	r3, r2, r3
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	4313      	orrs	r3, r2
 8005520:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	69ba      	ldr	r2, [r7, #24]
 8005526:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f003 0303 	and.w	r3, r3, #3
 8005530:	2b02      	cmp	r3, #2
 8005532:	d123      	bne.n	800557c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	08da      	lsrs	r2, r3, #3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3208      	adds	r2, #8
 800553c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005540:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	220f      	movs	r2, #15
 800554c:	fa02 f303 	lsl.w	r3, r2, r3
 8005550:	43db      	mvns	r3, r3
 8005552:	69ba      	ldr	r2, [r7, #24]
 8005554:	4013      	ands	r3, r2
 8005556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f003 0307 	and.w	r3, r3, #7
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	fa02 f303 	lsl.w	r3, r2, r3
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	4313      	orrs	r3, r2
 800556c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	08da      	lsrs	r2, r3, #3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	3208      	adds	r2, #8
 8005576:	69b9      	ldr	r1, [r7, #24]
 8005578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	2203      	movs	r2, #3
 8005588:	fa02 f303 	lsl.w	r3, r2, r3
 800558c:	43db      	mvns	r3, r3
 800558e:	69ba      	ldr	r2, [r7, #24]
 8005590:	4013      	ands	r3, r2
 8005592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f003 0203 	and.w	r2, r3, #3
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	005b      	lsls	r3, r3, #1
 80055a0:	fa02 f303 	lsl.w	r3, r2, r3
 80055a4:	69ba      	ldr	r2, [r7, #24]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	69ba      	ldr	r2, [r7, #24]
 80055ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 80a2 	beq.w	8005702 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055be:	2300      	movs	r3, #0
 80055c0:	60fb      	str	r3, [r7, #12]
 80055c2:	4b57      	ldr	r3, [pc, #348]	; (8005720 <HAL_GPIO_Init+0x2e8>)
 80055c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c6:	4a56      	ldr	r2, [pc, #344]	; (8005720 <HAL_GPIO_Init+0x2e8>)
 80055c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055cc:	6453      	str	r3, [r2, #68]	; 0x44
 80055ce:	4b54      	ldr	r3, [pc, #336]	; (8005720 <HAL_GPIO_Init+0x2e8>)
 80055d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055d6:	60fb      	str	r3, [r7, #12]
 80055d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80055da:	4a52      	ldr	r2, [pc, #328]	; (8005724 <HAL_GPIO_Init+0x2ec>)
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	089b      	lsrs	r3, r3, #2
 80055e0:	3302      	adds	r3, #2
 80055e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	f003 0303 	and.w	r3, r3, #3
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	220f      	movs	r2, #15
 80055f2:	fa02 f303 	lsl.w	r3, r2, r3
 80055f6:	43db      	mvns	r3, r3
 80055f8:	69ba      	ldr	r2, [r7, #24]
 80055fa:	4013      	ands	r3, r2
 80055fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a49      	ldr	r2, [pc, #292]	; (8005728 <HAL_GPIO_Init+0x2f0>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d019      	beq.n	800563a <HAL_GPIO_Init+0x202>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a48      	ldr	r2, [pc, #288]	; (800572c <HAL_GPIO_Init+0x2f4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d013      	beq.n	8005636 <HAL_GPIO_Init+0x1fe>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a47      	ldr	r2, [pc, #284]	; (8005730 <HAL_GPIO_Init+0x2f8>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d00d      	beq.n	8005632 <HAL_GPIO_Init+0x1fa>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a46      	ldr	r2, [pc, #280]	; (8005734 <HAL_GPIO_Init+0x2fc>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d007      	beq.n	800562e <HAL_GPIO_Init+0x1f6>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a45      	ldr	r2, [pc, #276]	; (8005738 <HAL_GPIO_Init+0x300>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d101      	bne.n	800562a <HAL_GPIO_Init+0x1f2>
 8005626:	2304      	movs	r3, #4
 8005628:	e008      	b.n	800563c <HAL_GPIO_Init+0x204>
 800562a:	2307      	movs	r3, #7
 800562c:	e006      	b.n	800563c <HAL_GPIO_Init+0x204>
 800562e:	2303      	movs	r3, #3
 8005630:	e004      	b.n	800563c <HAL_GPIO_Init+0x204>
 8005632:	2302      	movs	r3, #2
 8005634:	e002      	b.n	800563c <HAL_GPIO_Init+0x204>
 8005636:	2301      	movs	r3, #1
 8005638:	e000      	b.n	800563c <HAL_GPIO_Init+0x204>
 800563a:	2300      	movs	r3, #0
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	f002 0203 	and.w	r2, r2, #3
 8005642:	0092      	lsls	r2, r2, #2
 8005644:	4093      	lsls	r3, r2
 8005646:	69ba      	ldr	r2, [r7, #24]
 8005648:	4313      	orrs	r3, r2
 800564a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800564c:	4935      	ldr	r1, [pc, #212]	; (8005724 <HAL_GPIO_Init+0x2ec>)
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	089b      	lsrs	r3, r3, #2
 8005652:	3302      	adds	r3, #2
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800565a:	4b38      	ldr	r3, [pc, #224]	; (800573c <HAL_GPIO_Init+0x304>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	43db      	mvns	r3, r3
 8005664:	69ba      	ldr	r2, [r7, #24]
 8005666:	4013      	ands	r3, r2
 8005668:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d003      	beq.n	800567e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005676:	69ba      	ldr	r2, [r7, #24]
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	4313      	orrs	r3, r2
 800567c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800567e:	4a2f      	ldr	r2, [pc, #188]	; (800573c <HAL_GPIO_Init+0x304>)
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005684:	4b2d      	ldr	r3, [pc, #180]	; (800573c <HAL_GPIO_Init+0x304>)
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	43db      	mvns	r3, r3
 800568e:	69ba      	ldr	r2, [r7, #24]
 8005690:	4013      	ands	r3, r2
 8005692:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d003      	beq.n	80056a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80056a0:	69ba      	ldr	r2, [r7, #24]
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80056a8:	4a24      	ldr	r2, [pc, #144]	; (800573c <HAL_GPIO_Init+0x304>)
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80056ae:	4b23      	ldr	r3, [pc, #140]	; (800573c <HAL_GPIO_Init+0x304>)
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	43db      	mvns	r3, r3
 80056b8:	69ba      	ldr	r2, [r7, #24]
 80056ba:	4013      	ands	r3, r2
 80056bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80056ca:	69ba      	ldr	r2, [r7, #24]
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80056d2:	4a1a      	ldr	r2, [pc, #104]	; (800573c <HAL_GPIO_Init+0x304>)
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056d8:	4b18      	ldr	r3, [pc, #96]	; (800573c <HAL_GPIO_Init+0x304>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	43db      	mvns	r3, r3
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	4013      	ands	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d003      	beq.n	80056fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80056f4:	69ba      	ldr	r2, [r7, #24]
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80056fc:	4a0f      	ldr	r2, [pc, #60]	; (800573c <HAL_GPIO_Init+0x304>)
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	3301      	adds	r3, #1
 8005706:	61fb      	str	r3, [r7, #28]
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	2b0f      	cmp	r3, #15
 800570c:	f67f aea2 	bls.w	8005454 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005710:	bf00      	nop
 8005712:	bf00      	nop
 8005714:	3724      	adds	r7, #36	; 0x24
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	40023800 	.word	0x40023800
 8005724:	40013800 	.word	0x40013800
 8005728:	40020000 	.word	0x40020000
 800572c:	40020400 	.word	0x40020400
 8005730:	40020800 	.word	0x40020800
 8005734:	40020c00 	.word	0x40020c00
 8005738:	40021000 	.word	0x40021000
 800573c:	40013c00 	.word	0x40013c00

08005740 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	460b      	mov	r3, r1
 800574a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	691a      	ldr	r2, [r3, #16]
 8005750:	887b      	ldrh	r3, [r7, #2]
 8005752:	4013      	ands	r3, r2
 8005754:	2b00      	cmp	r3, #0
 8005756:	d002      	beq.n	800575e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005758:	2301      	movs	r3, #1
 800575a:	73fb      	strb	r3, [r7, #15]
 800575c:	e001      	b.n	8005762 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800575e:	2300      	movs	r3, #0
 8005760:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005762:	7bfb      	ldrb	r3, [r7, #15]
}
 8005764:	4618      	mov	r0, r3
 8005766:	3714      	adds	r7, #20
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	460b      	mov	r3, r1
 800577a:	807b      	strh	r3, [r7, #2]
 800577c:	4613      	mov	r3, r2
 800577e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005780:	787b      	ldrb	r3, [r7, #1]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d003      	beq.n	800578e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005786:	887a      	ldrh	r2, [r7, #2]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800578c:	e003      	b.n	8005796 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800578e:	887b      	ldrh	r3, [r7, #2]
 8005790:	041a      	lsls	r2, r3, #16
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	619a      	str	r2, [r3, #24]
}
 8005796:	bf00      	nop
 8005798:	370c      	adds	r7, #12
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
	...

080057a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	4603      	mov	r3, r0
 80057ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80057ae:	4b08      	ldr	r3, [pc, #32]	; (80057d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057b0:	695a      	ldr	r2, [r3, #20]
 80057b2:	88fb      	ldrh	r3, [r7, #6]
 80057b4:	4013      	ands	r3, r2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d006      	beq.n	80057c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057ba:	4a05      	ldr	r2, [pc, #20]	; (80057d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057bc:	88fb      	ldrh	r3, [r7, #6]
 80057be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057c0:	88fb      	ldrh	r3, [r7, #6]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fd fd1c 	bl	8003200 <HAL_GPIO_EXTI_Callback>
  }
}
 80057c8:	bf00      	nop
 80057ca:	3708      	adds	r7, #8
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	40013c00 	.word	0x40013c00

080057d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b086      	sub	sp, #24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d101      	bne.n	80057e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e267      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d075      	beq.n	80058de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80057f2:	4b88      	ldr	r3, [pc, #544]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f003 030c 	and.w	r3, r3, #12
 80057fa:	2b04      	cmp	r3, #4
 80057fc:	d00c      	beq.n	8005818 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057fe:	4b85      	ldr	r3, [pc, #532]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005806:	2b08      	cmp	r3, #8
 8005808:	d112      	bne.n	8005830 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800580a:	4b82      	ldr	r3, [pc, #520]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005812:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005816:	d10b      	bne.n	8005830 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005818:	4b7e      	ldr	r3, [pc, #504]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d05b      	beq.n	80058dc <HAL_RCC_OscConfig+0x108>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d157      	bne.n	80058dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e242      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005838:	d106      	bne.n	8005848 <HAL_RCC_OscConfig+0x74>
 800583a:	4b76      	ldr	r3, [pc, #472]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a75      	ldr	r2, [pc, #468]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005844:	6013      	str	r3, [r2, #0]
 8005846:	e01d      	b.n	8005884 <HAL_RCC_OscConfig+0xb0>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005850:	d10c      	bne.n	800586c <HAL_RCC_OscConfig+0x98>
 8005852:	4b70      	ldr	r3, [pc, #448]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a6f      	ldr	r2, [pc, #444]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800585c:	6013      	str	r3, [r2, #0]
 800585e:	4b6d      	ldr	r3, [pc, #436]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a6c      	ldr	r2, [pc, #432]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005868:	6013      	str	r3, [r2, #0]
 800586a:	e00b      	b.n	8005884 <HAL_RCC_OscConfig+0xb0>
 800586c:	4b69      	ldr	r3, [pc, #420]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a68      	ldr	r2, [pc, #416]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005876:	6013      	str	r3, [r2, #0]
 8005878:	4b66      	ldr	r3, [pc, #408]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a65      	ldr	r2, [pc, #404]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 800587e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d013      	beq.n	80058b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800588c:	f7fe fb6a 	bl	8003f64 <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005894:	f7fe fb66 	bl	8003f64 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b64      	cmp	r3, #100	; 0x64
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e207      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058a6:	4b5b      	ldr	r3, [pc, #364]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0f0      	beq.n	8005894 <HAL_RCC_OscConfig+0xc0>
 80058b2:	e014      	b.n	80058de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058b4:	f7fe fb56 	bl	8003f64 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ba:	e008      	b.n	80058ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058bc:	f7fe fb52 	bl	8003f64 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b64      	cmp	r3, #100	; 0x64
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e1f3      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ce:	4b51      	ldr	r3, [pc, #324]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1f0      	bne.n	80058bc <HAL_RCC_OscConfig+0xe8>
 80058da:	e000      	b.n	80058de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d063      	beq.n	80059b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058ea:	4b4a      	ldr	r3, [pc, #296]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f003 030c 	and.w	r3, r3, #12
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058f6:	4b47      	ldr	r3, [pc, #284]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058fe:	2b08      	cmp	r3, #8
 8005900:	d11c      	bne.n	800593c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005902:	4b44      	ldr	r3, [pc, #272]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d116      	bne.n	800593c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800590e:	4b41      	ldr	r3, [pc, #260]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d005      	beq.n	8005926 <HAL_RCC_OscConfig+0x152>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	2b01      	cmp	r3, #1
 8005920:	d001      	beq.n	8005926 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e1c7      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005926:	4b3b      	ldr	r3, [pc, #236]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	4937      	ldr	r1, [pc, #220]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005936:	4313      	orrs	r3, r2
 8005938:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800593a:	e03a      	b.n	80059b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d020      	beq.n	8005986 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005944:	4b34      	ldr	r3, [pc, #208]	; (8005a18 <HAL_RCC_OscConfig+0x244>)
 8005946:	2201      	movs	r2, #1
 8005948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800594a:	f7fe fb0b 	bl	8003f64 <HAL_GetTick>
 800594e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005950:	e008      	b.n	8005964 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005952:	f7fe fb07 	bl	8003f64 <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	2b02      	cmp	r3, #2
 800595e:	d901      	bls.n	8005964 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005960:	2303      	movs	r3, #3
 8005962:	e1a8      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005964:	4b2b      	ldr	r3, [pc, #172]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b00      	cmp	r3, #0
 800596e:	d0f0      	beq.n	8005952 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005970:	4b28      	ldr	r3, [pc, #160]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	00db      	lsls	r3, r3, #3
 800597e:	4925      	ldr	r1, [pc, #148]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 8005980:	4313      	orrs	r3, r2
 8005982:	600b      	str	r3, [r1, #0]
 8005984:	e015      	b.n	80059b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005986:	4b24      	ldr	r3, [pc, #144]	; (8005a18 <HAL_RCC_OscConfig+0x244>)
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598c:	f7fe faea 	bl	8003f64 <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005992:	e008      	b.n	80059a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005994:	f7fe fae6 	bl	8003f64 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d901      	bls.n	80059a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e187      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059a6:	4b1b      	ldr	r3, [pc, #108]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0302 	and.w	r3, r3, #2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1f0      	bne.n	8005994 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0308 	and.w	r3, r3, #8
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d036      	beq.n	8005a2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d016      	beq.n	80059f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059c6:	4b15      	ldr	r3, [pc, #84]	; (8005a1c <HAL_RCC_OscConfig+0x248>)
 80059c8:	2201      	movs	r2, #1
 80059ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059cc:	f7fe faca 	bl	8003f64 <HAL_GetTick>
 80059d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059d2:	e008      	b.n	80059e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059d4:	f7fe fac6 	bl	8003f64 <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d901      	bls.n	80059e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e167      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059e6:	4b0b      	ldr	r3, [pc, #44]	; (8005a14 <HAL_RCC_OscConfig+0x240>)
 80059e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0f0      	beq.n	80059d4 <HAL_RCC_OscConfig+0x200>
 80059f2:	e01b      	b.n	8005a2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059f4:	4b09      	ldr	r3, [pc, #36]	; (8005a1c <HAL_RCC_OscConfig+0x248>)
 80059f6:	2200      	movs	r2, #0
 80059f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059fa:	f7fe fab3 	bl	8003f64 <HAL_GetTick>
 80059fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a00:	e00e      	b.n	8005a20 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a02:	f7fe faaf 	bl	8003f64 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d907      	bls.n	8005a20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e150      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
 8005a14:	40023800 	.word	0x40023800
 8005a18:	42470000 	.word	0x42470000
 8005a1c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a20:	4b88      	ldr	r3, [pc, #544]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1ea      	bne.n	8005a02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0304 	and.w	r3, r3, #4
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f000 8097 	beq.w	8005b68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a3e:	4b81      	ldr	r3, [pc, #516]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10f      	bne.n	8005a6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	60bb      	str	r3, [r7, #8]
 8005a4e:	4b7d      	ldr	r3, [pc, #500]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a52:	4a7c      	ldr	r2, [pc, #496]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a58:	6413      	str	r3, [r2, #64]	; 0x40
 8005a5a:	4b7a      	ldr	r3, [pc, #488]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a62:	60bb      	str	r3, [r7, #8]
 8005a64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a66:	2301      	movs	r3, #1
 8005a68:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a6a:	4b77      	ldr	r3, [pc, #476]	; (8005c48 <HAL_RCC_OscConfig+0x474>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d118      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a76:	4b74      	ldr	r3, [pc, #464]	; (8005c48 <HAL_RCC_OscConfig+0x474>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a73      	ldr	r2, [pc, #460]	; (8005c48 <HAL_RCC_OscConfig+0x474>)
 8005a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a82:	f7fe fa6f 	bl	8003f64 <HAL_GetTick>
 8005a86:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a88:	e008      	b.n	8005a9c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a8a:	f7fe fa6b 	bl	8003f64 <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	1ad3      	subs	r3, r2, r3
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d901      	bls.n	8005a9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005a98:	2303      	movs	r3, #3
 8005a9a:	e10c      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a9c:	4b6a      	ldr	r3, [pc, #424]	; (8005c48 <HAL_RCC_OscConfig+0x474>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d0f0      	beq.n	8005a8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d106      	bne.n	8005abe <HAL_RCC_OscConfig+0x2ea>
 8005ab0:	4b64      	ldr	r3, [pc, #400]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab4:	4a63      	ldr	r2, [pc, #396]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ab6:	f043 0301 	orr.w	r3, r3, #1
 8005aba:	6713      	str	r3, [r2, #112]	; 0x70
 8005abc:	e01c      	b.n	8005af8 <HAL_RCC_OscConfig+0x324>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	2b05      	cmp	r3, #5
 8005ac4:	d10c      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x30c>
 8005ac6:	4b5f      	ldr	r3, [pc, #380]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aca:	4a5e      	ldr	r2, [pc, #376]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005acc:	f043 0304 	orr.w	r3, r3, #4
 8005ad0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ad2:	4b5c      	ldr	r3, [pc, #368]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad6:	4a5b      	ldr	r2, [pc, #364]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ad8:	f043 0301 	orr.w	r3, r3, #1
 8005adc:	6713      	str	r3, [r2, #112]	; 0x70
 8005ade:	e00b      	b.n	8005af8 <HAL_RCC_OscConfig+0x324>
 8005ae0:	4b58      	ldr	r3, [pc, #352]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae4:	4a57      	ldr	r2, [pc, #348]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ae6:	f023 0301 	bic.w	r3, r3, #1
 8005aea:	6713      	str	r3, [r2, #112]	; 0x70
 8005aec:	4b55      	ldr	r3, [pc, #340]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af0:	4a54      	ldr	r2, [pc, #336]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005af2:	f023 0304 	bic.w	r3, r3, #4
 8005af6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d015      	beq.n	8005b2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b00:	f7fe fa30 	bl	8003f64 <HAL_GetTick>
 8005b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b06:	e00a      	b.n	8005b1e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b08:	f7fe fa2c 	bl	8003f64 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e0cb      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b1e:	4b49      	ldr	r3, [pc, #292]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d0ee      	beq.n	8005b08 <HAL_RCC_OscConfig+0x334>
 8005b2a:	e014      	b.n	8005b56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b2c:	f7fe fa1a 	bl	8003f64 <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b32:	e00a      	b.n	8005b4a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b34:	f7fe fa16 	bl	8003f64 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d901      	bls.n	8005b4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e0b5      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b4a:	4b3e      	ldr	r3, [pc, #248]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1ee      	bne.n	8005b34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b56:	7dfb      	ldrb	r3, [r7, #23]
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d105      	bne.n	8005b68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b5c:	4b39      	ldr	r3, [pc, #228]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b60:	4a38      	ldr	r2, [pc, #224]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	699b      	ldr	r3, [r3, #24]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 80a1 	beq.w	8005cb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b72:	4b34      	ldr	r3, [pc, #208]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f003 030c 	and.w	r3, r3, #12
 8005b7a:	2b08      	cmp	r3, #8
 8005b7c:	d05c      	beq.n	8005c38 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	699b      	ldr	r3, [r3, #24]
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d141      	bne.n	8005c0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b86:	4b31      	ldr	r3, [pc, #196]	; (8005c4c <HAL_RCC_OscConfig+0x478>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b8c:	f7fe f9ea 	bl	8003f64 <HAL_GetTick>
 8005b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b94:	f7fe f9e6 	bl	8003f64 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e087      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ba6:	4b27      	ldr	r3, [pc, #156]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1f0      	bne.n	8005b94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	69da      	ldr	r2, [r3, #28]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc0:	019b      	lsls	r3, r3, #6
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc8:	085b      	lsrs	r3, r3, #1
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	041b      	lsls	r3, r3, #16
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd4:	061b      	lsls	r3, r3, #24
 8005bd6:	491b      	ldr	r1, [pc, #108]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bdc:	4b1b      	ldr	r3, [pc, #108]	; (8005c4c <HAL_RCC_OscConfig+0x478>)
 8005bde:	2201      	movs	r2, #1
 8005be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005be2:	f7fe f9bf 	bl	8003f64 <HAL_GetTick>
 8005be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005be8:	e008      	b.n	8005bfc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bea:	f7fe f9bb 	bl	8003f64 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d901      	bls.n	8005bfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e05c      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bfc:	4b11      	ldr	r3, [pc, #68]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d0f0      	beq.n	8005bea <HAL_RCC_OscConfig+0x416>
 8005c08:	e054      	b.n	8005cb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c0a:	4b10      	ldr	r3, [pc, #64]	; (8005c4c <HAL_RCC_OscConfig+0x478>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c10:	f7fe f9a8 	bl	8003f64 <HAL_GetTick>
 8005c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c16:	e008      	b.n	8005c2a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c18:	f7fe f9a4 	bl	8003f64 <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e045      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c2a:	4b06      	ldr	r3, [pc, #24]	; (8005c44 <HAL_RCC_OscConfig+0x470>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1f0      	bne.n	8005c18 <HAL_RCC_OscConfig+0x444>
 8005c36:	e03d      	b.n	8005cb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d107      	bne.n	8005c50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e038      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
 8005c44:	40023800 	.word	0x40023800
 8005c48:	40007000 	.word	0x40007000
 8005c4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c50:	4b1b      	ldr	r3, [pc, #108]	; (8005cc0 <HAL_RCC_OscConfig+0x4ec>)
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d028      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d121      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d11a      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005c80:	4013      	ands	r3, r2
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005c86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d111      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c96:	085b      	lsrs	r3, r3, #1
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d107      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005caa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d001      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e000      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3718      	adds	r7, #24
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	40023800 	.word	0x40023800

08005cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d101      	bne.n	8005cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e0cc      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cd8:	4b68      	ldr	r3, [pc, #416]	; (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0307 	and.w	r3, r3, #7
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d90c      	bls.n	8005d00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce6:	4b65      	ldr	r3, [pc, #404]	; (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005ce8:	683a      	ldr	r2, [r7, #0]
 8005cea:	b2d2      	uxtb	r2, r2
 8005cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cee:	4b63      	ldr	r3, [pc, #396]	; (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d001      	beq.n	8005d00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e0b8      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d020      	beq.n	8005d4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d005      	beq.n	8005d24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d18:	4b59      	ldr	r3, [pc, #356]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	4a58      	ldr	r2, [pc, #352]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0308 	and.w	r3, r3, #8
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d005      	beq.n	8005d3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d30:	4b53      	ldr	r3, [pc, #332]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	4a52      	ldr	r2, [pc, #328]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d3c:	4b50      	ldr	r3, [pc, #320]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	494d      	ldr	r1, [pc, #308]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0301 	and.w	r3, r3, #1
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d044      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d107      	bne.n	8005d72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d62:	4b47      	ldr	r3, [pc, #284]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d119      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e07f      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d003      	beq.n	8005d82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d7e:	2b03      	cmp	r3, #3
 8005d80:	d107      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d82:	4b3f      	ldr	r3, [pc, #252]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d109      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e06f      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d92:	4b3b      	ldr	r3, [pc, #236]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d101      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e067      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005da2:	4b37      	ldr	r3, [pc, #220]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f023 0203 	bic.w	r2, r3, #3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	4934      	ldr	r1, [pc, #208]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005db4:	f7fe f8d6 	bl	8003f64 <HAL_GetTick>
 8005db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dba:	e00a      	b.n	8005dd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dbc:	f7fe f8d2 	bl	8003f64 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d901      	bls.n	8005dd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e04f      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dd2:	4b2b      	ldr	r3, [pc, #172]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f003 020c 	and.w	r2, r3, #12
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d1eb      	bne.n	8005dbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005de4:	4b25      	ldr	r3, [pc, #148]	; (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0307 	and.w	r3, r3, #7
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d20c      	bcs.n	8005e0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005df2:	4b22      	ldr	r3, [pc, #136]	; (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dfa:	4b20      	ldr	r3, [pc, #128]	; (8005e7c <HAL_RCC_ClockConfig+0x1b8>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0307 	and.w	r3, r3, #7
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d001      	beq.n	8005e0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e032      	b.n	8005e72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0304 	and.w	r3, r3, #4
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d008      	beq.n	8005e2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e18:	4b19      	ldr	r3, [pc, #100]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	4916      	ldr	r1, [pc, #88]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0308 	and.w	r3, r3, #8
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d009      	beq.n	8005e4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e36:	4b12      	ldr	r3, [pc, #72]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	490e      	ldr	r1, [pc, #56]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e4a:	f000 f821 	bl	8005e90 <HAL_RCC_GetSysClockFreq>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	4b0b      	ldr	r3, [pc, #44]	; (8005e80 <HAL_RCC_ClockConfig+0x1bc>)
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	091b      	lsrs	r3, r3, #4
 8005e56:	f003 030f 	and.w	r3, r3, #15
 8005e5a:	490a      	ldr	r1, [pc, #40]	; (8005e84 <HAL_RCC_ClockConfig+0x1c0>)
 8005e5c:	5ccb      	ldrb	r3, [r1, r3]
 8005e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e62:	4a09      	ldr	r2, [pc, #36]	; (8005e88 <HAL_RCC_ClockConfig+0x1c4>)
 8005e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e66:	4b09      	ldr	r3, [pc, #36]	; (8005e8c <HAL_RCC_ClockConfig+0x1c8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fe f836 	bl	8003edc <HAL_InitTick>

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3710      	adds	r7, #16
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	40023c00 	.word	0x40023c00
 8005e80:	40023800 	.word	0x40023800
 8005e84:	0800cd58 	.word	0x0800cd58
 8005e88:	20000000 	.word	0x20000000
 8005e8c:	20000004 	.word	0x20000004

08005e90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e94:	b090      	sub	sp, #64	; 0x40
 8005e96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	637b      	str	r3, [r7, #52]	; 0x34
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ea8:	4b59      	ldr	r3, [pc, #356]	; (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f003 030c 	and.w	r3, r3, #12
 8005eb0:	2b08      	cmp	r3, #8
 8005eb2:	d00d      	beq.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x40>
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	f200 80a1 	bhi.w	8005ffc <HAL_RCC_GetSysClockFreq+0x16c>
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d002      	beq.n	8005ec4 <HAL_RCC_GetSysClockFreq+0x34>
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d003      	beq.n	8005eca <HAL_RCC_GetSysClockFreq+0x3a>
 8005ec2:	e09b      	b.n	8005ffc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ec4:	4b53      	ldr	r3, [pc, #332]	; (8006014 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ec6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005ec8:	e09b      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005eca:	4b53      	ldr	r3, [pc, #332]	; (8006018 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ecc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ece:	e098      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ed0:	4b4f      	ldr	r3, [pc, #316]	; (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ed8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005eda:	4b4d      	ldr	r3, [pc, #308]	; (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d028      	beq.n	8005f38 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ee6:	4b4a      	ldr	r3, [pc, #296]	; (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	099b      	lsrs	r3, r3, #6
 8005eec:	2200      	movs	r2, #0
 8005eee:	623b      	str	r3, [r7, #32]
 8005ef0:	627a      	str	r2, [r7, #36]	; 0x24
 8005ef2:	6a3b      	ldr	r3, [r7, #32]
 8005ef4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005ef8:	2100      	movs	r1, #0
 8005efa:	4b47      	ldr	r3, [pc, #284]	; (8006018 <HAL_RCC_GetSysClockFreq+0x188>)
 8005efc:	fb03 f201 	mul.w	r2, r3, r1
 8005f00:	2300      	movs	r3, #0
 8005f02:	fb00 f303 	mul.w	r3, r0, r3
 8005f06:	4413      	add	r3, r2
 8005f08:	4a43      	ldr	r2, [pc, #268]	; (8006018 <HAL_RCC_GetSysClockFreq+0x188>)
 8005f0a:	fba0 1202 	umull	r1, r2, r0, r2
 8005f0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f10:	460a      	mov	r2, r1
 8005f12:	62ba      	str	r2, [r7, #40]	; 0x28
 8005f14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f16:	4413      	add	r3, r2
 8005f18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	61bb      	str	r3, [r7, #24]
 8005f20:	61fa      	str	r2, [r7, #28]
 8005f22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005f2a:	f7fa fdcf 	bl	8000acc <__aeabi_uldivmod>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	460b      	mov	r3, r1
 8005f32:	4613      	mov	r3, r2
 8005f34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f36:	e053      	b.n	8005fe0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f38:	4b35      	ldr	r3, [pc, #212]	; (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	099b      	lsrs	r3, r3, #6
 8005f3e:	2200      	movs	r2, #0
 8005f40:	613b      	str	r3, [r7, #16]
 8005f42:	617a      	str	r2, [r7, #20]
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005f4a:	f04f 0b00 	mov.w	fp, #0
 8005f4e:	4652      	mov	r2, sl
 8005f50:	465b      	mov	r3, fp
 8005f52:	f04f 0000 	mov.w	r0, #0
 8005f56:	f04f 0100 	mov.w	r1, #0
 8005f5a:	0159      	lsls	r1, r3, #5
 8005f5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f60:	0150      	lsls	r0, r2, #5
 8005f62:	4602      	mov	r2, r0
 8005f64:	460b      	mov	r3, r1
 8005f66:	ebb2 080a 	subs.w	r8, r2, sl
 8005f6a:	eb63 090b 	sbc.w	r9, r3, fp
 8005f6e:	f04f 0200 	mov.w	r2, #0
 8005f72:	f04f 0300 	mov.w	r3, #0
 8005f76:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005f7a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005f7e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005f82:	ebb2 0408 	subs.w	r4, r2, r8
 8005f86:	eb63 0509 	sbc.w	r5, r3, r9
 8005f8a:	f04f 0200 	mov.w	r2, #0
 8005f8e:	f04f 0300 	mov.w	r3, #0
 8005f92:	00eb      	lsls	r3, r5, #3
 8005f94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f98:	00e2      	lsls	r2, r4, #3
 8005f9a:	4614      	mov	r4, r2
 8005f9c:	461d      	mov	r5, r3
 8005f9e:	eb14 030a 	adds.w	r3, r4, sl
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	eb45 030b 	adc.w	r3, r5, fp
 8005fa8:	607b      	str	r3, [r7, #4]
 8005faa:	f04f 0200 	mov.w	r2, #0
 8005fae:	f04f 0300 	mov.w	r3, #0
 8005fb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fb6:	4629      	mov	r1, r5
 8005fb8:	028b      	lsls	r3, r1, #10
 8005fba:	4621      	mov	r1, r4
 8005fbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005fc0:	4621      	mov	r1, r4
 8005fc2:	028a      	lsls	r2, r1, #10
 8005fc4:	4610      	mov	r0, r2
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fca:	2200      	movs	r2, #0
 8005fcc:	60bb      	str	r3, [r7, #8]
 8005fce:	60fa      	str	r2, [r7, #12]
 8005fd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fd4:	f7fa fd7a 	bl	8000acc <__aeabi_uldivmod>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4613      	mov	r3, r2
 8005fde:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005fe0:	4b0b      	ldr	r3, [pc, #44]	; (8006010 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	0c1b      	lsrs	r3, r3, #16
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	3301      	adds	r3, #1
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005ff0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ffa:	e002      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ffc:	4b05      	ldr	r3, [pc, #20]	; (8006014 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ffe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006000:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006004:	4618      	mov	r0, r3
 8006006:	3740      	adds	r7, #64	; 0x40
 8006008:	46bd      	mov	sp, r7
 800600a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800600e:	bf00      	nop
 8006010:	40023800 	.word	0x40023800
 8006014:	00f42400 	.word	0x00f42400
 8006018:	017d7840 	.word	0x017d7840

0800601c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006020:	4b03      	ldr	r3, [pc, #12]	; (8006030 <HAL_RCC_GetHCLKFreq+0x14>)
 8006022:	681b      	ldr	r3, [r3, #0]
}
 8006024:	4618      	mov	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	20000000 	.word	0x20000000

08006034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006038:	f7ff fff0 	bl	800601c <HAL_RCC_GetHCLKFreq>
 800603c:	4602      	mov	r2, r0
 800603e:	4b05      	ldr	r3, [pc, #20]	; (8006054 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	0a9b      	lsrs	r3, r3, #10
 8006044:	f003 0307 	and.w	r3, r3, #7
 8006048:	4903      	ldr	r1, [pc, #12]	; (8006058 <HAL_RCC_GetPCLK1Freq+0x24>)
 800604a:	5ccb      	ldrb	r3, [r1, r3]
 800604c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006050:	4618      	mov	r0, r3
 8006052:	bd80      	pop	{r7, pc}
 8006054:	40023800 	.word	0x40023800
 8006058:	0800cd68 	.word	0x0800cd68

0800605c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006060:	f7ff ffdc 	bl	800601c <HAL_RCC_GetHCLKFreq>
 8006064:	4602      	mov	r2, r0
 8006066:	4b05      	ldr	r3, [pc, #20]	; (800607c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	0b5b      	lsrs	r3, r3, #13
 800606c:	f003 0307 	and.w	r3, r3, #7
 8006070:	4903      	ldr	r1, [pc, #12]	; (8006080 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006072:	5ccb      	ldrb	r3, [r1, r3]
 8006074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006078:	4618      	mov	r0, r3
 800607a:	bd80      	pop	{r7, pc}
 800607c:	40023800 	.word	0x40023800
 8006080:	0800cd68 	.word	0x0800cd68

08006084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b082      	sub	sp, #8
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d101      	bne.n	8006096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e041      	b.n	800611a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d106      	bne.n	80060b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7fd fb82 	bl	80037b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2202      	movs	r2, #2
 80060b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	3304      	adds	r3, #4
 80060c0:	4619      	mov	r1, r3
 80060c2:	4610      	mov	r0, r2
 80060c4:	f000 fdd4 	bl	8006c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b082      	sub	sp, #8
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d101      	bne.n	8006134 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e041      	b.n	80061b8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	d106      	bne.n	800614e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7fd fc93 	bl	8003a74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2202      	movs	r2, #2
 8006152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	3304      	adds	r3, #4
 800615e:	4619      	mov	r1, r3
 8006160:	4610      	mov	r0, r2
 8006162:	f000 fd85 	bl	8006c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2201      	movs	r2, #1
 8006172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2201      	movs	r2, #1
 8006182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2201      	movs	r2, #1
 800618a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b086      	sub	sp, #24
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
 80061cc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80061ce:	2300      	movs	r3, #0
 80061d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d109      	bne.n	80061ec <HAL_TIM_PWM_Start_DMA+0x2c>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	bf0c      	ite	eq
 80061e4:	2301      	moveq	r3, #1
 80061e6:	2300      	movne	r3, #0
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	e022      	b.n	8006232 <HAL_TIM_PWM_Start_DMA+0x72>
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d109      	bne.n	8006206 <HAL_TIM_PWM_Start_DMA+0x46>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	bf0c      	ite	eq
 80061fe:	2301      	moveq	r3, #1
 8006200:	2300      	movne	r3, #0
 8006202:	b2db      	uxtb	r3, r3
 8006204:	e015      	b.n	8006232 <HAL_TIM_PWM_Start_DMA+0x72>
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	2b08      	cmp	r3, #8
 800620a:	d109      	bne.n	8006220 <HAL_TIM_PWM_Start_DMA+0x60>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b02      	cmp	r3, #2
 8006216:	bf0c      	ite	eq
 8006218:	2301      	moveq	r3, #1
 800621a:	2300      	movne	r3, #0
 800621c:	b2db      	uxtb	r3, r3
 800621e:	e008      	b.n	8006232 <HAL_TIM_PWM_Start_DMA+0x72>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b02      	cmp	r3, #2
 800622a:	bf0c      	ite	eq
 800622c:	2301      	moveq	r3, #1
 800622e:	2300      	movne	r3, #0
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8006236:	2302      	movs	r3, #2
 8006238:	e15d      	b.n	80064f6 <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d109      	bne.n	8006254 <HAL_TIM_PWM_Start_DMA+0x94>
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b01      	cmp	r3, #1
 800624a:	bf0c      	ite	eq
 800624c:	2301      	moveq	r3, #1
 800624e:	2300      	movne	r3, #0
 8006250:	b2db      	uxtb	r3, r3
 8006252:	e022      	b.n	800629a <HAL_TIM_PWM_Start_DMA+0xda>
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2b04      	cmp	r3, #4
 8006258:	d109      	bne.n	800626e <HAL_TIM_PWM_Start_DMA+0xae>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b01      	cmp	r3, #1
 8006264:	bf0c      	ite	eq
 8006266:	2301      	moveq	r3, #1
 8006268:	2300      	movne	r3, #0
 800626a:	b2db      	uxtb	r3, r3
 800626c:	e015      	b.n	800629a <HAL_TIM_PWM_Start_DMA+0xda>
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	2b08      	cmp	r3, #8
 8006272:	d109      	bne.n	8006288 <HAL_TIM_PWM_Start_DMA+0xc8>
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b01      	cmp	r3, #1
 800627e:	bf0c      	ite	eq
 8006280:	2301      	moveq	r3, #1
 8006282:	2300      	movne	r3, #0
 8006284:	b2db      	uxtb	r3, r3
 8006286:	e008      	b.n	800629a <HAL_TIM_PWM_Start_DMA+0xda>
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800628e:	b2db      	uxtb	r3, r3
 8006290:	2b01      	cmp	r3, #1
 8006292:	bf0c      	ite	eq
 8006294:	2301      	moveq	r3, #1
 8006296:	2300      	movne	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d024      	beq.n	80062e8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d104      	bne.n	80062ae <HAL_TIM_PWM_Start_DMA+0xee>
 80062a4:	887b      	ldrh	r3, [r7, #2]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d001      	beq.n	80062ae <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e123      	b.n	80064f6 <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d104      	bne.n	80062be <HAL_TIM_PWM_Start_DMA+0xfe>
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062bc:	e016      	b.n	80062ec <HAL_TIM_PWM_Start_DMA+0x12c>
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	2b04      	cmp	r3, #4
 80062c2:	d104      	bne.n	80062ce <HAL_TIM_PWM_Start_DMA+0x10e>
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2202      	movs	r2, #2
 80062c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062cc:	e00e      	b.n	80062ec <HAL_TIM_PWM_Start_DMA+0x12c>
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	2b08      	cmp	r3, #8
 80062d2:	d104      	bne.n	80062de <HAL_TIM_PWM_Start_DMA+0x11e>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2202      	movs	r2, #2
 80062d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062dc:	e006      	b.n	80062ec <HAL_TIM_PWM_Start_DMA+0x12c>
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2202      	movs	r2, #2
 80062e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80062e6:	e001      	b.n	80062ec <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e104      	b.n	80064f6 <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	2b0c      	cmp	r3, #12
 80062f0:	f200 80ae 	bhi.w	8006450 <HAL_TIM_PWM_Start_DMA+0x290>
 80062f4:	a201      	add	r2, pc, #4	; (adr r2, 80062fc <HAL_TIM_PWM_Start_DMA+0x13c>)
 80062f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062fa:	bf00      	nop
 80062fc:	08006331 	.word	0x08006331
 8006300:	08006451 	.word	0x08006451
 8006304:	08006451 	.word	0x08006451
 8006308:	08006451 	.word	0x08006451
 800630c:	08006379 	.word	0x08006379
 8006310:	08006451 	.word	0x08006451
 8006314:	08006451 	.word	0x08006451
 8006318:	08006451 	.word	0x08006451
 800631c:	080063c1 	.word	0x080063c1
 8006320:	08006451 	.word	0x08006451
 8006324:	08006451 	.word	0x08006451
 8006328:	08006451 	.word	0x08006451
 800632c:	08006409 	.word	0x08006409
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006334:	4a72      	ldr	r2, [pc, #456]	; (8006500 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006336:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633c:	4a71      	ldr	r2, [pc, #452]	; (8006504 <HAL_TIM_PWM_Start_DMA+0x344>)
 800633e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006344:	4a70      	ldr	r2, [pc, #448]	; (8006508 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006346:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800634c:	6879      	ldr	r1, [r7, #4]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3334      	adds	r3, #52	; 0x34
 8006354:	461a      	mov	r2, r3
 8006356:	887b      	ldrh	r3, [r7, #2]
 8006358:	f7fe fd1a 	bl	8004d90 <HAL_DMA_Start_IT>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d001      	beq.n	8006366 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e0c7      	b.n	80064f6 <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68da      	ldr	r2, [r3, #12]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006374:	60da      	str	r2, [r3, #12]
      break;
 8006376:	e06e      	b.n	8006456 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800637c:	4a60      	ldr	r2, [pc, #384]	; (8006500 <HAL_TIM_PWM_Start_DMA+0x340>)
 800637e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006384:	4a5f      	ldr	r2, [pc, #380]	; (8006504 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006386:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800638c:	4a5e      	ldr	r2, [pc, #376]	; (8006508 <HAL_TIM_PWM_Start_DMA+0x348>)
 800638e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006394:	6879      	ldr	r1, [r7, #4]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	3338      	adds	r3, #56	; 0x38
 800639c:	461a      	mov	r2, r3
 800639e:	887b      	ldrh	r3, [r7, #2]
 80063a0:	f7fe fcf6 	bl	8004d90 <HAL_DMA_Start_IT>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d001      	beq.n	80063ae <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e0a3      	b.n	80064f6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68da      	ldr	r2, [r3, #12]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80063bc:	60da      	str	r2, [r3, #12]
      break;
 80063be:	e04a      	b.n	8006456 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c4:	4a4e      	ldr	r2, [pc, #312]	; (8006500 <HAL_TIM_PWM_Start_DMA+0x340>)
 80063c6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063cc:	4a4d      	ldr	r2, [pc, #308]	; (8006504 <HAL_TIM_PWM_Start_DMA+0x344>)
 80063ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d4:	4a4c      	ldr	r2, [pc, #304]	; (8006508 <HAL_TIM_PWM_Start_DMA+0x348>)
 80063d6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80063dc:	6879      	ldr	r1, [r7, #4]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	333c      	adds	r3, #60	; 0x3c
 80063e4:	461a      	mov	r2, r3
 80063e6:	887b      	ldrh	r3, [r7, #2]
 80063e8:	f7fe fcd2 	bl	8004d90 <HAL_DMA_Start_IT>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d001      	beq.n	80063f6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e07f      	b.n	80064f6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68da      	ldr	r2, [r3, #12]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006404:	60da      	str	r2, [r3, #12]
      break;
 8006406:	e026      	b.n	8006456 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640c:	4a3c      	ldr	r2, [pc, #240]	; (8006500 <HAL_TIM_PWM_Start_DMA+0x340>)
 800640e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006414:	4a3b      	ldr	r2, [pc, #236]	; (8006504 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006416:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800641c:	4a3a      	ldr	r2, [pc, #232]	; (8006508 <HAL_TIM_PWM_Start_DMA+0x348>)
 800641e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006424:	6879      	ldr	r1, [r7, #4]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3340      	adds	r3, #64	; 0x40
 800642c:	461a      	mov	r2, r3
 800642e:	887b      	ldrh	r3, [r7, #2]
 8006430:	f7fe fcae 	bl	8004d90 <HAL_DMA_Start_IT>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d001      	beq.n	800643e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e05b      	b.n	80064f6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68da      	ldr	r2, [r3, #12]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800644c:	60da      	str	r2, [r3, #12]
      break;
 800644e:	e002      	b.n	8006456 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	75fb      	strb	r3, [r7, #23]
      break;
 8006454:	bf00      	nop
  }

  if (status == HAL_OK)
 8006456:	7dfb      	ldrb	r3, [r7, #23]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d14b      	bne.n	80064f4 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2201      	movs	r2, #1
 8006462:	68b9      	ldr	r1, [r7, #8]
 8006464:	4618      	mov	r0, r3
 8006466:	f000 fea9 	bl	80071bc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a27      	ldr	r2, [pc, #156]	; (800650c <HAL_TIM_PWM_Start_DMA+0x34c>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d107      	bne.n	8006484 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006482:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a20      	ldr	r2, [pc, #128]	; (800650c <HAL_TIM_PWM_Start_DMA+0x34c>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d018      	beq.n	80064c0 <HAL_TIM_PWM_Start_DMA+0x300>
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006496:	d013      	beq.n	80064c0 <HAL_TIM_PWM_Start_DMA+0x300>
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a1c      	ldr	r2, [pc, #112]	; (8006510 <HAL_TIM_PWM_Start_DMA+0x350>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d00e      	beq.n	80064c0 <HAL_TIM_PWM_Start_DMA+0x300>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a1b      	ldr	r2, [pc, #108]	; (8006514 <HAL_TIM_PWM_Start_DMA+0x354>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d009      	beq.n	80064c0 <HAL_TIM_PWM_Start_DMA+0x300>
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a19      	ldr	r2, [pc, #100]	; (8006518 <HAL_TIM_PWM_Start_DMA+0x358>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d004      	beq.n	80064c0 <HAL_TIM_PWM_Start_DMA+0x300>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a18      	ldr	r2, [pc, #96]	; (800651c <HAL_TIM_PWM_Start_DMA+0x35c>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d111      	bne.n	80064e4 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f003 0307 	and.w	r3, r3, #7
 80064ca:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	2b06      	cmp	r3, #6
 80064d0:	d010      	beq.n	80064f4 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f042 0201 	orr.w	r2, r2, #1
 80064e0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064e2:	e007      	b.n	80064f4 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 0201 	orr.w	r2, r2, #1
 80064f2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80064f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3718      	adds	r7, #24
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	08006b61 	.word	0x08006b61
 8006504:	08006c09 	.word	0x08006c09
 8006508:	08006acf 	.word	0x08006acf
 800650c:	40010000 	.word	0x40010000
 8006510:	40000400 	.word	0x40000400
 8006514:	40000800 	.word	0x40000800
 8006518:	40000c00 	.word	0x40000c00
 800651c:	40014000 	.word	0x40014000

08006520 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	f003 0302 	and.w	r3, r3, #2
 8006532:	2b02      	cmp	r3, #2
 8006534:	d122      	bne.n	800657c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b02      	cmp	r3, #2
 8006542:	d11b      	bne.n	800657c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f06f 0202 	mvn.w	r2, #2
 800654c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2201      	movs	r2, #1
 8006552:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	f003 0303 	and.w	r3, r3, #3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 fa81 	bl	8006a6a <HAL_TIM_IC_CaptureCallback>
 8006568:	e005      	b.n	8006576 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 fa73 	bl	8006a56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 fa84 	bl	8006a7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	f003 0304 	and.w	r3, r3, #4
 8006586:	2b04      	cmp	r3, #4
 8006588:	d122      	bne.n	80065d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f003 0304 	and.w	r3, r3, #4
 8006594:	2b04      	cmp	r3, #4
 8006596:	d11b      	bne.n	80065d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f06f 0204 	mvn.w	r2, #4
 80065a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2202      	movs	r2, #2
 80065a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	699b      	ldr	r3, [r3, #24]
 80065ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 fa57 	bl	8006a6a <HAL_TIM_IC_CaptureCallback>
 80065bc:	e005      	b.n	80065ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 fa49 	bl	8006a56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fa5a 	bl	8006a7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	f003 0308 	and.w	r3, r3, #8
 80065da:	2b08      	cmp	r3, #8
 80065dc:	d122      	bne.n	8006624 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	f003 0308 	and.w	r3, r3, #8
 80065e8:	2b08      	cmp	r3, #8
 80065ea:	d11b      	bne.n	8006624 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f06f 0208 	mvn.w	r2, #8
 80065f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2204      	movs	r2, #4
 80065fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	69db      	ldr	r3, [r3, #28]
 8006602:	f003 0303 	and.w	r3, r3, #3
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fa2d 	bl	8006a6a <HAL_TIM_IC_CaptureCallback>
 8006610:	e005      	b.n	800661e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fa1f 	bl	8006a56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 fa30 	bl	8006a7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	691b      	ldr	r3, [r3, #16]
 800662a:	f003 0310 	and.w	r3, r3, #16
 800662e:	2b10      	cmp	r3, #16
 8006630:	d122      	bne.n	8006678 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	f003 0310 	and.w	r3, r3, #16
 800663c:	2b10      	cmp	r3, #16
 800663e:	d11b      	bne.n	8006678 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f06f 0210 	mvn.w	r2, #16
 8006648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2208      	movs	r2, #8
 800664e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	69db      	ldr	r3, [r3, #28]
 8006656:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800665a:	2b00      	cmp	r3, #0
 800665c:	d003      	beq.n	8006666 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fa03 	bl	8006a6a <HAL_TIM_IC_CaptureCallback>
 8006664:	e005      	b.n	8006672 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f9f5 	bl	8006a56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 fa06 	bl	8006a7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b01      	cmp	r3, #1
 8006684:	d10e      	bne.n	80066a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b01      	cmp	r3, #1
 8006692:	d107      	bne.n	80066a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0201 	mvn.w	r2, #1
 800669c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f9cf 	bl	8006a42 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	691b      	ldr	r3, [r3, #16]
 80066aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ae:	2b80      	cmp	r3, #128	; 0x80
 80066b0:	d10e      	bne.n	80066d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066bc:	2b80      	cmp	r3, #128	; 0x80
 80066be:	d107      	bne.n	80066d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80066c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 fe14 	bl	80072f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	691b      	ldr	r3, [r3, #16]
 80066d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066da:	2b40      	cmp	r3, #64	; 0x40
 80066dc:	d10e      	bne.n	80066fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e8:	2b40      	cmp	r3, #64	; 0x40
 80066ea:	d107      	bne.n	80066fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f000 f9d5 	bl	8006aa6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	f003 0320 	and.w	r3, r3, #32
 8006706:	2b20      	cmp	r3, #32
 8006708:	d10e      	bne.n	8006728 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	f003 0320 	and.w	r3, r3, #32
 8006714:	2b20      	cmp	r3, #32
 8006716:	d107      	bne.n	8006728 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f06f 0220 	mvn.w	r2, #32
 8006720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 fdde 	bl	80072e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006728:	bf00      	nop
 800672a:	3708      	adds	r7, #8
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800673c:	2300      	movs	r3, #0
 800673e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006746:	2b01      	cmp	r3, #1
 8006748:	d101      	bne.n	800674e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800674a:	2302      	movs	r3, #2
 800674c:	e0ae      	b.n	80068ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2b0c      	cmp	r3, #12
 800675a:	f200 809f 	bhi.w	800689c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800675e:	a201      	add	r2, pc, #4	; (adr r2, 8006764 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006764:	08006799 	.word	0x08006799
 8006768:	0800689d 	.word	0x0800689d
 800676c:	0800689d 	.word	0x0800689d
 8006770:	0800689d 	.word	0x0800689d
 8006774:	080067d9 	.word	0x080067d9
 8006778:	0800689d 	.word	0x0800689d
 800677c:	0800689d 	.word	0x0800689d
 8006780:	0800689d 	.word	0x0800689d
 8006784:	0800681b 	.word	0x0800681b
 8006788:	0800689d 	.word	0x0800689d
 800678c:	0800689d 	.word	0x0800689d
 8006790:	0800689d 	.word	0x0800689d
 8006794:	0800685b 	.word	0x0800685b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68b9      	ldr	r1, [r7, #8]
 800679e:	4618      	mov	r0, r3
 80067a0:	f000 fae6 	bl	8006d70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	699a      	ldr	r2, [r3, #24]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f042 0208 	orr.w	r2, r2, #8
 80067b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	699a      	ldr	r2, [r3, #24]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f022 0204 	bic.w	r2, r2, #4
 80067c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6999      	ldr	r1, [r3, #24]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	691a      	ldr	r2, [r3, #16]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	619a      	str	r2, [r3, #24]
      break;
 80067d6:	e064      	b.n	80068a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68b9      	ldr	r1, [r7, #8]
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 fb2c 	bl	8006e3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	699a      	ldr	r2, [r3, #24]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	699a      	ldr	r2, [r3, #24]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006802:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6999      	ldr	r1, [r3, #24]
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	021a      	lsls	r2, r3, #8
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	430a      	orrs	r2, r1
 8006816:	619a      	str	r2, [r3, #24]
      break;
 8006818:	e043      	b.n	80068a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68b9      	ldr	r1, [r7, #8]
 8006820:	4618      	mov	r0, r3
 8006822:	f000 fb77 	bl	8006f14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	69da      	ldr	r2, [r3, #28]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f042 0208 	orr.w	r2, r2, #8
 8006834:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69da      	ldr	r2, [r3, #28]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f022 0204 	bic.w	r2, r2, #4
 8006844:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	69d9      	ldr	r1, [r3, #28]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	691a      	ldr	r2, [r3, #16]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	430a      	orrs	r2, r1
 8006856:	61da      	str	r2, [r3, #28]
      break;
 8006858:	e023      	b.n	80068a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68b9      	ldr	r1, [r7, #8]
 8006860:	4618      	mov	r0, r3
 8006862:	f000 fbc1 	bl	8006fe8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	69da      	ldr	r2, [r3, #28]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006874:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69da      	ldr	r2, [r3, #28]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006884:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	69d9      	ldr	r1, [r3, #28]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	021a      	lsls	r2, r3, #8
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	430a      	orrs	r2, r1
 8006898:	61da      	str	r2, [r3, #28]
      break;
 800689a:	e002      	b.n	80068a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	75fb      	strb	r3, [r7, #23]
      break;
 80068a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068be:	2300      	movs	r3, #0
 80068c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <HAL_TIM_ConfigClockSource+0x1c>
 80068cc:	2302      	movs	r3, #2
 80068ce:	e0b4      	b.n	8006a3a <HAL_TIM_ConfigClockSource+0x186>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2202      	movs	r2, #2
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80068ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006908:	d03e      	beq.n	8006988 <HAL_TIM_ConfigClockSource+0xd4>
 800690a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800690e:	f200 8087 	bhi.w	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006916:	f000 8086 	beq.w	8006a26 <HAL_TIM_ConfigClockSource+0x172>
 800691a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800691e:	d87f      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006920:	2b70      	cmp	r3, #112	; 0x70
 8006922:	d01a      	beq.n	800695a <HAL_TIM_ConfigClockSource+0xa6>
 8006924:	2b70      	cmp	r3, #112	; 0x70
 8006926:	d87b      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006928:	2b60      	cmp	r3, #96	; 0x60
 800692a:	d050      	beq.n	80069ce <HAL_TIM_ConfigClockSource+0x11a>
 800692c:	2b60      	cmp	r3, #96	; 0x60
 800692e:	d877      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006930:	2b50      	cmp	r3, #80	; 0x50
 8006932:	d03c      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0xfa>
 8006934:	2b50      	cmp	r3, #80	; 0x50
 8006936:	d873      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006938:	2b40      	cmp	r3, #64	; 0x40
 800693a:	d058      	beq.n	80069ee <HAL_TIM_ConfigClockSource+0x13a>
 800693c:	2b40      	cmp	r3, #64	; 0x40
 800693e:	d86f      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006940:	2b30      	cmp	r3, #48	; 0x30
 8006942:	d064      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15a>
 8006944:	2b30      	cmp	r3, #48	; 0x30
 8006946:	d86b      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006948:	2b20      	cmp	r3, #32
 800694a:	d060      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15a>
 800694c:	2b20      	cmp	r3, #32
 800694e:	d867      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006950:	2b00      	cmp	r3, #0
 8006952:	d05c      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15a>
 8006954:	2b10      	cmp	r3, #16
 8006956:	d05a      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15a>
 8006958:	e062      	b.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6818      	ldr	r0, [r3, #0]
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	6899      	ldr	r1, [r3, #8]
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	f000 fc07 	bl	800717c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800697c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68ba      	ldr	r2, [r7, #8]
 8006984:	609a      	str	r2, [r3, #8]
      break;
 8006986:	e04f      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6818      	ldr	r0, [r3, #0]
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	6899      	ldr	r1, [r3, #8]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685a      	ldr	r2, [r3, #4]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	f000 fbf0 	bl	800717c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069aa:	609a      	str	r2, [r3, #8]
      break;
 80069ac:	e03c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6818      	ldr	r0, [r3, #0]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	6859      	ldr	r1, [r3, #4]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	461a      	mov	r2, r3
 80069bc:	f000 fb64 	bl	8007088 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2150      	movs	r1, #80	; 0x50
 80069c6:	4618      	mov	r0, r3
 80069c8:	f000 fbbd 	bl	8007146 <TIM_ITRx_SetConfig>
      break;
 80069cc:	e02c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6818      	ldr	r0, [r3, #0]
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	6859      	ldr	r1, [r3, #4]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	461a      	mov	r2, r3
 80069dc:	f000 fb83 	bl	80070e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2160      	movs	r1, #96	; 0x60
 80069e6:	4618      	mov	r0, r3
 80069e8:	f000 fbad 	bl	8007146 <TIM_ITRx_SetConfig>
      break;
 80069ec:	e01c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6818      	ldr	r0, [r3, #0]
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	6859      	ldr	r1, [r3, #4]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	461a      	mov	r2, r3
 80069fc:	f000 fb44 	bl	8007088 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2140      	movs	r1, #64	; 0x40
 8006a06:	4618      	mov	r0, r3
 8006a08:	f000 fb9d 	bl	8007146 <TIM_ITRx_SetConfig>
      break;
 8006a0c:	e00c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4619      	mov	r1, r3
 8006a18:	4610      	mov	r0, r2
 8006a1a:	f000 fb94 	bl	8007146 <TIM_ITRx_SetConfig>
      break;
 8006a1e:	e003      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	73fb      	strb	r3, [r7, #15]
      break;
 8006a24:	e000      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006a4a:	bf00      	nop
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b083      	sub	sp, #12
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a5e:	bf00      	nop
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b083      	sub	sp, #12
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a72:	bf00      	nop
 8006a74:	370c      	adds	r7, #12
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr

08006a7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b083      	sub	sp, #12
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a86:	bf00      	nop
 8006a88:	370c      	adds	r7, #12
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr

08006a92 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006a92:	b480      	push	{r7}
 8006a94:	b083      	sub	sp, #12
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006a9a:	bf00      	nop
 8006a9c:	370c      	adds	r7, #12
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr

08006aa6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006aa6:	b480      	push	{r7}
 8006aa8:	b083      	sub	sp, #12
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006aae:	bf00      	nop
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b083      	sub	sp, #12
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006ac2:	bf00      	nop
 8006ac4:	370c      	adds	r7, #12
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr

08006ace <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b084      	sub	sp, #16
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ada:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d107      	bne.n	8006af6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006af4:	e02a      	b.n	8006b4c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d107      	bne.n	8006b10 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2202      	movs	r2, #2
 8006b04:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2201      	movs	r2, #1
 8006b0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b0e:	e01d      	b.n	8006b4c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d107      	bne.n	8006b2a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2204      	movs	r2, #4
 8006b1e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b28:	e010      	b.n	8006b4c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d107      	bne.n	8006b44 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2208      	movs	r2, #8
 8006b38:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006b42:	e003      	b.n	8006b4c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f7ff ffb4 	bl	8006aba <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	771a      	strb	r2, [r3, #28]
}
 8006b58:	bf00      	nop
 8006b5a:	3710      	adds	r7, #16
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b6c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d10b      	bne.n	8006b90 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	69db      	ldr	r3, [r3, #28]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d136      	bne.n	8006bf4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b8e:	e031      	b.n	8006bf4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d10b      	bne.n	8006bb2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2202      	movs	r2, #2
 8006b9e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	69db      	ldr	r3, [r3, #28]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d125      	bne.n	8006bf4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bb0:	e020      	b.n	8006bf4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d10b      	bne.n	8006bd4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2204      	movs	r2, #4
 8006bc0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d114      	bne.n	8006bf4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bd2:	e00f      	b.n	8006bf4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d10a      	bne.n	8006bf4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2208      	movs	r2, #8
 8006be2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	69db      	ldr	r3, [r3, #28]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d103      	bne.n	8006bf4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f7ff ff42 	bl	8006a7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	771a      	strb	r2, [r3, #28]
}
 8006c00:	bf00      	nop
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c14:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d103      	bne.n	8006c28 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2201      	movs	r2, #1
 8006c24:	771a      	strb	r2, [r3, #28]
 8006c26:	e019      	b.n	8006c5c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d103      	bne.n	8006c3a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2202      	movs	r2, #2
 8006c36:	771a      	strb	r2, [r3, #28]
 8006c38:	e010      	b.n	8006c5c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d103      	bne.n	8006c4c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2204      	movs	r2, #4
 8006c48:	771a      	strb	r2, [r3, #28]
 8006c4a:	e007      	b.n	8006c5c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d102      	bne.n	8006c5c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2208      	movs	r2, #8
 8006c5a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f7ff ff18 	bl	8006a92 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	771a      	strb	r2, [r3, #28]
}
 8006c68:	bf00      	nop
 8006c6a:	3710      	adds	r7, #16
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a34      	ldr	r2, [pc, #208]	; (8006d54 <TIM_Base_SetConfig+0xe4>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00f      	beq.n	8006ca8 <TIM_Base_SetConfig+0x38>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c8e:	d00b      	beq.n	8006ca8 <TIM_Base_SetConfig+0x38>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a31      	ldr	r2, [pc, #196]	; (8006d58 <TIM_Base_SetConfig+0xe8>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d007      	beq.n	8006ca8 <TIM_Base_SetConfig+0x38>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a30      	ldr	r2, [pc, #192]	; (8006d5c <TIM_Base_SetConfig+0xec>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d003      	beq.n	8006ca8 <TIM_Base_SetConfig+0x38>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a2f      	ldr	r2, [pc, #188]	; (8006d60 <TIM_Base_SetConfig+0xf0>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d108      	bne.n	8006cba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	4a25      	ldr	r2, [pc, #148]	; (8006d54 <TIM_Base_SetConfig+0xe4>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d01b      	beq.n	8006cfa <TIM_Base_SetConfig+0x8a>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc8:	d017      	beq.n	8006cfa <TIM_Base_SetConfig+0x8a>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a22      	ldr	r2, [pc, #136]	; (8006d58 <TIM_Base_SetConfig+0xe8>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d013      	beq.n	8006cfa <TIM_Base_SetConfig+0x8a>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a21      	ldr	r2, [pc, #132]	; (8006d5c <TIM_Base_SetConfig+0xec>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d00f      	beq.n	8006cfa <TIM_Base_SetConfig+0x8a>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a20      	ldr	r2, [pc, #128]	; (8006d60 <TIM_Base_SetConfig+0xf0>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d00b      	beq.n	8006cfa <TIM_Base_SetConfig+0x8a>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a1f      	ldr	r2, [pc, #124]	; (8006d64 <TIM_Base_SetConfig+0xf4>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d007      	beq.n	8006cfa <TIM_Base_SetConfig+0x8a>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a1e      	ldr	r2, [pc, #120]	; (8006d68 <TIM_Base_SetConfig+0xf8>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d003      	beq.n	8006cfa <TIM_Base_SetConfig+0x8a>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a1d      	ldr	r2, [pc, #116]	; (8006d6c <TIM_Base_SetConfig+0xfc>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d108      	bne.n	8006d0c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a08      	ldr	r2, [pc, #32]	; (8006d54 <TIM_Base_SetConfig+0xe4>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d103      	bne.n	8006d40 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	691a      	ldr	r2, [r3, #16]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	615a      	str	r2, [r3, #20]
}
 8006d46:	bf00      	nop
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40010000 	.word	0x40010000
 8006d58:	40000400 	.word	0x40000400
 8006d5c:	40000800 	.word	0x40000800
 8006d60:	40000c00 	.word	0x40000c00
 8006d64:	40014000 	.word	0x40014000
 8006d68:	40014400 	.word	0x40014400
 8006d6c:	40014800 	.word	0x40014800

08006d70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	f023 0201 	bic.w	r2, r3, #1
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 0303 	bic.w	r3, r3, #3
 8006da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f023 0302 	bic.w	r3, r3, #2
 8006db8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a1c      	ldr	r2, [pc, #112]	; (8006e38 <TIM_OC1_SetConfig+0xc8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d10c      	bne.n	8006de6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f023 0308 	bic.w	r3, r3, #8
 8006dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	f023 0304 	bic.w	r3, r3, #4
 8006de4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a13      	ldr	r2, [pc, #76]	; (8006e38 <TIM_OC1_SetConfig+0xc8>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d111      	bne.n	8006e12 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006df4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006dfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	693a      	ldr	r2, [r7, #16]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	621a      	str	r2, [r3, #32]
}
 8006e2c:	bf00      	nop
 8006e2e:	371c      	adds	r7, #28
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr
 8006e38:	40010000 	.word	0x40010000

08006e3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	f023 0210 	bic.w	r2, r3, #16
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	021b      	lsls	r3, r3, #8
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	f023 0320 	bic.w	r3, r3, #32
 8006e86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	011b      	lsls	r3, r3, #4
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a1e      	ldr	r2, [pc, #120]	; (8006f10 <TIM_OC2_SetConfig+0xd4>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d10d      	bne.n	8006eb8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ea2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	011b      	lsls	r3, r3, #4
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006eb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a15      	ldr	r2, [pc, #84]	; (8006f10 <TIM_OC2_SetConfig+0xd4>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d113      	bne.n	8006ee8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	693a      	ldr	r2, [r7, #16]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	699b      	ldr	r3, [r3, #24]
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	693a      	ldr	r2, [r7, #16]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	697a      	ldr	r2, [r7, #20]
 8006f00:	621a      	str	r2, [r3, #32]
}
 8006f02:	bf00      	nop
 8006f04:	371c      	adds	r7, #28
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	40010000 	.word	0x40010000

08006f14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b087      	sub	sp, #28
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a1b      	ldr	r3, [r3, #32]
 8006f22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	69db      	ldr	r3, [r3, #28]
 8006f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f023 0303 	bic.w	r3, r3, #3
 8006f4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	021b      	lsls	r3, r3, #8
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	4313      	orrs	r3, r2
 8006f68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a1d      	ldr	r2, [pc, #116]	; (8006fe4 <TIM_OC3_SetConfig+0xd0>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d10d      	bne.n	8006f8e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	021b      	lsls	r3, r3, #8
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a14      	ldr	r2, [pc, #80]	; (8006fe4 <TIM_OC3_SetConfig+0xd0>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d113      	bne.n	8006fbe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	695b      	ldr	r3, [r3, #20]
 8006faa:	011b      	lsls	r3, r3, #4
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	699b      	ldr	r3, [r3, #24]
 8006fb6:	011b      	lsls	r3, r3, #4
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	685a      	ldr	r2, [r3, #4]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	621a      	str	r2, [r3, #32]
}
 8006fd8:	bf00      	nop
 8006fda:	371c      	adds	r7, #28
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr
 8006fe4:	40010000 	.word	0x40010000

08006fe8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b087      	sub	sp, #28
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a1b      	ldr	r3, [r3, #32]
 8007002:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800701e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	021b      	lsls	r3, r3, #8
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	4313      	orrs	r3, r2
 800702a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007032:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	031b      	lsls	r3, r3, #12
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	4313      	orrs	r3, r2
 800703e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a10      	ldr	r2, [pc, #64]	; (8007084 <TIM_OC4_SetConfig+0x9c>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d109      	bne.n	800705c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800704e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	695b      	ldr	r3, [r3, #20]
 8007054:	019b      	lsls	r3, r3, #6
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	4313      	orrs	r3, r2
 800705a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68fa      	ldr	r2, [r7, #12]
 8007066:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	621a      	str	r2, [r3, #32]
}
 8007076:	bf00      	nop
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40010000 	.word	0x40010000

08007088 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007088:	b480      	push	{r7}
 800708a:	b087      	sub	sp, #28
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6a1b      	ldr	r3, [r3, #32]
 8007098:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6a1b      	ldr	r3, [r3, #32]
 800709e:	f023 0201 	bic.w	r2, r3, #1
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	699b      	ldr	r3, [r3, #24]
 80070aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	011b      	lsls	r3, r3, #4
 80070b8:	693a      	ldr	r2, [r7, #16]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	f023 030a 	bic.w	r3, r3, #10
 80070c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	621a      	str	r2, [r3, #32]
}
 80070da:	bf00      	nop
 80070dc:	371c      	adds	r7, #28
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr

080070e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b087      	sub	sp, #28
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	60f8      	str	r0, [r7, #12]
 80070ee:	60b9      	str	r1, [r7, #8]
 80070f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	f023 0210 	bic.w	r2, r3, #16
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6a1b      	ldr	r3, [r3, #32]
 8007108:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007110:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	031b      	lsls	r3, r3, #12
 8007116:	697a      	ldr	r2, [r7, #20]
 8007118:	4313      	orrs	r3, r2
 800711a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007122:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	011b      	lsls	r3, r3, #4
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	4313      	orrs	r3, r2
 800712c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	697a      	ldr	r2, [r7, #20]
 8007132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	693a      	ldr	r2, [r7, #16]
 8007138:	621a      	str	r2, [r3, #32]
}
 800713a:	bf00      	nop
 800713c:	371c      	adds	r7, #28
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007146:	b480      	push	{r7}
 8007148:	b085      	sub	sp, #20
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
 800714e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800715c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800715e:	683a      	ldr	r2, [r7, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	4313      	orrs	r3, r2
 8007164:	f043 0307 	orr.w	r3, r3, #7
 8007168:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	609a      	str	r2, [r3, #8]
}
 8007170:	bf00      	nop
 8007172:	3714      	adds	r7, #20
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800717c:	b480      	push	{r7}
 800717e:	b087      	sub	sp, #28
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	607a      	str	r2, [r7, #4]
 8007188:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007196:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	021a      	lsls	r2, r3, #8
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	431a      	orrs	r2, r3
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	697a      	ldr	r2, [r7, #20]
 80071ae:	609a      	str	r2, [r3, #8]
}
 80071b0:	bf00      	nop
 80071b2:	371c      	adds	r7, #28
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071bc:	b480      	push	{r7}
 80071be:	b087      	sub	sp, #28
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	f003 031f 	and.w	r3, r3, #31
 80071ce:	2201      	movs	r2, #1
 80071d0:	fa02 f303 	lsl.w	r3, r2, r3
 80071d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6a1a      	ldr	r2, [r3, #32]
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	43db      	mvns	r3, r3
 80071de:	401a      	ands	r2, r3
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6a1a      	ldr	r2, [r3, #32]
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f003 031f 	and.w	r3, r3, #31
 80071ee:	6879      	ldr	r1, [r7, #4]
 80071f0:	fa01 f303 	lsl.w	r3, r1, r3
 80071f4:	431a      	orrs	r2, r3
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	621a      	str	r2, [r3, #32]
}
 80071fa:	bf00      	nop
 80071fc:	371c      	adds	r7, #28
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
	...

08007208 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007218:	2b01      	cmp	r3, #1
 800721a:	d101      	bne.n	8007220 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800721c:	2302      	movs	r3, #2
 800721e:	e050      	b.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007246:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4313      	orrs	r3, r2
 8007250:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a1c      	ldr	r2, [pc, #112]	; (80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d018      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800726c:	d013      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a18      	ldr	r2, [pc, #96]	; (80072d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d00e      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a16      	ldr	r2, [pc, #88]	; (80072d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d009      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a15      	ldr	r2, [pc, #84]	; (80072dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d004      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a13      	ldr	r2, [pc, #76]	; (80072e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d10c      	bne.n	80072b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800729c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68ba      	ldr	r2, [r7, #8]
 80072ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072c0:	2300      	movs	r3, #0
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3714      	adds	r7, #20
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	40010000 	.word	0x40010000
 80072d4:	40000400 	.word	0x40000400
 80072d8:	40000800 	.word	0x40000800
 80072dc:	40000c00 	.word	0x40000c00
 80072e0:	40014000 	.word	0x40014000

080072e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072ec:	bf00      	nop
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007300:	bf00      	nop
 8007302:	370c      	adds	r7, #12
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr

0800730c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d101      	bne.n	800731e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e03f      	b.n	800739e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007324:	b2db      	uxtb	r3, r3
 8007326:	2b00      	cmp	r3, #0
 8007328:	d106      	bne.n	8007338 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f7fc fc92 	bl	8003c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2224      	movs	r2, #36	; 0x24
 800733c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68da      	ldr	r2, [r3, #12]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800734e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f001 f80b 	bl	800836c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	691a      	ldr	r2, [r3, #16]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007364:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	695a      	ldr	r2, [r3, #20]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007374:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68da      	ldr	r2, [r3, #12]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007384:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2220      	movs	r2, #32
 8007390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2220      	movs	r2, #32
 8007398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3708      	adds	r7, #8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b08a      	sub	sp, #40	; 0x28
 80073aa:	af02      	add	r7, sp, #8
 80073ac:	60f8      	str	r0, [r7, #12]
 80073ae:	60b9      	str	r1, [r7, #8]
 80073b0:	603b      	str	r3, [r7, #0]
 80073b2:	4613      	mov	r3, r2
 80073b4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80073b6:	2300      	movs	r3, #0
 80073b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b20      	cmp	r3, #32
 80073c4:	d17c      	bne.n	80074c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d002      	beq.n	80073d2 <HAL_UART_Transmit+0x2c>
 80073cc:	88fb      	ldrh	r3, [r7, #6]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e075      	b.n	80074c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_UART_Transmit+0x3e>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e06e      	b.n	80074c2 <HAL_UART_Transmit+0x11c>
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2221      	movs	r2, #33	; 0x21
 80073f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80073fa:	f7fc fdb3 	bl	8003f64 <HAL_GetTick>
 80073fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	88fa      	ldrh	r2, [r7, #6]
 8007404:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	88fa      	ldrh	r2, [r7, #6]
 800740a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007414:	d108      	bne.n	8007428 <HAL_UART_Transmit+0x82>
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d104      	bne.n	8007428 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800741e:	2300      	movs	r3, #0
 8007420:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	61bb      	str	r3, [r7, #24]
 8007426:	e003      	b.n	8007430 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800742c:	2300      	movs	r3, #0
 800742e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007438:	e02a      	b.n	8007490 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	9300      	str	r3, [sp, #0]
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	2200      	movs	r2, #0
 8007442:	2180      	movs	r1, #128	; 0x80
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f000 fcc3 	bl	8007dd0 <UART_WaitOnFlagUntilTimeout>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d001      	beq.n	8007454 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	e036      	b.n	80074c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d10b      	bne.n	8007472 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	881b      	ldrh	r3, [r3, #0]
 800745e:	461a      	mov	r2, r3
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007468:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	3302      	adds	r3, #2
 800746e:	61bb      	str	r3, [r7, #24]
 8007470:	e007      	b.n	8007482 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	781a      	ldrb	r2, [r3, #0]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	3301      	adds	r3, #1
 8007480:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007486:	b29b      	uxth	r3, r3
 8007488:	3b01      	subs	r3, #1
 800748a:	b29a      	uxth	r2, r3
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007494:	b29b      	uxth	r3, r3
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1cf      	bne.n	800743a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	9300      	str	r3, [sp, #0]
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	2200      	movs	r2, #0
 80074a2:	2140      	movs	r1, #64	; 0x40
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 fc93 	bl	8007dd0 <UART_WaitOnFlagUntilTimeout>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e006      	b.n	80074c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2220      	movs	r2, #32
 80074b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80074bc:	2300      	movs	r3, #0
 80074be:	e000      	b.n	80074c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80074c0:	2302      	movs	r3, #2
  }
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3720      	adds	r7, #32
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b08a      	sub	sp, #40	; 0x28
 80074ce:	af02      	add	r7, sp, #8
 80074d0:	60f8      	str	r0, [r7, #12]
 80074d2:	60b9      	str	r1, [r7, #8]
 80074d4:	603b      	str	r3, [r7, #0]
 80074d6:	4613      	mov	r3, r2
 80074d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80074da:	2300      	movs	r3, #0
 80074dc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b20      	cmp	r3, #32
 80074e8:	f040 808c 	bne.w	8007604 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d002      	beq.n	80074f8 <HAL_UART_Receive+0x2e>
 80074f2:	88fb      	ldrh	r3, [r7, #6]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d101      	bne.n	80074fc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	e084      	b.n	8007606 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007502:	2b01      	cmp	r3, #1
 8007504:	d101      	bne.n	800750a <HAL_UART_Receive+0x40>
 8007506:	2302      	movs	r3, #2
 8007508:	e07d      	b.n	8007606 <HAL_UART_Receive+0x13c>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2222      	movs	r2, #34	; 0x22
 800751c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007526:	f7fc fd1d 	bl	8003f64 <HAL_GetTick>
 800752a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	88fa      	ldrh	r2, [r7, #6]
 8007530:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	88fa      	ldrh	r2, [r7, #6]
 8007536:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007540:	d108      	bne.n	8007554 <HAL_UART_Receive+0x8a>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d104      	bne.n	8007554 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800754a:	2300      	movs	r3, #0
 800754c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	61bb      	str	r3, [r7, #24]
 8007552:	e003      	b.n	800755c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007558:	2300      	movs	r3, #0
 800755a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007564:	e043      	b.n	80075ee <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	2200      	movs	r2, #0
 800756e:	2120      	movs	r1, #32
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f000 fc2d 	bl	8007dd0 <UART_WaitOnFlagUntilTimeout>
 8007576:	4603      	mov	r3, r0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d001      	beq.n	8007580 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800757c:	2303      	movs	r3, #3
 800757e:	e042      	b.n	8007606 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d10c      	bne.n	80075a0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	b29b      	uxth	r3, r3
 800758e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007592:	b29a      	uxth	r2, r3
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	3302      	adds	r3, #2
 800759c:	61bb      	str	r3, [r7, #24]
 800759e:	e01f      	b.n	80075e0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075a8:	d007      	beq.n	80075ba <HAL_UART_Receive+0xf0>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10a      	bne.n	80075c8 <HAL_UART_Receive+0xfe>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d106      	bne.n	80075c8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	b2da      	uxtb	r2, r3
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	701a      	strb	r2, [r3, #0]
 80075c6:	e008      	b.n	80075da <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075d4:	b2da      	uxtb	r2, r3
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	3301      	adds	r3, #1
 80075de:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	3b01      	subs	r3, #1
 80075e8:	b29a      	uxth	r2, r3
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d1b6      	bne.n	8007566 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2220      	movs	r2, #32
 80075fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8007600:	2300      	movs	r3, #0
 8007602:	e000      	b.n	8007606 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007604:	2302      	movs	r3, #2
  }
}
 8007606:	4618      	mov	r0, r3
 8007608:	3720      	adds	r7, #32
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}

0800760e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800760e:	b580      	push	{r7, lr}
 8007610:	b084      	sub	sp, #16
 8007612:	af00      	add	r7, sp, #0
 8007614:	60f8      	str	r0, [r7, #12]
 8007616:	60b9      	str	r1, [r7, #8]
 8007618:	4613      	mov	r3, r2
 800761a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007622:	b2db      	uxtb	r3, r3
 8007624:	2b20      	cmp	r3, #32
 8007626:	d11d      	bne.n	8007664 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d002      	beq.n	8007634 <HAL_UART_Receive_DMA+0x26>
 800762e:	88fb      	ldrh	r3, [r7, #6]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d101      	bne.n	8007638 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	e016      	b.n	8007666 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800763e:	2b01      	cmp	r3, #1
 8007640:	d101      	bne.n	8007646 <HAL_UART_Receive_DMA+0x38>
 8007642:	2302      	movs	r3, #2
 8007644:	e00f      	b.n	8007666 <HAL_UART_Receive_DMA+0x58>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2201      	movs	r2, #1
 800764a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007654:	88fb      	ldrh	r3, [r7, #6]
 8007656:	461a      	mov	r2, r3
 8007658:	68b9      	ldr	r1, [r7, #8]
 800765a:	68f8      	ldr	r0, [r7, #12]
 800765c:	f000 fc26 	bl	8007eac <UART_Start_Receive_DMA>
 8007660:	4603      	mov	r3, r0
 8007662:	e000      	b.n	8007666 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007664:	2302      	movs	r3, #2
  }
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
	...

08007670 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b0ba      	sub	sp, #232	; 0xe8
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	695b      	ldr	r3, [r3, #20]
 8007692:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007696:	2300      	movs	r3, #0
 8007698:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800769c:	2300      	movs	r3, #0
 800769e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80076a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076a6:	f003 030f 	and.w	r3, r3, #15
 80076aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80076ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10f      	bne.n	80076d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80076b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076ba:	f003 0320 	and.w	r3, r3, #32
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d009      	beq.n	80076d6 <HAL_UART_IRQHandler+0x66>
 80076c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076c6:	f003 0320 	and.w	r3, r3, #32
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d003      	beq.n	80076d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 fd91 	bl	80081f6 <UART_Receive_IT>
      return;
 80076d4:	e256      	b.n	8007b84 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80076d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80076da:	2b00      	cmp	r3, #0
 80076dc:	f000 80de 	beq.w	800789c <HAL_UART_IRQHandler+0x22c>
 80076e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076e4:	f003 0301 	and.w	r3, r3, #1
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d106      	bne.n	80076fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80076ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f000 80d1 	beq.w	800789c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80076fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076fe:	f003 0301 	and.w	r3, r3, #1
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00b      	beq.n	800771e <HAL_UART_IRQHandler+0xae>
 8007706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800770a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800770e:	2b00      	cmp	r3, #0
 8007710:	d005      	beq.n	800771e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007716:	f043 0201 	orr.w	r2, r3, #1
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800771e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007722:	f003 0304 	and.w	r3, r3, #4
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00b      	beq.n	8007742 <HAL_UART_IRQHandler+0xd2>
 800772a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	2b00      	cmp	r3, #0
 8007734:	d005      	beq.n	8007742 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773a:	f043 0202 	orr.w	r2, r3, #2
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007746:	f003 0302 	and.w	r3, r3, #2
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00b      	beq.n	8007766 <HAL_UART_IRQHandler+0xf6>
 800774e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007752:	f003 0301 	and.w	r3, r3, #1
 8007756:	2b00      	cmp	r3, #0
 8007758:	d005      	beq.n	8007766 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775e:	f043 0204 	orr.w	r2, r3, #4
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800776a:	f003 0308 	and.w	r3, r3, #8
 800776e:	2b00      	cmp	r3, #0
 8007770:	d011      	beq.n	8007796 <HAL_UART_IRQHandler+0x126>
 8007772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007776:	f003 0320 	and.w	r3, r3, #32
 800777a:	2b00      	cmp	r3, #0
 800777c:	d105      	bne.n	800778a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800777e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007782:	f003 0301 	and.w	r3, r3, #1
 8007786:	2b00      	cmp	r3, #0
 8007788:	d005      	beq.n	8007796 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778e:	f043 0208 	orr.w	r2, r3, #8
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779a:	2b00      	cmp	r3, #0
 800779c:	f000 81ed 	beq.w	8007b7a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80077a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077a4:	f003 0320 	and.w	r3, r3, #32
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d008      	beq.n	80077be <HAL_UART_IRQHandler+0x14e>
 80077ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077b0:	f003 0320 	and.w	r3, r3, #32
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d002      	beq.n	80077be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 fd1c 	bl	80081f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	695b      	ldr	r3, [r3, #20]
 80077c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c8:	2b40      	cmp	r3, #64	; 0x40
 80077ca:	bf0c      	ite	eq
 80077cc:	2301      	moveq	r3, #1
 80077ce:	2300      	movne	r3, #0
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077da:	f003 0308 	and.w	r3, r3, #8
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d103      	bne.n	80077ea <HAL_UART_IRQHandler+0x17a>
 80077e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d04f      	beq.n	800788a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fc24 	bl	8008038 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	695b      	ldr	r3, [r3, #20]
 80077f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077fa:	2b40      	cmp	r3, #64	; 0x40
 80077fc:	d141      	bne.n	8007882 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3314      	adds	r3, #20
 8007804:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007808:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800780c:	e853 3f00 	ldrex	r3, [r3]
 8007810:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007814:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007818:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800781c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	3314      	adds	r3, #20
 8007826:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800782a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800782e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007832:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007836:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800783a:	e841 2300 	strex	r3, r2, [r1]
 800783e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007842:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1d9      	bne.n	80077fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784e:	2b00      	cmp	r3, #0
 8007850:	d013      	beq.n	800787a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007856:	4a7d      	ldr	r2, [pc, #500]	; (8007a4c <HAL_UART_IRQHandler+0x3dc>)
 8007858:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785e:	4618      	mov	r0, r3
 8007860:	f7fd fb5e 	bl	8004f20 <HAL_DMA_Abort_IT>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d016      	beq.n	8007898 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800786e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007874:	4610      	mov	r0, r2
 8007876:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007878:	e00e      	b.n	8007898 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 f99a 	bl	8007bb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007880:	e00a      	b.n	8007898 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 f996 	bl	8007bb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007888:	e006      	b.n	8007898 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 f992 	bl	8007bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007896:	e170      	b.n	8007b7a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007898:	bf00      	nop
    return;
 800789a:	e16e      	b.n	8007b7a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	f040 814a 	bne.w	8007b3a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80078a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078aa:	f003 0310 	and.w	r3, r3, #16
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f000 8143 	beq.w	8007b3a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80078b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078b8:	f003 0310 	and.w	r3, r3, #16
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 813c 	beq.w	8007b3a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80078c2:	2300      	movs	r3, #0
 80078c4:	60bb      	str	r3, [r7, #8]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	60bb      	str	r3, [r7, #8]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	60bb      	str	r3, [r7, #8]
 80078d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	695b      	ldr	r3, [r3, #20]
 80078de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078e2:	2b40      	cmp	r3, #64	; 0x40
 80078e4:	f040 80b4 	bne.w	8007a50 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80078f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f000 8140 	beq.w	8007b7e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007902:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007906:	429a      	cmp	r2, r3
 8007908:	f080 8139 	bcs.w	8007b7e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007912:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007918:	69db      	ldr	r3, [r3, #28]
 800791a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800791e:	f000 8088 	beq.w	8007a32 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	330c      	adds	r3, #12
 8007928:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007930:	e853 3f00 	ldrex	r3, [r3]
 8007934:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007938:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800793c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007940:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	330c      	adds	r3, #12
 800794a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800794e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007952:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007956:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800795a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800795e:	e841 2300 	strex	r3, r2, [r1]
 8007962:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007966:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800796a:	2b00      	cmp	r3, #0
 800796c:	d1d9      	bne.n	8007922 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	3314      	adds	r3, #20
 8007974:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007976:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007978:	e853 3f00 	ldrex	r3, [r3]
 800797c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800797e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007980:	f023 0301 	bic.w	r3, r3, #1
 8007984:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	3314      	adds	r3, #20
 800798e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007992:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007996:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007998:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800799a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800799e:	e841 2300 	strex	r3, r2, [r1]
 80079a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80079a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d1e1      	bne.n	800796e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3314      	adds	r3, #20
 80079b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079b4:	e853 3f00 	ldrex	r3, [r3]
 80079b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80079ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	3314      	adds	r3, #20
 80079ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80079ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80079d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80079d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80079d6:	e841 2300 	strex	r3, r2, [r1]
 80079da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80079dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1e3      	bne.n	80079aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2220      	movs	r2, #32
 80079e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	330c      	adds	r3, #12
 80079f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079fa:	e853 3f00 	ldrex	r3, [r3]
 80079fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007a00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a02:	f023 0310 	bic.w	r3, r3, #16
 8007a06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	330c      	adds	r3, #12
 8007a10:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007a14:	65ba      	str	r2, [r7, #88]	; 0x58
 8007a16:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a18:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007a1a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a1c:	e841 2300 	strex	r3, r2, [r1]
 8007a20:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007a22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d1e3      	bne.n	80079f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f7fd fa07 	bl	8004e40 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	4619      	mov	r1, r3
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 f8c0 	bl	8007bc8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007a48:	e099      	b.n	8007b7e <HAL_UART_IRQHandler+0x50e>
 8007a4a:	bf00      	nop
 8007a4c:	080080ff 	.word	0x080080ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f000 808b 	beq.w	8007b82 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007a6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 8086 	beq.w	8007b82 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	330c      	adds	r3, #12
 8007a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a80:	e853 3f00 	ldrex	r3, [r3]
 8007a84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	330c      	adds	r3, #12
 8007a96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007a9a:	647a      	str	r2, [r7, #68]	; 0x44
 8007a9c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007aa0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007aa2:	e841 2300 	strex	r3, r2, [r1]
 8007aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007aa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1e3      	bne.n	8007a76 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3314      	adds	r3, #20
 8007ab4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab8:	e853 3f00 	ldrex	r3, [r3]
 8007abc:	623b      	str	r3, [r7, #32]
   return(result);
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	f023 0301 	bic.w	r3, r3, #1
 8007ac4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	3314      	adds	r3, #20
 8007ace:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007ad2:	633a      	str	r2, [r7, #48]	; 0x30
 8007ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ad8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e3      	bne.n	8007aae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2220      	movs	r2, #32
 8007aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	330c      	adds	r3, #12
 8007afa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	e853 3f00 	ldrex	r3, [r3]
 8007b02:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f023 0310 	bic.w	r3, r3, #16
 8007b0a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	330c      	adds	r3, #12
 8007b14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007b18:	61fa      	str	r2, [r7, #28]
 8007b1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1c:	69b9      	ldr	r1, [r7, #24]
 8007b1e:	69fa      	ldr	r2, [r7, #28]
 8007b20:	e841 2300 	strex	r3, r2, [r1]
 8007b24:	617b      	str	r3, [r7, #20]
   return(result);
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e3      	bne.n	8007af4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007b30:	4619      	mov	r1, r3
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 f848 	bl	8007bc8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007b38:	e023      	b.n	8007b82 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d009      	beq.n	8007b5a <HAL_UART_IRQHandler+0x4ea>
 8007b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d003      	beq.n	8007b5a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fae7 	bl	8008126 <UART_Transmit_IT>
    return;
 8007b58:	e014      	b.n	8007b84 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00e      	beq.n	8007b84 <HAL_UART_IRQHandler+0x514>
 8007b66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d008      	beq.n	8007b84 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 fb27 	bl	80081c6 <UART_EndTransmit_IT>
    return;
 8007b78:	e004      	b.n	8007b84 <HAL_UART_IRQHandler+0x514>
    return;
 8007b7a:	bf00      	nop
 8007b7c:	e002      	b.n	8007b84 <HAL_UART_IRQHandler+0x514>
      return;
 8007b7e:	bf00      	nop
 8007b80:	e000      	b.n	8007b84 <HAL_UART_IRQHandler+0x514>
      return;
 8007b82:	bf00      	nop
  }
}
 8007b84:	37e8      	adds	r7, #232	; 0xe8
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop

08007b8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b083      	sub	sp, #12
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007b94:	bf00      	nop
 8007b96:	370c      	adds	r7, #12
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b09c      	sub	sp, #112	; 0x70
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bec:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d172      	bne.n	8007ce2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007bfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bfe:	2200      	movs	r2, #0
 8007c00:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	330c      	adds	r3, #12
 8007c08:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c0c:	e853 3f00 	ldrex	r3, [r3]
 8007c10:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007c12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c18:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	330c      	adds	r3, #12
 8007c20:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c22:	65ba      	str	r2, [r7, #88]	; 0x58
 8007c24:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c26:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007c28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c2a:	e841 2300 	strex	r3, r2, [r1]
 8007c2e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007c30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1e5      	bne.n	8007c02 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	3314      	adds	r3, #20
 8007c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c40:	e853 3f00 	ldrex	r3, [r3]
 8007c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c48:	f023 0301 	bic.w	r3, r3, #1
 8007c4c:	667b      	str	r3, [r7, #100]	; 0x64
 8007c4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	3314      	adds	r3, #20
 8007c54:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007c56:	647a      	str	r2, [r7, #68]	; 0x44
 8007c58:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c5e:	e841 2300 	strex	r3, r2, [r1]
 8007c62:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d1e5      	bne.n	8007c36 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	3314      	adds	r3, #20
 8007c70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c74:	e853 3f00 	ldrex	r3, [r3]
 8007c78:	623b      	str	r3, [r7, #32]
   return(result);
 8007c7a:	6a3b      	ldr	r3, [r7, #32]
 8007c7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c80:	663b      	str	r3, [r7, #96]	; 0x60
 8007c82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	3314      	adds	r3, #20
 8007c88:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007c8a:	633a      	str	r2, [r7, #48]	; 0x30
 8007c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c92:	e841 2300 	strex	r3, r2, [r1]
 8007c96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1e5      	bne.n	8007c6a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007c9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ca0:	2220      	movs	r2, #32
 8007ca2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ca6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d119      	bne.n	8007ce2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	330c      	adds	r3, #12
 8007cb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	e853 3f00 	ldrex	r3, [r3]
 8007cbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f023 0310 	bic.w	r3, r3, #16
 8007cc4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007cc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	330c      	adds	r3, #12
 8007ccc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007cce:	61fa      	str	r2, [r7, #28]
 8007cd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd2:	69b9      	ldr	r1, [r7, #24]
 8007cd4:	69fa      	ldr	r2, [r7, #28]
 8007cd6:	e841 2300 	strex	r3, r2, [r1]
 8007cda:	617b      	str	r3, [r7, #20]
   return(result);
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d1e5      	bne.n	8007cae <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d106      	bne.n	8007cf8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007cee:	4619      	mov	r1, r3
 8007cf0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007cf2:	f7ff ff69 	bl	8007bc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007cf6:	e002      	b.n	8007cfe <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007cf8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007cfa:	f001 fa43 	bl	8009184 <HAL_UART_RxCpltCallback>
}
 8007cfe:	bf00      	nop
 8007d00:	3770      	adds	r7, #112	; 0x70
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	b084      	sub	sp, #16
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d12:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d108      	bne.n	8007d2e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d20:	085b      	lsrs	r3, r3, #1
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	4619      	mov	r1, r3
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	f7ff ff4e 	bl	8007bc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d2c:	e002      	b.n	8007d34 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007d2e:	68f8      	ldr	r0, [r7, #12]
 8007d30:	f7ff ff36 	bl	8007ba0 <HAL_UART_RxHalfCpltCallback>
}
 8007d34:	bf00      	nop
 8007d36:	3710      	adds	r7, #16
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007d44:	2300      	movs	r3, #0
 8007d46:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d4c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d58:	2b80      	cmp	r3, #128	; 0x80
 8007d5a:	bf0c      	ite	eq
 8007d5c:	2301      	moveq	r3, #1
 8007d5e:	2300      	movne	r3, #0
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	2b21      	cmp	r3, #33	; 0x21
 8007d6e:	d108      	bne.n	8007d82 <UART_DMAError+0x46>
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d005      	beq.n	8007d82 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007d7c:	68b8      	ldr	r0, [r7, #8]
 8007d7e:	f000 f933 	bl	8007fe8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	695b      	ldr	r3, [r3, #20]
 8007d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d8c:	2b40      	cmp	r3, #64	; 0x40
 8007d8e:	bf0c      	ite	eq
 8007d90:	2301      	moveq	r3, #1
 8007d92:	2300      	movne	r3, #0
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	2b22      	cmp	r3, #34	; 0x22
 8007da2:	d108      	bne.n	8007db6 <UART_DMAError+0x7a>
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d005      	beq.n	8007db6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	2200      	movs	r2, #0
 8007dae:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007db0:	68b8      	ldr	r0, [r7, #8]
 8007db2:	f000 f941 	bl	8008038 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dba:	f043 0210 	orr.w	r2, r3, #16
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dc2:	68b8      	ldr	r0, [r7, #8]
 8007dc4:	f7ff fef6 	bl	8007bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dc8:	bf00      	nop
 8007dca:	3710      	adds	r7, #16
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b090      	sub	sp, #64	; 0x40
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	603b      	str	r3, [r7, #0]
 8007ddc:	4613      	mov	r3, r2
 8007dde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007de0:	e050      	b.n	8007e84 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007de2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de8:	d04c      	beq.n	8007e84 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007dea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d007      	beq.n	8007e00 <UART_WaitOnFlagUntilTimeout+0x30>
 8007df0:	f7fc f8b8 	bl	8003f64 <HAL_GetTick>
 8007df4:	4602      	mov	r2, r0
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d241      	bcs.n	8007e84 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	330c      	adds	r3, #12
 8007e06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e0a:	e853 3f00 	ldrex	r3, [r3]
 8007e0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e12:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	330c      	adds	r3, #12
 8007e1e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007e20:	637a      	str	r2, [r7, #52]	; 0x34
 8007e22:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007e26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e28:	e841 2300 	strex	r3, r2, [r1]
 8007e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1e5      	bne.n	8007e00 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	3314      	adds	r3, #20
 8007e3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	e853 3f00 	ldrex	r3, [r3]
 8007e42:	613b      	str	r3, [r7, #16]
   return(result);
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	f023 0301 	bic.w	r3, r3, #1
 8007e4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	3314      	adds	r3, #20
 8007e52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e54:	623a      	str	r2, [r7, #32]
 8007e56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e58:	69f9      	ldr	r1, [r7, #28]
 8007e5a:	6a3a      	ldr	r2, [r7, #32]
 8007e5c:	e841 2300 	strex	r3, r2, [r1]
 8007e60:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d1e5      	bne.n	8007e34 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2220      	movs	r2, #32
 8007e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2220      	movs	r2, #32
 8007e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e00f      	b.n	8007ea4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	68ba      	ldr	r2, [r7, #8]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	bf0c      	ite	eq
 8007e94:	2301      	moveq	r3, #1
 8007e96:	2300      	movne	r3, #0
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	79fb      	ldrb	r3, [r7, #7]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d09f      	beq.n	8007de2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007ea2:	2300      	movs	r3, #0
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3740      	adds	r7, #64	; 0x40
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b098      	sub	sp, #96	; 0x60
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	60b9      	str	r1, [r7, #8]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	88fa      	ldrh	r2, [r7, #6]
 8007ec4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2222      	movs	r2, #34	; 0x22
 8007ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed8:	4a40      	ldr	r2, [pc, #256]	; (8007fdc <UART_Start_Receive_DMA+0x130>)
 8007eda:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee0:	4a3f      	ldr	r2, [pc, #252]	; (8007fe0 <UART_Start_Receive_DMA+0x134>)
 8007ee2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee8:	4a3e      	ldr	r2, [pc, #248]	; (8007fe4 <UART_Start_Receive_DMA+0x138>)
 8007eea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007ef4:	f107 0308 	add.w	r3, r7, #8
 8007ef8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	3304      	adds	r3, #4
 8007f04:	4619      	mov	r1, r3
 8007f06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	88fb      	ldrh	r3, [r7, #6]
 8007f0c:	f7fc ff40 	bl	8004d90 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007f10:	2300      	movs	r3, #0
 8007f12:	613b      	str	r3, [r7, #16]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	613b      	str	r3, [r7, #16]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	613b      	str	r3, [r7, #16]
 8007f24:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d019      	beq.n	8007f6a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	330c      	adds	r3, #12
 8007f3c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f40:	e853 3f00 	ldrex	r3, [r3]
 8007f44:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f4c:	65bb      	str	r3, [r7, #88]	; 0x58
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	330c      	adds	r3, #12
 8007f54:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f56:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007f58:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007f5c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f5e:	e841 2300 	strex	r3, r2, [r1]
 8007f62:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007f64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d1e5      	bne.n	8007f36 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	3314      	adds	r3, #20
 8007f70:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f74:	e853 3f00 	ldrex	r3, [r3]
 8007f78:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f7c:	f043 0301 	orr.w	r3, r3, #1
 8007f80:	657b      	str	r3, [r7, #84]	; 0x54
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	3314      	adds	r3, #20
 8007f88:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007f8a:	63ba      	str	r2, [r7, #56]	; 0x38
 8007f8c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007f90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f92:	e841 2300 	strex	r3, r2, [r1]
 8007f96:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d1e5      	bne.n	8007f6a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	3314      	adds	r3, #20
 8007fa4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa6:	69bb      	ldr	r3, [r7, #24]
 8007fa8:	e853 3f00 	ldrex	r3, [r3]
 8007fac:	617b      	str	r3, [r7, #20]
   return(result);
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fb4:	653b      	str	r3, [r7, #80]	; 0x50
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	3314      	adds	r3, #20
 8007fbc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007fbe:	627a      	str	r2, [r7, #36]	; 0x24
 8007fc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc2:	6a39      	ldr	r1, [r7, #32]
 8007fc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fc6:	e841 2300 	strex	r3, r2, [r1]
 8007fca:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d1e5      	bne.n	8007f9e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3760      	adds	r7, #96	; 0x60
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	08007be1 	.word	0x08007be1
 8007fe0:	08007d07 	.word	0x08007d07
 8007fe4:	08007d3d 	.word	0x08007d3d

08007fe8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b089      	sub	sp, #36	; 0x24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	e853 3f00 	ldrex	r3, [r3]
 8007ffe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008006:	61fb      	str	r3, [r7, #28]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	330c      	adds	r3, #12
 800800e:	69fa      	ldr	r2, [r7, #28]
 8008010:	61ba      	str	r2, [r7, #24]
 8008012:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008014:	6979      	ldr	r1, [r7, #20]
 8008016:	69ba      	ldr	r2, [r7, #24]
 8008018:	e841 2300 	strex	r3, r2, [r1]
 800801c:	613b      	str	r3, [r7, #16]
   return(result);
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1e5      	bne.n	8007ff0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2220      	movs	r2, #32
 8008028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800802c:	bf00      	nop
 800802e:	3724      	adds	r7, #36	; 0x24
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008038:	b480      	push	{r7}
 800803a:	b095      	sub	sp, #84	; 0x54
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	330c      	adds	r3, #12
 8008046:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800804a:	e853 3f00 	ldrex	r3, [r3]
 800804e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008052:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008056:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	330c      	adds	r3, #12
 800805e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008060:	643a      	str	r2, [r7, #64]	; 0x40
 8008062:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008064:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008066:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008068:	e841 2300 	strex	r3, r2, [r1]
 800806c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800806e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1e5      	bne.n	8008040 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	3314      	adds	r3, #20
 800807a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807c:	6a3b      	ldr	r3, [r7, #32]
 800807e:	e853 3f00 	ldrex	r3, [r3]
 8008082:	61fb      	str	r3, [r7, #28]
   return(result);
 8008084:	69fb      	ldr	r3, [r7, #28]
 8008086:	f023 0301 	bic.w	r3, r3, #1
 800808a:	64bb      	str	r3, [r7, #72]	; 0x48
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	3314      	adds	r3, #20
 8008092:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008094:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008096:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008098:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800809a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800809c:	e841 2300 	strex	r3, r2, [r1]
 80080a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1e5      	bne.n	8008074 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d119      	bne.n	80080e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	330c      	adds	r3, #12
 80080b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	e853 3f00 	ldrex	r3, [r3]
 80080be:	60bb      	str	r3, [r7, #8]
   return(result);
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	f023 0310 	bic.w	r3, r3, #16
 80080c6:	647b      	str	r3, [r7, #68]	; 0x44
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	330c      	adds	r3, #12
 80080ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080d0:	61ba      	str	r2, [r7, #24]
 80080d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d4:	6979      	ldr	r1, [r7, #20]
 80080d6:	69ba      	ldr	r2, [r7, #24]
 80080d8:	e841 2300 	strex	r3, r2, [r1]
 80080dc:	613b      	str	r3, [r7, #16]
   return(result);
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d1e5      	bne.n	80080b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2220      	movs	r2, #32
 80080e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2200      	movs	r2, #0
 80080f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80080f2:	bf00      	nop
 80080f4:	3754      	adds	r7, #84	; 0x54
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr

080080fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b084      	sub	sp, #16
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800810a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2200      	movs	r2, #0
 8008110:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	f7ff fd4b 	bl	8007bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800811e:	bf00      	nop
 8008120:	3710      	adds	r7, #16
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}

08008126 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008126:	b480      	push	{r7}
 8008128:	b085      	sub	sp, #20
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008134:	b2db      	uxtb	r3, r3
 8008136:	2b21      	cmp	r3, #33	; 0x21
 8008138:	d13e      	bne.n	80081b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008142:	d114      	bne.n	800816e <UART_Transmit_IT+0x48>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	691b      	ldr	r3, [r3, #16]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d110      	bne.n	800816e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6a1b      	ldr	r3, [r3, #32]
 8008150:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	881b      	ldrh	r3, [r3, #0]
 8008156:	461a      	mov	r2, r3
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008160:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	1c9a      	adds	r2, r3, #2
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	621a      	str	r2, [r3, #32]
 800816c:	e008      	b.n	8008180 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6a1b      	ldr	r3, [r3, #32]
 8008172:	1c59      	adds	r1, r3, #1
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	6211      	str	r1, [r2, #32]
 8008178:	781a      	ldrb	r2, [r3, #0]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008184:	b29b      	uxth	r3, r3
 8008186:	3b01      	subs	r3, #1
 8008188:	b29b      	uxth	r3, r3
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	4619      	mov	r1, r3
 800818e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008190:	2b00      	cmp	r3, #0
 8008192:	d10f      	bne.n	80081b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68da      	ldr	r2, [r3, #12]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68da      	ldr	r2, [r3, #12]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	e000      	b.n	80081ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80081b8:	2302      	movs	r3, #2
  }
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3714      	adds	r7, #20
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr

080081c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081c6:	b580      	push	{r7, lr}
 80081c8:	b082      	sub	sp, #8
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68da      	ldr	r2, [r3, #12]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2220      	movs	r2, #32
 80081e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f7ff fcd0 	bl	8007b8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b08c      	sub	sp, #48	; 0x30
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b22      	cmp	r3, #34	; 0x22
 8008208:	f040 80ab 	bne.w	8008362 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008214:	d117      	bne.n	8008246 <UART_Receive_IT+0x50>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d113      	bne.n	8008246 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800821e:	2300      	movs	r3, #0
 8008220:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008226:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	b29b      	uxth	r3, r3
 8008230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008234:	b29a      	uxth	r2, r3
 8008236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008238:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800823e:	1c9a      	adds	r2, r3, #2
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	629a      	str	r2, [r3, #40]	; 0x28
 8008244:	e026      	b.n	8008294 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800824a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800824c:	2300      	movs	r3, #0
 800824e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008258:	d007      	beq.n	800826a <UART_Receive_IT+0x74>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d10a      	bne.n	8008278 <UART_Receive_IT+0x82>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d106      	bne.n	8008278 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	b2da      	uxtb	r2, r3
 8008272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008274:	701a      	strb	r2, [r3, #0]
 8008276:	e008      	b.n	800828a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	b2db      	uxtb	r3, r3
 8008280:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008284:	b2da      	uxtb	r2, r3
 8008286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008288:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800828e:	1c5a      	adds	r2, r3, #1
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008298:	b29b      	uxth	r3, r3
 800829a:	3b01      	subs	r3, #1
 800829c:	b29b      	uxth	r3, r3
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	4619      	mov	r1, r3
 80082a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d15a      	bne.n	800835e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	68da      	ldr	r2, [r3, #12]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f022 0220 	bic.w	r2, r2, #32
 80082b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	68da      	ldr	r2, [r3, #12]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80082c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	695a      	ldr	r2, [r3, #20]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f022 0201 	bic.w	r2, r2, #1
 80082d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2220      	movs	r2, #32
 80082dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d135      	bne.n	8008354 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	330c      	adds	r3, #12
 80082f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	e853 3f00 	ldrex	r3, [r3]
 80082fc:	613b      	str	r3, [r7, #16]
   return(result);
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	f023 0310 	bic.w	r3, r3, #16
 8008304:	627b      	str	r3, [r7, #36]	; 0x24
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	330c      	adds	r3, #12
 800830c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800830e:	623a      	str	r2, [r7, #32]
 8008310:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008312:	69f9      	ldr	r1, [r7, #28]
 8008314:	6a3a      	ldr	r2, [r7, #32]
 8008316:	e841 2300 	strex	r3, r2, [r1]
 800831a:	61bb      	str	r3, [r7, #24]
   return(result);
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1e5      	bne.n	80082ee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0310 	and.w	r3, r3, #16
 800832c:	2b10      	cmp	r3, #16
 800832e:	d10a      	bne.n	8008346 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008330:	2300      	movs	r3, #0
 8008332:	60fb      	str	r3, [r7, #12]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	60fb      	str	r3, [r7, #12]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	60fb      	str	r3, [r7, #12]
 8008344:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800834a:	4619      	mov	r1, r3
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f7ff fc3b 	bl	8007bc8 <HAL_UARTEx_RxEventCallback>
 8008352:	e002      	b.n	800835a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f000 ff15 	bl	8009184 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800835a:	2300      	movs	r3, #0
 800835c:	e002      	b.n	8008364 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800835e:	2300      	movs	r3, #0
 8008360:	e000      	b.n	8008364 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008362:	2302      	movs	r3, #2
  }
}
 8008364:	4618      	mov	r0, r3
 8008366:	3730      	adds	r7, #48	; 0x30
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}

0800836c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800836c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008370:	b0c0      	sub	sp, #256	; 0x100
 8008372:	af00      	add	r7, sp, #0
 8008374:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	691b      	ldr	r3, [r3, #16]
 8008380:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008388:	68d9      	ldr	r1, [r3, #12]
 800838a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	ea40 0301 	orr.w	r3, r0, r1
 8008394:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800839a:	689a      	ldr	r2, [r3, #8]
 800839c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083a0:	691b      	ldr	r3, [r3, #16]
 80083a2:	431a      	orrs	r2, r3
 80083a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083a8:	695b      	ldr	r3, [r3, #20]
 80083aa:	431a      	orrs	r2, r3
 80083ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083b0:	69db      	ldr	r3, [r3, #28]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80083b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80083c4:	f021 010c 	bic.w	r1, r1, #12
 80083c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80083d2:	430b      	orrs	r3, r1
 80083d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80083d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	695b      	ldr	r3, [r3, #20]
 80083de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80083e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083e6:	6999      	ldr	r1, [r3, #24]
 80083e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	ea40 0301 	orr.w	r3, r0, r1
 80083f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80083f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	4b8f      	ldr	r3, [pc, #572]	; (8008638 <UART_SetConfig+0x2cc>)
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d005      	beq.n	800840c <UART_SetConfig+0xa0>
 8008400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	4b8d      	ldr	r3, [pc, #564]	; (800863c <UART_SetConfig+0x2d0>)
 8008408:	429a      	cmp	r2, r3
 800840a:	d104      	bne.n	8008416 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800840c:	f7fd fe26 	bl	800605c <HAL_RCC_GetPCLK2Freq>
 8008410:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008414:	e003      	b.n	800841e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008416:	f7fd fe0d 	bl	8006034 <HAL_RCC_GetPCLK1Freq>
 800841a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800841e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008422:	69db      	ldr	r3, [r3, #28]
 8008424:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008428:	f040 810c 	bne.w	8008644 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800842c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008430:	2200      	movs	r2, #0
 8008432:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008436:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800843a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800843e:	4622      	mov	r2, r4
 8008440:	462b      	mov	r3, r5
 8008442:	1891      	adds	r1, r2, r2
 8008444:	65b9      	str	r1, [r7, #88]	; 0x58
 8008446:	415b      	adcs	r3, r3
 8008448:	65fb      	str	r3, [r7, #92]	; 0x5c
 800844a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800844e:	4621      	mov	r1, r4
 8008450:	eb12 0801 	adds.w	r8, r2, r1
 8008454:	4629      	mov	r1, r5
 8008456:	eb43 0901 	adc.w	r9, r3, r1
 800845a:	f04f 0200 	mov.w	r2, #0
 800845e:	f04f 0300 	mov.w	r3, #0
 8008462:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008466:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800846a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800846e:	4690      	mov	r8, r2
 8008470:	4699      	mov	r9, r3
 8008472:	4623      	mov	r3, r4
 8008474:	eb18 0303 	adds.w	r3, r8, r3
 8008478:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800847c:	462b      	mov	r3, r5
 800847e:	eb49 0303 	adc.w	r3, r9, r3
 8008482:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008492:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008496:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800849a:	460b      	mov	r3, r1
 800849c:	18db      	adds	r3, r3, r3
 800849e:	653b      	str	r3, [r7, #80]	; 0x50
 80084a0:	4613      	mov	r3, r2
 80084a2:	eb42 0303 	adc.w	r3, r2, r3
 80084a6:	657b      	str	r3, [r7, #84]	; 0x54
 80084a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80084ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80084b0:	f7f8 fb0c 	bl	8000acc <__aeabi_uldivmod>
 80084b4:	4602      	mov	r2, r0
 80084b6:	460b      	mov	r3, r1
 80084b8:	4b61      	ldr	r3, [pc, #388]	; (8008640 <UART_SetConfig+0x2d4>)
 80084ba:	fba3 2302 	umull	r2, r3, r3, r2
 80084be:	095b      	lsrs	r3, r3, #5
 80084c0:	011c      	lsls	r4, r3, #4
 80084c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084c6:	2200      	movs	r2, #0
 80084c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80084cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80084d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80084d4:	4642      	mov	r2, r8
 80084d6:	464b      	mov	r3, r9
 80084d8:	1891      	adds	r1, r2, r2
 80084da:	64b9      	str	r1, [r7, #72]	; 0x48
 80084dc:	415b      	adcs	r3, r3
 80084de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80084e4:	4641      	mov	r1, r8
 80084e6:	eb12 0a01 	adds.w	sl, r2, r1
 80084ea:	4649      	mov	r1, r9
 80084ec:	eb43 0b01 	adc.w	fp, r3, r1
 80084f0:	f04f 0200 	mov.w	r2, #0
 80084f4:	f04f 0300 	mov.w	r3, #0
 80084f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80084fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008500:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008504:	4692      	mov	sl, r2
 8008506:	469b      	mov	fp, r3
 8008508:	4643      	mov	r3, r8
 800850a:	eb1a 0303 	adds.w	r3, sl, r3
 800850e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008512:	464b      	mov	r3, r9
 8008514:	eb4b 0303 	adc.w	r3, fp, r3
 8008518:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800851c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008528:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800852c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008530:	460b      	mov	r3, r1
 8008532:	18db      	adds	r3, r3, r3
 8008534:	643b      	str	r3, [r7, #64]	; 0x40
 8008536:	4613      	mov	r3, r2
 8008538:	eb42 0303 	adc.w	r3, r2, r3
 800853c:	647b      	str	r3, [r7, #68]	; 0x44
 800853e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008542:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008546:	f7f8 fac1 	bl	8000acc <__aeabi_uldivmod>
 800854a:	4602      	mov	r2, r0
 800854c:	460b      	mov	r3, r1
 800854e:	4611      	mov	r1, r2
 8008550:	4b3b      	ldr	r3, [pc, #236]	; (8008640 <UART_SetConfig+0x2d4>)
 8008552:	fba3 2301 	umull	r2, r3, r3, r1
 8008556:	095b      	lsrs	r3, r3, #5
 8008558:	2264      	movs	r2, #100	; 0x64
 800855a:	fb02 f303 	mul.w	r3, r2, r3
 800855e:	1acb      	subs	r3, r1, r3
 8008560:	00db      	lsls	r3, r3, #3
 8008562:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008566:	4b36      	ldr	r3, [pc, #216]	; (8008640 <UART_SetConfig+0x2d4>)
 8008568:	fba3 2302 	umull	r2, r3, r3, r2
 800856c:	095b      	lsrs	r3, r3, #5
 800856e:	005b      	lsls	r3, r3, #1
 8008570:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008574:	441c      	add	r4, r3
 8008576:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800857a:	2200      	movs	r2, #0
 800857c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008580:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008584:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008588:	4642      	mov	r2, r8
 800858a:	464b      	mov	r3, r9
 800858c:	1891      	adds	r1, r2, r2
 800858e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008590:	415b      	adcs	r3, r3
 8008592:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008594:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008598:	4641      	mov	r1, r8
 800859a:	1851      	adds	r1, r2, r1
 800859c:	6339      	str	r1, [r7, #48]	; 0x30
 800859e:	4649      	mov	r1, r9
 80085a0:	414b      	adcs	r3, r1
 80085a2:	637b      	str	r3, [r7, #52]	; 0x34
 80085a4:	f04f 0200 	mov.w	r2, #0
 80085a8:	f04f 0300 	mov.w	r3, #0
 80085ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80085b0:	4659      	mov	r1, fp
 80085b2:	00cb      	lsls	r3, r1, #3
 80085b4:	4651      	mov	r1, sl
 80085b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085ba:	4651      	mov	r1, sl
 80085bc:	00ca      	lsls	r2, r1, #3
 80085be:	4610      	mov	r0, r2
 80085c0:	4619      	mov	r1, r3
 80085c2:	4603      	mov	r3, r0
 80085c4:	4642      	mov	r2, r8
 80085c6:	189b      	adds	r3, r3, r2
 80085c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80085cc:	464b      	mov	r3, r9
 80085ce:	460a      	mov	r2, r1
 80085d0:	eb42 0303 	adc.w	r3, r2, r3
 80085d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80085d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	2200      	movs	r2, #0
 80085e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80085e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80085e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80085ec:	460b      	mov	r3, r1
 80085ee:	18db      	adds	r3, r3, r3
 80085f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80085f2:	4613      	mov	r3, r2
 80085f4:	eb42 0303 	adc.w	r3, r2, r3
 80085f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80085fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008602:	f7f8 fa63 	bl	8000acc <__aeabi_uldivmod>
 8008606:	4602      	mov	r2, r0
 8008608:	460b      	mov	r3, r1
 800860a:	4b0d      	ldr	r3, [pc, #52]	; (8008640 <UART_SetConfig+0x2d4>)
 800860c:	fba3 1302 	umull	r1, r3, r3, r2
 8008610:	095b      	lsrs	r3, r3, #5
 8008612:	2164      	movs	r1, #100	; 0x64
 8008614:	fb01 f303 	mul.w	r3, r1, r3
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	00db      	lsls	r3, r3, #3
 800861c:	3332      	adds	r3, #50	; 0x32
 800861e:	4a08      	ldr	r2, [pc, #32]	; (8008640 <UART_SetConfig+0x2d4>)
 8008620:	fba2 2303 	umull	r2, r3, r2, r3
 8008624:	095b      	lsrs	r3, r3, #5
 8008626:	f003 0207 	and.w	r2, r3, #7
 800862a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4422      	add	r2, r4
 8008632:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008634:	e105      	b.n	8008842 <UART_SetConfig+0x4d6>
 8008636:	bf00      	nop
 8008638:	40011000 	.word	0x40011000
 800863c:	40011400 	.word	0x40011400
 8008640:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008644:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008648:	2200      	movs	r2, #0
 800864a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800864e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008652:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008656:	4642      	mov	r2, r8
 8008658:	464b      	mov	r3, r9
 800865a:	1891      	adds	r1, r2, r2
 800865c:	6239      	str	r1, [r7, #32]
 800865e:	415b      	adcs	r3, r3
 8008660:	627b      	str	r3, [r7, #36]	; 0x24
 8008662:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008666:	4641      	mov	r1, r8
 8008668:	1854      	adds	r4, r2, r1
 800866a:	4649      	mov	r1, r9
 800866c:	eb43 0501 	adc.w	r5, r3, r1
 8008670:	f04f 0200 	mov.w	r2, #0
 8008674:	f04f 0300 	mov.w	r3, #0
 8008678:	00eb      	lsls	r3, r5, #3
 800867a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800867e:	00e2      	lsls	r2, r4, #3
 8008680:	4614      	mov	r4, r2
 8008682:	461d      	mov	r5, r3
 8008684:	4643      	mov	r3, r8
 8008686:	18e3      	adds	r3, r4, r3
 8008688:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800868c:	464b      	mov	r3, r9
 800868e:	eb45 0303 	adc.w	r3, r5, r3
 8008692:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80086a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80086a6:	f04f 0200 	mov.w	r2, #0
 80086aa:	f04f 0300 	mov.w	r3, #0
 80086ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80086b2:	4629      	mov	r1, r5
 80086b4:	008b      	lsls	r3, r1, #2
 80086b6:	4621      	mov	r1, r4
 80086b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086bc:	4621      	mov	r1, r4
 80086be:	008a      	lsls	r2, r1, #2
 80086c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80086c4:	f7f8 fa02 	bl	8000acc <__aeabi_uldivmod>
 80086c8:	4602      	mov	r2, r0
 80086ca:	460b      	mov	r3, r1
 80086cc:	4b60      	ldr	r3, [pc, #384]	; (8008850 <UART_SetConfig+0x4e4>)
 80086ce:	fba3 2302 	umull	r2, r3, r3, r2
 80086d2:	095b      	lsrs	r3, r3, #5
 80086d4:	011c      	lsls	r4, r3, #4
 80086d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086da:	2200      	movs	r2, #0
 80086dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80086e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80086e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80086e8:	4642      	mov	r2, r8
 80086ea:	464b      	mov	r3, r9
 80086ec:	1891      	adds	r1, r2, r2
 80086ee:	61b9      	str	r1, [r7, #24]
 80086f0:	415b      	adcs	r3, r3
 80086f2:	61fb      	str	r3, [r7, #28]
 80086f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80086f8:	4641      	mov	r1, r8
 80086fa:	1851      	adds	r1, r2, r1
 80086fc:	6139      	str	r1, [r7, #16]
 80086fe:	4649      	mov	r1, r9
 8008700:	414b      	adcs	r3, r1
 8008702:	617b      	str	r3, [r7, #20]
 8008704:	f04f 0200 	mov.w	r2, #0
 8008708:	f04f 0300 	mov.w	r3, #0
 800870c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008710:	4659      	mov	r1, fp
 8008712:	00cb      	lsls	r3, r1, #3
 8008714:	4651      	mov	r1, sl
 8008716:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800871a:	4651      	mov	r1, sl
 800871c:	00ca      	lsls	r2, r1, #3
 800871e:	4610      	mov	r0, r2
 8008720:	4619      	mov	r1, r3
 8008722:	4603      	mov	r3, r0
 8008724:	4642      	mov	r2, r8
 8008726:	189b      	adds	r3, r3, r2
 8008728:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800872c:	464b      	mov	r3, r9
 800872e:	460a      	mov	r2, r1
 8008730:	eb42 0303 	adc.w	r3, r2, r3
 8008734:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	67bb      	str	r3, [r7, #120]	; 0x78
 8008742:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008744:	f04f 0200 	mov.w	r2, #0
 8008748:	f04f 0300 	mov.w	r3, #0
 800874c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008750:	4649      	mov	r1, r9
 8008752:	008b      	lsls	r3, r1, #2
 8008754:	4641      	mov	r1, r8
 8008756:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800875a:	4641      	mov	r1, r8
 800875c:	008a      	lsls	r2, r1, #2
 800875e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008762:	f7f8 f9b3 	bl	8000acc <__aeabi_uldivmod>
 8008766:	4602      	mov	r2, r0
 8008768:	460b      	mov	r3, r1
 800876a:	4b39      	ldr	r3, [pc, #228]	; (8008850 <UART_SetConfig+0x4e4>)
 800876c:	fba3 1302 	umull	r1, r3, r3, r2
 8008770:	095b      	lsrs	r3, r3, #5
 8008772:	2164      	movs	r1, #100	; 0x64
 8008774:	fb01 f303 	mul.w	r3, r1, r3
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	011b      	lsls	r3, r3, #4
 800877c:	3332      	adds	r3, #50	; 0x32
 800877e:	4a34      	ldr	r2, [pc, #208]	; (8008850 <UART_SetConfig+0x4e4>)
 8008780:	fba2 2303 	umull	r2, r3, r2, r3
 8008784:	095b      	lsrs	r3, r3, #5
 8008786:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800878a:	441c      	add	r4, r3
 800878c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008790:	2200      	movs	r2, #0
 8008792:	673b      	str	r3, [r7, #112]	; 0x70
 8008794:	677a      	str	r2, [r7, #116]	; 0x74
 8008796:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800879a:	4642      	mov	r2, r8
 800879c:	464b      	mov	r3, r9
 800879e:	1891      	adds	r1, r2, r2
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	415b      	adcs	r3, r3
 80087a4:	60fb      	str	r3, [r7, #12]
 80087a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80087aa:	4641      	mov	r1, r8
 80087ac:	1851      	adds	r1, r2, r1
 80087ae:	6039      	str	r1, [r7, #0]
 80087b0:	4649      	mov	r1, r9
 80087b2:	414b      	adcs	r3, r1
 80087b4:	607b      	str	r3, [r7, #4]
 80087b6:	f04f 0200 	mov.w	r2, #0
 80087ba:	f04f 0300 	mov.w	r3, #0
 80087be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80087c2:	4659      	mov	r1, fp
 80087c4:	00cb      	lsls	r3, r1, #3
 80087c6:	4651      	mov	r1, sl
 80087c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087cc:	4651      	mov	r1, sl
 80087ce:	00ca      	lsls	r2, r1, #3
 80087d0:	4610      	mov	r0, r2
 80087d2:	4619      	mov	r1, r3
 80087d4:	4603      	mov	r3, r0
 80087d6:	4642      	mov	r2, r8
 80087d8:	189b      	adds	r3, r3, r2
 80087da:	66bb      	str	r3, [r7, #104]	; 0x68
 80087dc:	464b      	mov	r3, r9
 80087de:	460a      	mov	r2, r1
 80087e0:	eb42 0303 	adc.w	r3, r2, r3
 80087e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80087e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	663b      	str	r3, [r7, #96]	; 0x60
 80087f0:	667a      	str	r2, [r7, #100]	; 0x64
 80087f2:	f04f 0200 	mov.w	r2, #0
 80087f6:	f04f 0300 	mov.w	r3, #0
 80087fa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80087fe:	4649      	mov	r1, r9
 8008800:	008b      	lsls	r3, r1, #2
 8008802:	4641      	mov	r1, r8
 8008804:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008808:	4641      	mov	r1, r8
 800880a:	008a      	lsls	r2, r1, #2
 800880c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008810:	f7f8 f95c 	bl	8000acc <__aeabi_uldivmod>
 8008814:	4602      	mov	r2, r0
 8008816:	460b      	mov	r3, r1
 8008818:	4b0d      	ldr	r3, [pc, #52]	; (8008850 <UART_SetConfig+0x4e4>)
 800881a:	fba3 1302 	umull	r1, r3, r3, r2
 800881e:	095b      	lsrs	r3, r3, #5
 8008820:	2164      	movs	r1, #100	; 0x64
 8008822:	fb01 f303 	mul.w	r3, r1, r3
 8008826:	1ad3      	subs	r3, r2, r3
 8008828:	011b      	lsls	r3, r3, #4
 800882a:	3332      	adds	r3, #50	; 0x32
 800882c:	4a08      	ldr	r2, [pc, #32]	; (8008850 <UART_SetConfig+0x4e4>)
 800882e:	fba2 2303 	umull	r2, r3, r2, r3
 8008832:	095b      	lsrs	r3, r3, #5
 8008834:	f003 020f 	and.w	r2, r3, #15
 8008838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4422      	add	r2, r4
 8008840:	609a      	str	r2, [r3, #8]
}
 8008842:	bf00      	nop
 8008844:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008848:	46bd      	mov	sp, r7
 800884a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800884e:	bf00      	nop
 8008850:	51eb851f 	.word	0x51eb851f

08008854 <BT_printf>:
 *
 *  Created on: Nov 1, 2022
 *      Author: Matrix
 */
#include "bluetooth.h"
void BT_printf(char *fmt, ...){
 8008854:	b40f      	push	{r0, r1, r2, r3}
 8008856:	b580      	push	{r7, lr}
 8008858:	b0b4      	sub	sp, #208	; 0xd0
 800885a:	af00      	add	r7, sp, #0
	char buffer[USART_REC_LEN+1];
	uint16_t txLen = 0;
 800885c:	2300      	movs	r3, #0
 800885e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	va_list args;
	va_start(args, fmt);
 8008862:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8008866:	603b      	str	r3, [r7, #0]
	vsnprintf(buffer, USART_REC_LEN+1, fmt, args);
 8008868:	1d38      	adds	r0, r7, #4
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8008870:	21c9      	movs	r1, #201	; 0xc9
 8008872:	f002 fec9 	bl	800b608 <vsniprintf>
	txLen = strlen(buffer);
 8008876:	1d3b      	adds	r3, r7, #4
 8008878:	4618      	mov	r0, r3
 800887a:	f7f7 fcb1 	bl	80001e0 <strlen>
 800887e:	4603      	mov	r3, r0
 8008880:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	if(txLen>USART_REC_LEN) txLen = USART_REC_LEN;
 8008884:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008888:	2bc8      	cmp	r3, #200	; 0xc8
 800888a:	d902      	bls.n	8008892 <BT_printf+0x3e>
 800888c:	23c8      	movs	r3, #200	; 0xc8
 800888e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	HAL_UART_Transmit(&huart6, (uint8_t *)buffer, txLen, HAL_MAX_DELAY);
 8008892:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8008896:	1d39      	adds	r1, r7, #4
 8008898:	f04f 33ff 	mov.w	r3, #4294967295
 800889c:	4804      	ldr	r0, [pc, #16]	; (80088b0 <BT_printf+0x5c>)
 800889e:	f7fe fd82 	bl	80073a6 <HAL_UART_Transmit>
	va_end(args);
}
 80088a2:	bf00      	nop
 80088a4:	37d0      	adds	r7, #208	; 0xd0
 80088a6:	46bd      	mov	sp, r7
 80088a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80088ac:	b004      	add	sp, #16
 80088ae:	4770      	bx	lr
 80088b0:	20000440 	.word	0x20000440

080088b4 <delay_us>:
 *
 *  Created on: Oct 25, 2022
 *      Author: Matrix
 */
#include "delay.h"
void delay_us(uint32_t us){
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
	uint32_t delay = (HAL_RCC_GetHCLKFreq() / 8000000 * us);
 80088bc:	f7fd fbae 	bl	800601c <HAL_RCC_GetHCLKFreq>
 80088c0:	4603      	mov	r3, r0
 80088c2:	4a09      	ldr	r2, [pc, #36]	; (80088e8 <delay_us+0x34>)
 80088c4:	fba2 2303 	umull	r2, r3, r2, r3
 80088c8:	0d5a      	lsrs	r2, r3, #21
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	fb02 f303 	mul.w	r3, r2, r3
 80088d0:	60fb      	str	r3, [r7, #12]
	do{__NOP();}while(delay--);
 80088d2:	bf00      	nop
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	1e5a      	subs	r2, r3, #1
 80088d8:	60fa      	str	r2, [r7, #12]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1f9      	bne.n	80088d2 <delay_us+0x1e>
}
 80088de:	bf00      	nop
 80088e0:	bf00      	nop
 80088e2:	3710      	adds	r7, #16
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	431bde83 	.word	0x431bde83

080088ec <I2C_Start>:
#include "stdlib.h"
#include "oledfont.h"

uint8_t OLED_GRAM[OLED_WIDTH][OLED_PAGE];

void I2C_Start(void){
 80088ec:	b580      	push	{r7, lr}
 80088ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_SDA_PORT, OLED_SDA_PIN, GPIO_PIN_SET);
 80088f0:	2201      	movs	r2, #1
 80088f2:	2101      	movs	r1, #1
 80088f4:	480c      	ldr	r0, [pc, #48]	; (8008928 <I2C_Start+0x3c>)
 80088f6:	f7fc ff3b 	bl	8005770 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_SET);
 80088fa:	2201      	movs	r2, #1
 80088fc:	2102      	movs	r1, #2
 80088fe:	480a      	ldr	r0, [pc, #40]	; (8008928 <I2C_Start+0x3c>)
 8008900:	f7fc ff36 	bl	8005770 <HAL_GPIO_WritePin>
	delay_us(2);
 8008904:	2002      	movs	r0, #2
 8008906:	f7ff ffd5 	bl	80088b4 <delay_us>
	HAL_GPIO_WritePin(OLED_SDA_PORT, OLED_SDA_PIN, GPIO_PIN_RESET);
 800890a:	2200      	movs	r2, #0
 800890c:	2101      	movs	r1, #1
 800890e:	4806      	ldr	r0, [pc, #24]	; (8008928 <I2C_Start+0x3c>)
 8008910:	f7fc ff2e 	bl	8005770 <HAL_GPIO_WritePin>
	delay_us(2);
 8008914:	2002      	movs	r0, #2
 8008916:	f7ff ffcd 	bl	80088b4 <delay_us>
	HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_RESET);
 800891a:	2200      	movs	r2, #0
 800891c:	2102      	movs	r1, #2
 800891e:	4802      	ldr	r0, [pc, #8]	; (8008928 <I2C_Start+0x3c>)
 8008920:	f7fc ff26 	bl	8005770 <HAL_GPIO_WritePin>
}
 8008924:	bf00      	nop
 8008926:	bd80      	pop	{r7, pc}
 8008928:	40020000 	.word	0x40020000

0800892c <I2C_Stop>:
void I2C_Stop(void){
 800892c:	b580      	push	{r7, lr}
 800892e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_RESET);
 8008930:	2200      	movs	r2, #0
 8008932:	2102      	movs	r1, #2
 8008934:	480c      	ldr	r0, [pc, #48]	; (8008968 <I2C_Stop+0x3c>)
 8008936:	f7fc ff1b 	bl	8005770 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_SDA_PORT, OLED_SDA_PIN, GPIO_PIN_RESET);
 800893a:	2200      	movs	r2, #0
 800893c:	2101      	movs	r1, #1
 800893e:	480a      	ldr	r0, [pc, #40]	; (8008968 <I2C_Stop+0x3c>)
 8008940:	f7fc ff16 	bl	8005770 <HAL_GPIO_WritePin>
	delay_us(2);
 8008944:	2002      	movs	r0, #2
 8008946:	f7ff ffb5 	bl	80088b4 <delay_us>
	HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_SET);
 800894a:	2201      	movs	r2, #1
 800894c:	2102      	movs	r1, #2
 800894e:	4806      	ldr	r0, [pc, #24]	; (8008968 <I2C_Stop+0x3c>)
 8008950:	f7fc ff0e 	bl	8005770 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_SDA_PORT, OLED_SDA_PIN, GPIO_PIN_SET);
 8008954:	2201      	movs	r2, #1
 8008956:	2101      	movs	r1, #1
 8008958:	4803      	ldr	r0, [pc, #12]	; (8008968 <I2C_Stop+0x3c>)
 800895a:	f7fc ff09 	bl	8005770 <HAL_GPIO_WritePin>
	delay_us(2);
 800895e:	2002      	movs	r0, #2
 8008960:	f7ff ffa8 	bl	80088b4 <delay_us>
}
 8008964:	bf00      	nop
 8008966:	bd80      	pop	{r7, pc}
 8008968:	40020000 	.word	0x40020000

0800896c <I2C_WaitAck>:
uint8_t I2C_WaitAck(void){
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_SDA_PORT, OLED_SDA_PIN, GPIO_PIN_SET);
 8008972:	2201      	movs	r2, #1
 8008974:	2101      	movs	r1, #1
 8008976:	4816      	ldr	r0, [pc, #88]	; (80089d0 <I2C_WaitAck+0x64>)
 8008978:	f7fc fefa 	bl	8005770 <HAL_GPIO_WritePin>
	delay_us(1);
 800897c:	2001      	movs	r0, #1
 800897e:	f7ff ff99 	bl	80088b4 <delay_us>
	HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_SET);
 8008982:	2201      	movs	r2, #1
 8008984:	2102      	movs	r1, #2
 8008986:	4812      	ldr	r0, [pc, #72]	; (80089d0 <I2C_WaitAck+0x64>)
 8008988:	f7fc fef2 	bl	8005770 <HAL_GPIO_WritePin>
	delay_us(1);
 800898c:	2001      	movs	r0, #1
 800898e:	f7ff ff91 	bl	80088b4 <delay_us>
	uint8_t ackTimeout = 0;
 8008992:	2300      	movs	r3, #0
 8008994:	71fb      	strb	r3, [r7, #7]
	while(HAL_GPIO_ReadPin(OLED_SDA_PORT, OLED_SDA_PIN)){
 8008996:	e009      	b.n	80089ac <I2C_WaitAck+0x40>
		ackTimeout++;
 8008998:	79fb      	ldrb	r3, [r7, #7]
 800899a:	3301      	adds	r3, #1
 800899c:	71fb      	strb	r3, [r7, #7]
		if(ackTimeout>250){
 800899e:	79fb      	ldrb	r3, [r7, #7]
 80089a0:	2bfa      	cmp	r3, #250	; 0xfa
 80089a2:	d903      	bls.n	80089ac <I2C_WaitAck+0x40>
			I2C_Stop();
 80089a4:	f7ff ffc2 	bl	800892c <I2C_Stop>
			return 1;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e00c      	b.n	80089c6 <I2C_WaitAck+0x5a>
	while(HAL_GPIO_ReadPin(OLED_SDA_PORT, OLED_SDA_PIN)){
 80089ac:	2101      	movs	r1, #1
 80089ae:	4808      	ldr	r0, [pc, #32]	; (80089d0 <I2C_WaitAck+0x64>)
 80089b0:	f7fc fec6 	bl	8005740 <HAL_GPIO_ReadPin>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d1ee      	bne.n	8008998 <I2C_WaitAck+0x2c>
		}
	}
	HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_RESET);
 80089ba:	2200      	movs	r2, #0
 80089bc:	2102      	movs	r1, #2
 80089be:	4804      	ldr	r0, [pc, #16]	; (80089d0 <I2C_WaitAck+0x64>)
 80089c0:	f7fc fed6 	bl	8005770 <HAL_GPIO_WritePin>
	return 0;
 80089c4:	2300      	movs	r3, #0
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3708      	adds	r7, #8
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}
 80089ce:	bf00      	nop
 80089d0:	40020000 	.word	0x40020000

080089d4 <I2C_WriteByte>:
void I2C_WriteByte(uint8_t data){
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	4603      	mov	r3, r0
 80089dc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_RESET);
 80089de:	2200      	movs	r2, #0
 80089e0:	2102      	movs	r1, #2
 80089e2:	4817      	ldr	r0, [pc, #92]	; (8008a40 <I2C_WriteByte+0x6c>)
 80089e4:	f7fc fec4 	bl	8005770 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < 8; i++){
 80089e8:	2300      	movs	r3, #0
 80089ea:	73fb      	strb	r3, [r7, #15]
 80089ec:	e020      	b.n	8008a30 <I2C_WriteByte+0x5c>
		HAL_GPIO_WritePin(OLED_SDA_PORT, OLED_SDA_PIN, (data&0x80)>>7?GPIO_PIN_SET:GPIO_PIN_RESET);
 80089ee:	79fb      	ldrb	r3, [r7, #7]
 80089f0:	09db      	lsrs	r3, r3, #7
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	461a      	mov	r2, r3
 80089f6:	2101      	movs	r1, #1
 80089f8:	4811      	ldr	r0, [pc, #68]	; (8008a40 <I2C_WriteByte+0x6c>)
 80089fa:	f7fc feb9 	bl	8005770 <HAL_GPIO_WritePin>
		delay_us(2);
 80089fe:	2002      	movs	r0, #2
 8008a00:	f7ff ff58 	bl	80088b4 <delay_us>
		HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_SET);
 8008a04:	2201      	movs	r2, #1
 8008a06:	2102      	movs	r1, #2
 8008a08:	480d      	ldr	r0, [pc, #52]	; (8008a40 <I2C_WriteByte+0x6c>)
 8008a0a:	f7fc feb1 	bl	8005770 <HAL_GPIO_WritePin>
		delay_us(2);
 8008a0e:	2002      	movs	r0, #2
 8008a10:	f7ff ff50 	bl	80088b4 <delay_us>
		HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_RESET);
 8008a14:	2200      	movs	r2, #0
 8008a16:	2102      	movs	r1, #2
 8008a18:	4809      	ldr	r0, [pc, #36]	; (8008a40 <I2C_WriteByte+0x6c>)
 8008a1a:	f7fc fea9 	bl	8005770 <HAL_GPIO_WritePin>
		delay_us(2);
 8008a1e:	2002      	movs	r0, #2
 8008a20:	f7ff ff48 	bl	80088b4 <delay_us>
		data <<= 1;
 8008a24:	79fb      	ldrb	r3, [r7, #7]
 8008a26:	005b      	lsls	r3, r3, #1
 8008a28:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < 8; i++){
 8008a2a:	7bfb      	ldrb	r3, [r7, #15]
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	73fb      	strb	r3, [r7, #15]
 8008a30:	7bfb      	ldrb	r3, [r7, #15]
 8008a32:	2b07      	cmp	r3, #7
 8008a34:	d9db      	bls.n	80089ee <I2C_WriteByte+0x1a>
	}
}
 8008a36:	bf00      	nop
 8008a38:	bf00      	nop
 8008a3a:	3710      	adds	r7, #16
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}
 8008a40:	40020000 	.word	0x40020000

08008a44 <OLED_WriteByte>:
void OLED_WriteByte(uint8_t data, uint8_t cmd){
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b082      	sub	sp, #8
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	460a      	mov	r2, r1
 8008a4e:	71fb      	strb	r3, [r7, #7]
 8008a50:	4613      	mov	r3, r2
 8008a52:	71bb      	strb	r3, [r7, #6]
	// I2C 
	if(USE_I2C){
		I2C_Start();
 8008a54:	f7ff ff4a 	bl	80088ec <I2C_Start>
		I2C_WriteByte(0x78);
 8008a58:	2078      	movs	r0, #120	; 0x78
 8008a5a:	f7ff ffbb 	bl	80089d4 <I2C_WriteByte>
		I2C_WaitAck();
 8008a5e:	f7ff ff85 	bl	800896c <I2C_WaitAck>
		I2C_WriteByte(cmd==1?0x40:0);
 8008a62:	79bb      	ldrb	r3, [r7, #6]
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d101      	bne.n	8008a6c <OLED_WriteByte+0x28>
 8008a68:	2340      	movs	r3, #64	; 0x40
 8008a6a:	e000      	b.n	8008a6e <OLED_WriteByte+0x2a>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7ff ffb0 	bl	80089d4 <I2C_WriteByte>
		I2C_WaitAck();
 8008a74:	f7ff ff7a 	bl	800896c <I2C_WaitAck>
		I2C_WriteByte(data);
 8008a78:	79fb      	ldrb	r3, [r7, #7]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7ff ffaa 	bl	80089d4 <I2C_WriteByte>
		I2C_WaitAck();
 8008a80:	f7ff ff74 	bl	800896c <I2C_WaitAck>
		I2C_Stop();
 8008a84:	f7ff ff52 	bl	800892c <I2C_Stop>
		return;
 8008a88:	bf00      	nop
//		HAL_GPIO_WritePin(OLED_SDA_PORT, OLED_SDA_PIN, data&0x80?GPIO_PIN_SET:GPIO_PIN_RESET);
//		HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_SET);
//		data<<=1;
//	}
//	HAL_GPIO_WritePin(OLED_DC_PORT, OLED_DC_PIN, GPIO_PIN_SET);
}
 8008a8a:	3708      	adds	r7, #8
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <OLED_RefreshGram>:
void OLED_Display_Off(void){
	OLED_WriteByte(0x8D, OLED_CMD); // SET DCDC
	OLED_WriteByte(0x10, OLED_CMD); // DCDC OFF
	OLED_WriteByte(0xAE, OLED_CMD); // DISPLAY OFF
}
void OLED_RefreshGram(void){
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i<OLED_PAGE;i++){
 8008a96:	2300      	movs	r3, #0
 8008a98:	71fb      	strb	r3, [r7, #7]
 8008a9a:	e026      	b.n	8008aea <OLED_RefreshGram+0x5a>
		OLED_WriteByte(0xB0+i, OLED_CMD); // 
 8008a9c:	79fb      	ldrb	r3, [r7, #7]
 8008a9e:	3b50      	subs	r3, #80	; 0x50
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	2100      	movs	r1, #0
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f7ff ffcd 	bl	8008a44 <OLED_WriteByte>
		OLED_WriteByte(0x00, OLED_CMD); // 
 8008aaa:	2100      	movs	r1, #0
 8008aac:	2000      	movs	r0, #0
 8008aae:	f7ff ffc9 	bl	8008a44 <OLED_WriteByte>
		OLED_WriteByte(0x10, OLED_CMD); // 
 8008ab2:	2100      	movs	r1, #0
 8008ab4:	2010      	movs	r0, #16
 8008ab6:	f7ff ffc5 	bl	8008a44 <OLED_WriteByte>
		for(uint8_t j=0;j<OLED_WIDTH;j++) OLED_WriteByte(OLED_GRAM[j][i], OLED_DATA);
 8008aba:	2300      	movs	r3, #0
 8008abc:	71bb      	strb	r3, [r7, #6]
 8008abe:	e00d      	b.n	8008adc <OLED_RefreshGram+0x4c>
 8008ac0:	79ba      	ldrb	r2, [r7, #6]
 8008ac2:	79fb      	ldrb	r3, [r7, #7]
 8008ac4:	490d      	ldr	r1, [pc, #52]	; (8008afc <OLED_RefreshGram+0x6c>)
 8008ac6:	00d2      	lsls	r2, r2, #3
 8008ac8:	440a      	add	r2, r1
 8008aca:	4413      	add	r3, r2
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	2101      	movs	r1, #1
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f7ff ffb7 	bl	8008a44 <OLED_WriteByte>
 8008ad6:	79bb      	ldrb	r3, [r7, #6]
 8008ad8:	3301      	adds	r3, #1
 8008ada:	71bb      	strb	r3, [r7, #6]
 8008adc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	daed      	bge.n	8008ac0 <OLED_RefreshGram+0x30>
	for(uint8_t i=0;i<OLED_PAGE;i++){
 8008ae4:	79fb      	ldrb	r3, [r7, #7]
 8008ae6:	3301      	adds	r3, #1
 8008ae8:	71fb      	strb	r3, [r7, #7]
 8008aea:	79fb      	ldrb	r3, [r7, #7]
 8008aec:	2b07      	cmp	r3, #7
 8008aee:	d9d5      	bls.n	8008a9c <OLED_RefreshGram+0xc>
	}
}
 8008af0:	bf00      	nop
 8008af2:	bf00      	nop
 8008af4:	3708      	adds	r7, #8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	bf00      	nop
 8008afc:	20000548 	.word	0x20000548

08008b00 <OLED_Clear>:
void OLED_Clear(void){
 8008b00:	b580      	push	{r7, lr}
 8008b02:	af00      	add	r7, sp, #0
	//for(uint8_t i=0;i<OLED_PAGE;i++) for(uint8_t j=0;j<OLED_WIDTH;j++) OLED_GRAM[j][i] = 0x00;
	memset(OLED_GRAM, 0, sizeof(OLED_GRAM));
 8008b04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008b08:	2100      	movs	r1, #0
 8008b0a:	4803      	ldr	r0, [pc, #12]	; (8008b18 <OLED_Clear+0x18>)
 8008b0c:	f002 fbde 	bl	800b2cc <memset>
	OLED_RefreshGram();
 8008b10:	f7ff ffbe 	bl	8008a90 <OLED_RefreshGram>
}
 8008b14:	bf00      	nop
 8008b16:	bd80      	pop	{r7, pc}
 8008b18:	20000548 	.word	0x20000548

08008b1c <OLED_DrawPixel>:
// state: 1:  0: 
void OLED_DrawPixel(uint8_t x, uint8_t y, uint8_t state){
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	4603      	mov	r3, r0
 8008b24:	71fb      	strb	r3, [r7, #7]
 8008b26:	460b      	mov	r3, r1
 8008b28:	71bb      	strb	r3, [r7, #6]
 8008b2a:	4613      	mov	r3, r2
 8008b2c:	717b      	strb	r3, [r7, #5]
	if(x>OLED_WIDTH-1||y>OLED_HEIGHT-1) return; // 
 8008b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	db4d      	blt.n	8008bd2 <OLED_DrawPixel+0xb6>
 8008b36:	79bb      	ldrb	r3, [r7, #6]
 8008b38:	2b3f      	cmp	r3, #63	; 0x3f
 8008b3a:	d84a      	bhi.n	8008bd2 <OLED_DrawPixel+0xb6>
	if(state) OLED_GRAM[x][7-y/8] |= (1<<(7-y%8));
 8008b3c:	797b      	ldrb	r3, [r7, #5]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d022      	beq.n	8008b88 <OLED_DrawPixel+0x6c>
 8008b42:	79fa      	ldrb	r2, [r7, #7]
 8008b44:	79bb      	ldrb	r3, [r7, #6]
 8008b46:	08db      	lsrs	r3, r3, #3
 8008b48:	b2d8      	uxtb	r0, r3
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	f1c3 0307 	rsb	r3, r3, #7
 8008b50:	4923      	ldr	r1, [pc, #140]	; (8008be0 <OLED_DrawPixel+0xc4>)
 8008b52:	00d2      	lsls	r2, r2, #3
 8008b54:	440a      	add	r2, r1
 8008b56:	4413      	add	r3, r2
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	b25a      	sxtb	r2, r3
 8008b5c:	79bb      	ldrb	r3, [r7, #6]
 8008b5e:	43db      	mvns	r3, r3
 8008b60:	f003 0307 	and.w	r3, r3, #7
 8008b64:	2101      	movs	r1, #1
 8008b66:	fa01 f303 	lsl.w	r3, r1, r3
 8008b6a:	b25b      	sxtb	r3, r3
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	b259      	sxtb	r1, r3
 8008b70:	79fa      	ldrb	r2, [r7, #7]
 8008b72:	4603      	mov	r3, r0
 8008b74:	f1c3 0307 	rsb	r3, r3, #7
 8008b78:	b2c8      	uxtb	r0, r1
 8008b7a:	4919      	ldr	r1, [pc, #100]	; (8008be0 <OLED_DrawPixel+0xc4>)
 8008b7c:	00d2      	lsls	r2, r2, #3
 8008b7e:	440a      	add	r2, r1
 8008b80:	4413      	add	r3, r2
 8008b82:	4602      	mov	r2, r0
 8008b84:	701a      	strb	r2, [r3, #0]
 8008b86:	e025      	b.n	8008bd4 <OLED_DrawPixel+0xb8>
	else OLED_GRAM[x][7-y/8] &= ~(1<<(7-y%8));
 8008b88:	79fa      	ldrb	r2, [r7, #7]
 8008b8a:	79bb      	ldrb	r3, [r7, #6]
 8008b8c:	08db      	lsrs	r3, r3, #3
 8008b8e:	b2d8      	uxtb	r0, r3
 8008b90:	4603      	mov	r3, r0
 8008b92:	f1c3 0307 	rsb	r3, r3, #7
 8008b96:	4912      	ldr	r1, [pc, #72]	; (8008be0 <OLED_DrawPixel+0xc4>)
 8008b98:	00d2      	lsls	r2, r2, #3
 8008b9a:	440a      	add	r2, r1
 8008b9c:	4413      	add	r3, r2
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	b25a      	sxtb	r2, r3
 8008ba2:	79bb      	ldrb	r3, [r7, #6]
 8008ba4:	43db      	mvns	r3, r3
 8008ba6:	f003 0307 	and.w	r3, r3, #7
 8008baa:	2101      	movs	r1, #1
 8008bac:	fa01 f303 	lsl.w	r3, r1, r3
 8008bb0:	b25b      	sxtb	r3, r3
 8008bb2:	43db      	mvns	r3, r3
 8008bb4:	b25b      	sxtb	r3, r3
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	b259      	sxtb	r1, r3
 8008bba:	79fa      	ldrb	r2, [r7, #7]
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	f1c3 0307 	rsb	r3, r3, #7
 8008bc2:	b2c8      	uxtb	r0, r1
 8008bc4:	4906      	ldr	r1, [pc, #24]	; (8008be0 <OLED_DrawPixel+0xc4>)
 8008bc6:	00d2      	lsls	r2, r2, #3
 8008bc8:	440a      	add	r2, r1
 8008bca:	4413      	add	r3, r2
 8008bcc:	4602      	mov	r2, r0
 8008bce:	701a      	strb	r2, [r3, #0]
 8008bd0:	e000      	b.n	8008bd4 <OLED_DrawPixel+0xb8>
	if(x>OLED_WIDTH-1||y>OLED_HEIGHT-1) return; // 
 8008bd2:	bf00      	nop
}
 8008bd4:	370c      	adds	r7, #12
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr
 8008bde:	bf00      	nop
 8008be0:	20000548 	.word	0x20000548

08008be4 <OLED_DrawChar>:
// size: 16: 1608 12: 1206
// 1206: 12x6; 1608: 16x8
// mode: 0:  1: 
void OLED_DrawChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size, uint8_t mode){
 8008be4:	b590      	push	{r4, r7, lr}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	4604      	mov	r4, r0
 8008bec:	4608      	mov	r0, r1
 8008bee:	4611      	mov	r1, r2
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	4623      	mov	r3, r4
 8008bf4:	71fb      	strb	r3, [r7, #7]
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	71bb      	strb	r3, [r7, #6]
 8008bfa:	460b      	mov	r3, r1
 8008bfc:	717b      	strb	r3, [r7, #5]
 8008bfe:	4613      	mov	r3, r2
 8008c00:	713b      	strb	r3, [r7, #4]
	chr-=' '; // ' '0
 8008c02:	797b      	ldrb	r3, [r7, #5]
 8008c04:	3b20      	subs	r3, #32
 8008c06:	717b      	strb	r3, [r7, #5]
	uint8_t y0 = y;
 8008c08:	79bb      	ldrb	r3, [r7, #6]
 8008c0a:	733b      	strb	r3, [r7, #12]
	uint8_t temp = 0;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	73fb      	strb	r3, [r7, #15]
	if(size!=BIG_FONT&&size!=SMALL_FONT) size = SMALL_FONT;
 8008c10:	793b      	ldrb	r3, [r7, #4]
 8008c12:	2b10      	cmp	r3, #16
 8008c14:	d004      	beq.n	8008c20 <OLED_DrawChar+0x3c>
 8008c16:	793b      	ldrb	r3, [r7, #4]
 8008c18:	2b0c      	cmp	r3, #12
 8008c1a:	d001      	beq.n	8008c20 <OLED_DrawChar+0x3c>
 8008c1c:	230c      	movs	r3, #12
 8008c1e:	713b      	strb	r3, [r7, #4]
	for(uint8_t i=0;i<size;i++){
 8008c20:	2300      	movs	r3, #0
 8008c22:	73bb      	strb	r3, [r7, #14]
 8008c24:	e046      	b.n	8008cb4 <OLED_DrawChar+0xd0>
		temp = size==BIG_FONT?oled_asc2_1608[chr][i]:oled_asc2_1206[chr][i];
 8008c26:	793b      	ldrb	r3, [r7, #4]
 8008c28:	2b10      	cmp	r3, #16
 8008c2a:	d107      	bne.n	8008c3c <OLED_DrawChar+0x58>
 8008c2c:	797a      	ldrb	r2, [r7, #5]
 8008c2e:	7bbb      	ldrb	r3, [r7, #14]
 8008c30:	4925      	ldr	r1, [pc, #148]	; (8008cc8 <OLED_DrawChar+0xe4>)
 8008c32:	0112      	lsls	r2, r2, #4
 8008c34:	440a      	add	r2, r1
 8008c36:	4413      	add	r3, r2
 8008c38:	781b      	ldrb	r3, [r3, #0]
 8008c3a:	e009      	b.n	8008c50 <OLED_DrawChar+0x6c>
 8008c3c:	797a      	ldrb	r2, [r7, #5]
 8008c3e:	7bb9      	ldrb	r1, [r7, #14]
 8008c40:	4822      	ldr	r0, [pc, #136]	; (8008ccc <OLED_DrawChar+0xe8>)
 8008c42:	4613      	mov	r3, r2
 8008c44:	005b      	lsls	r3, r3, #1
 8008c46:	4413      	add	r3, r2
 8008c48:	009b      	lsls	r3, r3, #2
 8008c4a:	4403      	add	r3, r0
 8008c4c:	440b      	add	r3, r1
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	73fb      	strb	r3, [r7, #15]
		for(uint8_t j=0;j<8;j++){
 8008c52:	2300      	movs	r3, #0
 8008c54:	737b      	strb	r3, [r7, #13]
 8008c56:	e027      	b.n	8008ca8 <OLED_DrawChar+0xc4>
			OLED_DrawPixel(x,y,temp&0x80?mode:!mode);
 8008c58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	db07      	blt.n	8008c70 <OLED_DrawChar+0x8c>
 8008c60:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	bf0c      	ite	eq
 8008c68:	2301      	moveq	r3, #1
 8008c6a:	2300      	movne	r3, #0
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	e001      	b.n	8008c74 <OLED_DrawChar+0x90>
 8008c70:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c74:	79b9      	ldrb	r1, [r7, #6]
 8008c76:	79f8      	ldrb	r0, [r7, #7]
 8008c78:	461a      	mov	r2, r3
 8008c7a:	f7ff ff4f 	bl	8008b1c <OLED_DrawPixel>
			temp<<=1;
 8008c7e:	7bfb      	ldrb	r3, [r7, #15]
 8008c80:	005b      	lsls	r3, r3, #1
 8008c82:	73fb      	strb	r3, [r7, #15]
			y++;
 8008c84:	79bb      	ldrb	r3, [r7, #6]
 8008c86:	3301      	adds	r3, #1
 8008c88:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size){
 8008c8a:	79ba      	ldrb	r2, [r7, #6]
 8008c8c:	7b3b      	ldrb	r3, [r7, #12]
 8008c8e:	1ad2      	subs	r2, r2, r3
 8008c90:	793b      	ldrb	r3, [r7, #4]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d105      	bne.n	8008ca2 <OLED_DrawChar+0xbe>
				y=y0;
 8008c96:	7b3b      	ldrb	r3, [r7, #12]
 8008c98:	71bb      	strb	r3, [r7, #6]
				x++;
 8008c9a:	79fb      	ldrb	r3, [r7, #7]
 8008c9c:	3301      	adds	r3, #1
 8008c9e:	71fb      	strb	r3, [r7, #7]
				break;
 8008ca0:	e005      	b.n	8008cae <OLED_DrawChar+0xca>
		for(uint8_t j=0;j<8;j++){
 8008ca2:	7b7b      	ldrb	r3, [r7, #13]
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	737b      	strb	r3, [r7, #13]
 8008ca8:	7b7b      	ldrb	r3, [r7, #13]
 8008caa:	2b07      	cmp	r3, #7
 8008cac:	d9d4      	bls.n	8008c58 <OLED_DrawChar+0x74>
	for(uint8_t i=0;i<size;i++){
 8008cae:	7bbb      	ldrb	r3, [r7, #14]
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	73bb      	strb	r3, [r7, #14]
 8008cb4:	7bba      	ldrb	r2, [r7, #14]
 8008cb6:	793b      	ldrb	r3, [r7, #4]
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	d3b4      	bcc.n	8008c26 <OLED_DrawChar+0x42>
			}
		}
	}
}
 8008cbc:	bf00      	nop
 8008cbe:	bf00      	nop
 8008cc0:	3714      	adds	r7, #20
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd90      	pop	{r4, r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	0800d1ec 	.word	0x0800d1ec
 8008ccc:	0800cd78 	.word	0x0800cd78

08008cd0 <OLED_DrawString>:
		OLED_DrawChar(x+(size/2)*temp, y, letter+'0', size, 1);
		temp++;
	}
}
void OLED_DrawString(uint8_t x,uint8_t y, uint8_t size, const char *p)
{
 8008cd0:	b590      	push	{r4, r7, lr}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af02      	add	r7, sp, #8
 8008cd6:	603b      	str	r3, [r7, #0]
 8008cd8:	4603      	mov	r3, r0
 8008cda:	71fb      	strb	r3, [r7, #7]
 8008cdc:	460b      	mov	r3, r1
 8008cde:	71bb      	strb	r3, [r7, #6]
 8008ce0:	4613      	mov	r3, r2
 8008ce2:	717b      	strb	r3, [r7, #5]
    while(*p!='\0')
 8008ce4:	e023      	b.n	8008d2e <OLED_DrawString+0x5e>
    {
        if(x>MAX_CHAR_POSX){x=0;y+=size;}
 8008ce6:	79fb      	ldrb	r3, [r7, #7]
 8008ce8:	2b7a      	cmp	r3, #122	; 0x7a
 8008cea:	d905      	bls.n	8008cf8 <OLED_DrawString+0x28>
 8008cec:	2300      	movs	r3, #0
 8008cee:	71fb      	strb	r3, [r7, #7]
 8008cf0:	79ba      	ldrb	r2, [r7, #6]
 8008cf2:	797b      	ldrb	r3, [r7, #5]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8008cf8:	79bb      	ldrb	r3, [r7, #6]
 8008cfa:	2b3a      	cmp	r3, #58	; 0x3a
 8008cfc:	d905      	bls.n	8008d0a <OLED_DrawString+0x3a>
 8008cfe:	2300      	movs	r3, #0
 8008d00:	71fb      	strb	r3, [r7, #7]
 8008d02:	79fb      	ldrb	r3, [r7, #7]
 8008d04:	71bb      	strb	r3, [r7, #6]
 8008d06:	f7ff fefb 	bl	8008b00 <OLED_Clear>
        OLED_DrawChar(x,y,*p,size,1);
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	781a      	ldrb	r2, [r3, #0]
 8008d0e:	797b      	ldrb	r3, [r7, #5]
 8008d10:	79b9      	ldrb	r1, [r7, #6]
 8008d12:	79f8      	ldrb	r0, [r7, #7]
 8008d14:	2401      	movs	r4, #1
 8008d16:	9400      	str	r4, [sp, #0]
 8008d18:	f7ff ff64 	bl	8008be4 <OLED_DrawChar>
        x+=size/2;
 8008d1c:	797b      	ldrb	r3, [r7, #5]
 8008d1e:	085b      	lsrs	r3, r3, #1
 8008d20:	b2da      	uxtb	r2, r3
 8008d22:	79fb      	ldrb	r3, [r7, #7]
 8008d24:	4413      	add	r3, r2
 8008d26:	71fb      	strb	r3, [r7, #7]
        p++;
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d1d7      	bne.n	8008ce6 <OLED_DrawString+0x16>
    }
}
 8008d36:	bf00      	nop
 8008d38:	bf00      	nop
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd90      	pop	{r4, r7, pc}

08008d40 <OLED_printf>:
void OLED_printf(uint8_t x, uint8_t y, uint8_t size, char *fmt, ...){
 8008d40:	b408      	push	{r3}
 8008d42:	b580      	push	{r7, lr}
 8008d44:	b09d      	sub	sp, #116	; 0x74
 8008d46:	af00      	add	r7, sp, #0
 8008d48:	4603      	mov	r3, r0
 8008d4a:	71fb      	strb	r3, [r7, #7]
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	71bb      	strb	r3, [r7, #6]
 8008d50:	4613      	mov	r3, r2
 8008d52:	717b      	strb	r3, [r7, #5]
	char buffer[100];
	va_list args;
	va_start(args, fmt);
 8008d54:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8008d58:	60bb      	str	r3, [r7, #8]
	vsnprintf(buffer, 100, fmt, args);
 8008d5a:	f107 000c 	add.w	r0, r7, #12
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008d62:	2164      	movs	r1, #100	; 0x64
 8008d64:	f002 fc50 	bl	800b608 <vsniprintf>
	OLED_DrawString(x, y, size, buffer);
 8008d68:	f107 030c 	add.w	r3, r7, #12
 8008d6c:	797a      	ldrb	r2, [r7, #5]
 8008d6e:	79b9      	ldrb	r1, [r7, #6]
 8008d70:	79f8      	ldrb	r0, [r7, #7]
 8008d72:	f7ff ffad 	bl	8008cd0 <OLED_DrawString>
	va_end(args);
}
 8008d76:	bf00      	nop
 8008d78:	3774      	adds	r7, #116	; 0x74
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d80:	b001      	add	sp, #4
 8008d82:	4770      	bx	lr

08008d84 <OLED_Init>:
void OLED_Init(void){
 8008d84:	b580      	push	{r7, lr}
 8008d86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_SDA_PORT, OLED_SDA_PIN, GPIO_PIN_SET);
 8008d88:	2201      	movs	r2, #1
 8008d8a:	2101      	movs	r1, #1
 8008d8c:	4837      	ldr	r0, [pc, #220]	; (8008e6c <OLED_Init+0xe8>)
 8008d8e:	f7fc fcef 	bl	8005770 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_SCL_PORT, OLED_SCL_PIN, GPIO_PIN_SET);
 8008d92:	2201      	movs	r2, #1
 8008d94:	2102      	movs	r1, #2
 8008d96:	4835      	ldr	r0, [pc, #212]	; (8008e6c <OLED_Init+0xe8>)
 8008d98:	f7fc fcea 	bl	8005770 <HAL_GPIO_WritePin>
	OLED_WriteByte(0xAE, OLED_CMD); // 
 8008d9c:	2100      	movs	r1, #0
 8008d9e:	20ae      	movs	r0, #174	; 0xae
 8008da0:	f7ff fe50 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xD5, OLED_CMD); // , 
 8008da4:	2100      	movs	r1, #0
 8008da6:	20d5      	movs	r0, #213	; 0xd5
 8008da8:	f7ff fe4c 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0x80, OLED_CMD); // [3:0],;[7:4],
 8008dac:	2100      	movs	r1, #0
 8008dae:	2080      	movs	r0, #128	; 0x80
 8008db0:	f7ff fe48 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xA8, OLED_CMD); // 
 8008db4:	2100      	movs	r1, #0
 8008db6:	20a8      	movs	r0, #168	; 0xa8
 8008db8:	f7ff fe44 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0x3F, OLED_CMD); // 0x3F(1/64)
 8008dbc:	2100      	movs	r1, #0
 8008dbe:	203f      	movs	r0, #63	; 0x3f
 8008dc0:	f7ff fe40 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xD3, OLED_CMD); // 
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	20d3      	movs	r0, #211	; 0xd3
 8008dc8:	f7ff fe3c 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0x00, OLED_CMD); // 0
 8008dcc:	2100      	movs	r1, #0
 8008dce:	2000      	movs	r0, #0
 8008dd0:	f7ff fe38 	bl	8008a44 <OLED_WriteByte>

	OLED_WriteByte(0x40, OLED_CMD); //  [5:0], 
 8008dd4:	2100      	movs	r1, #0
 8008dd6:	2040      	movs	r0, #64	; 0x40
 8008dd8:	f7ff fe34 	bl	8008a44 <OLED_WriteByte>

	OLED_WriteByte(0x8D, OLED_CMD); // 
 8008ddc:	2100      	movs	r1, #0
 8008dde:	208d      	movs	r0, #141	; 0x8d
 8008de0:	f7ff fe30 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0x14, OLED_CMD); // Bit2, /
 8008de4:	2100      	movs	r1, #0
 8008de6:	2014      	movs	r0, #20
 8008de8:	f7ff fe2c 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0x20, OLED_CMD); // 
 8008dec:	2100      	movs	r1, #0
 8008dee:	2020      	movs	r0, #32
 8008df0:	f7ff fe28 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0x02, OLED_CMD); // [1:0], 00,; 01,; 10,; 10;
 8008df4:	2100      	movs	r1, #0
 8008df6:	2002      	movs	r0, #2
 8008df8:	f7ff fe24 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xA1, OLED_CMD); // , bit0:0,0->0;1,0->127;
 8008dfc:	2100      	movs	r1, #0
 8008dfe:	20a1      	movs	r0, #161	; 0xa1
 8008e00:	f7ff fe20 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xC0, OLED_CMD); //  COM , bit3:0,;1, COM[N-1]->COM0;N:
 8008e04:	2100      	movs	r1, #0
 8008e06:	20c0      	movs	r0, #192	; 0xc0
 8008e08:	f7ff fe1c 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xDA, OLED_CMD); //  COM 
 8008e0c:	2100      	movs	r1, #0
 8008e0e:	20da      	movs	r0, #218	; 0xda
 8008e10:	f7ff fe18 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0x12, OLED_CMD); // [5:4] 
 8008e14:	2100      	movs	r1, #0
 8008e16:	2012      	movs	r0, #18
 8008e18:	f7ff fe14 	bl	8008a44 <OLED_WriteByte>

	OLED_WriteByte(0x81, OLED_CMD); // 
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	2081      	movs	r0, #129	; 0x81
 8008e20:	f7ff fe10 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xEF, OLED_CMD); // 1~255;  0x7F (,)
 8008e24:	2100      	movs	r1, #0
 8008e26:	20ef      	movs	r0, #239	; 0xef
 8008e28:	f7ff fe0c 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xD9, OLED_CMD); // 
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	20d9      	movs	r0, #217	; 0xd9
 8008e30:	f7ff fe08 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xF1, OLED_CMD); // [3:0],PHASE 1;[7:4],PHASE 2;
 8008e34:	2100      	movs	r1, #0
 8008e36:	20f1      	movs	r0, #241	; 0xf1
 8008e38:	f7ff fe04 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xDB, OLED_CMD); //  VCOMH 
 8008e3c:	2100      	movs	r1, #0
 8008e3e:	20db      	movs	r0, #219	; 0xdb
 8008e40:	f7ff fe00 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0x30, OLED_CMD); // [6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8008e44:	2100      	movs	r1, #0
 8008e46:	2030      	movs	r0, #48	; 0x30
 8008e48:	f7ff fdfc 	bl	8008a44 <OLED_WriteByte>

	OLED_WriteByte(0xA4, OLED_CMD); // ;bit0:1,;0,;(/)
 8008e4c:	2100      	movs	r1, #0
 8008e4e:	20a4      	movs	r0, #164	; 0xa4
 8008e50:	f7ff fdf8 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xA6, OLED_CMD); // ;bit0:1,;0,
 8008e54:	2100      	movs	r1, #0
 8008e56:	20a6      	movs	r0, #166	; 0xa6
 8008e58:	f7ff fdf4 	bl	8008a44 <OLED_WriteByte>
	OLED_WriteByte(0xAF, OLED_CMD); // 
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	20af      	movs	r0, #175	; 0xaf
 8008e60:	f7ff fdf0 	bl	8008a44 <OLED_WriteByte>
	OLED_Clear();
 8008e64:	f7ff fe4c 	bl	8008b00 <OLED_Clear>
}
 8008e68:	bf00      	nop
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	40020000 	.word	0x40020000

08008e70 <UART_RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void UART_RetargetInit(UART_HandleTypeDef *huart){
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b082      	sub	sp, #8
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8008e78:	4a07      	ldr	r2, [pc, #28]	; (8008e98 <UART_RetargetInit+0x28>)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6013      	str	r3, [r2, #0]
  /* Disable I/O buffering for STDOUT  stream, so that
   * chars are sent out as soon as they are  printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8008e7e:	4b07      	ldr	r3, [pc, #28]	; (8008e9c <UART_RetargetInit+0x2c>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	6898      	ldr	r0, [r3, #8]
 8008e84:	2300      	movs	r3, #0
 8008e86:	2202      	movs	r2, #2
 8008e88:	2100      	movs	r1, #0
 8008e8a:	f002 facb 	bl	800b424 <setvbuf>
}
 8008e8e:	bf00      	nop
 8008e90:	3708      	adds	r7, #8
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	20000948 	.word	0x20000948
 8008e9c:	20000010 	.word	0x20000010

08008ea0 <_isatty>:
int _isatty(int fd) {
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <=  STDERR_FILENO)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	db04      	blt.n	8008eb8 <_isatty+0x18>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2b02      	cmp	r3, #2
 8008eb2:	dc01      	bgt.n	8008eb8 <_isatty+0x18>
    return 1;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e005      	b.n	8008ec4 <_isatty+0x24>
  errno = EBADF;
 8008eb8:	f002 f9de 	bl	800b278 <__errno>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	2209      	movs	r2, #9
 8008ec0:	601a      	str	r2, [r3, #0]
  return 0;
 8008ec2:	2300      	movs	r3, #0
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3708      	adds	r7, #8
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <_write>:
int _write(int fd, char* ptr, int len) {
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b086      	sub	sp, #24
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	60f8      	str	r0, [r7, #12]
 8008ed4:	60b9      	str	r1, [r7, #8]
 8008ed6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;
  if (fd == STDOUT_FILENO || fd ==  STDERR_FILENO) {
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d002      	beq.n	8008ee4 <_write+0x18>
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2b02      	cmp	r3, #2
 8008ee2:	d111      	bne.n	8008f08 <_write+0x3c>
	hstatus = HAL_UART_Transmit(gHuart,  (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8008ee4:	4b0e      	ldr	r3, [pc, #56]	; (8008f20 <_write+0x54>)
 8008ee6:	6818      	ldr	r0, [r3, #0]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	b29a      	uxth	r2, r3
 8008eec:	f04f 33ff 	mov.w	r3, #4294967295
 8008ef0:	68b9      	ldr	r1, [r7, #8]
 8008ef2:	f7fe fa58 	bl	80073a6 <HAL_UART_Transmit>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	75fb      	strb	r3, [r7, #23]
	//hstatus = HAL_UART_Transmit_DMA(gHuart,  (uint8_t *) ptr, len);
    if (hstatus == HAL_OK)
 8008efa:	7dfb      	ldrb	r3, [r7, #23]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d101      	bne.n	8008f04 <_write+0x38>
      return len;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	e008      	b.n	8008f16 <_write+0x4a>
    else
      return EIO;
 8008f04:	2305      	movs	r3, #5
 8008f06:	e006      	b.n	8008f16 <_write+0x4a>
  }
  errno = EBADF;
 8008f08:	f002 f9b6 	bl	800b278 <__errno>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2209      	movs	r2, #9
 8008f10:	601a      	str	r2, [r3, #0]
  return -1;
 8008f12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3718      	adds	r7, #24
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	20000948 	.word	0x20000948

08008f24 <_close>:
int _close(int fd) {
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <=  STDERR_FILENO)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	db04      	blt.n	8008f3c <_close+0x18>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	dc01      	bgt.n	8008f3c <_close+0x18>
    return 0;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	e006      	b.n	8008f4a <_close+0x26>
  errno = EBADF;
 8008f3c:	f002 f99c 	bl	800b278 <__errno>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2209      	movs	r2, #9
 8008f44:	601a      	str	r2, [r3, #0]
  return -1;
 8008f46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3708      	adds	r7, #8
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}

08008f52 <_lseek>:
int _lseek(int fd, int ptr, int dir) {
 8008f52:	b580      	push	{r7, lr}
 8008f54:	b084      	sub	sp, #16
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	60f8      	str	r0, [r7, #12]
 8008f5a:	60b9      	str	r1, [r7, #8]
 8008f5c:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;
  errno = EBADF;
 8008f5e:	f002 f98b 	bl	800b278 <__errno>
 8008f62:	4603      	mov	r3, r0
 8008f64:	2209      	movs	r2, #9
 8008f66:	601a      	str	r2, [r3, #0]
  return -1;
 8008f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3710      	adds	r7, #16
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <_read>:
int _read(int fd, char* ptr, int len) {
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b086      	sub	sp, #24
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	60b9      	str	r1, [r7, #8]
 8008f7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;
  if (fd == STDIN_FILENO) {
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d110      	bne.n	8008fa8 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart,  (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8008f86:	4b0e      	ldr	r3, [pc, #56]	; (8008fc0 <_read+0x4c>)
 8008f88:	6818      	ldr	r0, [r3, #0]
 8008f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8008f8e:	2201      	movs	r2, #1
 8008f90:	68b9      	ldr	r1, [r7, #8]
 8008f92:	f7fe fa9a 	bl	80074ca <HAL_UART_Receive>
 8008f96:	4603      	mov	r3, r0
 8008f98:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8008f9a:	7dfb      	ldrb	r3, [r7, #23]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d101      	bne.n	8008fa4 <_read+0x30>
      return 1;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e008      	b.n	8008fb6 <_read+0x42>
    else
      return EIO;
 8008fa4:	2305      	movs	r3, #5
 8008fa6:	e006      	b.n	8008fb6 <_read+0x42>
  }
  errno = EBADF;
 8008fa8:	f002 f966 	bl	800b278 <__errno>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2209      	movs	r2, #9
 8008fb0:	601a      	str	r2, [r3, #0]
  return -1;
 8008fb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3718      	adds	r7, #24
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	20000948 	.word	0x20000948

08008fc4 <_fstat>:
int _fstat(int fd, struct stat* st) {
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <=  STDERR_FILENO) {
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	db08      	blt.n	8008fe6 <_fstat+0x22>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2b02      	cmp	r3, #2
 8008fd8:	dc05      	bgt.n	8008fe6 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008fe0:	605a      	str	r2, [r3, #4]
    return 0;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	e005      	b.n	8008ff2 <_fstat+0x2e>
  }
  errno = EBADF;
 8008fe6:	f002 f947 	bl	800b278 <__errno>
 8008fea:	4603      	mov	r3, r0
 8008fec:	2209      	movs	r2, #9
 8008fee:	601a      	str	r2, [r3, #0]
  return 0;
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3708      	adds	r7, #8
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}
	...

08008ffc <UART1_SetCallback>:

uint8_t USART6_RX_BUF[USART6_REC_LEN];
uint16_t USART6_RX_STA=0;
uint8_t USART6_NewData;

void UART1_SetCallback(void){ HAL_UART_Receive_DMA(&huart1, (uint8_t *)&USART1_NewData, 1); }
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	2201      	movs	r2, #1
 8009002:	4903      	ldr	r1, [pc, #12]	; (8009010 <UART1_SetCallback+0x14>)
 8009004:	4803      	ldr	r0, [pc, #12]	; (8009014 <UART1_SetCallback+0x18>)
 8009006:	f7fe fb02 	bl	800760e <HAL_UART_Receive_DMA>
 800900a:	bf00      	nop
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	20000a16 	.word	0x20000a16
 8009014:	200003fc 	.word	0x200003fc

08009018 <UART6_SetCallback>:
//void UART2_SetCallback(void){ HAL_UART_Receive_IT(&huart2, (uint8_t *)&USART2_NewData, 1); }
void UART6_SetCallback(void){ HAL_UART_Receive_DMA(&huart6, (uint8_t *)&USART6_NewData, 1); }
 8009018:	b580      	push	{r7, lr}
 800901a:	af00      	add	r7, sp, #0
 800901c:	2201      	movs	r2, #1
 800901e:	4903      	ldr	r1, [pc, #12]	; (800902c <UART6_SetCallback+0x14>)
 8009020:	4803      	ldr	r0, [pc, #12]	; (8009030 <UART6_SetCallback+0x18>)
 8009022:	f7fe faf4 	bl	800760e <HAL_UART_Receive_DMA>
 8009026:	bf00      	nop
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	20000ae2 	.word	0x20000ae2
 8009030:	20000440 	.word	0x20000440

08009034 <UART1_Clear>:
void UART1_Clear(void){ USART1_RX_STA = 0; }
 8009034:	b480      	push	{r7}
 8009036:	af00      	add	r7, sp, #0
 8009038:	4b03      	ldr	r3, [pc, #12]	; (8009048 <UART1_Clear+0x14>)
 800903a:	2200      	movs	r2, #0
 800903c:	801a      	strh	r2, [r3, #0]
 800903e:	bf00      	nop
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr
 8009048:	20000a14 	.word	0x20000a14

0800904c <UART6_Clear>:
//void UART2_Clear(void){ USART2_RX_STA = 0; }
void UART6_Clear(void){ USART6_RX_STA = 0; }
 800904c:	b480      	push	{r7}
 800904e:	af00      	add	r7, sp, #0
 8009050:	4b03      	ldr	r3, [pc, #12]	; (8009060 <UART6_Clear+0x14>)
 8009052:	2200      	movs	r2, #0
 8009054:	801a      	strh	r2, [r3, #0]
 8009056:	bf00      	nop
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr
 8009060:	20000ae0 	.word	0x20000ae0

08009064 <UART1_ReceivedLength>:
uint16_t UART1_ReceivedLength(void){ return USART1_RX_STA&0x3FFF; }
 8009064:	b480      	push	{r7}
 8009066:	af00      	add	r7, sp, #0
 8009068:	4b04      	ldr	r3, [pc, #16]	; (800907c <UART1_ReceivedLength+0x18>)
 800906a:	881b      	ldrh	r3, [r3, #0]
 800906c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009070:	b29b      	uxth	r3, r3
 8009072:	4618      	mov	r0, r3
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr
 800907c:	20000a14 	.word	0x20000a14

08009080 <UART6_ReceivedLength>:
//uint16_t UART2_ReceivedLength(void){ return USART2_RX_STA&0x3FFF; }
uint16_t UART6_ReceivedLength(void){ return USART6_RX_STA&0x3FFF; }
 8009080:	b480      	push	{r7}
 8009082:	af00      	add	r7, sp, #0
 8009084:	4b04      	ldr	r3, [pc, #16]	; (8009098 <UART6_ReceivedLength+0x18>)
 8009086:	881b      	ldrh	r3, [r3, #0]
 8009088:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800908c:	b29b      	uxth	r3, r3
 800908e:	4618      	mov	r0, r3
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr
 8009098:	20000ae0 	.word	0x20000ae0

0800909c <UART1_Available>:
uint8_t UART1_Available(){ return USART1_RX_STA&0xC000?1:0; }
 800909c:	b480      	push	{r7}
 800909e:	af00      	add	r7, sp, #0
 80090a0:	4b06      	ldr	r3, [pc, #24]	; (80090bc <UART1_Available+0x20>)
 80090a2:	881b      	ldrh	r3, [r3, #0]
 80090a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	bf14      	ite	ne
 80090ac:	2301      	movne	r3, #1
 80090ae:	2300      	moveq	r3, #0
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	4618      	mov	r0, r3
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr
 80090bc:	20000a14 	.word	0x20000a14

080090c0 <UART6_Available>:
//uint8_t UART2_Available(){ return USART2_RX_STA&0xC000?1:0; }
uint8_t UART6_Available(){ return USART6_RX_STA&0xC000?1:0; }
 80090c0:	b480      	push	{r7}
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	4b06      	ldr	r3, [pc, #24]	; (80090e0 <UART6_Available+0x20>)
 80090c6:	881b      	ldrh	r3, [r3, #0]
 80090c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	bf14      	ite	ne
 80090d0:	2301      	movne	r3, #1
 80090d2:	2300      	moveq	r3, #0
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	4618      	mov	r0, r3
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr
 80090e0:	20000ae0 	.word	0x20000ae0

080090e4 <UART1_Read>:
uint8_t UART1_Read(uint8_t index){
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	4603      	mov	r3, r0
 80090ec:	71fb      	strb	r3, [r7, #7]
	if(!UART1_Available()||index>(UART1_ReceivedLength()-1)) return -1;
 80090ee:	f7ff ffd5 	bl	800909c <UART1_Available>
 80090f2:	4603      	mov	r3, r0
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d007      	beq.n	8009108 <UART1_Read+0x24>
 80090f8:	f7ff ffb4 	bl	8009064 <UART1_ReceivedLength>
 80090fc:	4603      	mov	r3, r0
 80090fe:	461a      	mov	r2, r3
 8009100:	79fb      	ldrb	r3, [r7, #7]
 8009102:	b29b      	uxth	r3, r3
 8009104:	429a      	cmp	r2, r3
 8009106:	d801      	bhi.n	800910c <UART1_Read+0x28>
 8009108:	23ff      	movs	r3, #255	; 0xff
 800910a:	e002      	b.n	8009112 <UART1_Read+0x2e>
	return USART1_RX_BUF[index];
 800910c:	79fb      	ldrb	r3, [r7, #7]
 800910e:	4a03      	ldr	r2, [pc, #12]	; (800911c <UART1_Read+0x38>)
 8009110:	5cd3      	ldrb	r3, [r2, r3]
}
 8009112:	4618      	mov	r0, r3
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	2000094c 	.word	0x2000094c

08009120 <UART6_Read>:
//uint8_t UART2_Read(uint8_t index){
//	if(!UART2_Available()||index>(UART2_ReceivedLength()-1)) return -1;
//	return USART2_RX_BUF[index];
//}
uint8_t UART6_Read(uint8_t index){
 8009120:	b580      	push	{r7, lr}
 8009122:	b082      	sub	sp, #8
 8009124:	af00      	add	r7, sp, #0
 8009126:	4603      	mov	r3, r0
 8009128:	71fb      	strb	r3, [r7, #7]
	if(!UART6_Available()||index>(UART6_ReceivedLength()-1)) return -1;
 800912a:	f7ff ffc9 	bl	80090c0 <UART6_Available>
 800912e:	4603      	mov	r3, r0
 8009130:	2b00      	cmp	r3, #0
 8009132:	d007      	beq.n	8009144 <UART6_Read+0x24>
 8009134:	f7ff ffa4 	bl	8009080 <UART6_ReceivedLength>
 8009138:	4603      	mov	r3, r0
 800913a:	461a      	mov	r2, r3
 800913c:	79fb      	ldrb	r3, [r7, #7]
 800913e:	b29b      	uxth	r3, r3
 8009140:	429a      	cmp	r2, r3
 8009142:	d801      	bhi.n	8009148 <UART6_Read+0x28>
 8009144:	23ff      	movs	r3, #255	; 0xff
 8009146:	e002      	b.n	800914e <UART6_Read+0x2e>
	return USART6_RX_BUF[index];
 8009148:	79fb      	ldrb	r3, [r7, #7]
 800914a:	4a03      	ldr	r2, [pc, #12]	; (8009158 <UART6_Read+0x38>)
 800914c:	5cd3      	ldrb	r3, [r2, r3]
}
 800914e:	4618      	mov	r0, r3
 8009150:	3708      	adds	r7, #8
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	20000a18 	.word	0x20000a18

0800915c <UART1_GetBufferPtr>:
uint8_t* UART1_GetBufferPtr(void) { return (uint8_t *)&USART1_RX_BUF; }
 800915c:	b480      	push	{r7}
 800915e:	af00      	add	r7, sp, #0
 8009160:	4b02      	ldr	r3, [pc, #8]	; (800916c <UART1_GetBufferPtr+0x10>)
 8009162:	4618      	mov	r0, r3
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr
 800916c:	2000094c 	.word	0x2000094c

08009170 <UART6_GetBufferPtr>:
//uint8_t* UART2_GetBufferPtr(void) { return (uint8_t *)&USART2_RX_BUF; }
uint8_t* UART6_GetBufferPtr(void) { return (uint8_t *)&USART6_RX_BUF; }
 8009170:	b480      	push	{r7}
 8009172:	af00      	add	r7, sp, #0
 8009174:	4b02      	ldr	r3, [pc, #8]	; (8009180 <UART6_GetBufferPtr+0x10>)
 8009176:	4618      	mov	r0, r3
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr
 8009180:	20000a18 	.word	0x20000a18

08009184 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
	// , .
	// :  1 (UART1) - USB 
	if(huart==&huart1){
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	4a40      	ldr	r2, [pc, #256]	; (8009290 <HAL_UART_RxCpltCallback+0x10c>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d13e      	bne.n	8009212 <HAL_UART_RxCpltCallback+0x8e>
		if(RETURN_ON_RECEIVE) printf("%c", USART1_NewData); // ,  (,  HyperTerminal)
		if((USART1_RX_STA&0x8000)==0){ // 
 8009194:	4b3f      	ldr	r3, [pc, #252]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 8009196:	881b      	ldrh	r3, [r3, #0]
 8009198:	b21b      	sxth	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	db36      	blt.n	800920c <HAL_UART_RxCpltCallback+0x88>
			if(USART1_RX_STA&0x4000){ //  0x0d ('\r')
 800919e:	4b3d      	ldr	r3, [pc, #244]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 80091a0:	881b      	ldrh	r3, [r3, #0]
 80091a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d010      	beq.n	80091cc <HAL_UART_RxCpltCallback+0x48>
				if(USART1_NewData!=0x0a) UART1_Clear(); // , 
 80091aa:	4b3b      	ldr	r3, [pc, #236]	; (8009298 <HAL_UART_RxCpltCallback+0x114>)
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	2b0a      	cmp	r3, #10
 80091b0:	d002      	beq.n	80091b8 <HAL_UART_RxCpltCallback+0x34>
 80091b2:	f7ff ff3f 	bl	8009034 <UART1_Clear>
 80091b6:	e029      	b.n	800920c <HAL_UART_RxCpltCallback+0x88>
				else{
					//  0x0a ('\n')
					USART1_RX_STA |= 0x8000; // , 0x8000
 80091b8:	4b36      	ldr	r3, [pc, #216]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 80091ba:	881b      	ldrh	r3, [r3, #0]
 80091bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091c4:	b29a      	uxth	r2, r3
 80091c6:	4b33      	ldr	r3, [pc, #204]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 80091c8:	801a      	strh	r2, [r3, #0]
 80091ca:	e01f      	b.n	800920c <HAL_UART_RxCpltCallback+0x88>
				}
			}
			else{ //  0x0d
				if(USART1_NewData==0x0d) USART1_RX_STA |= 0x4000; //  0x0d,  0x0d 
 80091cc:	4b32      	ldr	r3, [pc, #200]	; (8009298 <HAL_UART_RxCpltCallback+0x114>)
 80091ce:	781b      	ldrb	r3, [r3, #0]
 80091d0:	2b0d      	cmp	r3, #13
 80091d2:	d107      	bne.n	80091e4 <HAL_UART_RxCpltCallback+0x60>
 80091d4:	4b2f      	ldr	r3, [pc, #188]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 80091d6:	881b      	ldrh	r3, [r3, #0]
 80091d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80091dc:	b29a      	uxth	r2, r3
 80091de:	4b2d      	ldr	r3, [pc, #180]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 80091e0:	801a      	strh	r2, [r3, #0]
 80091e2:	e013      	b.n	800920c <HAL_UART_RxCpltCallback+0x88>
				else{
					USART1_RX_BUF[USART1_RX_STA&0x3FFF] = USART1_NewData; // 
 80091e4:	4b2b      	ldr	r3, [pc, #172]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 80091e6:	881b      	ldrh	r3, [r3, #0]
 80091e8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80091ec:	4a2a      	ldr	r2, [pc, #168]	; (8009298 <HAL_UART_RxCpltCallback+0x114>)
 80091ee:	7811      	ldrb	r1, [r2, #0]
 80091f0:	4a2a      	ldr	r2, [pc, #168]	; (800929c <HAL_UART_RxCpltCallback+0x118>)
 80091f2:	54d1      	strb	r1, [r2, r3]
					USART1_RX_STA++; //  +1
 80091f4:	4b27      	ldr	r3, [pc, #156]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 80091f6:	881b      	ldrh	r3, [r3, #0]
 80091f8:	3301      	adds	r3, #1
 80091fa:	b29a      	uxth	r2, r3
 80091fc:	4b25      	ldr	r3, [pc, #148]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 80091fe:	801a      	strh	r2, [r3, #0]
					if(USART1_RX_STA>(USART1_REC_LEN-1)) UART1_Clear(); // , 
 8009200:	4b24      	ldr	r3, [pc, #144]	; (8009294 <HAL_UART_RxCpltCallback+0x110>)
 8009202:	881b      	ldrh	r3, [r3, #0]
 8009204:	2bc7      	cmp	r3, #199	; 0xc7
 8009206:	d901      	bls.n	800920c <HAL_UART_RxCpltCallback+0x88>
 8009208:	f7ff ff14 	bl	8009034 <UART1_Clear>
				}
			}
		}
		UART1_SetCallback();
 800920c:	f7ff fef6 	bl	8008ffc <UART1_SetCallback>
			}
		}
//		printf("%c", USART6_NewData);
		UART6_SetCallback();
	}
}
 8009210:	e03a      	b.n	8009288 <HAL_UART_RxCpltCallback+0x104>
	else if(huart == &huart6){
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a22      	ldr	r2, [pc, #136]	; (80092a0 <HAL_UART_RxCpltCallback+0x11c>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d136      	bne.n	8009288 <HAL_UART_RxCpltCallback+0x104>
		if((USART6_RX_STA&0x8000)==0){ // 
 800921a:	4b22      	ldr	r3, [pc, #136]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 800921c:	881b      	ldrh	r3, [r3, #0]
 800921e:	b21b      	sxth	r3, r3
 8009220:	2b00      	cmp	r3, #0
 8009222:	db2f      	blt.n	8009284 <HAL_UART_RxCpltCallback+0x100>
			if(USART6_RX_STA&0x4000){ //  0x0d ('\r')
 8009224:	4b1f      	ldr	r3, [pc, #124]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 8009226:	881b      	ldrh	r3, [r3, #0]
 8009228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800922c:	2b00      	cmp	r3, #0
 800922e:	d009      	beq.n	8009244 <HAL_UART_RxCpltCallback+0xc0>
				USART6_RX_STA |= 0x8000; // , 0x8000
 8009230:	4b1c      	ldr	r3, [pc, #112]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 8009232:	881b      	ldrh	r3, [r3, #0]
 8009234:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009238:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800923c:	b29a      	uxth	r2, r3
 800923e:	4b19      	ldr	r3, [pc, #100]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 8009240:	801a      	strh	r2, [r3, #0]
 8009242:	e01f      	b.n	8009284 <HAL_UART_RxCpltCallback+0x100>
				if(USART6_NewData==';') USART6_RX_STA |= 0x4000; //  0x0d,  0x0d 
 8009244:	4b18      	ldr	r3, [pc, #96]	; (80092a8 <HAL_UART_RxCpltCallback+0x124>)
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	2b3b      	cmp	r3, #59	; 0x3b
 800924a:	d107      	bne.n	800925c <HAL_UART_RxCpltCallback+0xd8>
 800924c:	4b15      	ldr	r3, [pc, #84]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 800924e:	881b      	ldrh	r3, [r3, #0]
 8009250:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009254:	b29a      	uxth	r2, r3
 8009256:	4b13      	ldr	r3, [pc, #76]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 8009258:	801a      	strh	r2, [r3, #0]
 800925a:	e013      	b.n	8009284 <HAL_UART_RxCpltCallback+0x100>
					USART6_RX_BUF[USART6_RX_STA&0x3FFF] = USART6_NewData; // 
 800925c:	4b11      	ldr	r3, [pc, #68]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 800925e:	881b      	ldrh	r3, [r3, #0]
 8009260:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009264:	4a10      	ldr	r2, [pc, #64]	; (80092a8 <HAL_UART_RxCpltCallback+0x124>)
 8009266:	7811      	ldrb	r1, [r2, #0]
 8009268:	4a10      	ldr	r2, [pc, #64]	; (80092ac <HAL_UART_RxCpltCallback+0x128>)
 800926a:	54d1      	strb	r1, [r2, r3]
					USART6_RX_STA++; //  +1
 800926c:	4b0d      	ldr	r3, [pc, #52]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 800926e:	881b      	ldrh	r3, [r3, #0]
 8009270:	3301      	adds	r3, #1
 8009272:	b29a      	uxth	r2, r3
 8009274:	4b0b      	ldr	r3, [pc, #44]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 8009276:	801a      	strh	r2, [r3, #0]
					if(USART6_RX_STA>(USART6_REC_LEN-1)) UART6_Clear(); // , 
 8009278:	4b0a      	ldr	r3, [pc, #40]	; (80092a4 <HAL_UART_RxCpltCallback+0x120>)
 800927a:	881b      	ldrh	r3, [r3, #0]
 800927c:	2bc7      	cmp	r3, #199	; 0xc7
 800927e:	d901      	bls.n	8009284 <HAL_UART_RxCpltCallback+0x100>
 8009280:	f7ff fee4 	bl	800904c <UART6_Clear>
		UART6_SetCallback();
 8009284:	f7ff fec8 	bl	8009018 <UART6_SetCallback>
}
 8009288:	bf00      	nop
 800928a:	3708      	adds	r7, #8
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}
 8009290:	200003fc 	.word	0x200003fc
 8009294:	20000a14 	.word	0x20000a14
 8009298:	20000a16 	.word	0x20000a16
 800929c:	2000094c 	.word	0x2000094c
 80092a0:	20000440 	.word	0x20000440
 80092a4:	20000ae0 	.word	0x20000ae0
 80092a8:	20000ae2 	.word	0x20000ae2
 80092ac:	20000a18 	.word	0x20000a18

080092b0 <splitData>:
 *      Author: Matrix
 */
#include "utils.h"

// length of pDest must be bigger than Lsource!
void splitData(uint8_t* pSource, uint8_t Lsource, uint16_t* pDest, uint8_t* Ldest, uint8_t split) {
 80092b0:	b480      	push	{r7}
 80092b2:	b087      	sub	sp, #28
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	607a      	str	r2, [r7, #4]
 80092ba:	603b      	str	r3, [r7, #0]
 80092bc:	460b      	mov	r3, r1
 80092be:	72fb      	strb	r3, [r7, #11]
    uint8_t temp = 0;
 80092c0:	2300      	movs	r3, #0
 80092c2:	757b      	strb	r3, [r7, #21]
    *Ldest = 0;
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	2200      	movs	r2, #0
 80092c8:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < Lsource; i++) *(pDest+i) = 0; // flush the dest buffer
 80092ca:	2300      	movs	r3, #0
 80092cc:	75fb      	strb	r3, [r7, #23]
 80092ce:	e008      	b.n	80092e2 <splitData+0x32>
 80092d0:	7dfb      	ldrb	r3, [r7, #23]
 80092d2:	005b      	lsls	r3, r3, #1
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	4413      	add	r3, r2
 80092d8:	2200      	movs	r2, #0
 80092da:	801a      	strh	r2, [r3, #0]
 80092dc:	7dfb      	ldrb	r3, [r7, #23]
 80092de:	3301      	adds	r3, #1
 80092e0:	75fb      	strb	r3, [r7, #23]
 80092e2:	7dfa      	ldrb	r2, [r7, #23]
 80092e4:	7afb      	ldrb	r3, [r7, #11]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d3f2      	bcc.n	80092d0 <splitData+0x20>
    for (uint8_t i = 0; i < Lsource && *Ldest < Lsource ; i++) {
 80092ea:	2300      	movs	r3, #0
 80092ec:	75bb      	strb	r3, [r7, #22]
 80092ee:	e05b      	b.n	80093a8 <splitData+0xf8>
        temp = *(pSource + i);
 80092f0:	7dbb      	ldrb	r3, [r7, #22]
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	4413      	add	r3, r2
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	757b      	strb	r3, [r7, #21]
        if (temp != split) {
 80092fa:	7d7a      	ldrb	r2, [r7, #21]
 80092fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009300:	429a      	cmp	r2, r3
 8009302:	d040      	beq.n	8009386 <splitData+0xd6>
            if (temp >= '0' && temp <= '9') { // is number
 8009304:	7d7b      	ldrb	r3, [r7, #21]
 8009306:	2b2f      	cmp	r3, #47	; 0x2f
 8009308:	d94b      	bls.n	80093a2 <splitData+0xf2>
 800930a:	7d7b      	ldrb	r3, [r7, #21]
 800930c:	2b39      	cmp	r3, #57	; 0x39
 800930e:	d848      	bhi.n	80093a2 <splitData+0xf2>
                *(pDest + *(Ldest)) *= 10;
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	781b      	ldrb	r3, [r3, #0]
 8009314:	005b      	lsls	r3, r3, #1
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	4413      	add	r3, r2
 800931a:	8819      	ldrh	r1, [r3, #0]
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	005b      	lsls	r3, r3, #1
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	4413      	add	r3, r2
 8009326:	460a      	mov	r2, r1
 8009328:	4611      	mov	r1, r2
 800932a:	0089      	lsls	r1, r1, #2
 800932c:	440a      	add	r2, r1
 800932e:	0052      	lsls	r2, r2, #1
 8009330:	b292      	uxth	r2, r2
 8009332:	801a      	strh	r2, [r3, #0]
                *(pDest + *(Ldest)) += temp - '0';
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	005b      	lsls	r3, r3, #1
 800933a:	687a      	ldr	r2, [r7, #4]
 800933c:	4413      	add	r3, r2
 800933e:	881a      	ldrh	r2, [r3, #0]
 8009340:	7d7b      	ldrb	r3, [r7, #21]
 8009342:	b29b      	uxth	r3, r3
 8009344:	4413      	add	r3, r2
 8009346:	b29a      	uxth	r2, r3
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	005b      	lsls	r3, r3, #1
 800934e:	6879      	ldr	r1, [r7, #4]
 8009350:	440b      	add	r3, r1
 8009352:	3a30      	subs	r2, #48	; 0x30
 8009354:	b292      	uxth	r2, r2
 8009356:	801a      	strh	r2, [r3, #0]
                if (i == Lsource - 1 || (*(pDest + *(Ldest)) == 0 && temp == '0')) *(Ldest) += 1; // last number
 8009358:	7dba      	ldrb	r2, [r7, #22]
 800935a:	7afb      	ldrb	r3, [r7, #11]
 800935c:	3b01      	subs	r3, #1
 800935e:	429a      	cmp	r2, r3
 8009360:	d00a      	beq.n	8009378 <splitData+0xc8>
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	005b      	lsls	r3, r3, #1
 8009368:	687a      	ldr	r2, [r7, #4]
 800936a:	4413      	add	r3, r2
 800936c:	881b      	ldrh	r3, [r3, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d117      	bne.n	80093a2 <splitData+0xf2>
 8009372:	7d7b      	ldrb	r3, [r7, #21]
 8009374:	2b30      	cmp	r3, #48	; 0x30
 8009376:	d114      	bne.n	80093a2 <splitData+0xf2>
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	3301      	adds	r3, #1
 800937e:	b2da      	uxtb	r2, r3
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	701a      	strb	r2, [r3, #0]
 8009384:	e00d      	b.n	80093a2 <splitData+0xf2>
            }
        }
        else if (*(pDest + *(Ldest)) != 0) *(Ldest) += 1;
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	005b      	lsls	r3, r3, #1
 800938c:	687a      	ldr	r2, [r7, #4]
 800938e:	4413      	add	r3, r2
 8009390:	881b      	ldrh	r3, [r3, #0]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d005      	beq.n	80093a2 <splitData+0xf2>
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	3301      	adds	r3, #1
 800939c:	b2da      	uxtb	r2, r3
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < Lsource && *Ldest < Lsource ; i++) {
 80093a2:	7dbb      	ldrb	r3, [r7, #22]
 80093a4:	3301      	adds	r3, #1
 80093a6:	75bb      	strb	r3, [r7, #22]
 80093a8:	7dba      	ldrb	r2, [r7, #22]
 80093aa:	7afb      	ldrb	r3, [r7, #11]
 80093ac:	429a      	cmp	r2, r3
 80093ae:	d204      	bcs.n	80093ba <splitData+0x10a>
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	781b      	ldrb	r3, [r3, #0]
 80093b4:	7afa      	ldrb	r2, [r7, #11]
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d89a      	bhi.n	80092f0 <splitData+0x40>
    }
}
 80093ba:	bf00      	nop
 80093bc:	371c      	adds	r7, #28
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr
	...

080093c8 <hsv_to_rgb>:
	*s = max==0?0:(uint16_t)(100*delta/max);
	*v = (uint16_t)(100*max);
}
// h: [0, 359] s: [0, 100] v: [0, 100]
void hsv_to_rgb(uint16_t h, uint16_t s, uint16_t v, uint8_t *r, uint8_t *g, uint8_t *b)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b091      	sub	sp, #68	; 0x44
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	607b      	str	r3, [r7, #4]
 80093d0:	4603      	mov	r3, r0
 80093d2:	81fb      	strh	r3, [r7, #14]
 80093d4:	460b      	mov	r3, r1
 80093d6:	81bb      	strh	r3, [r7, #12]
 80093d8:	4613      	mov	r3, r2
 80093da:	817b      	strh	r3, [r7, #10]
	if(h<0||h>359||s<0||s>100||v<0||v>100){
 80093dc:	89fb      	ldrh	r3, [r7, #14]
 80093de:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80093e2:	d205      	bcs.n	80093f0 <hsv_to_rgb+0x28>
 80093e4:	89bb      	ldrh	r3, [r7, #12]
 80093e6:	2b64      	cmp	r3, #100	; 0x64
 80093e8:	d802      	bhi.n	80093f0 <hsv_to_rgb+0x28>
 80093ea:	897b      	ldrh	r3, [r7, #10]
 80093ec:	2b64      	cmp	r3, #100	; 0x64
 80093ee:	d90b      	bls.n	8009408 <hsv_to_rgb+0x40>
		*r = *g = *b = 0;
 80093f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093f2:	2200      	movs	r2, #0
 80093f4:	701a      	strb	r2, [r3, #0]
 80093f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093f8:	781a      	ldrb	r2, [r3, #0]
 80093fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093fc:	701a      	strb	r2, [r3, #0]
 80093fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009400:	781a      	ldrb	r2, [r3, #0]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	701a      	strb	r2, [r3, #0]
		return;
 8009406:	e0f7      	b.n	80095f8 <hsv_to_rgb+0x230>
	}
    float C = 0,X = 0,Y = 0,Z = 0,R = 0,G = 0,B = 0;
 8009408:	f04f 0300 	mov.w	r3, #0
 800940c:	633b      	str	r3, [r7, #48]	; 0x30
 800940e:	f04f 0300 	mov.w	r3, #0
 8009412:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	62bb      	str	r3, [r7, #40]	; 0x28
 800941a:	f04f 0300 	mov.w	r3, #0
 800941e:	627b      	str	r3, [r7, #36]	; 0x24
 8009420:	f04f 0300 	mov.w	r3, #0
 8009424:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009426:	f04f 0300 	mov.w	r3, #0
 800942a:	63bb      	str	r3, [r7, #56]	; 0x38
 800942c:	f04f 0300 	mov.w	r3, #0
 8009430:	637b      	str	r3, [r7, #52]	; 0x34
    uint8_t i=0;
 8009432:	2300      	movs	r3, #0
 8009434:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    float H =(float)(h),S=(float)(s)/100.0,V=(float)(v)/100.0;
 8009438:	89fb      	ldrh	r3, [r7, #14]
 800943a:	ee07 3a90 	vmov	s15, r3
 800943e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009442:	edc7 7a07 	vstr	s15, [r7, #28]
 8009446:	89bb      	ldrh	r3, [r7, #12]
 8009448:	ee07 3a90 	vmov	s15, r3
 800944c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009450:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8009604 <hsv_to_rgb+0x23c>
 8009454:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009458:	edc7 7a06 	vstr	s15, [r7, #24]
 800945c:	897b      	ldrh	r3, [r7, #10]
 800945e:	ee07 3a90 	vmov	s15, r3
 8009462:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009466:	eddf 6a67 	vldr	s13, [pc, #412]	; 8009604 <hsv_to_rgb+0x23c>
 800946a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800946e:	edc7 7a05 	vstr	s15, [r7, #20]
    if(S == 0)
 8009472:	edd7 7a06 	vldr	s15, [r7, #24]
 8009476:	eef5 7a40 	vcmp.f32	s15, #0.0
 800947a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800947e:	d106      	bne.n	800948e <hsv_to_rgb+0xc6>
        R = G = B = V;
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	637b      	str	r3, [r7, #52]	; 0x34
 8009484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009486:	63bb      	str	r3, [r7, #56]	; 0x38
 8009488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800948a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800948c:	e08a      	b.n	80095a4 <hsv_to_rgb+0x1dc>
    else
    {
        H = H/60;
 800948e:	ed97 7a07 	vldr	s14, [r7, #28]
 8009492:	eddf 6a5d 	vldr	s13, [pc, #372]	; 8009608 <hsv_to_rgb+0x240>
 8009496:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800949a:	edc7 7a07 	vstr	s15, [r7, #28]
        i = (int)H;
 800949e:	edd7 7a07 	vldr	s15, [r7, #28]
 80094a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80094a6:	edc7 7a00 	vstr	s15, [r7]
 80094aa:	783b      	ldrb	r3, [r7, #0]
 80094ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        C = H - i;
 80094b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80094b4:	ee07 3a90 	vmov	s15, r3
 80094b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094bc:	ed97 7a07 	vldr	s14, [r7, #28]
 80094c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094c4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        X = V * (1 - S);
 80094c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80094cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80094d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80094d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094dc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        Y = V * (1 - S*C);
 80094e0:	ed97 7a06 	vldr	s14, [r7, #24]
 80094e4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80094e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80094f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094f4:	ed97 7a05 	vldr	s14, [r7, #20]
 80094f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094fc:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        Z = V * (1 - S*(1-C));
 8009500:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009504:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009508:	ee37 7a67 	vsub.f32	s14, s14, s15
 800950c:	edd7 7a06 	vldr	s15, [r7, #24]
 8009510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009514:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009518:	ee77 7a67 	vsub.f32	s15, s14, s15
 800951c:	ed97 7a05 	vldr	s14, [r7, #20]
 8009520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009524:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        switch(i){
 8009528:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800952c:	2b05      	cmp	r3, #5
 800952e:	d839      	bhi.n	80095a4 <hsv_to_rgb+0x1dc>
 8009530:	a201      	add	r2, pc, #4	; (adr r2, 8009538 <hsv_to_rgb+0x170>)
 8009532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009536:	bf00      	nop
 8009538:	08009551 	.word	0x08009551
 800953c:	0800955f 	.word	0x0800955f
 8009540:	0800956d 	.word	0x0800956d
 8009544:	0800957b 	.word	0x0800957b
 8009548:	08009589 	.word	0x08009589
 800954c:	08009597 	.word	0x08009597
            case 0 : R = V; G = Z; B = X; break;
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009556:	63bb      	str	r3, [r7, #56]	; 0x38
 8009558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800955a:	637b      	str	r3, [r7, #52]	; 0x34
 800955c:	e022      	b.n	80095a4 <hsv_to_rgb+0x1dc>
            case 1 : R = Y; G = V; B = X; break;
 800955e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009560:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	63bb      	str	r3, [r7, #56]	; 0x38
 8009566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009568:	637b      	str	r3, [r7, #52]	; 0x34
 800956a:	e01b      	b.n	80095a4 <hsv_to_rgb+0x1dc>
            case 2 : R = X; G = V; B = Z; break;
 800956c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800956e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	63bb      	str	r3, [r7, #56]	; 0x38
 8009574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009576:	637b      	str	r3, [r7, #52]	; 0x34
 8009578:	e014      	b.n	80095a4 <hsv_to_rgb+0x1dc>
            case 3 : R = X; G = Y; B = V; break;
 800957a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800957c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800957e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009580:	63bb      	str	r3, [r7, #56]	; 0x38
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	637b      	str	r3, [r7, #52]	; 0x34
 8009586:	e00d      	b.n	80095a4 <hsv_to_rgb+0x1dc>
            case 4 : R = Z; G = X; B = V; break;
 8009588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800958a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800958c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800958e:	63bb      	str	r3, [r7, #56]	; 0x38
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	637b      	str	r3, [r7, #52]	; 0x34
 8009594:	e006      	b.n	80095a4 <hsv_to_rgb+0x1dc>
            case 5 : R = V; G = X; B = Y; break;
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	63fb      	str	r3, [r7, #60]	; 0x3c
 800959a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800959c:	63bb      	str	r3, [r7, #56]	; 0x38
 800959e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a0:	637b      	str	r3, [r7, #52]	; 0x34
 80095a2:	bf00      	nop
        }
    }
    *r = (uint8_t)(R*255);
 80095a4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80095a8:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800960c <hsv_to_rgb+0x244>
 80095ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80095b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095b4:	edc7 7a00 	vstr	s15, [r7]
 80095b8:	783b      	ldrb	r3, [r7, #0]
 80095ba:	b2da      	uxtb	r2, r3
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	701a      	strb	r2, [r3, #0]
    *g = (uint8_t)(G*255);
 80095c0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80095c4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800960c <hsv_to_rgb+0x244>
 80095c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80095cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095d0:	edc7 7a00 	vstr	s15, [r7]
 80095d4:	783b      	ldrb	r3, [r7, #0]
 80095d6:	b2da      	uxtb	r2, r3
 80095d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095da:	701a      	strb	r2, [r3, #0]
    *b = (uint8_t)(B*255);
 80095dc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80095e0:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800960c <hsv_to_rgb+0x244>
 80095e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80095e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095ec:	edc7 7a00 	vstr	s15, [r7]
 80095f0:	783b      	ldrb	r3, [r7, #0]
 80095f2:	b2da      	uxtb	r2, r3
 80095f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095f6:	701a      	strb	r2, [r3, #0]
}
 80095f8:	3744      	adds	r7, #68	; 0x44
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr
 8009602:	bf00      	nop
 8009604:	42c80000 	.word	0x42c80000
 8009608:	42700000 	.word	0x42700000
 800960c:	437f0000 	.word	0x437f0000

08009610 <swap_u8>:
void swap_u8(uint8_t *a, uint8_t *b){
 8009610:	b480      	push	{r7}
 8009612:	b085      	sub	sp, #20
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
	uint8_t temp = *a;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	73fb      	strb	r3, [r7, #15]
	*a = *b;
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	781a      	ldrb	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	701a      	strb	r2, [r3, #0]
	*b = temp;
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	7bfa      	ldrb	r2, [r7, #15]
 800962c:	701a      	strb	r2, [r3, #0]
}
 800962e:	bf00      	nop
 8009630:	3714      	adds	r7, #20
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr

0800963a <LED_BreatheOnePixel>:
#include "animation.h"
const uint8_t gradientR[360] = {255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,250,246,242,237,233,229,225,221,216,212,208,203,199,195,191,187,182,178,174,169,165,161,157,153,148,144,140,135,131,127,123,119,114,110,106,101,97,93,89,85,80,76,72,67,63,59,55,51,46,42,38,33,29,25,21,17,12,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,8,12,16,21,25,29,33,38,42,46,50,55,59,63,68,72,76,80,85,89,93,97,102,106,110,114,119,123,127,131,135,140,144,148,152,157,161,165,169,174,178,182,186,191,195,199,204,208,212,216,221,225,229,233,238,242,246,250,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255};
const uint8_t gradientG[360] = {0,4,8,12,16,21,25,29,33,38,42,46,50,55,59,63,67,72,76,80,85,89,93,97,101,106,110,114,119,123,127,131,136,140,144,148,153,157,161,165,170,174,178,182,187,191,195,199,204,208,212,216,221,225,229,233,238,242,246,250,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,250,246,242,238,233,229,225,220,216,212,208,203,199,195,191,187,182,178,174,170,165,161,157,152,148,144,140,135,131,127,123,119,114,110,106,102,97,93,89,84,80,76,72,67,63,59,55,51,46,42,38,34,29,25,21,16,12,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
const uint8_t gradientB[360] = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,8,12,16,21,25,29,34,38,42,46,51,55,59,63,67,72,76,80,84,89,93,97,102,106,110,114,119,123,127,131,135,140,144,148,152,157,161,165,170,174,178,182,187,191,195,199,203,208,212,216,220,225,229,233,238,242,246,250,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,250,246,242,238,233,229,225,221,216,212,208,204,199,195,191,186,182,178,174,169,165,161,157,152,148,144,140,135,131,127,123,119,114,110,106,102,97,93,89,85,80,76,72,68,63,59,55,50,46,42,38,33,29,25,21,16,12,8,4};

void LED_BreatheOnePixel(uint8_t x, uint8_t y, uint8_t z, uint16_t hue, uint16_t sat, uint16_t times){
 800963a:	b5b0      	push	{r4, r5, r7, lr}
 800963c:	b086      	sub	sp, #24
 800963e:	af02      	add	r7, sp, #8
 8009640:	4604      	mov	r4, r0
 8009642:	4608      	mov	r0, r1
 8009644:	4611      	mov	r1, r2
 8009646:	461a      	mov	r2, r3
 8009648:	4623      	mov	r3, r4
 800964a:	71fb      	strb	r3, [r7, #7]
 800964c:	4603      	mov	r3, r0
 800964e:	71bb      	strb	r3, [r7, #6]
 8009650:	460b      	mov	r3, r1
 8009652:	717b      	strb	r3, [r7, #5]
 8009654:	4613      	mov	r3, r2
 8009656:	807b      	strh	r3, [r7, #2]
	uint8_t r, g, b;
	for(;times>0;times--){
 8009658:	e06d      	b.n	8009736 <LED_BreatheOnePixel+0xfc>
		for(uint8_t i = 1; i<=10; i++){
 800965a:	2301      	movs	r3, #1
 800965c:	73fb      	strb	r3, [r7, #15]
 800965e:	e027      	b.n	80096b0 <LED_BreatheOnePixel+0x76>
			hsv_to_rgb(hue, sat, i*10, &r, &g, &b);
 8009660:	7bfb      	ldrb	r3, [r7, #15]
 8009662:	b29b      	uxth	r3, r3
 8009664:	461a      	mov	r2, r3
 8009666:	0092      	lsls	r2, r2, #2
 8009668:	4413      	add	r3, r2
 800966a:	005b      	lsls	r3, r3, #1
 800966c:	b29a      	uxth	r2, r3
 800966e:	f107 040d 	add.w	r4, r7, #13
 8009672:	8c39      	ldrh	r1, [r7, #32]
 8009674:	8878      	ldrh	r0, [r7, #2]
 8009676:	f107 030b 	add.w	r3, r7, #11
 800967a:	9301      	str	r3, [sp, #4]
 800967c:	f107 030c 	add.w	r3, r7, #12
 8009680:	9300      	str	r3, [sp, #0]
 8009682:	4623      	mov	r3, r4
 8009684:	f7ff fea0 	bl	80093c8 <hsv_to_rgb>
			LED_SetColor(x,y,z,r,g,b);
 8009688:	7b7d      	ldrb	r5, [r7, #13]
 800968a:	7b3b      	ldrb	r3, [r7, #12]
 800968c:	7afa      	ldrb	r2, [r7, #11]
 800968e:	797c      	ldrb	r4, [r7, #5]
 8009690:	79b9      	ldrb	r1, [r7, #6]
 8009692:	79f8      	ldrb	r0, [r7, #7]
 8009694:	9201      	str	r2, [sp, #4]
 8009696:	9300      	str	r3, [sp, #0]
 8009698:	462b      	mov	r3, r5
 800969a:	4622      	mov	r2, r4
 800969c:	f001 fac0 	bl	800ac20 <LED_SetColor>
			LED_Update();
 80096a0:	f001 f9b8 	bl	800aa14 <LED_Update>
			HAL_Delay(60);
 80096a4:	203c      	movs	r0, #60	; 0x3c
 80096a6:	f7fa fc69 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 1; i<=10; i++){
 80096aa:	7bfb      	ldrb	r3, [r7, #15]
 80096ac:	3301      	adds	r3, #1
 80096ae:	73fb      	strb	r3, [r7, #15]
 80096b0:	7bfb      	ldrb	r3, [r7, #15]
 80096b2:	2b0a      	cmp	r3, #10
 80096b4:	d9d4      	bls.n	8009660 <LED_BreatheOnePixel+0x26>
		}
		for(uint8_t i = 10; i>=1; i--){
 80096b6:	230a      	movs	r3, #10
 80096b8:	73bb      	strb	r3, [r7, #14]
 80096ba:	e027      	b.n	800970c <LED_BreatheOnePixel+0xd2>
			hsv_to_rgb(hue, sat, i*10, &r, &g, &b);
 80096bc:	7bbb      	ldrb	r3, [r7, #14]
 80096be:	b29b      	uxth	r3, r3
 80096c0:	461a      	mov	r2, r3
 80096c2:	0092      	lsls	r2, r2, #2
 80096c4:	4413      	add	r3, r2
 80096c6:	005b      	lsls	r3, r3, #1
 80096c8:	b29a      	uxth	r2, r3
 80096ca:	f107 040d 	add.w	r4, r7, #13
 80096ce:	8c39      	ldrh	r1, [r7, #32]
 80096d0:	8878      	ldrh	r0, [r7, #2]
 80096d2:	f107 030b 	add.w	r3, r7, #11
 80096d6:	9301      	str	r3, [sp, #4]
 80096d8:	f107 030c 	add.w	r3, r7, #12
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	4623      	mov	r3, r4
 80096e0:	f7ff fe72 	bl	80093c8 <hsv_to_rgb>
			LED_SetColor(x,y,z,r,g,b);
 80096e4:	7b7d      	ldrb	r5, [r7, #13]
 80096e6:	7b3b      	ldrb	r3, [r7, #12]
 80096e8:	7afa      	ldrb	r2, [r7, #11]
 80096ea:	797c      	ldrb	r4, [r7, #5]
 80096ec:	79b9      	ldrb	r1, [r7, #6]
 80096ee:	79f8      	ldrb	r0, [r7, #7]
 80096f0:	9201      	str	r2, [sp, #4]
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	462b      	mov	r3, r5
 80096f6:	4622      	mov	r2, r4
 80096f8:	f001 fa92 	bl	800ac20 <LED_SetColor>
			LED_Update();
 80096fc:	f001 f98a 	bl	800aa14 <LED_Update>
			HAL_Delay(60);
 8009700:	203c      	movs	r0, #60	; 0x3c
 8009702:	f7fa fc3b 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 10; i>=1; i--){
 8009706:	7bbb      	ldrb	r3, [r7, #14]
 8009708:	3b01      	subs	r3, #1
 800970a:	73bb      	strb	r3, [r7, #14]
 800970c:	7bbb      	ldrb	r3, [r7, #14]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d1d4      	bne.n	80096bc <LED_BreatheOnePixel+0x82>
		}
		LED_SetColor(x,y,z,0,0,0);
 8009712:	797a      	ldrb	r2, [r7, #5]
 8009714:	79b9      	ldrb	r1, [r7, #6]
 8009716:	79f8      	ldrb	r0, [r7, #7]
 8009718:	2300      	movs	r3, #0
 800971a:	9301      	str	r3, [sp, #4]
 800971c:	2300      	movs	r3, #0
 800971e:	9300      	str	r3, [sp, #0]
 8009720:	2300      	movs	r3, #0
 8009722:	f001 fa7d 	bl	800ac20 <LED_SetColor>
		LED_Update();
 8009726:	f001 f975 	bl	800aa14 <LED_Update>
		HAL_Delay(120);
 800972a:	2078      	movs	r0, #120	; 0x78
 800972c:	f7fa fc26 	bl	8003f7c <HAL_Delay>
	for(;times>0;times--){
 8009730:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009732:	3b01      	subs	r3, #1
 8009734:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009736:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009738:	2b00      	cmp	r3, #0
 800973a:	d18e      	bne.n	800965a <LED_BreatheOnePixel+0x20>
	}
//	LED_ResetAll();
	LED_SetColor(x,y,z,0,0,0);
 800973c:	797a      	ldrb	r2, [r7, #5]
 800973e:	79b9      	ldrb	r1, [r7, #6]
 8009740:	79f8      	ldrb	r0, [r7, #7]
 8009742:	2300      	movs	r3, #0
 8009744:	9301      	str	r3, [sp, #4]
 8009746:	2300      	movs	r3, #0
 8009748:	9300      	str	r3, [sp, #0]
 800974a:	2300      	movs	r3, #0
 800974c:	f001 fa68 	bl	800ac20 <LED_SetColor>
	LED_Update();
 8009750:	f001 f960 	bl	800aa14 <LED_Update>
}
 8009754:	bf00      	nop
 8009756:	3710      	adds	r7, #16
 8009758:	46bd      	mov	sp, r7
 800975a:	bdb0      	pop	{r4, r5, r7, pc}

0800975c <LED_BreatheBatch>:
void LED_BreatheBatch(uint8_t x1, uint8_t y1, uint8_t z1, uint8_t x2, uint8_t y2, uint8_t z2, uint16_t hue, uint16_t sat, uint16_t times){
 800975c:	b5b0      	push	{r4, r5, r7, lr}
 800975e:	b088      	sub	sp, #32
 8009760:	af02      	add	r7, sp, #8
 8009762:	4604      	mov	r4, r0
 8009764:	4608      	mov	r0, r1
 8009766:	4611      	mov	r1, r2
 8009768:	461a      	mov	r2, r3
 800976a:	4623      	mov	r3, r4
 800976c:	71fb      	strb	r3, [r7, #7]
 800976e:	4603      	mov	r3, r0
 8009770:	71bb      	strb	r3, [r7, #6]
 8009772:	460b      	mov	r3, r1
 8009774:	717b      	strb	r3, [r7, #5]
 8009776:	4613      	mov	r3, r2
 8009778:	713b      	strb	r3, [r7, #4]
	if(x1>x2) swap_u8(&x1, &x2);
 800977a:	79fa      	ldrb	r2, [r7, #7]
 800977c:	793b      	ldrb	r3, [r7, #4]
 800977e:	429a      	cmp	r2, r3
 8009780:	d905      	bls.n	800978e <LED_BreatheBatch+0x32>
 8009782:	1d3a      	adds	r2, r7, #4
 8009784:	1dfb      	adds	r3, r7, #7
 8009786:	4611      	mov	r1, r2
 8009788:	4618      	mov	r0, r3
 800978a:	f7ff ff41 	bl	8009610 <swap_u8>
	if(y1>y2) swap_u8(&y1, &y2);
 800978e:	79ba      	ldrb	r2, [r7, #6]
 8009790:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009794:	429a      	cmp	r2, r3
 8009796:	d905      	bls.n	80097a4 <LED_BreatheBatch+0x48>
 8009798:	1dbb      	adds	r3, r7, #6
 800979a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800979e:	4618      	mov	r0, r3
 80097a0:	f7ff ff36 	bl	8009610 <swap_u8>
	if(z1>z2) swap_u8(&z1, &z2);
 80097a4:	797a      	ldrb	r2, [r7, #5]
 80097a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80097aa:	429a      	cmp	r2, r3
 80097ac:	f240 80ae 	bls.w	800990c <LED_BreatheBatch+0x1b0>
 80097b0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80097b4:	1d7b      	adds	r3, r7, #5
 80097b6:	4611      	mov	r1, r2
 80097b8:	4618      	mov	r0, r3
 80097ba:	f7ff ff29 	bl	8009610 <swap_u8>
	uint8_t r, g, b;
	for(;times>0;times--){
 80097be:	e0a5      	b.n	800990c <LED_BreatheBatch+0x1b0>
		for(uint8_t i = 1; i<=10; i++){
 80097c0:	2301      	movs	r3, #1
 80097c2:	75fb      	strb	r3, [r7, #23]
 80097c4:	e047      	b.n	8009856 <LED_BreatheBatch+0xfa>
			hsv_to_rgb(hue, sat, i*10, &r, &g, &b);
 80097c6:	7dfb      	ldrb	r3, [r7, #23]
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	461a      	mov	r2, r3
 80097cc:	0092      	lsls	r2, r2, #2
 80097ce:	4413      	add	r3, r2
 80097d0:	005b      	lsls	r3, r3, #1
 80097d2:	b29a      	uxth	r2, r3
 80097d4:	f107 040f 	add.w	r4, r7, #15
 80097d8:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 80097da:	8e38      	ldrh	r0, [r7, #48]	; 0x30
 80097dc:	f107 030d 	add.w	r3, r7, #13
 80097e0:	9301      	str	r3, [sp, #4]
 80097e2:	f107 030e 	add.w	r3, r7, #14
 80097e6:	9300      	str	r3, [sp, #0]
 80097e8:	4623      	mov	r3, r4
 80097ea:	f7ff fded 	bl	80093c8 <hsv_to_rgb>
			for(uint8_t x = x1;x<=x2;x++){
 80097ee:	79fb      	ldrb	r3, [r7, #7]
 80097f0:	75bb      	strb	r3, [r7, #22]
 80097f2:	e024      	b.n	800983e <LED_BreatheBatch+0xe2>
				for(uint8_t y = y1;y<=y2;y++){
 80097f4:	79bb      	ldrb	r3, [r7, #6]
 80097f6:	757b      	strb	r3, [r7, #21]
 80097f8:	e019      	b.n	800982e <LED_BreatheBatch+0xd2>
					for(uint8_t z = z1;z<=z2;z++) LED_SetColor(x,y,z,r,g,b);
 80097fa:	797b      	ldrb	r3, [r7, #5]
 80097fc:	753b      	strb	r3, [r7, #20]
 80097fe:	e00e      	b.n	800981e <LED_BreatheBatch+0xc2>
 8009800:	7bfd      	ldrb	r5, [r7, #15]
 8009802:	7bbb      	ldrb	r3, [r7, #14]
 8009804:	7b7a      	ldrb	r2, [r7, #13]
 8009806:	7d3c      	ldrb	r4, [r7, #20]
 8009808:	7d79      	ldrb	r1, [r7, #21]
 800980a:	7db8      	ldrb	r0, [r7, #22]
 800980c:	9201      	str	r2, [sp, #4]
 800980e:	9300      	str	r3, [sp, #0]
 8009810:	462b      	mov	r3, r5
 8009812:	4622      	mov	r2, r4
 8009814:	f001 fa04 	bl	800ac20 <LED_SetColor>
 8009818:	7d3b      	ldrb	r3, [r7, #20]
 800981a:	3301      	adds	r3, #1
 800981c:	753b      	strb	r3, [r7, #20]
 800981e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009822:	7d3a      	ldrb	r2, [r7, #20]
 8009824:	429a      	cmp	r2, r3
 8009826:	d9eb      	bls.n	8009800 <LED_BreatheBatch+0xa4>
				for(uint8_t y = y1;y<=y2;y++){
 8009828:	7d7b      	ldrb	r3, [r7, #21]
 800982a:	3301      	adds	r3, #1
 800982c:	757b      	strb	r3, [r7, #21]
 800982e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009832:	7d7a      	ldrb	r2, [r7, #21]
 8009834:	429a      	cmp	r2, r3
 8009836:	d9e0      	bls.n	80097fa <LED_BreatheBatch+0x9e>
			for(uint8_t x = x1;x<=x2;x++){
 8009838:	7dbb      	ldrb	r3, [r7, #22]
 800983a:	3301      	adds	r3, #1
 800983c:	75bb      	strb	r3, [r7, #22]
 800983e:	793b      	ldrb	r3, [r7, #4]
 8009840:	7dba      	ldrb	r2, [r7, #22]
 8009842:	429a      	cmp	r2, r3
 8009844:	d9d6      	bls.n	80097f4 <LED_BreatheBatch+0x98>
				}
			}
			LED_Update();
 8009846:	f001 f8e5 	bl	800aa14 <LED_Update>
			HAL_Delay(60);
 800984a:	203c      	movs	r0, #60	; 0x3c
 800984c:	f7fa fb96 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 1; i<=10; i++){
 8009850:	7dfb      	ldrb	r3, [r7, #23]
 8009852:	3301      	adds	r3, #1
 8009854:	75fb      	strb	r3, [r7, #23]
 8009856:	7dfb      	ldrb	r3, [r7, #23]
 8009858:	2b0a      	cmp	r3, #10
 800985a:	d9b4      	bls.n	80097c6 <LED_BreatheBatch+0x6a>
		}
		for(uint8_t i = 10; i>=1; i--){
 800985c:	230a      	movs	r3, #10
 800985e:	74fb      	strb	r3, [r7, #19]
 8009860:	e047      	b.n	80098f2 <LED_BreatheBatch+0x196>
			hsv_to_rgb(hue, sat, i*10, &r, &g, &b);
 8009862:	7cfb      	ldrb	r3, [r7, #19]
 8009864:	b29b      	uxth	r3, r3
 8009866:	461a      	mov	r2, r3
 8009868:	0092      	lsls	r2, r2, #2
 800986a:	4413      	add	r3, r2
 800986c:	005b      	lsls	r3, r3, #1
 800986e:	b29a      	uxth	r2, r3
 8009870:	f107 040f 	add.w	r4, r7, #15
 8009874:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8009876:	8e38      	ldrh	r0, [r7, #48]	; 0x30
 8009878:	f107 030d 	add.w	r3, r7, #13
 800987c:	9301      	str	r3, [sp, #4]
 800987e:	f107 030e 	add.w	r3, r7, #14
 8009882:	9300      	str	r3, [sp, #0]
 8009884:	4623      	mov	r3, r4
 8009886:	f7ff fd9f 	bl	80093c8 <hsv_to_rgb>
			for(uint8_t x = x1;x<=x2;x++){
 800988a:	79fb      	ldrb	r3, [r7, #7]
 800988c:	74bb      	strb	r3, [r7, #18]
 800988e:	e024      	b.n	80098da <LED_BreatheBatch+0x17e>
				for(uint8_t y = y1;y<=y2;y++){
 8009890:	79bb      	ldrb	r3, [r7, #6]
 8009892:	747b      	strb	r3, [r7, #17]
 8009894:	e019      	b.n	80098ca <LED_BreatheBatch+0x16e>
					for(uint8_t z = z1;z<=z2;z++) LED_SetColor(x,y,z,r,g,b);
 8009896:	797b      	ldrb	r3, [r7, #5]
 8009898:	743b      	strb	r3, [r7, #16]
 800989a:	e00e      	b.n	80098ba <LED_BreatheBatch+0x15e>
 800989c:	7bfd      	ldrb	r5, [r7, #15]
 800989e:	7bbb      	ldrb	r3, [r7, #14]
 80098a0:	7b7a      	ldrb	r2, [r7, #13]
 80098a2:	7c3c      	ldrb	r4, [r7, #16]
 80098a4:	7c79      	ldrb	r1, [r7, #17]
 80098a6:	7cb8      	ldrb	r0, [r7, #18]
 80098a8:	9201      	str	r2, [sp, #4]
 80098aa:	9300      	str	r3, [sp, #0]
 80098ac:	462b      	mov	r3, r5
 80098ae:	4622      	mov	r2, r4
 80098b0:	f001 f9b6 	bl	800ac20 <LED_SetColor>
 80098b4:	7c3b      	ldrb	r3, [r7, #16]
 80098b6:	3301      	adds	r3, #1
 80098b8:	743b      	strb	r3, [r7, #16]
 80098ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80098be:	7c3a      	ldrb	r2, [r7, #16]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d9eb      	bls.n	800989c <LED_BreatheBatch+0x140>
				for(uint8_t y = y1;y<=y2;y++){
 80098c4:	7c7b      	ldrb	r3, [r7, #17]
 80098c6:	3301      	adds	r3, #1
 80098c8:	747b      	strb	r3, [r7, #17]
 80098ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098ce:	7c7a      	ldrb	r2, [r7, #17]
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d9e0      	bls.n	8009896 <LED_BreatheBatch+0x13a>
			for(uint8_t x = x1;x<=x2;x++){
 80098d4:	7cbb      	ldrb	r3, [r7, #18]
 80098d6:	3301      	adds	r3, #1
 80098d8:	74bb      	strb	r3, [r7, #18]
 80098da:	793b      	ldrb	r3, [r7, #4]
 80098dc:	7cba      	ldrb	r2, [r7, #18]
 80098de:	429a      	cmp	r2, r3
 80098e0:	d9d6      	bls.n	8009890 <LED_BreatheBatch+0x134>
				}
			}
			LED_Update();
 80098e2:	f001 f897 	bl	800aa14 <LED_Update>
			HAL_Delay(60);
 80098e6:	203c      	movs	r0, #60	; 0x3c
 80098e8:	f7fa fb48 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 10; i>=1; i--){
 80098ec:	7cfb      	ldrb	r3, [r7, #19]
 80098ee:	3b01      	subs	r3, #1
 80098f0:	74fb      	strb	r3, [r7, #19]
 80098f2:	7cfb      	ldrb	r3, [r7, #19]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d1b4      	bne.n	8009862 <LED_BreatheBatch+0x106>
		}
		LED_ResetAll();
 80098f8:	f001 fc62 	bl	800b1c0 <LED_ResetAll>
		LED_Update();
 80098fc:	f001 f88a 	bl	800aa14 <LED_Update>
		HAL_Delay(120);
 8009900:	2078      	movs	r0, #120	; 0x78
 8009902:	f7fa fb3b 	bl	8003f7c <HAL_Delay>
	for(;times>0;times--){
 8009906:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009908:	3b01      	subs	r3, #1
 800990a:	873b      	strh	r3, [r7, #56]	; 0x38
 800990c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800990e:	2b00      	cmp	r3, #0
 8009910:	f47f af56 	bne.w	80097c0 <LED_BreatheBatch+0x64>
	}
	LED_ResetAll();
 8009914:	f001 fc54 	bl	800b1c0 <LED_ResetAll>
	LED_Update();
 8009918:	f001 f87c 	bl	800aa14 <LED_Update>
}
 800991c:	bf00      	nop
 800991e:	3718      	adds	r7, #24
 8009920:	46bd      	mov	sp, r7
 8009922:	bdb0      	pop	{r4, r5, r7, pc}

08009924 <LED_GradientOnePixel>:
void LED_GradientOnePixel(uint8_t x, uint8_t y, uint8_t z){
 8009924:	b5b0      	push	{r4, r5, r7, lr}
 8009926:	b086      	sub	sp, #24
 8009928:	af02      	add	r7, sp, #8
 800992a:	4603      	mov	r3, r0
 800992c:	71fb      	strb	r3, [r7, #7]
 800992e:	460b      	mov	r3, r1
 8009930:	71bb      	strb	r3, [r7, #6]
 8009932:	4613      	mov	r3, r2
 8009934:	717b      	strb	r3, [r7, #5]
//	uint8_t r, g, b;
	for(uint16_t i = 0; i<=359; i++){
 8009936:	2300      	movs	r3, #0
 8009938:	81fb      	strh	r3, [r7, #14]
 800993a:	e019      	b.n	8009970 <LED_GradientOnePixel+0x4c>
//		hsv_to_rgb(i, 100, 100, &r, &g, &b);
		LED_SetColor(x,y,z,gradientR[i],gradientG[i],gradientB[i]);
 800993c:	89fb      	ldrh	r3, [r7, #14]
 800993e:	4a16      	ldr	r2, [pc, #88]	; (8009998 <LED_GradientOnePixel+0x74>)
 8009940:	5cd5      	ldrb	r5, [r2, r3]
 8009942:	89fb      	ldrh	r3, [r7, #14]
 8009944:	4a15      	ldr	r2, [pc, #84]	; (800999c <LED_GradientOnePixel+0x78>)
 8009946:	5cd3      	ldrb	r3, [r2, r3]
 8009948:	89fa      	ldrh	r2, [r7, #14]
 800994a:	4915      	ldr	r1, [pc, #84]	; (80099a0 <LED_GradientOnePixel+0x7c>)
 800994c:	5c8a      	ldrb	r2, [r1, r2]
 800994e:	797c      	ldrb	r4, [r7, #5]
 8009950:	79b9      	ldrb	r1, [r7, #6]
 8009952:	79f8      	ldrb	r0, [r7, #7]
 8009954:	9201      	str	r2, [sp, #4]
 8009956:	9300      	str	r3, [sp, #0]
 8009958:	462b      	mov	r3, r5
 800995a:	4622      	mov	r2, r4
 800995c:	f001 f960 	bl	800ac20 <LED_SetColor>
		LED_Update();
 8009960:	f001 f858 	bl	800aa14 <LED_Update>
		HAL_Delay(15);
 8009964:	200f      	movs	r0, #15
 8009966:	f7fa fb09 	bl	8003f7c <HAL_Delay>
	for(uint16_t i = 0; i<=359; i++){
 800996a:	89fb      	ldrh	r3, [r7, #14]
 800996c:	3301      	adds	r3, #1
 800996e:	81fb      	strh	r3, [r7, #14]
 8009970:	89fb      	ldrh	r3, [r7, #14]
 8009972:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8009976:	d3e1      	bcc.n	800993c <LED_GradientOnePixel+0x18>
	}
	LED_SetColor(x,y,z,0,0,0);
 8009978:	797a      	ldrb	r2, [r7, #5]
 800997a:	79b9      	ldrb	r1, [r7, #6]
 800997c:	79f8      	ldrb	r0, [r7, #7]
 800997e:	2300      	movs	r3, #0
 8009980:	9301      	str	r3, [sp, #4]
 8009982:	2300      	movs	r3, #0
 8009984:	9300      	str	r3, [sp, #0]
 8009986:	2300      	movs	r3, #0
 8009988:	f001 f94a 	bl	800ac20 <LED_SetColor>
	LED_Update();
 800998c:	f001 f842 	bl	800aa14 <LED_Update>
}
 8009990:	bf00      	nop
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bdb0      	pop	{r4, r5, r7, pc}
 8009998:	0800d7dc 	.word	0x0800d7dc
 800999c:	0800d944 	.word	0x0800d944
 80099a0:	0800daac 	.word	0x0800daac

080099a4 <LED_GradientBatch>:
void LED_GradientBatch(uint8_t x1, uint8_t y1, uint8_t z1, uint8_t x2, uint8_t y2, uint8_t z2){
 80099a4:	b5b0      	push	{r4, r5, r7, lr}
 80099a6:	b086      	sub	sp, #24
 80099a8:	af02      	add	r7, sp, #8
 80099aa:	4604      	mov	r4, r0
 80099ac:	4608      	mov	r0, r1
 80099ae:	4611      	mov	r1, r2
 80099b0:	461a      	mov	r2, r3
 80099b2:	4623      	mov	r3, r4
 80099b4:	71fb      	strb	r3, [r7, #7]
 80099b6:	4603      	mov	r3, r0
 80099b8:	71bb      	strb	r3, [r7, #6]
 80099ba:	460b      	mov	r3, r1
 80099bc:	717b      	strb	r3, [r7, #5]
 80099be:	4613      	mov	r3, r2
 80099c0:	713b      	strb	r3, [r7, #4]
	if(x1>x2) swap_u8(&x1, &x2);
 80099c2:	79fa      	ldrb	r2, [r7, #7]
 80099c4:	793b      	ldrb	r3, [r7, #4]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d905      	bls.n	80099d6 <LED_GradientBatch+0x32>
 80099ca:	1d3a      	adds	r2, r7, #4
 80099cc:	1dfb      	adds	r3, r7, #7
 80099ce:	4611      	mov	r1, r2
 80099d0:	4618      	mov	r0, r3
 80099d2:	f7ff fe1d 	bl	8009610 <swap_u8>
	if(y1>y2) swap_u8(&y1, &y2);
 80099d6:	79ba      	ldrb	r2, [r7, #6]
 80099d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80099dc:	429a      	cmp	r2, r3
 80099de:	d905      	bls.n	80099ec <LED_GradientBatch+0x48>
 80099e0:	1dbb      	adds	r3, r7, #6
 80099e2:	f107 0120 	add.w	r1, r7, #32
 80099e6:	4618      	mov	r0, r3
 80099e8:	f7ff fe12 	bl	8009610 <swap_u8>
	if(z1>z2) swap_u8(&z1, &z2);
 80099ec:	797a      	ldrb	r2, [r7, #5]
 80099ee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d906      	bls.n	8009a04 <LED_GradientBatch+0x60>
 80099f6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80099fa:	1d7b      	adds	r3, r7, #5
 80099fc:	4611      	mov	r1, r2
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7ff fe06 	bl	8009610 <swap_u8>
	for(uint16_t i = 0; i<=359; i++){
 8009a04:	2300      	movs	r3, #0
 8009a06:	81fb      	strh	r3, [r7, #14]
 8009a08:	e039      	b.n	8009a7e <LED_GradientBatch+0xda>
//		hsv_to_rgb(i, 100, 100, &r, &g, &b);
//		LED_SetColor(x,y,z,r,g,b);
		for(uint8_t x = x1;x<=x2;x++){
 8009a0a:	79fb      	ldrb	r3, [r7, #7]
 8009a0c:	737b      	strb	r3, [r7, #13]
 8009a0e:	e02a      	b.n	8009a66 <LED_GradientBatch+0xc2>
			for(uint8_t y = y1;y<=y2;y++){
 8009a10:	79bb      	ldrb	r3, [r7, #6]
 8009a12:	733b      	strb	r3, [r7, #12]
 8009a14:	e01f      	b.n	8009a56 <LED_GradientBatch+0xb2>
				for(uint8_t z = z1;z<=z2;z++) LED_SetColor(x,y,z,gradientR[i],gradientG[i],gradientB[i]);
 8009a16:	797b      	ldrb	r3, [r7, #5]
 8009a18:	72fb      	strb	r3, [r7, #11]
 8009a1a:	e014      	b.n	8009a46 <LED_GradientBatch+0xa2>
 8009a1c:	89fb      	ldrh	r3, [r7, #14]
 8009a1e:	4a1e      	ldr	r2, [pc, #120]	; (8009a98 <LED_GradientBatch+0xf4>)
 8009a20:	5cd5      	ldrb	r5, [r2, r3]
 8009a22:	89fb      	ldrh	r3, [r7, #14]
 8009a24:	4a1d      	ldr	r2, [pc, #116]	; (8009a9c <LED_GradientBatch+0xf8>)
 8009a26:	5cd3      	ldrb	r3, [r2, r3]
 8009a28:	89fa      	ldrh	r2, [r7, #14]
 8009a2a:	491d      	ldr	r1, [pc, #116]	; (8009aa0 <LED_GradientBatch+0xfc>)
 8009a2c:	5c8a      	ldrb	r2, [r1, r2]
 8009a2e:	7afc      	ldrb	r4, [r7, #11]
 8009a30:	7b39      	ldrb	r1, [r7, #12]
 8009a32:	7b78      	ldrb	r0, [r7, #13]
 8009a34:	9201      	str	r2, [sp, #4]
 8009a36:	9300      	str	r3, [sp, #0]
 8009a38:	462b      	mov	r3, r5
 8009a3a:	4622      	mov	r2, r4
 8009a3c:	f001 f8f0 	bl	800ac20 <LED_SetColor>
 8009a40:	7afb      	ldrb	r3, [r7, #11]
 8009a42:	3301      	adds	r3, #1
 8009a44:	72fb      	strb	r3, [r7, #11]
 8009a46:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009a4a:	7afa      	ldrb	r2, [r7, #11]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d9e5      	bls.n	8009a1c <LED_GradientBatch+0x78>
			for(uint8_t y = y1;y<=y2;y++){
 8009a50:	7b3b      	ldrb	r3, [r7, #12]
 8009a52:	3301      	adds	r3, #1
 8009a54:	733b      	strb	r3, [r7, #12]
 8009a56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009a5a:	7b3a      	ldrb	r2, [r7, #12]
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	d9da      	bls.n	8009a16 <LED_GradientBatch+0x72>
		for(uint8_t x = x1;x<=x2;x++){
 8009a60:	7b7b      	ldrb	r3, [r7, #13]
 8009a62:	3301      	adds	r3, #1
 8009a64:	737b      	strb	r3, [r7, #13]
 8009a66:	793b      	ldrb	r3, [r7, #4]
 8009a68:	7b7a      	ldrb	r2, [r7, #13]
 8009a6a:	429a      	cmp	r2, r3
 8009a6c:	d9d0      	bls.n	8009a10 <LED_GradientBatch+0x6c>
			}
		}
		LED_Update();
 8009a6e:	f000 ffd1 	bl	800aa14 <LED_Update>
		HAL_Delay(15);
 8009a72:	200f      	movs	r0, #15
 8009a74:	f7fa fa82 	bl	8003f7c <HAL_Delay>
	for(uint16_t i = 0; i<=359; i++){
 8009a78:	89fb      	ldrh	r3, [r7, #14]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	81fb      	strh	r3, [r7, #14]
 8009a7e:	89fb      	ldrh	r3, [r7, #14]
 8009a80:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8009a84:	d3c1      	bcc.n	8009a0a <LED_GradientBatch+0x66>
	}
	LED_ResetAll();
 8009a86:	f001 fb9b 	bl	800b1c0 <LED_ResetAll>
	LED_Update();
 8009a8a:	f000 ffc3 	bl	800aa14 <LED_Update>
}
 8009a8e:	bf00      	nop
 8009a90:	3710      	adds	r7, #16
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bdb0      	pop	{r4, r5, r7, pc}
 8009a96:	bf00      	nop
 8009a98:	0800d7dc 	.word	0x0800d7dc
 8009a9c:	0800d944 	.word	0x0800d944
 8009aa0:	0800daac 	.word	0x0800daac

08009aa4 <LED_Anim_GradientLayer>:
void LED_Anim_GradientLayer(uint8_t times){
 8009aa4:	b590      	push	{r4, r7, lr}
 8009aa6:	b08b      	sub	sp, #44	; 0x2c
 8009aa8:	af02      	add	r7, sp, #8
 8009aaa:	4603      	mov	r3, r0
 8009aac:	71fb      	strb	r3, [r7, #7]
	for(;times>0;times--){
 8009aae:	e131      	b.n	8009d14 <LED_Anim_GradientLayer+0x270>
		for(uint16_t i = 5; i <= 71; i++){
 8009ab0:	2305      	movs	r3, #5
 8009ab2:	83fb      	strh	r3, [r7, #30]
 8009ab4:	e030      	b.n	8009b18 <LED_Anim_GradientLayer+0x74>
			for(uint8_t x = 1;x <= 5;x++){
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	777b      	strb	r3, [r7, #29]
 8009aba:	e022      	b.n	8009b02 <LED_Anim_GradientLayer+0x5e>
				for(uint8_t y = 1;y <= 5;y++){
 8009abc:	2301      	movs	r3, #1
 8009abe:	773b      	strb	r3, [r7, #28]
 8009ac0:	e019      	b.n	8009af6 <LED_Anim_GradientLayer+0x52>
					LED_SetColor(x,y,5,gradientR[i-y],gradientG[i-y],gradientB[i-y]);
 8009ac2:	8bfa      	ldrh	r2, [r7, #30]
 8009ac4:	7f3b      	ldrb	r3, [r7, #28]
 8009ac6:	1ad3      	subs	r3, r2, r3
 8009ac8:	4a97      	ldr	r2, [pc, #604]	; (8009d28 <LED_Anim_GradientLayer+0x284>)
 8009aca:	5cd4      	ldrb	r4, [r2, r3]
 8009acc:	8bfa      	ldrh	r2, [r7, #30]
 8009ace:	7f3b      	ldrb	r3, [r7, #28]
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	4a96      	ldr	r2, [pc, #600]	; (8009d2c <LED_Anim_GradientLayer+0x288>)
 8009ad4:	5cd3      	ldrb	r3, [r2, r3]
 8009ad6:	8bf9      	ldrh	r1, [r7, #30]
 8009ad8:	7f3a      	ldrb	r2, [r7, #28]
 8009ada:	1a8a      	subs	r2, r1, r2
 8009adc:	4994      	ldr	r1, [pc, #592]	; (8009d30 <LED_Anim_GradientLayer+0x28c>)
 8009ade:	5c8a      	ldrb	r2, [r1, r2]
 8009ae0:	7f39      	ldrb	r1, [r7, #28]
 8009ae2:	7f78      	ldrb	r0, [r7, #29]
 8009ae4:	9201      	str	r2, [sp, #4]
 8009ae6:	9300      	str	r3, [sp, #0]
 8009ae8:	4623      	mov	r3, r4
 8009aea:	2205      	movs	r2, #5
 8009aec:	f001 f898 	bl	800ac20 <LED_SetColor>
				for(uint8_t y = 1;y <= 5;y++){
 8009af0:	7f3b      	ldrb	r3, [r7, #28]
 8009af2:	3301      	adds	r3, #1
 8009af4:	773b      	strb	r3, [r7, #28]
 8009af6:	7f3b      	ldrb	r3, [r7, #28]
 8009af8:	2b05      	cmp	r3, #5
 8009afa:	d9e2      	bls.n	8009ac2 <LED_Anim_GradientLayer+0x1e>
			for(uint8_t x = 1;x <= 5;x++){
 8009afc:	7f7b      	ldrb	r3, [r7, #29]
 8009afe:	3301      	adds	r3, #1
 8009b00:	777b      	strb	r3, [r7, #29]
 8009b02:	7f7b      	ldrb	r3, [r7, #29]
 8009b04:	2b05      	cmp	r3, #5
 8009b06:	d9d9      	bls.n	8009abc <LED_Anim_GradientLayer+0x18>
				}
			}
			LED_Update();
 8009b08:	f000 ff84 	bl	800aa14 <LED_Update>
			HAL_Delay(15);
 8009b0c:	200f      	movs	r0, #15
 8009b0e:	f7fa fa35 	bl	8003f7c <HAL_Delay>
		for(uint16_t i = 5; i <= 71; i++){
 8009b12:	8bfb      	ldrh	r3, [r7, #30]
 8009b14:	3301      	adds	r3, #1
 8009b16:	83fb      	strh	r3, [r7, #30]
 8009b18:	8bfb      	ldrh	r3, [r7, #30]
 8009b1a:	2b47      	cmp	r3, #71	; 0x47
 8009b1c:	d9cb      	bls.n	8009ab6 <LED_Anim_GradientLayer+0x12>
		}
		LED_ResetXY(5);
 8009b1e:	2005      	movs	r0, #5
 8009b20:	f001 fb04 	bl	800b12c <LED_ResetXY>
		LED_Update();
 8009b24:	f000 ff76 	bl	800aa14 <LED_Update>
		for(uint16_t i = 77; i <= 143; i++){
 8009b28:	234d      	movs	r3, #77	; 0x4d
 8009b2a:	837b      	strh	r3, [r7, #26]
 8009b2c:	e030      	b.n	8009b90 <LED_Anim_GradientLayer+0xec>
			for(uint8_t x = 1;x<=5;x++){
 8009b2e:	2301      	movs	r3, #1
 8009b30:	767b      	strb	r3, [r7, #25]
 8009b32:	e022      	b.n	8009b7a <LED_Anim_GradientLayer+0xd6>
				for(uint8_t y = 1;y<=5;y++){
 8009b34:	2301      	movs	r3, #1
 8009b36:	763b      	strb	r3, [r7, #24]
 8009b38:	e019      	b.n	8009b6e <LED_Anim_GradientLayer+0xca>
					LED_SetColor(x,y,4,gradientR[i-y],gradientG[i-y],gradientB[i-y]);
 8009b3a:	8b7a      	ldrh	r2, [r7, #26]
 8009b3c:	7e3b      	ldrb	r3, [r7, #24]
 8009b3e:	1ad3      	subs	r3, r2, r3
 8009b40:	4a79      	ldr	r2, [pc, #484]	; (8009d28 <LED_Anim_GradientLayer+0x284>)
 8009b42:	5cd4      	ldrb	r4, [r2, r3]
 8009b44:	8b7a      	ldrh	r2, [r7, #26]
 8009b46:	7e3b      	ldrb	r3, [r7, #24]
 8009b48:	1ad3      	subs	r3, r2, r3
 8009b4a:	4a78      	ldr	r2, [pc, #480]	; (8009d2c <LED_Anim_GradientLayer+0x288>)
 8009b4c:	5cd3      	ldrb	r3, [r2, r3]
 8009b4e:	8b79      	ldrh	r1, [r7, #26]
 8009b50:	7e3a      	ldrb	r2, [r7, #24]
 8009b52:	1a8a      	subs	r2, r1, r2
 8009b54:	4976      	ldr	r1, [pc, #472]	; (8009d30 <LED_Anim_GradientLayer+0x28c>)
 8009b56:	5c8a      	ldrb	r2, [r1, r2]
 8009b58:	7e39      	ldrb	r1, [r7, #24]
 8009b5a:	7e78      	ldrb	r0, [r7, #25]
 8009b5c:	9201      	str	r2, [sp, #4]
 8009b5e:	9300      	str	r3, [sp, #0]
 8009b60:	4623      	mov	r3, r4
 8009b62:	2204      	movs	r2, #4
 8009b64:	f001 f85c 	bl	800ac20 <LED_SetColor>
				for(uint8_t y = 1;y<=5;y++){
 8009b68:	7e3b      	ldrb	r3, [r7, #24]
 8009b6a:	3301      	adds	r3, #1
 8009b6c:	763b      	strb	r3, [r7, #24]
 8009b6e:	7e3b      	ldrb	r3, [r7, #24]
 8009b70:	2b05      	cmp	r3, #5
 8009b72:	d9e2      	bls.n	8009b3a <LED_Anim_GradientLayer+0x96>
			for(uint8_t x = 1;x<=5;x++){
 8009b74:	7e7b      	ldrb	r3, [r7, #25]
 8009b76:	3301      	adds	r3, #1
 8009b78:	767b      	strb	r3, [r7, #25]
 8009b7a:	7e7b      	ldrb	r3, [r7, #25]
 8009b7c:	2b05      	cmp	r3, #5
 8009b7e:	d9d9      	bls.n	8009b34 <LED_Anim_GradientLayer+0x90>
				}
			}
			LED_Update();
 8009b80:	f000 ff48 	bl	800aa14 <LED_Update>
			HAL_Delay(15);
 8009b84:	200f      	movs	r0, #15
 8009b86:	f7fa f9f9 	bl	8003f7c <HAL_Delay>
		for(uint16_t i = 77; i <= 143; i++){
 8009b8a:	8b7b      	ldrh	r3, [r7, #26]
 8009b8c:	3301      	adds	r3, #1
 8009b8e:	837b      	strh	r3, [r7, #26]
 8009b90:	8b7b      	ldrh	r3, [r7, #26]
 8009b92:	2b8f      	cmp	r3, #143	; 0x8f
 8009b94:	d9cb      	bls.n	8009b2e <LED_Anim_GradientLayer+0x8a>
		}
		LED_ResetXY(4);
 8009b96:	2004      	movs	r0, #4
 8009b98:	f001 fac8 	bl	800b12c <LED_ResetXY>
		LED_Update();
 8009b9c:	f000 ff3a 	bl	800aa14 <LED_Update>
		for(uint16_t i = 148; i <= 214; i++){
 8009ba0:	2394      	movs	r3, #148	; 0x94
 8009ba2:	82fb      	strh	r3, [r7, #22]
 8009ba4:	e030      	b.n	8009c08 <LED_Anim_GradientLayer+0x164>
			for(uint8_t x = 1;x<=5;x++){
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	757b      	strb	r3, [r7, #21]
 8009baa:	e022      	b.n	8009bf2 <LED_Anim_GradientLayer+0x14e>
				for(uint8_t y = 1;y<=5;y++){
 8009bac:	2301      	movs	r3, #1
 8009bae:	753b      	strb	r3, [r7, #20]
 8009bb0:	e019      	b.n	8009be6 <LED_Anim_GradientLayer+0x142>
					LED_SetColor(x,y,3,gradientR[i-y],gradientG[i-y],gradientB[i-y]);
 8009bb2:	8afa      	ldrh	r2, [r7, #22]
 8009bb4:	7d3b      	ldrb	r3, [r7, #20]
 8009bb6:	1ad3      	subs	r3, r2, r3
 8009bb8:	4a5b      	ldr	r2, [pc, #364]	; (8009d28 <LED_Anim_GradientLayer+0x284>)
 8009bba:	5cd4      	ldrb	r4, [r2, r3]
 8009bbc:	8afa      	ldrh	r2, [r7, #22]
 8009bbe:	7d3b      	ldrb	r3, [r7, #20]
 8009bc0:	1ad3      	subs	r3, r2, r3
 8009bc2:	4a5a      	ldr	r2, [pc, #360]	; (8009d2c <LED_Anim_GradientLayer+0x288>)
 8009bc4:	5cd3      	ldrb	r3, [r2, r3]
 8009bc6:	8af9      	ldrh	r1, [r7, #22]
 8009bc8:	7d3a      	ldrb	r2, [r7, #20]
 8009bca:	1a8a      	subs	r2, r1, r2
 8009bcc:	4958      	ldr	r1, [pc, #352]	; (8009d30 <LED_Anim_GradientLayer+0x28c>)
 8009bce:	5c8a      	ldrb	r2, [r1, r2]
 8009bd0:	7d39      	ldrb	r1, [r7, #20]
 8009bd2:	7d78      	ldrb	r0, [r7, #21]
 8009bd4:	9201      	str	r2, [sp, #4]
 8009bd6:	9300      	str	r3, [sp, #0]
 8009bd8:	4623      	mov	r3, r4
 8009bda:	2203      	movs	r2, #3
 8009bdc:	f001 f820 	bl	800ac20 <LED_SetColor>
				for(uint8_t y = 1;y<=5;y++){
 8009be0:	7d3b      	ldrb	r3, [r7, #20]
 8009be2:	3301      	adds	r3, #1
 8009be4:	753b      	strb	r3, [r7, #20]
 8009be6:	7d3b      	ldrb	r3, [r7, #20]
 8009be8:	2b05      	cmp	r3, #5
 8009bea:	d9e2      	bls.n	8009bb2 <LED_Anim_GradientLayer+0x10e>
			for(uint8_t x = 1;x<=5;x++){
 8009bec:	7d7b      	ldrb	r3, [r7, #21]
 8009bee:	3301      	adds	r3, #1
 8009bf0:	757b      	strb	r3, [r7, #21]
 8009bf2:	7d7b      	ldrb	r3, [r7, #21]
 8009bf4:	2b05      	cmp	r3, #5
 8009bf6:	d9d9      	bls.n	8009bac <LED_Anim_GradientLayer+0x108>
				}
			}
			LED_Update();
 8009bf8:	f000 ff0c 	bl	800aa14 <LED_Update>
			HAL_Delay(15);
 8009bfc:	200f      	movs	r0, #15
 8009bfe:	f7fa f9bd 	bl	8003f7c <HAL_Delay>
		for(uint16_t i = 148; i <= 214; i++){
 8009c02:	8afb      	ldrh	r3, [r7, #22]
 8009c04:	3301      	adds	r3, #1
 8009c06:	82fb      	strh	r3, [r7, #22]
 8009c08:	8afb      	ldrh	r3, [r7, #22]
 8009c0a:	2bd6      	cmp	r3, #214	; 0xd6
 8009c0c:	d9cb      	bls.n	8009ba6 <LED_Anim_GradientLayer+0x102>
		}
		LED_ResetXY(3);
 8009c0e:	2003      	movs	r0, #3
 8009c10:	f001 fa8c 	bl	800b12c <LED_ResetXY>
		LED_Update();
 8009c14:	f000 fefe 	bl	800aa14 <LED_Update>
		for(uint16_t i = 219; i <= 285; i++){
 8009c18:	23db      	movs	r3, #219	; 0xdb
 8009c1a:	827b      	strh	r3, [r7, #18]
 8009c1c:	e030      	b.n	8009c80 <LED_Anim_GradientLayer+0x1dc>
			for(uint8_t x = 1;x<=5;x++){
 8009c1e:	2301      	movs	r3, #1
 8009c20:	747b      	strb	r3, [r7, #17]
 8009c22:	e022      	b.n	8009c6a <LED_Anim_GradientLayer+0x1c6>
				for(uint8_t y = 1;y<=5;y++){
 8009c24:	2301      	movs	r3, #1
 8009c26:	743b      	strb	r3, [r7, #16]
 8009c28:	e019      	b.n	8009c5e <LED_Anim_GradientLayer+0x1ba>
					LED_SetColor(x,y,2,gradientR[i-y],gradientG[i-y],gradientB[i-y]);
 8009c2a:	8a7a      	ldrh	r2, [r7, #18]
 8009c2c:	7c3b      	ldrb	r3, [r7, #16]
 8009c2e:	1ad3      	subs	r3, r2, r3
 8009c30:	4a3d      	ldr	r2, [pc, #244]	; (8009d28 <LED_Anim_GradientLayer+0x284>)
 8009c32:	5cd4      	ldrb	r4, [r2, r3]
 8009c34:	8a7a      	ldrh	r2, [r7, #18]
 8009c36:	7c3b      	ldrb	r3, [r7, #16]
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	4a3c      	ldr	r2, [pc, #240]	; (8009d2c <LED_Anim_GradientLayer+0x288>)
 8009c3c:	5cd3      	ldrb	r3, [r2, r3]
 8009c3e:	8a79      	ldrh	r1, [r7, #18]
 8009c40:	7c3a      	ldrb	r2, [r7, #16]
 8009c42:	1a8a      	subs	r2, r1, r2
 8009c44:	493a      	ldr	r1, [pc, #232]	; (8009d30 <LED_Anim_GradientLayer+0x28c>)
 8009c46:	5c8a      	ldrb	r2, [r1, r2]
 8009c48:	7c39      	ldrb	r1, [r7, #16]
 8009c4a:	7c78      	ldrb	r0, [r7, #17]
 8009c4c:	9201      	str	r2, [sp, #4]
 8009c4e:	9300      	str	r3, [sp, #0]
 8009c50:	4623      	mov	r3, r4
 8009c52:	2202      	movs	r2, #2
 8009c54:	f000 ffe4 	bl	800ac20 <LED_SetColor>
				for(uint8_t y = 1;y<=5;y++){
 8009c58:	7c3b      	ldrb	r3, [r7, #16]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	743b      	strb	r3, [r7, #16]
 8009c5e:	7c3b      	ldrb	r3, [r7, #16]
 8009c60:	2b05      	cmp	r3, #5
 8009c62:	d9e2      	bls.n	8009c2a <LED_Anim_GradientLayer+0x186>
			for(uint8_t x = 1;x<=5;x++){
 8009c64:	7c7b      	ldrb	r3, [r7, #17]
 8009c66:	3301      	adds	r3, #1
 8009c68:	747b      	strb	r3, [r7, #17]
 8009c6a:	7c7b      	ldrb	r3, [r7, #17]
 8009c6c:	2b05      	cmp	r3, #5
 8009c6e:	d9d9      	bls.n	8009c24 <LED_Anim_GradientLayer+0x180>
				}
			}
			LED_Update();
 8009c70:	f000 fed0 	bl	800aa14 <LED_Update>
			HAL_Delay(15);
 8009c74:	200f      	movs	r0, #15
 8009c76:	f7fa f981 	bl	8003f7c <HAL_Delay>
		for(uint16_t i = 219; i <= 285; i++){
 8009c7a:	8a7b      	ldrh	r3, [r7, #18]
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	827b      	strh	r3, [r7, #18]
 8009c80:	8a7b      	ldrh	r3, [r7, #18]
 8009c82:	f5b3 7f8f 	cmp.w	r3, #286	; 0x11e
 8009c86:	d3ca      	bcc.n	8009c1e <LED_Anim_GradientLayer+0x17a>
		}
		LED_ResetXY(2);
 8009c88:	2002      	movs	r0, #2
 8009c8a:	f001 fa4f 	bl	800b12c <LED_ResetXY>
		LED_Update();
 8009c8e:	f000 fec1 	bl	800aa14 <LED_Update>
		for(uint16_t i = 290; i <= 359; i++){
 8009c92:	f44f 7391 	mov.w	r3, #290	; 0x122
 8009c96:	81fb      	strh	r3, [r7, #14]
 8009c98:	e030      	b.n	8009cfc <LED_Anim_GradientLayer+0x258>
			for(uint8_t x = 1;x<=5;x++){
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	737b      	strb	r3, [r7, #13]
 8009c9e:	e022      	b.n	8009ce6 <LED_Anim_GradientLayer+0x242>
				for(uint8_t y = 1;y<=5;y++){
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	733b      	strb	r3, [r7, #12]
 8009ca4:	e019      	b.n	8009cda <LED_Anim_GradientLayer+0x236>
					LED_SetColor(x,y,1,gradientR[i-y],gradientG[i-y],gradientB[i-y]);
 8009ca6:	89fa      	ldrh	r2, [r7, #14]
 8009ca8:	7b3b      	ldrb	r3, [r7, #12]
 8009caa:	1ad3      	subs	r3, r2, r3
 8009cac:	4a1e      	ldr	r2, [pc, #120]	; (8009d28 <LED_Anim_GradientLayer+0x284>)
 8009cae:	5cd4      	ldrb	r4, [r2, r3]
 8009cb0:	89fa      	ldrh	r2, [r7, #14]
 8009cb2:	7b3b      	ldrb	r3, [r7, #12]
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	4a1d      	ldr	r2, [pc, #116]	; (8009d2c <LED_Anim_GradientLayer+0x288>)
 8009cb8:	5cd3      	ldrb	r3, [r2, r3]
 8009cba:	89f9      	ldrh	r1, [r7, #14]
 8009cbc:	7b3a      	ldrb	r2, [r7, #12]
 8009cbe:	1a8a      	subs	r2, r1, r2
 8009cc0:	491b      	ldr	r1, [pc, #108]	; (8009d30 <LED_Anim_GradientLayer+0x28c>)
 8009cc2:	5c8a      	ldrb	r2, [r1, r2]
 8009cc4:	7b39      	ldrb	r1, [r7, #12]
 8009cc6:	7b78      	ldrb	r0, [r7, #13]
 8009cc8:	9201      	str	r2, [sp, #4]
 8009cca:	9300      	str	r3, [sp, #0]
 8009ccc:	4623      	mov	r3, r4
 8009cce:	2201      	movs	r2, #1
 8009cd0:	f000 ffa6 	bl	800ac20 <LED_SetColor>
				for(uint8_t y = 1;y<=5;y++){
 8009cd4:	7b3b      	ldrb	r3, [r7, #12]
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	733b      	strb	r3, [r7, #12]
 8009cda:	7b3b      	ldrb	r3, [r7, #12]
 8009cdc:	2b05      	cmp	r3, #5
 8009cde:	d9e2      	bls.n	8009ca6 <LED_Anim_GradientLayer+0x202>
			for(uint8_t x = 1;x<=5;x++){
 8009ce0:	7b7b      	ldrb	r3, [r7, #13]
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	737b      	strb	r3, [r7, #13]
 8009ce6:	7b7b      	ldrb	r3, [r7, #13]
 8009ce8:	2b05      	cmp	r3, #5
 8009cea:	d9d9      	bls.n	8009ca0 <LED_Anim_GradientLayer+0x1fc>
				}
			}
			LED_Update();
 8009cec:	f000 fe92 	bl	800aa14 <LED_Update>
			HAL_Delay(15);
 8009cf0:	200f      	movs	r0, #15
 8009cf2:	f7fa f943 	bl	8003f7c <HAL_Delay>
		for(uint16_t i = 290; i <= 359; i++){
 8009cf6:	89fb      	ldrh	r3, [r7, #14]
 8009cf8:	3301      	adds	r3, #1
 8009cfa:	81fb      	strh	r3, [r7, #14]
 8009cfc:	89fb      	ldrh	r3, [r7, #14]
 8009cfe:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8009d02:	d3ca      	bcc.n	8009c9a <LED_Anim_GradientLayer+0x1f6>
		}
		LED_ResetXY(1);
 8009d04:	2001      	movs	r0, #1
 8009d06:	f001 fa11 	bl	800b12c <LED_ResetXY>
		LED_Update();
 8009d0a:	f000 fe83 	bl	800aa14 <LED_Update>
	for(;times>0;times--){
 8009d0e:	79fb      	ldrb	r3, [r7, #7]
 8009d10:	3b01      	subs	r3, #1
 8009d12:	71fb      	strb	r3, [r7, #7]
 8009d14:	79fb      	ldrb	r3, [r7, #7]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	f47f aeca 	bne.w	8009ab0 <LED_Anim_GradientLayer+0xc>
	}
}
 8009d1c:	bf00      	nop
 8009d1e:	bf00      	nop
 8009d20:	3724      	adds	r7, #36	; 0x24
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd90      	pop	{r4, r7, pc}
 8009d26:	bf00      	nop
 8009d28:	0800d7dc 	.word	0x0800d7dc
 8009d2c:	0800d944 	.word	0x0800d944
 8009d30:	0800daac 	.word	0x0800daac

08009d34 <LED_Anim_FlashLayer>:
void LED_Anim_FlashLayer(uint8_t times){
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b088      	sub	sp, #32
 8009d38:	af02      	add	r7, sp, #8
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	71fb      	strb	r3, [r7, #7]
	for(;times>0;times--){
 8009d3e:	e08c      	b.n	8009e5a <LED_Anim_FlashLayer+0x126>
		// Z-Up
		for(uint8_t z = 1; z <= 5; z++){
 8009d40:	2301      	movs	r3, #1
 8009d42:	75fb      	strb	r3, [r7, #23]
 8009d44:	e027      	b.n	8009d96 <LED_Anim_FlashLayer+0x62>
			for(uint8_t x = 1; x <= 5; x++){
 8009d46:	2301      	movs	r3, #1
 8009d48:	75bb      	strb	r3, [r7, #22]
 8009d4a:	e015      	b.n	8009d78 <LED_Anim_FlashLayer+0x44>
				for(uint8_t y = 1; y <= 5; y++){
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	757b      	strb	r3, [r7, #21]
 8009d50:	e00c      	b.n	8009d6c <LED_Anim_FlashLayer+0x38>
					LED_SetColor(x,y,z,COLOR_GREEN);
 8009d52:	7dfa      	ldrb	r2, [r7, #23]
 8009d54:	7d79      	ldrb	r1, [r7, #21]
 8009d56:	7db8      	ldrb	r0, [r7, #22]
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9301      	str	r3, [sp, #4]
 8009d5c:	23ff      	movs	r3, #255	; 0xff
 8009d5e:	9300      	str	r3, [sp, #0]
 8009d60:	2300      	movs	r3, #0
 8009d62:	f000 ff5d 	bl	800ac20 <LED_SetColor>
				for(uint8_t y = 1; y <= 5; y++){
 8009d66:	7d7b      	ldrb	r3, [r7, #21]
 8009d68:	3301      	adds	r3, #1
 8009d6a:	757b      	strb	r3, [r7, #21]
 8009d6c:	7d7b      	ldrb	r3, [r7, #21]
 8009d6e:	2b05      	cmp	r3, #5
 8009d70:	d9ef      	bls.n	8009d52 <LED_Anim_FlashLayer+0x1e>
			for(uint8_t x = 1; x <= 5; x++){
 8009d72:	7dbb      	ldrb	r3, [r7, #22]
 8009d74:	3301      	adds	r3, #1
 8009d76:	75bb      	strb	r3, [r7, #22]
 8009d78:	7dbb      	ldrb	r3, [r7, #22]
 8009d7a:	2b05      	cmp	r3, #5
 8009d7c:	d9e6      	bls.n	8009d4c <LED_Anim_FlashLayer+0x18>
				}
			}
			LED_Update();
 8009d7e:	f000 fe49 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 8009d82:	2064      	movs	r0, #100	; 0x64
 8009d84:	f7fa f8fa 	bl	8003f7c <HAL_Delay>
			LED_ResetXY(z);
 8009d88:	7dfb      	ldrb	r3, [r7, #23]
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f001 f9ce 	bl	800b12c <LED_ResetXY>
		for(uint8_t z = 1; z <= 5; z++){
 8009d90:	7dfb      	ldrb	r3, [r7, #23]
 8009d92:	3301      	adds	r3, #1
 8009d94:	75fb      	strb	r3, [r7, #23]
 8009d96:	7dfb      	ldrb	r3, [r7, #23]
 8009d98:	2b05      	cmp	r3, #5
 8009d9a:	d9d4      	bls.n	8009d46 <LED_Anim_FlashLayer+0x12>
		}
		// X-Right
		for(uint8_t x = 1; x <= 5; x++){
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	753b      	strb	r3, [r7, #20]
 8009da0:	e027      	b.n	8009df2 <LED_Anim_FlashLayer+0xbe>
			for(uint8_t y = 1; y <= 5; y++){
 8009da2:	2301      	movs	r3, #1
 8009da4:	74fb      	strb	r3, [r7, #19]
 8009da6:	e015      	b.n	8009dd4 <LED_Anim_FlashLayer+0xa0>
				for(uint8_t z = 1; z <= 5; z++){
 8009da8:	2301      	movs	r3, #1
 8009daa:	74bb      	strb	r3, [r7, #18]
 8009dac:	e00c      	b.n	8009dc8 <LED_Anim_FlashLayer+0x94>
					LED_SetColor(x,y,z,COLOR_YELLOW);
 8009dae:	7cba      	ldrb	r2, [r7, #18]
 8009db0:	7cf9      	ldrb	r1, [r7, #19]
 8009db2:	7d38      	ldrb	r0, [r7, #20]
 8009db4:	2300      	movs	r3, #0
 8009db6:	9301      	str	r3, [sp, #4]
 8009db8:	23ff      	movs	r3, #255	; 0xff
 8009dba:	9300      	str	r3, [sp, #0]
 8009dbc:	23ff      	movs	r3, #255	; 0xff
 8009dbe:	f000 ff2f 	bl	800ac20 <LED_SetColor>
				for(uint8_t z = 1; z <= 5; z++){
 8009dc2:	7cbb      	ldrb	r3, [r7, #18]
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	74bb      	strb	r3, [r7, #18]
 8009dc8:	7cbb      	ldrb	r3, [r7, #18]
 8009dca:	2b05      	cmp	r3, #5
 8009dcc:	d9ef      	bls.n	8009dae <LED_Anim_FlashLayer+0x7a>
			for(uint8_t y = 1; y <= 5; y++){
 8009dce:	7cfb      	ldrb	r3, [r7, #19]
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	74fb      	strb	r3, [r7, #19]
 8009dd4:	7cfb      	ldrb	r3, [r7, #19]
 8009dd6:	2b05      	cmp	r3, #5
 8009dd8:	d9e6      	bls.n	8009da8 <LED_Anim_FlashLayer+0x74>
				}
			}
			LED_Update();
 8009dda:	f000 fe1b 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 8009dde:	2064      	movs	r0, #100	; 0x64
 8009de0:	f7fa f8cc 	bl	8003f7c <HAL_Delay>
			LED_ResetYZ(x);
 8009de4:	7d3b      	ldrb	r3, [r7, #20]
 8009de6:	4618      	mov	r0, r3
 8009de8:	f001 f812 	bl	800ae10 <LED_ResetYZ>
		for(uint8_t x = 1; x <= 5; x++){
 8009dec:	7d3b      	ldrb	r3, [r7, #20]
 8009dee:	3301      	adds	r3, #1
 8009df0:	753b      	strb	r3, [r7, #20]
 8009df2:	7d3b      	ldrb	r3, [r7, #20]
 8009df4:	2b05      	cmp	r3, #5
 8009df6:	d9d4      	bls.n	8009da2 <LED_Anim_FlashLayer+0x6e>
		}
		// Y-Front
		for(uint8_t y = 1; y <= 5; y++){
 8009df8:	2301      	movs	r3, #1
 8009dfa:	747b      	strb	r3, [r7, #17]
 8009dfc:	e027      	b.n	8009e4e <LED_Anim_FlashLayer+0x11a>
			for(uint8_t x = 1; x <= 5; x++){
 8009dfe:	2301      	movs	r3, #1
 8009e00:	743b      	strb	r3, [r7, #16]
 8009e02:	e015      	b.n	8009e30 <LED_Anim_FlashLayer+0xfc>
				for(uint8_t z = 1; z <= 5; z++){
 8009e04:	2301      	movs	r3, #1
 8009e06:	73fb      	strb	r3, [r7, #15]
 8009e08:	e00c      	b.n	8009e24 <LED_Anim_FlashLayer+0xf0>
					LED_SetColor(x,y,z,COLOR_BLUE);
 8009e0a:	7bfa      	ldrb	r2, [r7, #15]
 8009e0c:	7c79      	ldrb	r1, [r7, #17]
 8009e0e:	7c38      	ldrb	r0, [r7, #16]
 8009e10:	23ff      	movs	r3, #255	; 0xff
 8009e12:	9301      	str	r3, [sp, #4]
 8009e14:	2300      	movs	r3, #0
 8009e16:	9300      	str	r3, [sp, #0]
 8009e18:	2300      	movs	r3, #0
 8009e1a:	f000 ff01 	bl	800ac20 <LED_SetColor>
				for(uint8_t z = 1; z <= 5; z++){
 8009e1e:	7bfb      	ldrb	r3, [r7, #15]
 8009e20:	3301      	adds	r3, #1
 8009e22:	73fb      	strb	r3, [r7, #15]
 8009e24:	7bfb      	ldrb	r3, [r7, #15]
 8009e26:	2b05      	cmp	r3, #5
 8009e28:	d9ef      	bls.n	8009e0a <LED_Anim_FlashLayer+0xd6>
			for(uint8_t x = 1; x <= 5; x++){
 8009e2a:	7c3b      	ldrb	r3, [r7, #16]
 8009e2c:	3301      	adds	r3, #1
 8009e2e:	743b      	strb	r3, [r7, #16]
 8009e30:	7c3b      	ldrb	r3, [r7, #16]
 8009e32:	2b05      	cmp	r3, #5
 8009e34:	d9e6      	bls.n	8009e04 <LED_Anim_FlashLayer+0xd0>
				}
			}
			LED_Update();
 8009e36:	f000 fded 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 8009e3a:	2064      	movs	r0, #100	; 0x64
 8009e3c:	f7fa f89e 	bl	8003f7c <HAL_Delay>
			LED_ResetXZ(y);
 8009e40:	7c7b      	ldrb	r3, [r7, #17]
 8009e42:	4618      	mov	r0, r3
 8009e44:	f001 f94c 	bl	800b0e0 <LED_ResetXZ>
		for(uint8_t y = 1; y <= 5; y++){
 8009e48:	7c7b      	ldrb	r3, [r7, #17]
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	747b      	strb	r3, [r7, #17]
 8009e4e:	7c7b      	ldrb	r3, [r7, #17]
 8009e50:	2b05      	cmp	r3, #5
 8009e52:	d9d4      	bls.n	8009dfe <LED_Anim_FlashLayer+0xca>
	for(;times>0;times--){
 8009e54:	79fb      	ldrb	r3, [r7, #7]
 8009e56:	3b01      	subs	r3, #1
 8009e58:	71fb      	strb	r3, [r7, #7]
 8009e5a:	79fb      	ldrb	r3, [r7, #7]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	f47f af6f 	bne.w	8009d40 <LED_Anim_FlashLayer+0xc>
		}
	}
}
 8009e62:	bf00      	nop
 8009e64:	bf00      	nop
 8009e66:	3718      	adds	r7, #24
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <LED_Anim_Heart>:
void LED_Anim_Heart(uint8_t times){
 8009e6c:	b590      	push	{r4, r7, lr}
 8009e6e:	b087      	sub	sp, #28
 8009e70:	af02      	add	r7, sp, #8
 8009e72:	4603      	mov	r3, r0
 8009e74:	71fb      	strb	r3, [r7, #7]
	for(;times>0;times--){
 8009e76:	e0f2      	b.n	800a05e <LED_Anim_Heart+0x1f2>
		for(uint8_t i = 1; i <= 5; i++){
 8009e78:	2301      	movs	r3, #1
 8009e7a:	73fb      	strb	r3, [r7, #15]
 8009e7c:	e0e8      	b.n	800a050 <LED_Anim_Heart+0x1e4>
			LED_ResetAll();
 8009e7e:	f001 f99f 	bl	800b1c0 <LED_ResetAll>
			LED_DrawBitmap(10, 2, 6-i, COLOR_RED);
 8009e82:	7bfb      	ldrb	r3, [r7, #15]
 8009e84:	f1c3 0306 	rsb	r3, r3, #6
 8009e88:	b2da      	uxtb	r2, r3
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	9301      	str	r3, [sp, #4]
 8009e8e:	2300      	movs	r3, #0
 8009e90:	9300      	str	r3, [sp, #0]
 8009e92:	23ff      	movs	r3, #255	; 0xff
 8009e94:	2102      	movs	r1, #2
 8009e96:	200a      	movs	r0, #10
 8009e98:	f000 fffc 	bl	800ae94 <LED_DrawBitmap>
			for(uint8_t z = 1; z <= 5; z++){
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	73bb      	strb	r3, [r7, #14]
 8009ea0:	e0ca      	b.n	800a038 <LED_Anim_Heart+0x1cc>
				LED_SetColor(1, 1, z, gradientR[i*40+z*30], gradientG[i*40+z*30], gradientB[i*40+z*30]);
 8009ea2:	7bfa      	ldrb	r2, [r7, #15]
 8009ea4:	4613      	mov	r3, r2
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	4413      	add	r3, r2
 8009eaa:	00db      	lsls	r3, r3, #3
 8009eac:	4619      	mov	r1, r3
 8009eae:	7bba      	ldrb	r2, [r7, #14]
 8009eb0:	4613      	mov	r3, r2
 8009eb2:	011b      	lsls	r3, r3, #4
 8009eb4:	1a9b      	subs	r3, r3, r2
 8009eb6:	005b      	lsls	r3, r3, #1
 8009eb8:	440b      	add	r3, r1
 8009eba:	4a6d      	ldr	r2, [pc, #436]	; (800a070 <LED_Anim_Heart+0x204>)
 8009ebc:	5cd0      	ldrb	r0, [r2, r3]
 8009ebe:	7bfa      	ldrb	r2, [r7, #15]
 8009ec0:	4613      	mov	r3, r2
 8009ec2:	009b      	lsls	r3, r3, #2
 8009ec4:	4413      	add	r3, r2
 8009ec6:	00db      	lsls	r3, r3, #3
 8009ec8:	4619      	mov	r1, r3
 8009eca:	7bba      	ldrb	r2, [r7, #14]
 8009ecc:	4613      	mov	r3, r2
 8009ece:	011b      	lsls	r3, r3, #4
 8009ed0:	1a9b      	subs	r3, r3, r2
 8009ed2:	005b      	lsls	r3, r3, #1
 8009ed4:	440b      	add	r3, r1
 8009ed6:	4a67      	ldr	r2, [pc, #412]	; (800a074 <LED_Anim_Heart+0x208>)
 8009ed8:	5cd1      	ldrb	r1, [r2, r3]
 8009eda:	7bfa      	ldrb	r2, [r7, #15]
 8009edc:	4613      	mov	r3, r2
 8009ede:	009b      	lsls	r3, r3, #2
 8009ee0:	4413      	add	r3, r2
 8009ee2:	00db      	lsls	r3, r3, #3
 8009ee4:	461c      	mov	r4, r3
 8009ee6:	7bba      	ldrb	r2, [r7, #14]
 8009ee8:	4613      	mov	r3, r2
 8009eea:	011b      	lsls	r3, r3, #4
 8009eec:	1a9b      	subs	r3, r3, r2
 8009eee:	005b      	lsls	r3, r3, #1
 8009ef0:	4423      	add	r3, r4
 8009ef2:	4a61      	ldr	r2, [pc, #388]	; (800a078 <LED_Anim_Heart+0x20c>)
 8009ef4:	5cd3      	ldrb	r3, [r2, r3]
 8009ef6:	7bba      	ldrb	r2, [r7, #14]
 8009ef8:	9301      	str	r3, [sp, #4]
 8009efa:	9100      	str	r1, [sp, #0]
 8009efc:	4603      	mov	r3, r0
 8009efe:	2101      	movs	r1, #1
 8009f00:	2001      	movs	r0, #1
 8009f02:	f000 fe8d 	bl	800ac20 <LED_SetColor>
				LED_SetColor(5, 1, z, gradientR[i*40+z*30], gradientG[i*40+z*30], gradientB[i*40+z*30]);
 8009f06:	7bfa      	ldrb	r2, [r7, #15]
 8009f08:	4613      	mov	r3, r2
 8009f0a:	009b      	lsls	r3, r3, #2
 8009f0c:	4413      	add	r3, r2
 8009f0e:	00db      	lsls	r3, r3, #3
 8009f10:	4619      	mov	r1, r3
 8009f12:	7bba      	ldrb	r2, [r7, #14]
 8009f14:	4613      	mov	r3, r2
 8009f16:	011b      	lsls	r3, r3, #4
 8009f18:	1a9b      	subs	r3, r3, r2
 8009f1a:	005b      	lsls	r3, r3, #1
 8009f1c:	440b      	add	r3, r1
 8009f1e:	4a54      	ldr	r2, [pc, #336]	; (800a070 <LED_Anim_Heart+0x204>)
 8009f20:	5cd0      	ldrb	r0, [r2, r3]
 8009f22:	7bfa      	ldrb	r2, [r7, #15]
 8009f24:	4613      	mov	r3, r2
 8009f26:	009b      	lsls	r3, r3, #2
 8009f28:	4413      	add	r3, r2
 8009f2a:	00db      	lsls	r3, r3, #3
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	7bba      	ldrb	r2, [r7, #14]
 8009f30:	4613      	mov	r3, r2
 8009f32:	011b      	lsls	r3, r3, #4
 8009f34:	1a9b      	subs	r3, r3, r2
 8009f36:	005b      	lsls	r3, r3, #1
 8009f38:	440b      	add	r3, r1
 8009f3a:	4a4e      	ldr	r2, [pc, #312]	; (800a074 <LED_Anim_Heart+0x208>)
 8009f3c:	5cd1      	ldrb	r1, [r2, r3]
 8009f3e:	7bfa      	ldrb	r2, [r7, #15]
 8009f40:	4613      	mov	r3, r2
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	4413      	add	r3, r2
 8009f46:	00db      	lsls	r3, r3, #3
 8009f48:	461c      	mov	r4, r3
 8009f4a:	7bba      	ldrb	r2, [r7, #14]
 8009f4c:	4613      	mov	r3, r2
 8009f4e:	011b      	lsls	r3, r3, #4
 8009f50:	1a9b      	subs	r3, r3, r2
 8009f52:	005b      	lsls	r3, r3, #1
 8009f54:	4423      	add	r3, r4
 8009f56:	4a48      	ldr	r2, [pc, #288]	; (800a078 <LED_Anim_Heart+0x20c>)
 8009f58:	5cd3      	ldrb	r3, [r2, r3]
 8009f5a:	7bba      	ldrb	r2, [r7, #14]
 8009f5c:	9301      	str	r3, [sp, #4]
 8009f5e:	9100      	str	r1, [sp, #0]
 8009f60:	4603      	mov	r3, r0
 8009f62:	2101      	movs	r1, #1
 8009f64:	2005      	movs	r0, #5
 8009f66:	f000 fe5b 	bl	800ac20 <LED_SetColor>
				LED_SetColor(5, 5, z, gradientR[i*40+z*30], gradientG[i*40+z*30], gradientB[i*40+z*30]);
 8009f6a:	7bfa      	ldrb	r2, [r7, #15]
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	4413      	add	r3, r2
 8009f72:	00db      	lsls	r3, r3, #3
 8009f74:	4619      	mov	r1, r3
 8009f76:	7bba      	ldrb	r2, [r7, #14]
 8009f78:	4613      	mov	r3, r2
 8009f7a:	011b      	lsls	r3, r3, #4
 8009f7c:	1a9b      	subs	r3, r3, r2
 8009f7e:	005b      	lsls	r3, r3, #1
 8009f80:	440b      	add	r3, r1
 8009f82:	4a3b      	ldr	r2, [pc, #236]	; (800a070 <LED_Anim_Heart+0x204>)
 8009f84:	5cd0      	ldrb	r0, [r2, r3]
 8009f86:	7bfa      	ldrb	r2, [r7, #15]
 8009f88:	4613      	mov	r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4413      	add	r3, r2
 8009f8e:	00db      	lsls	r3, r3, #3
 8009f90:	4619      	mov	r1, r3
 8009f92:	7bba      	ldrb	r2, [r7, #14]
 8009f94:	4613      	mov	r3, r2
 8009f96:	011b      	lsls	r3, r3, #4
 8009f98:	1a9b      	subs	r3, r3, r2
 8009f9a:	005b      	lsls	r3, r3, #1
 8009f9c:	440b      	add	r3, r1
 8009f9e:	4a35      	ldr	r2, [pc, #212]	; (800a074 <LED_Anim_Heart+0x208>)
 8009fa0:	5cd1      	ldrb	r1, [r2, r3]
 8009fa2:	7bfa      	ldrb	r2, [r7, #15]
 8009fa4:	4613      	mov	r3, r2
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	4413      	add	r3, r2
 8009faa:	00db      	lsls	r3, r3, #3
 8009fac:	461c      	mov	r4, r3
 8009fae:	7bba      	ldrb	r2, [r7, #14]
 8009fb0:	4613      	mov	r3, r2
 8009fb2:	011b      	lsls	r3, r3, #4
 8009fb4:	1a9b      	subs	r3, r3, r2
 8009fb6:	005b      	lsls	r3, r3, #1
 8009fb8:	4423      	add	r3, r4
 8009fba:	4a2f      	ldr	r2, [pc, #188]	; (800a078 <LED_Anim_Heart+0x20c>)
 8009fbc:	5cd3      	ldrb	r3, [r2, r3]
 8009fbe:	7bba      	ldrb	r2, [r7, #14]
 8009fc0:	9301      	str	r3, [sp, #4]
 8009fc2:	9100      	str	r1, [sp, #0]
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	2105      	movs	r1, #5
 8009fc8:	2005      	movs	r0, #5
 8009fca:	f000 fe29 	bl	800ac20 <LED_SetColor>
				LED_SetColor(1, 5, z, gradientR[i*40+z*30], gradientG[i*40+z*30], gradientB[i*40+z*30]);
 8009fce:	7bfa      	ldrb	r2, [r7, #15]
 8009fd0:	4613      	mov	r3, r2
 8009fd2:	009b      	lsls	r3, r3, #2
 8009fd4:	4413      	add	r3, r2
 8009fd6:	00db      	lsls	r3, r3, #3
 8009fd8:	4619      	mov	r1, r3
 8009fda:	7bba      	ldrb	r2, [r7, #14]
 8009fdc:	4613      	mov	r3, r2
 8009fde:	011b      	lsls	r3, r3, #4
 8009fe0:	1a9b      	subs	r3, r3, r2
 8009fe2:	005b      	lsls	r3, r3, #1
 8009fe4:	440b      	add	r3, r1
 8009fe6:	4a22      	ldr	r2, [pc, #136]	; (800a070 <LED_Anim_Heart+0x204>)
 8009fe8:	5cd0      	ldrb	r0, [r2, r3]
 8009fea:	7bfa      	ldrb	r2, [r7, #15]
 8009fec:	4613      	mov	r3, r2
 8009fee:	009b      	lsls	r3, r3, #2
 8009ff0:	4413      	add	r3, r2
 8009ff2:	00db      	lsls	r3, r3, #3
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	7bba      	ldrb	r2, [r7, #14]
 8009ff8:	4613      	mov	r3, r2
 8009ffa:	011b      	lsls	r3, r3, #4
 8009ffc:	1a9b      	subs	r3, r3, r2
 8009ffe:	005b      	lsls	r3, r3, #1
 800a000:	440b      	add	r3, r1
 800a002:	4a1c      	ldr	r2, [pc, #112]	; (800a074 <LED_Anim_Heart+0x208>)
 800a004:	5cd1      	ldrb	r1, [r2, r3]
 800a006:	7bfa      	ldrb	r2, [r7, #15]
 800a008:	4613      	mov	r3, r2
 800a00a:	009b      	lsls	r3, r3, #2
 800a00c:	4413      	add	r3, r2
 800a00e:	00db      	lsls	r3, r3, #3
 800a010:	461c      	mov	r4, r3
 800a012:	7bba      	ldrb	r2, [r7, #14]
 800a014:	4613      	mov	r3, r2
 800a016:	011b      	lsls	r3, r3, #4
 800a018:	1a9b      	subs	r3, r3, r2
 800a01a:	005b      	lsls	r3, r3, #1
 800a01c:	4423      	add	r3, r4
 800a01e:	4a16      	ldr	r2, [pc, #88]	; (800a078 <LED_Anim_Heart+0x20c>)
 800a020:	5cd3      	ldrb	r3, [r2, r3]
 800a022:	7bba      	ldrb	r2, [r7, #14]
 800a024:	9301      	str	r3, [sp, #4]
 800a026:	9100      	str	r1, [sp, #0]
 800a028:	4603      	mov	r3, r0
 800a02a:	2105      	movs	r1, #5
 800a02c:	2001      	movs	r0, #1
 800a02e:	f000 fdf7 	bl	800ac20 <LED_SetColor>
			for(uint8_t z = 1; z <= 5; z++){
 800a032:	7bbb      	ldrb	r3, [r7, #14]
 800a034:	3301      	adds	r3, #1
 800a036:	73bb      	strb	r3, [r7, #14]
 800a038:	7bbb      	ldrb	r3, [r7, #14]
 800a03a:	2b05      	cmp	r3, #5
 800a03c:	f67f af31 	bls.w	8009ea2 <LED_Anim_Heart+0x36>
			}
			LED_Update();
 800a040:	f000 fce8 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 800a044:	2064      	movs	r0, #100	; 0x64
 800a046:	f7f9 ff99 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 1; i <= 5; i++){
 800a04a:	7bfb      	ldrb	r3, [r7, #15]
 800a04c:	3301      	adds	r3, #1
 800a04e:	73fb      	strb	r3, [r7, #15]
 800a050:	7bfb      	ldrb	r3, [r7, #15]
 800a052:	2b05      	cmp	r3, #5
 800a054:	f67f af13 	bls.w	8009e7e <LED_Anim_Heart+0x12>
	for(;times>0;times--){
 800a058:	79fb      	ldrb	r3, [r7, #7]
 800a05a:	3b01      	subs	r3, #1
 800a05c:	71fb      	strb	r3, [r7, #7]
 800a05e:	79fb      	ldrb	r3, [r7, #7]
 800a060:	2b00      	cmp	r3, #0
 800a062:	f47f af09 	bne.w	8009e78 <LED_Anim_Heart+0xc>
		}
	}
}
 800a066:	bf00      	nop
 800a068:	bf00      	nop
 800a06a:	3714      	adds	r7, #20
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd90      	pop	{r4, r7, pc}
 800a070:	0800d7dc 	.word	0x0800d7dc
 800a074:	0800d944 	.word	0x0800d944
 800a078:	0800daac 	.word	0x0800daac

0800a07c <LED_Anim_Rain>:
void LED_Anim_Rain(uint8_t times){
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b08a      	sub	sp, #40	; 0x28
 800a080:	af06      	add	r7, sp, #24
 800a082:	4603      	mov	r3, r0
 800a084:	71fb      	strb	r3, [r7, #7]
	for(;times>0;times--){
 800a086:	e053      	b.n	800a130 <LED_Anim_Rain+0xb4>
		uint8_t waterLayer = 0;
 800a088:	2300      	movs	r3, #0
 800a08a:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 1; i <= 10; i++){
 800a08c:	2301      	movs	r3, #1
 800a08e:	73bb      	strb	r3, [r7, #14]
 800a090:	e048      	b.n	800a124 <LED_Anim_Rain+0xa8>
			for(uint8_t j = 5; j >= waterLayer + 1; j--){
 800a092:	2305      	movs	r3, #5
 800a094:	737b      	strb	r3, [r7, #13]
 800a096:	e02c      	b.n	800a0f2 <LED_Anim_Rain+0x76>
				LED_ResetAll();
 800a098:	f001 f892 	bl	800b1c0 <LED_ResetAll>
				LED_DrawBitmap(i%2?12:11, 2, j, COLOR_BLUE);
 800a09c:	7bbb      	ldrb	r3, [r7, #14]
 800a09e:	f003 0301 	and.w	r3, r3, #1
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d001      	beq.n	800a0ac <LED_Anim_Rain+0x30>
 800a0a8:	200c      	movs	r0, #12
 800a0aa:	e000      	b.n	800a0ae <LED_Anim_Rain+0x32>
 800a0ac:	200b      	movs	r0, #11
 800a0ae:	7b7a      	ldrb	r2, [r7, #13]
 800a0b0:	23ff      	movs	r3, #255	; 0xff
 800a0b2:	9301      	str	r3, [sp, #4]
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	9300      	str	r3, [sp, #0]
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	2102      	movs	r1, #2
 800a0bc:	f000 feea 	bl	800ae94 <LED_DrawBitmap>
				LED_SetColorBatch(1, 1, 1, 5, 5, waterLayer, COLOR_BLUE);
 800a0c0:	23ff      	movs	r3, #255	; 0xff
 800a0c2:	9304      	str	r3, [sp, #16]
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	9303      	str	r3, [sp, #12]
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	9302      	str	r3, [sp, #8]
 800a0cc:	7bfb      	ldrb	r3, [r7, #15]
 800a0ce:	9301      	str	r3, [sp, #4]
 800a0d0:	2305      	movs	r3, #5
 800a0d2:	9300      	str	r3, [sp, #0]
 800a0d4:	2305      	movs	r3, #5
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	2101      	movs	r1, #1
 800a0da:	2001      	movs	r0, #1
 800a0dc:	f000 ffbe 	bl	800b05c <LED_SetColorBatch>
				LED_Update();
 800a0e0:	f000 fc98 	bl	800aa14 <LED_Update>
				HAL_Delay(600);
 800a0e4:	f44f 7016 	mov.w	r0, #600	; 0x258
 800a0e8:	f7f9 ff48 	bl	8003f7c <HAL_Delay>
			for(uint8_t j = 5; j >= waterLayer + 1; j--){
 800a0ec:	7b7b      	ldrb	r3, [r7, #13]
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	737b      	strb	r3, [r7, #13]
 800a0f2:	7bfa      	ldrb	r2, [r7, #15]
 800a0f4:	7b7b      	ldrb	r3, [r7, #13]
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	d3ce      	bcc.n	800a098 <LED_Anim_Rain+0x1c>
			}
			if(i%3==0&&waterLayer<2) waterLayer++;
 800a0fa:	7bba      	ldrb	r2, [r7, #14]
 800a0fc:	4b10      	ldr	r3, [pc, #64]	; (800a140 <LED_Anim_Rain+0xc4>)
 800a0fe:	fba3 1302 	umull	r1, r3, r3, r2
 800a102:	0859      	lsrs	r1, r3, #1
 800a104:	460b      	mov	r3, r1
 800a106:	005b      	lsls	r3, r3, #1
 800a108:	440b      	add	r3, r1
 800a10a:	1ad3      	subs	r3, r2, r3
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d105      	bne.n	800a11e <LED_Anim_Rain+0xa2>
 800a112:	7bfb      	ldrb	r3, [r7, #15]
 800a114:	2b01      	cmp	r3, #1
 800a116:	d802      	bhi.n	800a11e <LED_Anim_Rain+0xa2>
 800a118:	7bfb      	ldrb	r3, [r7, #15]
 800a11a:	3301      	adds	r3, #1
 800a11c:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 1; i <= 10; i++){
 800a11e:	7bbb      	ldrb	r3, [r7, #14]
 800a120:	3301      	adds	r3, #1
 800a122:	73bb      	strb	r3, [r7, #14]
 800a124:	7bbb      	ldrb	r3, [r7, #14]
 800a126:	2b0a      	cmp	r3, #10
 800a128:	d9b3      	bls.n	800a092 <LED_Anim_Rain+0x16>
	for(;times>0;times--){
 800a12a:	79fb      	ldrb	r3, [r7, #7]
 800a12c:	3b01      	subs	r3, #1
 800a12e:	71fb      	strb	r3, [r7, #7]
 800a130:	79fb      	ldrb	r3, [r7, #7]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d1a8      	bne.n	800a088 <LED_Anim_Rain+0xc>
		}
	}
}
 800a136:	bf00      	nop
 800a138:	bf00      	nop
 800a13a:	3710      	adds	r7, #16
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	aaaaaaab 	.word	0xaaaaaaab

0800a144 <LED_Anim_CycleOnOff>:
void LED_Anim_CycleOnOff(uint8_t times){
 800a144:	b580      	push	{r7, lr}
 800a146:	b082      	sub	sp, #8
 800a148:	af00      	add	r7, sp, #0
 800a14a:	4603      	mov	r3, r0
 800a14c:	71fb      	strb	r3, [r7, #7]
	for(;times>0;times--){
 800a14e:	e03a      	b.n	800a1c6 <LED_Anim_CycleOnOff+0x82>
		LED_SetColorAll(120*LED_BRIGHTNESS, 120*LED_BRIGHTNESS, 120*LED_BRIGHTNESS);
 800a150:	4b21      	ldr	r3, [pc, #132]	; (800a1d8 <LED_Anim_CycleOnOff+0x94>)
 800a152:	edd3 7a00 	vldr	s15, [r3]
 800a156:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800a1dc <LED_Anim_CycleOnOff+0x98>
 800a15a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a15e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a162:	edc7 7a00 	vstr	s15, [r7]
 800a166:	783b      	ldrb	r3, [r7, #0]
 800a168:	b2db      	uxtb	r3, r3
 800a16a:	4a1b      	ldr	r2, [pc, #108]	; (800a1d8 <LED_Anim_CycleOnOff+0x94>)
 800a16c:	edd2 7a00 	vldr	s15, [r2]
 800a170:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800a1dc <LED_Anim_CycleOnOff+0x98>
 800a174:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a178:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a17c:	edc7 7a00 	vstr	s15, [r7]
 800a180:	783a      	ldrb	r2, [r7, #0]
 800a182:	b2d1      	uxtb	r1, r2
 800a184:	4a14      	ldr	r2, [pc, #80]	; (800a1d8 <LED_Anim_CycleOnOff+0x94>)
 800a186:	edd2 7a00 	vldr	s15, [r2]
 800a18a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800a1dc <LED_Anim_CycleOnOff+0x98>
 800a18e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a192:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a196:	edc7 7a00 	vstr	s15, [r7]
 800a19a:	783a      	ldrb	r2, [r7, #0]
 800a19c:	b2d2      	uxtb	r2, r2
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f001 f836 	bl	800b210 <LED_SetColorAll>
		LED_Update();
 800a1a4:	f000 fc36 	bl	800aa14 <LED_Update>
		HAL_Delay(500);
 800a1a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a1ac:	f7f9 fee6 	bl	8003f7c <HAL_Delay>
		LED_ResetAll();
 800a1b0:	f001 f806 	bl	800b1c0 <LED_ResetAll>
		LED_Update();
 800a1b4:	f000 fc2e 	bl	800aa14 <LED_Update>
		HAL_Delay(500);
 800a1b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a1bc:	f7f9 fede 	bl	8003f7c <HAL_Delay>
	for(;times>0;times--){
 800a1c0:	79fb      	ldrb	r3, [r7, #7]
 800a1c2:	3b01      	subs	r3, #1
 800a1c4:	71fb      	strb	r3, [r7, #7]
 800a1c6:	79fb      	ldrb	r3, [r7, #7]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d1c1      	bne.n	800a150 <LED_Anim_CycleOnOff+0xc>
	}
}
 800a1cc:	bf00      	nop
 800a1ce:	bf00      	nop
 800a1d0:	3708      	adds	r7, #8
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}
 800a1d6:	bf00      	nop
 800a1d8:	2000000c 	.word	0x2000000c
 800a1dc:	42f00000 	.word	0x42f00000

0800a1e0 <LED_Anim_RainbowWave>:
void LED_Anim_RainbowWave(uint8_t times){
 800a1e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1e2:	b08d      	sub	sp, #52	; 0x34
 800a1e4:	af06      	add	r7, sp, #24
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	71fb      	strb	r3, [r7, #7]
	for(;times>0;times--){
 800a1ea:	e0d1      	b.n	800a390 <LED_Anim_RainbowWave+0x1b0>
		for(uint8_t j = 0; j < 5; j++){
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	75fb      	strb	r3, [r7, #23]
 800a1f0:	e0c3      	b.n	800a37a <LED_Anim_RainbowWave+0x19a>
			for(uint16_t i = 0, firstZ = 1; i <= 359; i++){
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	82bb      	strh	r3, [r7, #20]
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	81bb      	strh	r3, [r7, #12]
 800a1fa:	e03e      	b.n	800a27a <LED_Anim_RainbowWave+0x9a>
				LED_ResetAll();
 800a1fc:	f000 ffe0 	bl	800b1c0 <LED_ResetAll>
				firstZ = i/72 + 1;
 800a200:	8abb      	ldrh	r3, [r7, #20]
 800a202:	4a68      	ldr	r2, [pc, #416]	; (800a3a4 <LED_Anim_RainbowWave+0x1c4>)
 800a204:	fba2 2303 	umull	r2, r3, r2, r3
 800a208:	091b      	lsrs	r3, r3, #4
 800a20a:	b29b      	uxth	r3, r3
 800a20c:	3301      	adds	r3, #1
 800a20e:	81bb      	strh	r3, [r7, #12]
				for(uint8_t j = 1; j <= firstZ; j++) LED_SetColorBatch(j, 1, firstZ-j+1, j, 5, firstZ-j+1, gradientR[i], gradientG[i], gradientB[i]);
 800a210:	2301      	movs	r3, #1
 800a212:	74fb      	strb	r3, [r7, #19]
 800a214:	e027      	b.n	800a266 <LED_Anim_RainbowWave+0x86>
 800a216:	89bb      	ldrh	r3, [r7, #12]
 800a218:	b2da      	uxtb	r2, r3
 800a21a:	7cfb      	ldrb	r3, [r7, #19]
 800a21c:	1ad3      	subs	r3, r2, r3
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	3301      	adds	r3, #1
 800a222:	b2dd      	uxtb	r5, r3
 800a224:	89bb      	ldrh	r3, [r7, #12]
 800a226:	b2da      	uxtb	r2, r3
 800a228:	7cfb      	ldrb	r3, [r7, #19]
 800a22a:	1ad3      	subs	r3, r2, r3
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	3301      	adds	r3, #1
 800a230:	b2db      	uxtb	r3, r3
 800a232:	8aba      	ldrh	r2, [r7, #20]
 800a234:	495c      	ldr	r1, [pc, #368]	; (800a3a8 <LED_Anim_RainbowWave+0x1c8>)
 800a236:	5c8a      	ldrb	r2, [r1, r2]
 800a238:	8ab9      	ldrh	r1, [r7, #20]
 800a23a:	485c      	ldr	r0, [pc, #368]	; (800a3ac <LED_Anim_RainbowWave+0x1cc>)
 800a23c:	5c41      	ldrb	r1, [r0, r1]
 800a23e:	8ab8      	ldrh	r0, [r7, #20]
 800a240:	4c5b      	ldr	r4, [pc, #364]	; (800a3b0 <LED_Anim_RainbowWave+0x1d0>)
 800a242:	5c20      	ldrb	r0, [r4, r0]
 800a244:	7cfe      	ldrb	r6, [r7, #19]
 800a246:	7cfc      	ldrb	r4, [r7, #19]
 800a248:	9004      	str	r0, [sp, #16]
 800a24a:	9103      	str	r1, [sp, #12]
 800a24c:	9202      	str	r2, [sp, #8]
 800a24e:	9301      	str	r3, [sp, #4]
 800a250:	2305      	movs	r3, #5
 800a252:	9300      	str	r3, [sp, #0]
 800a254:	4633      	mov	r3, r6
 800a256:	462a      	mov	r2, r5
 800a258:	2101      	movs	r1, #1
 800a25a:	4620      	mov	r0, r4
 800a25c:	f000 fefe 	bl	800b05c <LED_SetColorBatch>
 800a260:	7cfb      	ldrb	r3, [r7, #19]
 800a262:	3301      	adds	r3, #1
 800a264:	74fb      	strb	r3, [r7, #19]
 800a266:	7cfb      	ldrb	r3, [r7, #19]
 800a268:	b29b      	uxth	r3, r3
 800a26a:	89ba      	ldrh	r2, [r7, #12]
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d2d2      	bcs.n	800a216 <LED_Anim_RainbowWave+0x36>
				LED_Update();
 800a270:	f000 fbd0 	bl	800aa14 <LED_Update>
			for(uint16_t i = 0, firstZ = 1; i <= 359; i++){
 800a274:	8abb      	ldrh	r3, [r7, #20]
 800a276:	3301      	adds	r3, #1
 800a278:	82bb      	strh	r3, [r7, #20]
 800a27a:	8abb      	ldrh	r3, [r7, #20]
 800a27c:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 800a280:	d3bc      	bcc.n	800a1fc <LED_Anim_RainbowWave+0x1c>
//				HAL_Delay(1);
			}
			for(uint16_t i = 359, highestX = 1; i >= 1; i--){
 800a282:	f240 1367 	movw	r3, #359	; 0x167
 800a286:	823b      	strh	r3, [r7, #16]
 800a288:	2301      	movs	r3, #1
 800a28a:	817b      	strh	r3, [r7, #10]
 800a28c:	e06f      	b.n	800a36e <LED_Anim_RainbowWave+0x18e>
				LED_ResetAll();
 800a28e:	f000 ff97 	bl	800b1c0 <LED_ResetAll>
				highestX = 5 - i/72;
 800a292:	8a3b      	ldrh	r3, [r7, #16]
 800a294:	4a43      	ldr	r2, [pc, #268]	; (800a3a4 <LED_Anim_RainbowWave+0x1c4>)
 800a296:	fba2 2303 	umull	r2, r3, r2, r3
 800a29a:	091b      	lsrs	r3, r3, #4
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	f1c3 0305 	rsb	r3, r3, #5
 800a2a2:	817b      	strh	r3, [r7, #10]
				for(uint8_t x = 1; x <= highestX; x++) LED_SetColorBatch(x, 1, 5-highestX+x, x, 5, 5-highestX+x, gradientR[i], gradientG[i], gradientB[i]);
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	73fb      	strb	r3, [r7, #15]
 800a2a8:	e027      	b.n	800a2fa <LED_Anim_RainbowWave+0x11a>
 800a2aa:	897b      	ldrh	r3, [r7, #10]
 800a2ac:	b2db      	uxtb	r3, r3
 800a2ae:	7bfa      	ldrb	r2, [r7, #15]
 800a2b0:	1ad3      	subs	r3, r2, r3
 800a2b2:	b2db      	uxtb	r3, r3
 800a2b4:	3305      	adds	r3, #5
 800a2b6:	b2dd      	uxtb	r5, r3
 800a2b8:	897b      	ldrh	r3, [r7, #10]
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	7bfa      	ldrb	r2, [r7, #15]
 800a2be:	1ad3      	subs	r3, r2, r3
 800a2c0:	b2db      	uxtb	r3, r3
 800a2c2:	3305      	adds	r3, #5
 800a2c4:	b2db      	uxtb	r3, r3
 800a2c6:	8a3a      	ldrh	r2, [r7, #16]
 800a2c8:	4937      	ldr	r1, [pc, #220]	; (800a3a8 <LED_Anim_RainbowWave+0x1c8>)
 800a2ca:	5c8a      	ldrb	r2, [r1, r2]
 800a2cc:	8a39      	ldrh	r1, [r7, #16]
 800a2ce:	4837      	ldr	r0, [pc, #220]	; (800a3ac <LED_Anim_RainbowWave+0x1cc>)
 800a2d0:	5c41      	ldrb	r1, [r0, r1]
 800a2d2:	8a38      	ldrh	r0, [r7, #16]
 800a2d4:	4c36      	ldr	r4, [pc, #216]	; (800a3b0 <LED_Anim_RainbowWave+0x1d0>)
 800a2d6:	5c20      	ldrb	r0, [r4, r0]
 800a2d8:	7bfe      	ldrb	r6, [r7, #15]
 800a2da:	7bfc      	ldrb	r4, [r7, #15]
 800a2dc:	9004      	str	r0, [sp, #16]
 800a2de:	9103      	str	r1, [sp, #12]
 800a2e0:	9202      	str	r2, [sp, #8]
 800a2e2:	9301      	str	r3, [sp, #4]
 800a2e4:	2305      	movs	r3, #5
 800a2e6:	9300      	str	r3, [sp, #0]
 800a2e8:	4633      	mov	r3, r6
 800a2ea:	462a      	mov	r2, r5
 800a2ec:	2101      	movs	r1, #1
 800a2ee:	4620      	mov	r0, r4
 800a2f0:	f000 feb4 	bl	800b05c <LED_SetColorBatch>
 800a2f4:	7bfb      	ldrb	r3, [r7, #15]
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	73fb      	strb	r3, [r7, #15]
 800a2fa:	7bfb      	ldrb	r3, [r7, #15]
 800a2fc:	b29b      	uxth	r3, r3
 800a2fe:	897a      	ldrh	r2, [r7, #10]
 800a300:	429a      	cmp	r2, r3
 800a302:	d2d2      	bcs.n	800a2aa <LED_Anim_RainbowWave+0xca>
				for(uint8_t x = highestX+1; x <= 5; x++) LED_SetColorBatch(x, 1, 5+highestX-x, x, 5, 5+highestX-x, gradientR[i], gradientG[i], gradientB[i]);
 800a304:	897b      	ldrh	r3, [r7, #10]
 800a306:	b2db      	uxtb	r3, r3
 800a308:	3301      	adds	r3, #1
 800a30a:	73bb      	strb	r3, [r7, #14]
 800a30c:	e027      	b.n	800a35e <LED_Anim_RainbowWave+0x17e>
 800a30e:	897b      	ldrh	r3, [r7, #10]
 800a310:	b2da      	uxtb	r2, r3
 800a312:	7bbb      	ldrb	r3, [r7, #14]
 800a314:	1ad3      	subs	r3, r2, r3
 800a316:	b2db      	uxtb	r3, r3
 800a318:	3305      	adds	r3, #5
 800a31a:	b2dd      	uxtb	r5, r3
 800a31c:	897b      	ldrh	r3, [r7, #10]
 800a31e:	b2da      	uxtb	r2, r3
 800a320:	7bbb      	ldrb	r3, [r7, #14]
 800a322:	1ad3      	subs	r3, r2, r3
 800a324:	b2db      	uxtb	r3, r3
 800a326:	3305      	adds	r3, #5
 800a328:	b2db      	uxtb	r3, r3
 800a32a:	8a3a      	ldrh	r2, [r7, #16]
 800a32c:	491e      	ldr	r1, [pc, #120]	; (800a3a8 <LED_Anim_RainbowWave+0x1c8>)
 800a32e:	5c8a      	ldrb	r2, [r1, r2]
 800a330:	8a39      	ldrh	r1, [r7, #16]
 800a332:	481e      	ldr	r0, [pc, #120]	; (800a3ac <LED_Anim_RainbowWave+0x1cc>)
 800a334:	5c41      	ldrb	r1, [r0, r1]
 800a336:	8a38      	ldrh	r0, [r7, #16]
 800a338:	4c1d      	ldr	r4, [pc, #116]	; (800a3b0 <LED_Anim_RainbowWave+0x1d0>)
 800a33a:	5c20      	ldrb	r0, [r4, r0]
 800a33c:	7bbe      	ldrb	r6, [r7, #14]
 800a33e:	7bbc      	ldrb	r4, [r7, #14]
 800a340:	9004      	str	r0, [sp, #16]
 800a342:	9103      	str	r1, [sp, #12]
 800a344:	9202      	str	r2, [sp, #8]
 800a346:	9301      	str	r3, [sp, #4]
 800a348:	2305      	movs	r3, #5
 800a34a:	9300      	str	r3, [sp, #0]
 800a34c:	4633      	mov	r3, r6
 800a34e:	462a      	mov	r2, r5
 800a350:	2101      	movs	r1, #1
 800a352:	4620      	mov	r0, r4
 800a354:	f000 fe82 	bl	800b05c <LED_SetColorBatch>
 800a358:	7bbb      	ldrb	r3, [r7, #14]
 800a35a:	3301      	adds	r3, #1
 800a35c:	73bb      	strb	r3, [r7, #14]
 800a35e:	7bbb      	ldrb	r3, [r7, #14]
 800a360:	2b05      	cmp	r3, #5
 800a362:	d9d4      	bls.n	800a30e <LED_Anim_RainbowWave+0x12e>
				LED_Update();
 800a364:	f000 fb56 	bl	800aa14 <LED_Update>
			for(uint16_t i = 359, highestX = 1; i >= 1; i--){
 800a368:	8a3b      	ldrh	r3, [r7, #16]
 800a36a:	3b01      	subs	r3, #1
 800a36c:	823b      	strh	r3, [r7, #16]
 800a36e:	8a3b      	ldrh	r3, [r7, #16]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d18c      	bne.n	800a28e <LED_Anim_RainbowWave+0xae>
		for(uint8_t j = 0; j < 5; j++){
 800a374:	7dfb      	ldrb	r3, [r7, #23]
 800a376:	3301      	adds	r3, #1
 800a378:	75fb      	strb	r3, [r7, #23]
 800a37a:	7dfb      	ldrb	r3, [r7, #23]
 800a37c:	2b04      	cmp	r3, #4
 800a37e:	f67f af38 	bls.w	800a1f2 <LED_Anim_RainbowWave+0x12>
//				HAL_Delay(1);
			}
		}
		LED_ResetAll();
 800a382:	f000 ff1d 	bl	800b1c0 <LED_ResetAll>
		LED_Update();
 800a386:	f000 fb45 	bl	800aa14 <LED_Update>
	for(;times>0;times--){
 800a38a:	79fb      	ldrb	r3, [r7, #7]
 800a38c:	3b01      	subs	r3, #1
 800a38e:	71fb      	strb	r3, [r7, #7]
 800a390:	79fb      	ldrb	r3, [r7, #7]
 800a392:	2b00      	cmp	r3, #0
 800a394:	f47f af2a 	bne.w	800a1ec <LED_Anim_RainbowWave+0xc>
	}
}
 800a398:	bf00      	nop
 800a39a:	bf00      	nop
 800a39c:	371c      	adds	r7, #28
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	38e38e39 	.word	0x38e38e39
 800a3a8:	0800d7dc 	.word	0x0800d7dc
 800a3ac:	0800d944 	.word	0x0800d944
 800a3b0:	0800daac 	.word	0x0800daac

0800a3b4 <LED_Anim_Snake>:
void LED_Anim_Snake(uint8_t times){
 800a3b4:	b590      	push	{r4, r7, lr}
 800a3b6:	b087      	sub	sp, #28
 800a3b8:	af02      	add	r7, sp, #8
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	71fb      	strb	r3, [r7, #7]
	LED_ResetAll();
 800a3be:	f000 feff 	bl	800b1c0 <LED_ResetAll>
	for(;times>0;times--){
 800a3c2:	e214      	b.n	800a7ee <LED_Anim_Snake+0x43a>
		for(uint8_t i = 1; i <= 5; i++){
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	73fb      	strb	r3, [r7, #15]
 800a3c8:	e04a      	b.n	800a460 <LED_Anim_Snake+0xac>
			LED_SetColor(i, 1, 1, gradientR[i*20], gradientG[i*20], gradientB[i*20]);
 800a3ca:	7bfa      	ldrb	r2, [r7, #15]
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	4413      	add	r3, r2
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	4bb5      	ldr	r3, [pc, #724]	; (800a6ac <LED_Anim_Snake+0x2f8>)
 800a3d8:	5c9c      	ldrb	r4, [r3, r2]
 800a3da:	7bfa      	ldrb	r2, [r7, #15]
 800a3dc:	4613      	mov	r3, r2
 800a3de:	009b      	lsls	r3, r3, #2
 800a3e0:	4413      	add	r3, r2
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	4bb2      	ldr	r3, [pc, #712]	; (800a6b0 <LED_Anim_Snake+0x2fc>)
 800a3e8:	5c99      	ldrb	r1, [r3, r2]
 800a3ea:	7bfa      	ldrb	r2, [r7, #15]
 800a3ec:	4613      	mov	r3, r2
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	4413      	add	r3, r2
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	4baf      	ldr	r3, [pc, #700]	; (800a6b4 <LED_Anim_Snake+0x300>)
 800a3f8:	5c9b      	ldrb	r3, [r3, r2]
 800a3fa:	7bf8      	ldrb	r0, [r7, #15]
 800a3fc:	9301      	str	r3, [sp, #4]
 800a3fe:	9100      	str	r1, [sp, #0]
 800a400:	4623      	mov	r3, r4
 800a402:	2201      	movs	r2, #1
 800a404:	2101      	movs	r1, #1
 800a406:	f000 fc0b 	bl	800ac20 <LED_SetColor>
			LED_SetColor(6-i, 5, 1, gradientR[i*20], gradientG[i*20], gradientB[i*20]);
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
 800a40c:	f1c3 0306 	rsb	r3, r3, #6
 800a410:	b2d8      	uxtb	r0, r3
 800a412:	7bfa      	ldrb	r2, [r7, #15]
 800a414:	4613      	mov	r3, r2
 800a416:	009b      	lsls	r3, r3, #2
 800a418:	4413      	add	r3, r2
 800a41a:	009b      	lsls	r3, r3, #2
 800a41c:	461a      	mov	r2, r3
 800a41e:	4ba3      	ldr	r3, [pc, #652]	; (800a6ac <LED_Anim_Snake+0x2f8>)
 800a420:	5c9c      	ldrb	r4, [r3, r2]
 800a422:	7bfa      	ldrb	r2, [r7, #15]
 800a424:	4613      	mov	r3, r2
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	4413      	add	r3, r2
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	461a      	mov	r2, r3
 800a42e:	4ba0      	ldr	r3, [pc, #640]	; (800a6b0 <LED_Anim_Snake+0x2fc>)
 800a430:	5c99      	ldrb	r1, [r3, r2]
 800a432:	7bfa      	ldrb	r2, [r7, #15]
 800a434:	4613      	mov	r3, r2
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	4413      	add	r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	461a      	mov	r2, r3
 800a43e:	4b9d      	ldr	r3, [pc, #628]	; (800a6b4 <LED_Anim_Snake+0x300>)
 800a440:	5c9b      	ldrb	r3, [r3, r2]
 800a442:	9301      	str	r3, [sp, #4]
 800a444:	9100      	str	r1, [sp, #0]
 800a446:	4623      	mov	r3, r4
 800a448:	2201      	movs	r2, #1
 800a44a:	2105      	movs	r1, #5
 800a44c:	f000 fbe8 	bl	800ac20 <LED_SetColor>
			LED_Update();
 800a450:	f000 fae0 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 800a454:	2064      	movs	r0, #100	; 0x64
 800a456:	f7f9 fd91 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 1; i <= 5; i++){
 800a45a:	7bfb      	ldrb	r3, [r7, #15]
 800a45c:	3301      	adds	r3, #1
 800a45e:	73fb      	strb	r3, [r7, #15]
 800a460:	7bfb      	ldrb	r3, [r7, #15]
 800a462:	2b05      	cmp	r3, #5
 800a464:	d9b1      	bls.n	800a3ca <LED_Anim_Snake+0x16>
		}
		for(uint8_t i = 2; i <= 5; i++){
 800a466:	2302      	movs	r3, #2
 800a468:	73bb      	strb	r3, [r7, #14]
 800a46a:	e047      	b.n	800a4fc <LED_Anim_Snake+0x148>
			LED_SetColor(5, 1, i, gradientR[100+i*20], gradientG[100+i*20], gradientB[100+i*20]);
 800a46c:	7bba      	ldrb	r2, [r7, #14]
 800a46e:	4613      	mov	r3, r2
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	4413      	add	r3, r2
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	3364      	adds	r3, #100	; 0x64
 800a478:	4a8c      	ldr	r2, [pc, #560]	; (800a6ac <LED_Anim_Snake+0x2f8>)
 800a47a:	5cd0      	ldrb	r0, [r2, r3]
 800a47c:	7bba      	ldrb	r2, [r7, #14]
 800a47e:	4613      	mov	r3, r2
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	4413      	add	r3, r2
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	3364      	adds	r3, #100	; 0x64
 800a488:	4a89      	ldr	r2, [pc, #548]	; (800a6b0 <LED_Anim_Snake+0x2fc>)
 800a48a:	5cd1      	ldrb	r1, [r2, r3]
 800a48c:	7bba      	ldrb	r2, [r7, #14]
 800a48e:	4613      	mov	r3, r2
 800a490:	009b      	lsls	r3, r3, #2
 800a492:	4413      	add	r3, r2
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	3364      	adds	r3, #100	; 0x64
 800a498:	4a86      	ldr	r2, [pc, #536]	; (800a6b4 <LED_Anim_Snake+0x300>)
 800a49a:	5cd3      	ldrb	r3, [r2, r3]
 800a49c:	7bba      	ldrb	r2, [r7, #14]
 800a49e:	9301      	str	r3, [sp, #4]
 800a4a0:	9100      	str	r1, [sp, #0]
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	2101      	movs	r1, #1
 800a4a6:	2005      	movs	r0, #5
 800a4a8:	f000 fbba 	bl	800ac20 <LED_SetColor>
			LED_SetColor(1, 5, i, gradientR[100+i*20], gradientG[100+i*20], gradientB[100+i*20]);
 800a4ac:	7bba      	ldrb	r2, [r7, #14]
 800a4ae:	4613      	mov	r3, r2
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	009b      	lsls	r3, r3, #2
 800a4b6:	3364      	adds	r3, #100	; 0x64
 800a4b8:	4a7c      	ldr	r2, [pc, #496]	; (800a6ac <LED_Anim_Snake+0x2f8>)
 800a4ba:	5cd0      	ldrb	r0, [r2, r3]
 800a4bc:	7bba      	ldrb	r2, [r7, #14]
 800a4be:	4613      	mov	r3, r2
 800a4c0:	009b      	lsls	r3, r3, #2
 800a4c2:	4413      	add	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	3364      	adds	r3, #100	; 0x64
 800a4c8:	4a79      	ldr	r2, [pc, #484]	; (800a6b0 <LED_Anim_Snake+0x2fc>)
 800a4ca:	5cd1      	ldrb	r1, [r2, r3]
 800a4cc:	7bba      	ldrb	r2, [r7, #14]
 800a4ce:	4613      	mov	r3, r2
 800a4d0:	009b      	lsls	r3, r3, #2
 800a4d2:	4413      	add	r3, r2
 800a4d4:	009b      	lsls	r3, r3, #2
 800a4d6:	3364      	adds	r3, #100	; 0x64
 800a4d8:	4a76      	ldr	r2, [pc, #472]	; (800a6b4 <LED_Anim_Snake+0x300>)
 800a4da:	5cd3      	ldrb	r3, [r2, r3]
 800a4dc:	7bba      	ldrb	r2, [r7, #14]
 800a4de:	9301      	str	r3, [sp, #4]
 800a4e0:	9100      	str	r1, [sp, #0]
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	2105      	movs	r1, #5
 800a4e6:	2001      	movs	r0, #1
 800a4e8:	f000 fb9a 	bl	800ac20 <LED_SetColor>
			LED_Update();
 800a4ec:	f000 fa92 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 800a4f0:	2064      	movs	r0, #100	; 0x64
 800a4f2:	f7f9 fd43 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 2; i <= 5; i++){
 800a4f6:	7bbb      	ldrb	r3, [r7, #14]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	73bb      	strb	r3, [r7, #14]
 800a4fc:	7bbb      	ldrb	r3, [r7, #14]
 800a4fe:	2b05      	cmp	r3, #5
 800a500:	d9b4      	bls.n	800a46c <LED_Anim_Snake+0xb8>
		}
		for(uint8_t i = 4; i >= 2; i--){
 800a502:	2304      	movs	r3, #4
 800a504:	737b      	strb	r3, [r7, #13]
 800a506:	e056      	b.n	800a5b6 <LED_Anim_Snake+0x202>
			LED_SetColor(i, 1, 5, gradientR[200+(7-i)*20], gradientG[200+(7-i)*20], gradientB[200+(7-i)*20]);
 800a508:	7b7b      	ldrb	r3, [r7, #13]
 800a50a:	f1c3 0207 	rsb	r2, r3, #7
 800a50e:	4613      	mov	r3, r2
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	4413      	add	r3, r2
 800a514:	009b      	lsls	r3, r3, #2
 800a516:	33c8      	adds	r3, #200	; 0xc8
 800a518:	4a64      	ldr	r2, [pc, #400]	; (800a6ac <LED_Anim_Snake+0x2f8>)
 800a51a:	5cd4      	ldrb	r4, [r2, r3]
 800a51c:	7b7b      	ldrb	r3, [r7, #13]
 800a51e:	f1c3 0207 	rsb	r2, r3, #7
 800a522:	4613      	mov	r3, r2
 800a524:	009b      	lsls	r3, r3, #2
 800a526:	4413      	add	r3, r2
 800a528:	009b      	lsls	r3, r3, #2
 800a52a:	33c8      	adds	r3, #200	; 0xc8
 800a52c:	4a60      	ldr	r2, [pc, #384]	; (800a6b0 <LED_Anim_Snake+0x2fc>)
 800a52e:	5cd1      	ldrb	r1, [r2, r3]
 800a530:	7b7b      	ldrb	r3, [r7, #13]
 800a532:	f1c3 0207 	rsb	r2, r3, #7
 800a536:	4613      	mov	r3, r2
 800a538:	009b      	lsls	r3, r3, #2
 800a53a:	4413      	add	r3, r2
 800a53c:	009b      	lsls	r3, r3, #2
 800a53e:	33c8      	adds	r3, #200	; 0xc8
 800a540:	4a5c      	ldr	r2, [pc, #368]	; (800a6b4 <LED_Anim_Snake+0x300>)
 800a542:	5cd3      	ldrb	r3, [r2, r3]
 800a544:	7b78      	ldrb	r0, [r7, #13]
 800a546:	9301      	str	r3, [sp, #4]
 800a548:	9100      	str	r1, [sp, #0]
 800a54a:	4623      	mov	r3, r4
 800a54c:	2205      	movs	r2, #5
 800a54e:	2101      	movs	r1, #1
 800a550:	f000 fb66 	bl	800ac20 <LED_SetColor>
			LED_SetColor(6-i, 5, 5, gradientR[200+(7-i)*20], gradientG[200+(7-i)*20], gradientB[200+(7-i)*20]);
 800a554:	7b7b      	ldrb	r3, [r7, #13]
 800a556:	f1c3 0306 	rsb	r3, r3, #6
 800a55a:	b2d8      	uxtb	r0, r3
 800a55c:	7b7b      	ldrb	r3, [r7, #13]
 800a55e:	f1c3 0207 	rsb	r2, r3, #7
 800a562:	4613      	mov	r3, r2
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	4413      	add	r3, r2
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	33c8      	adds	r3, #200	; 0xc8
 800a56c:	4a4f      	ldr	r2, [pc, #316]	; (800a6ac <LED_Anim_Snake+0x2f8>)
 800a56e:	5cd4      	ldrb	r4, [r2, r3]
 800a570:	7b7b      	ldrb	r3, [r7, #13]
 800a572:	f1c3 0207 	rsb	r2, r3, #7
 800a576:	4613      	mov	r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	4413      	add	r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	33c8      	adds	r3, #200	; 0xc8
 800a580:	4a4b      	ldr	r2, [pc, #300]	; (800a6b0 <LED_Anim_Snake+0x2fc>)
 800a582:	5cd1      	ldrb	r1, [r2, r3]
 800a584:	7b7b      	ldrb	r3, [r7, #13]
 800a586:	f1c3 0207 	rsb	r2, r3, #7
 800a58a:	4613      	mov	r3, r2
 800a58c:	009b      	lsls	r3, r3, #2
 800a58e:	4413      	add	r3, r2
 800a590:	009b      	lsls	r3, r3, #2
 800a592:	33c8      	adds	r3, #200	; 0xc8
 800a594:	4a47      	ldr	r2, [pc, #284]	; (800a6b4 <LED_Anim_Snake+0x300>)
 800a596:	5cd3      	ldrb	r3, [r2, r3]
 800a598:	9301      	str	r3, [sp, #4]
 800a59a:	9100      	str	r1, [sp, #0]
 800a59c:	4623      	mov	r3, r4
 800a59e:	2205      	movs	r2, #5
 800a5a0:	2105      	movs	r1, #5
 800a5a2:	f000 fb3d 	bl	800ac20 <LED_SetColor>
			LED_Update();
 800a5a6:	f000 fa35 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 800a5aa:	2064      	movs	r0, #100	; 0x64
 800a5ac:	f7f9 fce6 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 4; i >= 2; i--){
 800a5b0:	7b7b      	ldrb	r3, [r7, #13]
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	737b      	strb	r3, [r7, #13]
 800a5b6:	7b7b      	ldrb	r3, [r7, #13]
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d8a5      	bhi.n	800a508 <LED_Anim_Snake+0x154>
		}
		LED_SetColor(2, 2, 5, gradientR[310], gradientG[310], gradientB[310]);
 800a5bc:	21ff      	movs	r1, #255	; 0xff
 800a5be:	2300      	movs	r3, #0
 800a5c0:	22d4      	movs	r2, #212	; 0xd4
 800a5c2:	9201      	str	r2, [sp, #4]
 800a5c4:	9300      	str	r3, [sp, #0]
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	2205      	movs	r2, #5
 800a5ca:	2102      	movs	r1, #2
 800a5cc:	2002      	movs	r0, #2
 800a5ce:	f000 fb27 	bl	800ac20 <LED_SetColor>
		LED_SetColor(4, 4, 5, gradientR[310], gradientG[310], gradientB[310]);
 800a5d2:	21ff      	movs	r1, #255	; 0xff
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	22d4      	movs	r2, #212	; 0xd4
 800a5d8:	9201      	str	r2, [sp, #4]
 800a5da:	9300      	str	r3, [sp, #0]
 800a5dc:	460b      	mov	r3, r1
 800a5de:	2205      	movs	r2, #5
 800a5e0:	2104      	movs	r1, #4
 800a5e2:	2004      	movs	r0, #4
 800a5e4:	f000 fb1c 	bl	800ac20 <LED_SetColor>
		LED_Update();
 800a5e8:	f000 fa14 	bl	800aa14 <LED_Update>
		HAL_Delay(100);
 800a5ec:	2064      	movs	r0, #100	; 0x64
 800a5ee:	f7f9 fcc5 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 4; i >= 2; i--){
 800a5f2:	2304      	movs	r3, #4
 800a5f4:	733b      	strb	r3, [r7, #12]
 800a5f6:	e053      	b.n	800a6a0 <LED_Anim_Snake+0x2ec>
			LED_SetColor(2, 2, i, gradientR[(7-i)*20], gradientG[(7-i)*20], gradientB[(7-i)*20]);
 800a5f8:	7b3b      	ldrb	r3, [r7, #12]
 800a5fa:	f1c3 0207 	rsb	r2, r3, #7
 800a5fe:	4613      	mov	r3, r2
 800a600:	009b      	lsls	r3, r3, #2
 800a602:	4413      	add	r3, r2
 800a604:	009b      	lsls	r3, r3, #2
 800a606:	461a      	mov	r2, r3
 800a608:	4b28      	ldr	r3, [pc, #160]	; (800a6ac <LED_Anim_Snake+0x2f8>)
 800a60a:	5c98      	ldrb	r0, [r3, r2]
 800a60c:	7b3b      	ldrb	r3, [r7, #12]
 800a60e:	f1c3 0207 	rsb	r2, r3, #7
 800a612:	4613      	mov	r3, r2
 800a614:	009b      	lsls	r3, r3, #2
 800a616:	4413      	add	r3, r2
 800a618:	009b      	lsls	r3, r3, #2
 800a61a:	461a      	mov	r2, r3
 800a61c:	4b24      	ldr	r3, [pc, #144]	; (800a6b0 <LED_Anim_Snake+0x2fc>)
 800a61e:	5c99      	ldrb	r1, [r3, r2]
 800a620:	7b3b      	ldrb	r3, [r7, #12]
 800a622:	f1c3 0207 	rsb	r2, r3, #7
 800a626:	4613      	mov	r3, r2
 800a628:	009b      	lsls	r3, r3, #2
 800a62a:	4413      	add	r3, r2
 800a62c:	009b      	lsls	r3, r3, #2
 800a62e:	461a      	mov	r2, r3
 800a630:	4b20      	ldr	r3, [pc, #128]	; (800a6b4 <LED_Anim_Snake+0x300>)
 800a632:	5c9b      	ldrb	r3, [r3, r2]
 800a634:	7b3a      	ldrb	r2, [r7, #12]
 800a636:	9301      	str	r3, [sp, #4]
 800a638:	9100      	str	r1, [sp, #0]
 800a63a:	4603      	mov	r3, r0
 800a63c:	2102      	movs	r1, #2
 800a63e:	2002      	movs	r0, #2
 800a640:	f000 faee 	bl	800ac20 <LED_SetColor>
			LED_SetColor(4, 4, i, gradientR[(7-i)*20], gradientG[(7-i)*20], gradientB[(7-i)*20]);
 800a644:	7b3b      	ldrb	r3, [r7, #12]
 800a646:	f1c3 0207 	rsb	r2, r3, #7
 800a64a:	4613      	mov	r3, r2
 800a64c:	009b      	lsls	r3, r3, #2
 800a64e:	4413      	add	r3, r2
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	461a      	mov	r2, r3
 800a654:	4b15      	ldr	r3, [pc, #84]	; (800a6ac <LED_Anim_Snake+0x2f8>)
 800a656:	5c98      	ldrb	r0, [r3, r2]
 800a658:	7b3b      	ldrb	r3, [r7, #12]
 800a65a:	f1c3 0207 	rsb	r2, r3, #7
 800a65e:	4613      	mov	r3, r2
 800a660:	009b      	lsls	r3, r3, #2
 800a662:	4413      	add	r3, r2
 800a664:	009b      	lsls	r3, r3, #2
 800a666:	461a      	mov	r2, r3
 800a668:	4b11      	ldr	r3, [pc, #68]	; (800a6b0 <LED_Anim_Snake+0x2fc>)
 800a66a:	5c99      	ldrb	r1, [r3, r2]
 800a66c:	7b3b      	ldrb	r3, [r7, #12]
 800a66e:	f1c3 0207 	rsb	r2, r3, #7
 800a672:	4613      	mov	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	4413      	add	r3, r2
 800a678:	009b      	lsls	r3, r3, #2
 800a67a:	461a      	mov	r2, r3
 800a67c:	4b0d      	ldr	r3, [pc, #52]	; (800a6b4 <LED_Anim_Snake+0x300>)
 800a67e:	5c9b      	ldrb	r3, [r3, r2]
 800a680:	7b3a      	ldrb	r2, [r7, #12]
 800a682:	9301      	str	r3, [sp, #4]
 800a684:	9100      	str	r1, [sp, #0]
 800a686:	4603      	mov	r3, r0
 800a688:	2104      	movs	r1, #4
 800a68a:	2004      	movs	r0, #4
 800a68c:	f000 fac8 	bl	800ac20 <LED_SetColor>
			LED_Update();
 800a690:	f000 f9c0 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 800a694:	2064      	movs	r0, #100	; 0x64
 800a696:	f7f9 fc71 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 4; i >= 2; i--){
 800a69a:	7b3b      	ldrb	r3, [r7, #12]
 800a69c:	3b01      	subs	r3, #1
 800a69e:	733b      	strb	r3, [r7, #12]
 800a6a0:	7b3b      	ldrb	r3, [r7, #12]
 800a6a2:	2b01      	cmp	r3, #1
 800a6a4:	d8a8      	bhi.n	800a5f8 <LED_Anim_Snake+0x244>
		}
		for(uint8_t i = 2; i<= 4; i++){
 800a6a6:	2302      	movs	r3, #2
 800a6a8:	72fb      	strb	r3, [r7, #11]
 800a6aa:	e050      	b.n	800a74e <LED_Anim_Snake+0x39a>
 800a6ac:	0800d7dc 	.word	0x0800d7dc
 800a6b0:	0800d944 	.word	0x0800d944
 800a6b4:	0800daac 	.word	0x0800daac
			LED_SetColor(i, 2, 2, gradientR[100+i*20], gradientG[100+i*20], gradientB[100+i*20]);
 800a6b8:	7afa      	ldrb	r2, [r7, #11]
 800a6ba:	4613      	mov	r3, r2
 800a6bc:	009b      	lsls	r3, r3, #2
 800a6be:	4413      	add	r3, r2
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	3364      	adds	r3, #100	; 0x64
 800a6c4:	4a4e      	ldr	r2, [pc, #312]	; (800a800 <LED_Anim_Snake+0x44c>)
 800a6c6:	5cd4      	ldrb	r4, [r2, r3]
 800a6c8:	7afa      	ldrb	r2, [r7, #11]
 800a6ca:	4613      	mov	r3, r2
 800a6cc:	009b      	lsls	r3, r3, #2
 800a6ce:	4413      	add	r3, r2
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	3364      	adds	r3, #100	; 0x64
 800a6d4:	4a4b      	ldr	r2, [pc, #300]	; (800a804 <LED_Anim_Snake+0x450>)
 800a6d6:	5cd1      	ldrb	r1, [r2, r3]
 800a6d8:	7afa      	ldrb	r2, [r7, #11]
 800a6da:	4613      	mov	r3, r2
 800a6dc:	009b      	lsls	r3, r3, #2
 800a6de:	4413      	add	r3, r2
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	3364      	adds	r3, #100	; 0x64
 800a6e4:	4a48      	ldr	r2, [pc, #288]	; (800a808 <LED_Anim_Snake+0x454>)
 800a6e6:	5cd3      	ldrb	r3, [r2, r3]
 800a6e8:	7af8      	ldrb	r0, [r7, #11]
 800a6ea:	9301      	str	r3, [sp, #4]
 800a6ec:	9100      	str	r1, [sp, #0]
 800a6ee:	4623      	mov	r3, r4
 800a6f0:	2202      	movs	r2, #2
 800a6f2:	2102      	movs	r1, #2
 800a6f4:	f000 fa94 	bl	800ac20 <LED_SetColor>
			LED_SetColor(6-i, 4, 2, gradientR[100+i*20], gradientG[100+i*20], gradientB[100+i*20]);
 800a6f8:	7afb      	ldrb	r3, [r7, #11]
 800a6fa:	f1c3 0306 	rsb	r3, r3, #6
 800a6fe:	b2d8      	uxtb	r0, r3
 800a700:	7afa      	ldrb	r2, [r7, #11]
 800a702:	4613      	mov	r3, r2
 800a704:	009b      	lsls	r3, r3, #2
 800a706:	4413      	add	r3, r2
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	3364      	adds	r3, #100	; 0x64
 800a70c:	4a3c      	ldr	r2, [pc, #240]	; (800a800 <LED_Anim_Snake+0x44c>)
 800a70e:	5cd4      	ldrb	r4, [r2, r3]
 800a710:	7afa      	ldrb	r2, [r7, #11]
 800a712:	4613      	mov	r3, r2
 800a714:	009b      	lsls	r3, r3, #2
 800a716:	4413      	add	r3, r2
 800a718:	009b      	lsls	r3, r3, #2
 800a71a:	3364      	adds	r3, #100	; 0x64
 800a71c:	4a39      	ldr	r2, [pc, #228]	; (800a804 <LED_Anim_Snake+0x450>)
 800a71e:	5cd1      	ldrb	r1, [r2, r3]
 800a720:	7afa      	ldrb	r2, [r7, #11]
 800a722:	4613      	mov	r3, r2
 800a724:	009b      	lsls	r3, r3, #2
 800a726:	4413      	add	r3, r2
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	3364      	adds	r3, #100	; 0x64
 800a72c:	4a36      	ldr	r2, [pc, #216]	; (800a808 <LED_Anim_Snake+0x454>)
 800a72e:	5cd3      	ldrb	r3, [r2, r3]
 800a730:	9301      	str	r3, [sp, #4]
 800a732:	9100      	str	r1, [sp, #0]
 800a734:	4623      	mov	r3, r4
 800a736:	2202      	movs	r2, #2
 800a738:	2104      	movs	r1, #4
 800a73a:	f000 fa71 	bl	800ac20 <LED_SetColor>
			LED_Update();
 800a73e:	f000 f969 	bl	800aa14 <LED_Update>
			HAL_Delay(100);
 800a742:	2064      	movs	r0, #100	; 0x64
 800a744:	f7f9 fc1a 	bl	8003f7c <HAL_Delay>
		for(uint8_t i = 2; i<= 4; i++){
 800a748:	7afb      	ldrb	r3, [r7, #11]
 800a74a:	3301      	adds	r3, #1
 800a74c:	72fb      	strb	r3, [r7, #11]
 800a74e:	7afb      	ldrb	r3, [r7, #11]
 800a750:	2b04      	cmp	r3, #4
 800a752:	d9b1      	bls.n	800a6b8 <LED_Anim_Snake+0x304>
		}
		LED_SetColor(4, 2, 3, gradientR[210], gradientG[210], gradientB[210]);
 800a754:	2100      	movs	r1, #0
 800a756:	237f      	movs	r3, #127	; 0x7f
 800a758:	22ff      	movs	r2, #255	; 0xff
 800a75a:	9201      	str	r2, [sp, #4]
 800a75c:	9300      	str	r3, [sp, #0]
 800a75e:	460b      	mov	r3, r1
 800a760:	2203      	movs	r2, #3
 800a762:	2102      	movs	r1, #2
 800a764:	2004      	movs	r0, #4
 800a766:	f000 fa5b 	bl	800ac20 <LED_SetColor>
		LED_SetColor(2, 4, 3, gradientR[210], gradientG[210], gradientB[210]);
 800a76a:	2100      	movs	r1, #0
 800a76c:	237f      	movs	r3, #127	; 0x7f
 800a76e:	22ff      	movs	r2, #255	; 0xff
 800a770:	9201      	str	r2, [sp, #4]
 800a772:	9300      	str	r3, [sp, #0]
 800a774:	460b      	mov	r3, r1
 800a776:	2203      	movs	r2, #3
 800a778:	2104      	movs	r1, #4
 800a77a:	2002      	movs	r0, #2
 800a77c:	f000 fa50 	bl	800ac20 <LED_SetColor>
		LED_Update();
 800a780:	f000 f948 	bl	800aa14 <LED_Update>
		HAL_Delay(100);
 800a784:	2064      	movs	r0, #100	; 0x64
 800a786:	f7f9 fbf9 	bl	8003f7c <HAL_Delay>
		LED_SetColor(4, 3, 3, gradientR[240], gradientG[240], gradientB[240]);
 800a78a:	2100      	movs	r1, #0
 800a78c:	2300      	movs	r3, #0
 800a78e:	22ff      	movs	r2, #255	; 0xff
 800a790:	9201      	str	r2, [sp, #4]
 800a792:	9300      	str	r3, [sp, #0]
 800a794:	460b      	mov	r3, r1
 800a796:	2203      	movs	r2, #3
 800a798:	2103      	movs	r1, #3
 800a79a:	2004      	movs	r0, #4
 800a79c:	f000 fa40 	bl	800ac20 <LED_SetColor>
		LED_SetColor(2, 3, 3, gradientR[240], gradientG[240], gradientB[240]);
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	22ff      	movs	r2, #255	; 0xff
 800a7a6:	9201      	str	r2, [sp, #4]
 800a7a8:	9300      	str	r3, [sp, #0]
 800a7aa:	460b      	mov	r3, r1
 800a7ac:	2203      	movs	r2, #3
 800a7ae:	2103      	movs	r1, #3
 800a7b0:	2002      	movs	r0, #2
 800a7b2:	f000 fa35 	bl	800ac20 <LED_SetColor>
		LED_Update();
 800a7b6:	f000 f92d 	bl	800aa14 <LED_Update>
		HAL_Delay(100);
 800a7ba:	2064      	movs	r0, #100	; 0x64
 800a7bc:	f7f9 fbde 	bl	8003f7c <HAL_Delay>
		LED_SetColor(3, 3, 3, gradientR[260], gradientG[260], gradientB[260]);
 800a7c0:	2155      	movs	r1, #85	; 0x55
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	22ff      	movs	r2, #255	; 0xff
 800a7c6:	9201      	str	r2, [sp, #4]
 800a7c8:	9300      	str	r3, [sp, #0]
 800a7ca:	460b      	mov	r3, r1
 800a7cc:	2203      	movs	r2, #3
 800a7ce:	2103      	movs	r1, #3
 800a7d0:	2003      	movs	r0, #3
 800a7d2:	f000 fa25 	bl	800ac20 <LED_SetColor>
		LED_Update();
 800a7d6:	f000 f91d 	bl	800aa14 <LED_Update>
		HAL_Delay(100);
 800a7da:	2064      	movs	r0, #100	; 0x64
 800a7dc:	f7f9 fbce 	bl	8003f7c <HAL_Delay>
		LED_ResetAll();
 800a7e0:	f000 fcee 	bl	800b1c0 <LED_ResetAll>
		LED_Update();
 800a7e4:	f000 f916 	bl	800aa14 <LED_Update>
	for(;times>0;times--){
 800a7e8:	79fb      	ldrb	r3, [r7, #7]
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	71fb      	strb	r3, [r7, #7]
 800a7ee:	79fb      	ldrb	r3, [r7, #7]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	f47f ade7 	bne.w	800a3c4 <LED_Anim_Snake+0x10>
	}
}
 800a7f6:	bf00      	nop
 800a7f8:	bf00      	nop
 800a7fa:	3714      	adds	r7, #20
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd90      	pop	{r4, r7, pc}
 800a800:	0800d7dc 	.word	0x0800d7dc
 800a804:	0800d944 	.word	0x0800d944
 800a808:	0800daac 	.word	0x0800daac

0800a80c <LED_Anim_Countdown>:
void LED_Anim_MusicWave(uint8_t times){
	for(;times>0;times--){
		LED_ResetAll();
	}
}
void LED_Anim_Countdown(uint8_t times){
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b08a      	sub	sp, #40	; 0x28
 800a810:	af06      	add	r7, sp, #24
 800a812:	4603      	mov	r3, r0
 800a814:	71fb      	strb	r3, [r7, #7]
	for(;times>0;times--){
 800a816:	e06b      	b.n	800a8f0 <LED_Anim_Countdown+0xe4>
		for(uint8_t i = 10; i>=1; i--){
 800a818:	230a      	movs	r3, #10
 800a81a:	73fb      	strb	r3, [r7, #15]
 800a81c:	e05e      	b.n	800a8dc <LED_Anim_Countdown+0xd0>
			for(uint8_t j = 5; j >= 1; j--){
 800a81e:	2305      	movs	r3, #5
 800a820:	73bb      	strb	r3, [r7, #14]
 800a822:	e055      	b.n	800a8d0 <LED_Anim_Countdown+0xc4>
				LED_ResetAll();
 800a824:	f000 fccc 	bl	800b1c0 <LED_ResetAll>
				LED_DrawBitmap(i-1, 2, j, COLOR_BLUE);
 800a828:	7bfb      	ldrb	r3, [r7, #15]
 800a82a:	3b01      	subs	r3, #1
 800a82c:	b2d8      	uxtb	r0, r3
 800a82e:	7bba      	ldrb	r2, [r7, #14]
 800a830:	23ff      	movs	r3, #255	; 0xff
 800a832:	9301      	str	r3, [sp, #4]
 800a834:	2300      	movs	r3, #0
 800a836:	9300      	str	r3, [sp, #0]
 800a838:	2300      	movs	r3, #0
 800a83a:	2102      	movs	r1, #2
 800a83c:	f000 fb2a 	bl	800ae94 <LED_DrawBitmap>
				LED_SetColorBatch(1, 1, 1, 1, 1, 5, COLOR_BLUE);
 800a840:	23ff      	movs	r3, #255	; 0xff
 800a842:	9304      	str	r3, [sp, #16]
 800a844:	2300      	movs	r3, #0
 800a846:	9303      	str	r3, [sp, #12]
 800a848:	2300      	movs	r3, #0
 800a84a:	9302      	str	r3, [sp, #8]
 800a84c:	2305      	movs	r3, #5
 800a84e:	9301      	str	r3, [sp, #4]
 800a850:	2301      	movs	r3, #1
 800a852:	9300      	str	r3, [sp, #0]
 800a854:	2301      	movs	r3, #1
 800a856:	2201      	movs	r2, #1
 800a858:	2101      	movs	r1, #1
 800a85a:	2001      	movs	r0, #1
 800a85c:	f000 fbfe 	bl	800b05c <LED_SetColorBatch>
				LED_SetColorBatch(5, 1, 1, 5, 1, 5, COLOR_BLUE);
 800a860:	23ff      	movs	r3, #255	; 0xff
 800a862:	9304      	str	r3, [sp, #16]
 800a864:	2300      	movs	r3, #0
 800a866:	9303      	str	r3, [sp, #12]
 800a868:	2300      	movs	r3, #0
 800a86a:	9302      	str	r3, [sp, #8]
 800a86c:	2305      	movs	r3, #5
 800a86e:	9301      	str	r3, [sp, #4]
 800a870:	2301      	movs	r3, #1
 800a872:	9300      	str	r3, [sp, #0]
 800a874:	2305      	movs	r3, #5
 800a876:	2201      	movs	r2, #1
 800a878:	2101      	movs	r1, #1
 800a87a:	2005      	movs	r0, #5
 800a87c:	f000 fbee 	bl	800b05c <LED_SetColorBatch>
				LED_SetColorBatch(1, 5, 1, 1, 5, 5, COLOR_BLUE);
 800a880:	23ff      	movs	r3, #255	; 0xff
 800a882:	9304      	str	r3, [sp, #16]
 800a884:	2300      	movs	r3, #0
 800a886:	9303      	str	r3, [sp, #12]
 800a888:	2300      	movs	r3, #0
 800a88a:	9302      	str	r3, [sp, #8]
 800a88c:	2305      	movs	r3, #5
 800a88e:	9301      	str	r3, [sp, #4]
 800a890:	2305      	movs	r3, #5
 800a892:	9300      	str	r3, [sp, #0]
 800a894:	2301      	movs	r3, #1
 800a896:	2201      	movs	r2, #1
 800a898:	2105      	movs	r1, #5
 800a89a:	2001      	movs	r0, #1
 800a89c:	f000 fbde 	bl	800b05c <LED_SetColorBatch>
				LED_SetColorBatch(5, 5, 1, 5, 5, 5, COLOR_BLUE);
 800a8a0:	23ff      	movs	r3, #255	; 0xff
 800a8a2:	9304      	str	r3, [sp, #16]
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	9303      	str	r3, [sp, #12]
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	9302      	str	r3, [sp, #8]
 800a8ac:	2305      	movs	r3, #5
 800a8ae:	9301      	str	r3, [sp, #4]
 800a8b0:	2305      	movs	r3, #5
 800a8b2:	9300      	str	r3, [sp, #0]
 800a8b4:	2305      	movs	r3, #5
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	2105      	movs	r1, #5
 800a8ba:	2005      	movs	r0, #5
 800a8bc:	f000 fbce 	bl	800b05c <LED_SetColorBatch>
				LED_Update();
 800a8c0:	f000 f8a8 	bl	800aa14 <LED_Update>
				HAL_Delay(200);
 800a8c4:	20c8      	movs	r0, #200	; 0xc8
 800a8c6:	f7f9 fb59 	bl	8003f7c <HAL_Delay>
			for(uint8_t j = 5; j >= 1; j--){
 800a8ca:	7bbb      	ldrb	r3, [r7, #14]
 800a8cc:	3b01      	subs	r3, #1
 800a8ce:	73bb      	strb	r3, [r7, #14]
 800a8d0:	7bbb      	ldrb	r3, [r7, #14]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d1a6      	bne.n	800a824 <LED_Anim_Countdown+0x18>
		for(uint8_t i = 10; i>=1; i--){
 800a8d6:	7bfb      	ldrb	r3, [r7, #15]
 800a8d8:	3b01      	subs	r3, #1
 800a8da:	73fb      	strb	r3, [r7, #15]
 800a8dc:	7bfb      	ldrb	r3, [r7, #15]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d19d      	bne.n	800a81e <LED_Anim_Countdown+0x12>
			}
		}
		LED_ResetAll();
 800a8e2:	f000 fc6d 	bl	800b1c0 <LED_ResetAll>
		LED_Update();
 800a8e6:	f000 f895 	bl	800aa14 <LED_Update>
	for(;times>0;times--){
 800a8ea:	79fb      	ldrb	r3, [r7, #7]
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	71fb      	strb	r3, [r7, #7]
 800a8f0:	79fb      	ldrb	r3, [r7, #7]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d190      	bne.n	800a818 <LED_Anim_Countdown+0xc>
	}
}
 800a8f6:	bf00      	nop
 800a8f8:	bf00      	nop
 800a8fa:	3710      	adds	r7, #16
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}

0800a900 <LED_Anim_ShowNumber>:
// face: 1 - XoZ 2 - XoY 3 - YoZ
// layer: [1, 5]
void LED_Anim_ShowNumber(uint8_t num, uint8_t face, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
 800a900:	b590      	push	{r4, r7, lr}
 800a902:	b085      	sub	sp, #20
 800a904:	af02      	add	r7, sp, #8
 800a906:	4604      	mov	r4, r0
 800a908:	4608      	mov	r0, r1
 800a90a:	4611      	mov	r1, r2
 800a90c:	461a      	mov	r2, r3
 800a90e:	4623      	mov	r3, r4
 800a910:	71fb      	strb	r3, [r7, #7]
 800a912:	4603      	mov	r3, r0
 800a914:	71bb      	strb	r3, [r7, #6]
 800a916:	460b      	mov	r3, r1
 800a918:	717b      	strb	r3, [r7, #5]
 800a91a:	4613      	mov	r3, r2
 800a91c:	713b      	strb	r3, [r7, #4]
	if(num<0||num>9) return;
 800a91e:	79fb      	ldrb	r3, [r7, #7]
 800a920:	2b09      	cmp	r3, #9
 800a922:	d80d      	bhi.n	800a940 <LED_Anim_ShowNumber+0x40>
	LED_DrawBitmap(num, face, layer, r, g, b);
 800a924:	793c      	ldrb	r4, [r7, #4]
 800a926:	797a      	ldrb	r2, [r7, #5]
 800a928:	79b9      	ldrb	r1, [r7, #6]
 800a92a:	79f8      	ldrb	r0, [r7, #7]
 800a92c:	7f3b      	ldrb	r3, [r7, #28]
 800a92e:	9301      	str	r3, [sp, #4]
 800a930:	7e3b      	ldrb	r3, [r7, #24]
 800a932:	9300      	str	r3, [sp, #0]
 800a934:	4623      	mov	r3, r4
 800a936:	f000 faad 	bl	800ae94 <LED_DrawBitmap>
	LED_Update();
 800a93a:	f000 f86b 	bl	800aa14 <LED_Update>
 800a93e:	e000      	b.n	800a942 <LED_Anim_ShowNumber+0x42>
	if(num<0||num>9) return;
 800a940:	bf00      	nop
}
 800a942:	370c      	adds	r7, #12
 800a944:	46bd      	mov	sp, r7
 800a946:	bd90      	pop	{r4, r7, pc}

0800a948 <_setDmaBuf32>:
uint32_t DMA_BUF_TIM3_CH1[DMA_BUF_LEN];
uint32_t DMA_BUF_TIM3_CH2[DMA_BUF_LEN];
uint32_t DMA_BUF_TIM3_CH3[DMA_BUF_LEN];
uint32_t DMA_BUF_TIM3_CH4[DMA_BUF_LEN];
// index: [0, NUM_LEDS-1]
void _setDmaBuf32(uint32_t* data, uint8_t index, uint8_t r, uint8_t g, uint8_t b){
 800a948:	b480      	push	{r7}
 800a94a:	b085      	sub	sp, #20
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
 800a950:	4608      	mov	r0, r1
 800a952:	4611      	mov	r1, r2
 800a954:	461a      	mov	r2, r3
 800a956:	4603      	mov	r3, r0
 800a958:	70fb      	strb	r3, [r7, #3]
 800a95a:	460b      	mov	r3, r1
 800a95c:	70bb      	strb	r3, [r7, #2]
 800a95e:	4613      	mov	r3, r2
 800a960:	707b      	strb	r3, [r7, #1]
	for(uint8_t i = 0; i < 8; i++){
 800a962:	2300      	movs	r3, #0
 800a964:	73fb      	strb	r3, [r7, #15]
 800a966:	e04a      	b.n	800a9fe <_setDmaBuf32+0xb6>
		// R-G-B Seq. 8 Bits / Byte
		*(data+24*index+i+DMA_BUF_OFFSET_HEAD) = (r & (0x80 >> i)) ? BIT1:BIT0;
 800a968:	78ba      	ldrb	r2, [r7, #2]
 800a96a:	7bfb      	ldrb	r3, [r7, #15]
 800a96c:	2180      	movs	r1, #128	; 0x80
 800a96e:	fa41 f303 	asr.w	r3, r1, r3
 800a972:	4013      	ands	r3, r2
 800a974:	2b00      	cmp	r3, #0
 800a976:	d001      	beq.n	800a97c <_setDmaBuf32+0x34>
 800a978:	215a      	movs	r1, #90	; 0x5a
 800a97a:	e000      	b.n	800a97e <_setDmaBuf32+0x36>
 800a97c:	2123      	movs	r1, #35	; 0x23
 800a97e:	78fa      	ldrb	r2, [r7, #3]
 800a980:	4613      	mov	r3, r2
 800a982:	005b      	lsls	r3, r3, #1
 800a984:	4413      	add	r3, r2
 800a986:	00db      	lsls	r3, r3, #3
 800a988:	461a      	mov	r2, r3
 800a98a:	7bfb      	ldrb	r3, [r7, #15]
 800a98c:	4413      	add	r3, r2
 800a98e:	331e      	adds	r3, #30
 800a990:	009b      	lsls	r3, r3, #2
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	4413      	add	r3, r2
 800a996:	6019      	str	r1, [r3, #0]
		*(data+24*index+i+8+DMA_BUF_OFFSET_HEAD) = (g & (0x80 >> i)) ? BIT1:BIT0;
 800a998:	787a      	ldrb	r2, [r7, #1]
 800a99a:	7bfb      	ldrb	r3, [r7, #15]
 800a99c:	2180      	movs	r1, #128	; 0x80
 800a99e:	fa41 f303 	asr.w	r3, r1, r3
 800a9a2:	4013      	ands	r3, r2
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d001      	beq.n	800a9ac <_setDmaBuf32+0x64>
 800a9a8:	215a      	movs	r1, #90	; 0x5a
 800a9aa:	e000      	b.n	800a9ae <_setDmaBuf32+0x66>
 800a9ac:	2123      	movs	r1, #35	; 0x23
 800a9ae:	78fa      	ldrb	r2, [r7, #3]
 800a9b0:	4613      	mov	r3, r2
 800a9b2:	005b      	lsls	r3, r3, #1
 800a9b4:	4413      	add	r3, r2
 800a9b6:	00db      	lsls	r3, r3, #3
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	7bfb      	ldrb	r3, [r7, #15]
 800a9bc:	4413      	add	r3, r2
 800a9be:	3326      	adds	r3, #38	; 0x26
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	6019      	str	r1, [r3, #0]
		*(data+24*index+i+16+DMA_BUF_OFFSET_HEAD) = (b & (0x80 >> i)) ? BIT1:BIT0;
 800a9c8:	7e3a      	ldrb	r2, [r7, #24]
 800a9ca:	7bfb      	ldrb	r3, [r7, #15]
 800a9cc:	2180      	movs	r1, #128	; 0x80
 800a9ce:	fa41 f303 	asr.w	r3, r1, r3
 800a9d2:	4013      	ands	r3, r2
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d001      	beq.n	800a9dc <_setDmaBuf32+0x94>
 800a9d8:	215a      	movs	r1, #90	; 0x5a
 800a9da:	e000      	b.n	800a9de <_setDmaBuf32+0x96>
 800a9dc:	2123      	movs	r1, #35	; 0x23
 800a9de:	78fa      	ldrb	r2, [r7, #3]
 800a9e0:	4613      	mov	r3, r2
 800a9e2:	005b      	lsls	r3, r3, #1
 800a9e4:	4413      	add	r3, r2
 800a9e6:	00db      	lsls	r3, r3, #3
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	7bfb      	ldrb	r3, [r7, #15]
 800a9ec:	4413      	add	r3, r2
 800a9ee:	332e      	adds	r3, #46	; 0x2e
 800a9f0:	009b      	lsls	r3, r3, #2
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	6019      	str	r1, [r3, #0]
	for(uint8_t i = 0; i < 8; i++){
 800a9f8:	7bfb      	ldrb	r3, [r7, #15]
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	73fb      	strb	r3, [r7, #15]
 800a9fe:	7bfb      	ldrb	r3, [r7, #15]
 800aa00:	2b07      	cmp	r3, #7
 800aa02:	d9b1      	bls.n	800a968 <_setDmaBuf32+0x20>
	}
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop
 800aa08:	3714      	adds	r7, #20
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa10:	4770      	bx	lr
	...

0800aa14 <LED_Update>:
void LED_Update(void){
 800aa14:	b590      	push	{r4, r7, lr}
 800aa16:	b085      	sub	sp, #20
 800aa18:	af02      	add	r7, sp, #8
//	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_3);
	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	71fb      	strb	r3, [r7, #7]
 800aa1e:	e020      	b.n	800aa62 <LED_Update+0x4e>
		_setDmaBuf32(DMA_BUF_TIM3_CH1, i, COLOR_PLANE3[i][0], COLOR_PLANE3[i][1], COLOR_PLANE3[i][2]);
 800aa20:	79fa      	ldrb	r2, [r7, #7]
 800aa22:	4973      	ldr	r1, [pc, #460]	; (800abf0 <LED_Update+0x1dc>)
 800aa24:	4613      	mov	r3, r2
 800aa26:	005b      	lsls	r3, r3, #1
 800aa28:	4413      	add	r3, r2
 800aa2a:	440b      	add	r3, r1
 800aa2c:	7818      	ldrb	r0, [r3, #0]
 800aa2e:	79fa      	ldrb	r2, [r7, #7]
 800aa30:	496f      	ldr	r1, [pc, #444]	; (800abf0 <LED_Update+0x1dc>)
 800aa32:	4613      	mov	r3, r2
 800aa34:	005b      	lsls	r3, r3, #1
 800aa36:	4413      	add	r3, r2
 800aa38:	440b      	add	r3, r1
 800aa3a:	3301      	adds	r3, #1
 800aa3c:	781c      	ldrb	r4, [r3, #0]
 800aa3e:	79fa      	ldrb	r2, [r7, #7]
 800aa40:	496b      	ldr	r1, [pc, #428]	; (800abf0 <LED_Update+0x1dc>)
 800aa42:	4613      	mov	r3, r2
 800aa44:	005b      	lsls	r3, r3, #1
 800aa46:	4413      	add	r3, r2
 800aa48:	440b      	add	r3, r1
 800aa4a:	3302      	adds	r3, #2
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	79f9      	ldrb	r1, [r7, #7]
 800aa50:	9300      	str	r3, [sp, #0]
 800aa52:	4623      	mov	r3, r4
 800aa54:	4602      	mov	r2, r0
 800aa56:	4867      	ldr	r0, [pc, #412]	; (800abf4 <LED_Update+0x1e0>)
 800aa58:	f7ff ff76 	bl	800a948 <_setDmaBuf32>
	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800aa5c:	79fb      	ldrb	r3, [r7, #7]
 800aa5e:	3301      	adds	r3, #1
 800aa60:	71fb      	strb	r3, [r7, #7]
 800aa62:	79fb      	ldrb	r3, [r7, #7]
 800aa64:	2b18      	cmp	r3, #24
 800aa66:	d9db      	bls.n	800aa20 <LED_Update+0xc>
	}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, DMA_BUF_TIM3_CH1, DMA_BUF_LEN);
 800aa68:	f240 2395 	movw	r3, #661	; 0x295
 800aa6c:	4a61      	ldr	r2, [pc, #388]	; (800abf4 <LED_Update+0x1e0>)
 800aa6e:	2100      	movs	r1, #0
 800aa70:	4861      	ldr	r0, [pc, #388]	; (800abf8 <LED_Update+0x1e4>)
 800aa72:	f7fb fba5 	bl	80061c0 <HAL_TIM_PWM_Start_DMA>
//	while(!dma_flag);
//	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
//	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
//	dma_flag = 0;

	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800aa76:	2300      	movs	r3, #0
 800aa78:	71bb      	strb	r3, [r7, #6]
 800aa7a:	e020      	b.n	800aabe <LED_Update+0xaa>
		_setDmaBuf32(DMA_BUF_TIM3_CH2, i, COLOR_PLANE2[i][0], COLOR_PLANE2[i][1], COLOR_PLANE2[i][2]);
 800aa7c:	79ba      	ldrb	r2, [r7, #6]
 800aa7e:	495f      	ldr	r1, [pc, #380]	; (800abfc <LED_Update+0x1e8>)
 800aa80:	4613      	mov	r3, r2
 800aa82:	005b      	lsls	r3, r3, #1
 800aa84:	4413      	add	r3, r2
 800aa86:	440b      	add	r3, r1
 800aa88:	7818      	ldrb	r0, [r3, #0]
 800aa8a:	79ba      	ldrb	r2, [r7, #6]
 800aa8c:	495b      	ldr	r1, [pc, #364]	; (800abfc <LED_Update+0x1e8>)
 800aa8e:	4613      	mov	r3, r2
 800aa90:	005b      	lsls	r3, r3, #1
 800aa92:	4413      	add	r3, r2
 800aa94:	440b      	add	r3, r1
 800aa96:	3301      	adds	r3, #1
 800aa98:	781c      	ldrb	r4, [r3, #0]
 800aa9a:	79ba      	ldrb	r2, [r7, #6]
 800aa9c:	4957      	ldr	r1, [pc, #348]	; (800abfc <LED_Update+0x1e8>)
 800aa9e:	4613      	mov	r3, r2
 800aaa0:	005b      	lsls	r3, r3, #1
 800aaa2:	4413      	add	r3, r2
 800aaa4:	440b      	add	r3, r1
 800aaa6:	3302      	adds	r3, #2
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	79b9      	ldrb	r1, [r7, #6]
 800aaac:	9300      	str	r3, [sp, #0]
 800aaae:	4623      	mov	r3, r4
 800aab0:	4602      	mov	r2, r0
 800aab2:	4853      	ldr	r0, [pc, #332]	; (800ac00 <LED_Update+0x1ec>)
 800aab4:	f7ff ff48 	bl	800a948 <_setDmaBuf32>
	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800aab8:	79bb      	ldrb	r3, [r7, #6]
 800aaba:	3301      	adds	r3, #1
 800aabc:	71bb      	strb	r3, [r7, #6]
 800aabe:	79bb      	ldrb	r3, [r7, #6]
 800aac0:	2b18      	cmp	r3, #24
 800aac2:	d9db      	bls.n	800aa7c <LED_Update+0x68>
	}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, DMA_BUF_TIM3_CH2, DMA_BUF_LEN);
 800aac4:	f240 2395 	movw	r3, #661	; 0x295
 800aac8:	4a4d      	ldr	r2, [pc, #308]	; (800ac00 <LED_Update+0x1ec>)
 800aaca:	2104      	movs	r1, #4
 800aacc:	484a      	ldr	r0, [pc, #296]	; (800abf8 <LED_Update+0x1e4>)
 800aace:	f7fb fb77 	bl	80061c0 <HAL_TIM_PWM_Start_DMA>
//	while(!dma_flag);
//	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
//	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,0);
//	dma_flag = 0;

	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800aad2:	2300      	movs	r3, #0
 800aad4:	717b      	strb	r3, [r7, #5]
 800aad6:	e020      	b.n	800ab1a <LED_Update+0x106>
		_setDmaBuf32(DMA_BUF_TIM3_CH3, i, COLOR_PLANE1[i][0], COLOR_PLANE1[i][1], COLOR_PLANE1[i][2]);
 800aad8:	797a      	ldrb	r2, [r7, #5]
 800aada:	494a      	ldr	r1, [pc, #296]	; (800ac04 <LED_Update+0x1f0>)
 800aadc:	4613      	mov	r3, r2
 800aade:	005b      	lsls	r3, r3, #1
 800aae0:	4413      	add	r3, r2
 800aae2:	440b      	add	r3, r1
 800aae4:	7818      	ldrb	r0, [r3, #0]
 800aae6:	797a      	ldrb	r2, [r7, #5]
 800aae8:	4946      	ldr	r1, [pc, #280]	; (800ac04 <LED_Update+0x1f0>)
 800aaea:	4613      	mov	r3, r2
 800aaec:	005b      	lsls	r3, r3, #1
 800aaee:	4413      	add	r3, r2
 800aaf0:	440b      	add	r3, r1
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	781c      	ldrb	r4, [r3, #0]
 800aaf6:	797a      	ldrb	r2, [r7, #5]
 800aaf8:	4942      	ldr	r1, [pc, #264]	; (800ac04 <LED_Update+0x1f0>)
 800aafa:	4613      	mov	r3, r2
 800aafc:	005b      	lsls	r3, r3, #1
 800aafe:	4413      	add	r3, r2
 800ab00:	440b      	add	r3, r1
 800ab02:	3302      	adds	r3, #2
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	7979      	ldrb	r1, [r7, #5]
 800ab08:	9300      	str	r3, [sp, #0]
 800ab0a:	4623      	mov	r3, r4
 800ab0c:	4602      	mov	r2, r0
 800ab0e:	483e      	ldr	r0, [pc, #248]	; (800ac08 <LED_Update+0x1f4>)
 800ab10:	f7ff ff1a 	bl	800a948 <_setDmaBuf32>
	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800ab14:	797b      	ldrb	r3, [r7, #5]
 800ab16:	3301      	adds	r3, #1
 800ab18:	717b      	strb	r3, [r7, #5]
 800ab1a:	797b      	ldrb	r3, [r7, #5]
 800ab1c:	2b18      	cmp	r3, #24
 800ab1e:	d9db      	bls.n	800aad8 <LED_Update+0xc4>
	}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, DMA_BUF_TIM3_CH3, DMA_BUF_LEN);
 800ab20:	f240 2395 	movw	r3, #661	; 0x295
 800ab24:	4a38      	ldr	r2, [pc, #224]	; (800ac08 <LED_Update+0x1f4>)
 800ab26:	2108      	movs	r1, #8
 800ab28:	4833      	ldr	r0, [pc, #204]	; (800abf8 <LED_Update+0x1e4>)
 800ab2a:	f7fb fb49 	bl	80061c0 <HAL_TIM_PWM_Start_DMA>
//	while(!dma_flag);
//	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_3);
//	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
//	dma_flag = 0;

	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800ab2e:	2300      	movs	r3, #0
 800ab30:	713b      	strb	r3, [r7, #4]
 800ab32:	e020      	b.n	800ab76 <LED_Update+0x162>
		_setDmaBuf32(DMA_BUF_TIM2_CH3, i, COLOR_PLANE4[i][0], COLOR_PLANE4[i][1], COLOR_PLANE4[i][2]);
 800ab34:	793a      	ldrb	r2, [r7, #4]
 800ab36:	4935      	ldr	r1, [pc, #212]	; (800ac0c <LED_Update+0x1f8>)
 800ab38:	4613      	mov	r3, r2
 800ab3a:	005b      	lsls	r3, r3, #1
 800ab3c:	4413      	add	r3, r2
 800ab3e:	440b      	add	r3, r1
 800ab40:	7818      	ldrb	r0, [r3, #0]
 800ab42:	793a      	ldrb	r2, [r7, #4]
 800ab44:	4931      	ldr	r1, [pc, #196]	; (800ac0c <LED_Update+0x1f8>)
 800ab46:	4613      	mov	r3, r2
 800ab48:	005b      	lsls	r3, r3, #1
 800ab4a:	4413      	add	r3, r2
 800ab4c:	440b      	add	r3, r1
 800ab4e:	3301      	adds	r3, #1
 800ab50:	781c      	ldrb	r4, [r3, #0]
 800ab52:	793a      	ldrb	r2, [r7, #4]
 800ab54:	492d      	ldr	r1, [pc, #180]	; (800ac0c <LED_Update+0x1f8>)
 800ab56:	4613      	mov	r3, r2
 800ab58:	005b      	lsls	r3, r3, #1
 800ab5a:	4413      	add	r3, r2
 800ab5c:	440b      	add	r3, r1
 800ab5e:	3302      	adds	r3, #2
 800ab60:	781b      	ldrb	r3, [r3, #0]
 800ab62:	7939      	ldrb	r1, [r7, #4]
 800ab64:	9300      	str	r3, [sp, #0]
 800ab66:	4623      	mov	r3, r4
 800ab68:	4602      	mov	r2, r0
 800ab6a:	4829      	ldr	r0, [pc, #164]	; (800ac10 <LED_Update+0x1fc>)
 800ab6c:	f7ff feec 	bl	800a948 <_setDmaBuf32>
	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800ab70:	793b      	ldrb	r3, [r7, #4]
 800ab72:	3301      	adds	r3, #1
 800ab74:	713b      	strb	r3, [r7, #4]
 800ab76:	793b      	ldrb	r3, [r7, #4]
 800ab78:	2b18      	cmp	r3, #24
 800ab7a:	d9db      	bls.n	800ab34 <LED_Update+0x120>
	}
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, DMA_BUF_TIM2_CH3, DMA_BUF_LEN);
 800ab7c:	f240 2395 	movw	r3, #661	; 0x295
 800ab80:	4a23      	ldr	r2, [pc, #140]	; (800ac10 <LED_Update+0x1fc>)
 800ab82:	2108      	movs	r1, #8
 800ab84:	4823      	ldr	r0, [pc, #140]	; (800ac14 <LED_Update+0x200>)
 800ab86:	f7fb fb1b 	bl	80061c0 <HAL_TIM_PWM_Start_DMA>
//	while(!dma_flag);
//	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_3);
//	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,0);
//	dma_flag = 0;

	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	70fb      	strb	r3, [r7, #3]
 800ab8e:	e020      	b.n	800abd2 <LED_Update+0x1be>
		_setDmaBuf32(DMA_BUF_TIM3_CH4, i, COLOR_PLANE5[i][0], COLOR_PLANE5[i][1], COLOR_PLANE5[i][2]);
 800ab90:	78fa      	ldrb	r2, [r7, #3]
 800ab92:	4921      	ldr	r1, [pc, #132]	; (800ac18 <LED_Update+0x204>)
 800ab94:	4613      	mov	r3, r2
 800ab96:	005b      	lsls	r3, r3, #1
 800ab98:	4413      	add	r3, r2
 800ab9a:	440b      	add	r3, r1
 800ab9c:	7818      	ldrb	r0, [r3, #0]
 800ab9e:	78fa      	ldrb	r2, [r7, #3]
 800aba0:	491d      	ldr	r1, [pc, #116]	; (800ac18 <LED_Update+0x204>)
 800aba2:	4613      	mov	r3, r2
 800aba4:	005b      	lsls	r3, r3, #1
 800aba6:	4413      	add	r3, r2
 800aba8:	440b      	add	r3, r1
 800abaa:	3301      	adds	r3, #1
 800abac:	781c      	ldrb	r4, [r3, #0]
 800abae:	78fa      	ldrb	r2, [r7, #3]
 800abb0:	4919      	ldr	r1, [pc, #100]	; (800ac18 <LED_Update+0x204>)
 800abb2:	4613      	mov	r3, r2
 800abb4:	005b      	lsls	r3, r3, #1
 800abb6:	4413      	add	r3, r2
 800abb8:	440b      	add	r3, r1
 800abba:	3302      	adds	r3, #2
 800abbc:	781b      	ldrb	r3, [r3, #0]
 800abbe:	78f9      	ldrb	r1, [r7, #3]
 800abc0:	9300      	str	r3, [sp, #0]
 800abc2:	4623      	mov	r3, r4
 800abc4:	4602      	mov	r2, r0
 800abc6:	4815      	ldr	r0, [pc, #84]	; (800ac1c <LED_Update+0x208>)
 800abc8:	f7ff febe 	bl	800a948 <_setDmaBuf32>
	for(uint8_t i = 0; i < LEDS_PER_PLANE; i++){
 800abcc:	78fb      	ldrb	r3, [r7, #3]
 800abce:	3301      	adds	r3, #1
 800abd0:	70fb      	strb	r3, [r7, #3]
 800abd2:	78fb      	ldrb	r3, [r7, #3]
 800abd4:	2b18      	cmp	r3, #24
 800abd6:	d9db      	bls.n	800ab90 <LED_Update+0x17c>
	}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_4, (uint32_t *)DMA_BUF_TIM3_CH4, DMA_BUF_LEN);
 800abd8:	f240 2395 	movw	r3, #661	; 0x295
 800abdc:	4a0f      	ldr	r2, [pc, #60]	; (800ac1c <LED_Update+0x208>)
 800abde:	210c      	movs	r1, #12
 800abe0:	4805      	ldr	r0, [pc, #20]	; (800abf8 <LED_Update+0x1e4>)
 800abe2:	f7fb faed 	bl	80061c0 <HAL_TIM_PWM_Start_DMA>
//	while(!dma_flag);
//	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_4);
//	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
//	dma_flag = 0;
}
 800abe6:	bf00      	nop
 800abe8:	370c      	adds	r7, #12
 800abea:	46bd      	mov	sp, r7
 800abec:	bd90      	pop	{r4, r7, pc}
 800abee:	bf00      	nop
 800abf0:	20000b7c 	.word	0x20000b7c
 800abf4:	200016b4 	.word	0x200016b4
 800abf8:	2000018c 	.word	0x2000018c
 800abfc:	20000b30 	.word	0x20000b30
 800ac00:	20002108 	.word	0x20002108
 800ac04:	20000ae4 	.word	0x20000ae4
 800ac08:	20002b5c 	.word	0x20002b5c
 800ac0c:	20000bc8 	.word	0x20000bc8
 800ac10:	20000c60 	.word	0x20000c60
 800ac14:	20000144 	.word	0x20000144
 800ac18:	20000c14 	.word	0x20000c14
 800ac1c:	200035b0 	.word	0x200035b0

0800ac20 <LED_SetColor>:
// first vertical plane: PB0 -> TIM3_CH3
// second: PA7 -> TIM3_CH2
// third: PA6 -> TIM3_CH1
// fourth: PB10 -> TIM2_CH3
// fifth: PB1 -> TIM3_CH4
void LED_SetColor(uint8_t x, uint8_t y, uint8_t z, uint8_t r, uint8_t g, uint8_t b){
 800ac20:	b490      	push	{r4, r7}
 800ac22:	b084      	sub	sp, #16
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	4604      	mov	r4, r0
 800ac28:	4608      	mov	r0, r1
 800ac2a:	4611      	mov	r1, r2
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	4623      	mov	r3, r4
 800ac30:	71fb      	strb	r3, [r7, #7]
 800ac32:	4603      	mov	r3, r0
 800ac34:	71bb      	strb	r3, [r7, #6]
 800ac36:	460b      	mov	r3, r1
 800ac38:	717b      	strb	r3, [r7, #5]
 800ac3a:	4613      	mov	r3, r2
 800ac3c:	713b      	strb	r3, [r7, #4]
	if(x<1||y<1||z<1||x>5||y>5||z>5) return;
 800ac3e:	79fb      	ldrb	r3, [r7, #7]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f000 80d6 	beq.w	800adf2 <LED_SetColor+0x1d2>
 800ac46:	79bb      	ldrb	r3, [r7, #6]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f000 80d2 	beq.w	800adf2 <LED_SetColor+0x1d2>
 800ac4e:	797b      	ldrb	r3, [r7, #5]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	f000 80ce 	beq.w	800adf2 <LED_SetColor+0x1d2>
 800ac56:	79fb      	ldrb	r3, [r7, #7]
 800ac58:	2b05      	cmp	r3, #5
 800ac5a:	f200 80ca 	bhi.w	800adf2 <LED_SetColor+0x1d2>
 800ac5e:	79bb      	ldrb	r3, [r7, #6]
 800ac60:	2b05      	cmp	r3, #5
 800ac62:	f200 80c6 	bhi.w	800adf2 <LED_SetColor+0x1d2>
 800ac66:	797b      	ldrb	r3, [r7, #5]
 800ac68:	2b05      	cmp	r3, #5
 800ac6a:	f200 80c2 	bhi.w	800adf2 <LED_SetColor+0x1d2>
	uint8_t index = 0;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	73fb      	strb	r3, [r7, #15]
	switch(z){
 800ac72:	797b      	ldrb	r3, [r7, #5]
 800ac74:	3b01      	subs	r3, #1
 800ac76:	2b04      	cmp	r3, #4
 800ac78:	d822      	bhi.n	800acc0 <LED_SetColor+0xa0>
 800ac7a:	a201      	add	r2, pc, #4	; (adr r2, 800ac80 <LED_SetColor+0x60>)
 800ac7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac80:	0800ac95 	.word	0x0800ac95
 800ac84:	0800ac9d 	.word	0x0800ac9d
 800ac88:	0800aca7 	.word	0x0800aca7
 800ac8c:	0800acaf 	.word	0x0800acaf
 800ac90:	0800acb9 	.word	0x0800acb9
	case 1:
		index = y - 1;
 800ac94:	79bb      	ldrb	r3, [r7, #6]
 800ac96:	3b01      	subs	r3, #1
 800ac98:	73fb      	strb	r3, [r7, #15]
		break;
 800ac9a:	e011      	b.n	800acc0 <LED_SetColor+0xa0>
	case 2:
		index = 10 - y;
 800ac9c:	79bb      	ldrb	r3, [r7, #6]
 800ac9e:	f1c3 030a 	rsb	r3, r3, #10
 800aca2:	73fb      	strb	r3, [r7, #15]
		break;
 800aca4:	e00c      	b.n	800acc0 <LED_SetColor+0xa0>
	case 3:
		index = y + 9;
 800aca6:	79bb      	ldrb	r3, [r7, #6]
 800aca8:	3309      	adds	r3, #9
 800acaa:	73fb      	strb	r3, [r7, #15]
		break;
 800acac:	e008      	b.n	800acc0 <LED_SetColor+0xa0>
	case 4:
		index = 20 - y;
 800acae:	79bb      	ldrb	r3, [r7, #6]
 800acb0:	f1c3 0314 	rsb	r3, r3, #20
 800acb4:	73fb      	strb	r3, [r7, #15]
		break;
 800acb6:	e003      	b.n	800acc0 <LED_SetColor+0xa0>
	case 5:
		index = y + 19;
 800acb8:	79bb      	ldrb	r3, [r7, #6]
 800acba:	3313      	adds	r3, #19
 800acbc:	73fb      	strb	r3, [r7, #15]
		break;
 800acbe:	bf00      	nop
	}
	switch(x){
 800acc0:	79fb      	ldrb	r3, [r7, #7]
 800acc2:	3b01      	subs	r3, #1
 800acc4:	2b04      	cmp	r3, #4
 800acc6:	f200 8095 	bhi.w	800adf4 <LED_SetColor+0x1d4>
 800acca:	a201      	add	r2, pc, #4	; (adr r2, 800acd0 <LED_SetColor+0xb0>)
 800accc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acd0:	0800ace5 	.word	0x0800ace5
 800acd4:	0800ad1b 	.word	0x0800ad1b
 800acd8:	0800ad51 	.word	0x0800ad51
 800acdc:	0800ad87 	.word	0x0800ad87
 800ace0:	0800adbd 	.word	0x0800adbd
	case 1: // first plane
		//_setDmaBuf32(DMA_BUF_TIM3_CH3, index, r, g, b);
		COLOR_PLANE1[index][0] = r;
 800ace4:	7bfa      	ldrb	r2, [r7, #15]
 800ace6:	4945      	ldr	r1, [pc, #276]	; (800adfc <LED_SetColor+0x1dc>)
 800ace8:	4613      	mov	r3, r2
 800acea:	005b      	lsls	r3, r3, #1
 800acec:	4413      	add	r3, r2
 800acee:	440b      	add	r3, r1
 800acf0:	793a      	ldrb	r2, [r7, #4]
 800acf2:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE1[index][1] = g;
 800acf4:	7bfa      	ldrb	r2, [r7, #15]
 800acf6:	4941      	ldr	r1, [pc, #260]	; (800adfc <LED_SetColor+0x1dc>)
 800acf8:	4613      	mov	r3, r2
 800acfa:	005b      	lsls	r3, r3, #1
 800acfc:	4413      	add	r3, r2
 800acfe:	440b      	add	r3, r1
 800ad00:	3301      	adds	r3, #1
 800ad02:	7e3a      	ldrb	r2, [r7, #24]
 800ad04:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE1[index][2] = b;
 800ad06:	7bfa      	ldrb	r2, [r7, #15]
 800ad08:	493c      	ldr	r1, [pc, #240]	; (800adfc <LED_SetColor+0x1dc>)
 800ad0a:	4613      	mov	r3, r2
 800ad0c:	005b      	lsls	r3, r3, #1
 800ad0e:	4413      	add	r3, r2
 800ad10:	440b      	add	r3, r1
 800ad12:	3302      	adds	r3, #2
 800ad14:	7f3a      	ldrb	r2, [r7, #28]
 800ad16:	701a      	strb	r2, [r3, #0]
		return;
 800ad18:	e06c      	b.n	800adf4 <LED_SetColor+0x1d4>
	case 2: // second
//		_setDmaBuf32(DMA_BUF_TIM3_CH2, index, r, g, b);
		COLOR_PLANE2[index][0] = r;
 800ad1a:	7bfa      	ldrb	r2, [r7, #15]
 800ad1c:	4938      	ldr	r1, [pc, #224]	; (800ae00 <LED_SetColor+0x1e0>)
 800ad1e:	4613      	mov	r3, r2
 800ad20:	005b      	lsls	r3, r3, #1
 800ad22:	4413      	add	r3, r2
 800ad24:	440b      	add	r3, r1
 800ad26:	793a      	ldrb	r2, [r7, #4]
 800ad28:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE2[index][1] = g;
 800ad2a:	7bfa      	ldrb	r2, [r7, #15]
 800ad2c:	4934      	ldr	r1, [pc, #208]	; (800ae00 <LED_SetColor+0x1e0>)
 800ad2e:	4613      	mov	r3, r2
 800ad30:	005b      	lsls	r3, r3, #1
 800ad32:	4413      	add	r3, r2
 800ad34:	440b      	add	r3, r1
 800ad36:	3301      	adds	r3, #1
 800ad38:	7e3a      	ldrb	r2, [r7, #24]
 800ad3a:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE2[index][2] = b;
 800ad3c:	7bfa      	ldrb	r2, [r7, #15]
 800ad3e:	4930      	ldr	r1, [pc, #192]	; (800ae00 <LED_SetColor+0x1e0>)
 800ad40:	4613      	mov	r3, r2
 800ad42:	005b      	lsls	r3, r3, #1
 800ad44:	4413      	add	r3, r2
 800ad46:	440b      	add	r3, r1
 800ad48:	3302      	adds	r3, #2
 800ad4a:	7f3a      	ldrb	r2, [r7, #28]
 800ad4c:	701a      	strb	r2, [r3, #0]
		return;
 800ad4e:	e051      	b.n	800adf4 <LED_SetColor+0x1d4>
	case 3: // third
//		_setDmaBuf32(DMA_BUF_TIM3_CH1, index, r, g, b);
		COLOR_PLANE3[index][0] = r;
 800ad50:	7bfa      	ldrb	r2, [r7, #15]
 800ad52:	492c      	ldr	r1, [pc, #176]	; (800ae04 <LED_SetColor+0x1e4>)
 800ad54:	4613      	mov	r3, r2
 800ad56:	005b      	lsls	r3, r3, #1
 800ad58:	4413      	add	r3, r2
 800ad5a:	440b      	add	r3, r1
 800ad5c:	793a      	ldrb	r2, [r7, #4]
 800ad5e:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE3[index][1] = g;
 800ad60:	7bfa      	ldrb	r2, [r7, #15]
 800ad62:	4928      	ldr	r1, [pc, #160]	; (800ae04 <LED_SetColor+0x1e4>)
 800ad64:	4613      	mov	r3, r2
 800ad66:	005b      	lsls	r3, r3, #1
 800ad68:	4413      	add	r3, r2
 800ad6a:	440b      	add	r3, r1
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	7e3a      	ldrb	r2, [r7, #24]
 800ad70:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE3[index][2] = b;
 800ad72:	7bfa      	ldrb	r2, [r7, #15]
 800ad74:	4923      	ldr	r1, [pc, #140]	; (800ae04 <LED_SetColor+0x1e4>)
 800ad76:	4613      	mov	r3, r2
 800ad78:	005b      	lsls	r3, r3, #1
 800ad7a:	4413      	add	r3, r2
 800ad7c:	440b      	add	r3, r1
 800ad7e:	3302      	adds	r3, #2
 800ad80:	7f3a      	ldrb	r2, [r7, #28]
 800ad82:	701a      	strb	r2, [r3, #0]
		return;
 800ad84:	e036      	b.n	800adf4 <LED_SetColor+0x1d4>
	case 4:
//		_setDmaBuf32(DMA_BUF_TIM2_CH3, index, r, g, b);
		COLOR_PLANE4[index][0] = r;
 800ad86:	7bfa      	ldrb	r2, [r7, #15]
 800ad88:	491f      	ldr	r1, [pc, #124]	; (800ae08 <LED_SetColor+0x1e8>)
 800ad8a:	4613      	mov	r3, r2
 800ad8c:	005b      	lsls	r3, r3, #1
 800ad8e:	4413      	add	r3, r2
 800ad90:	440b      	add	r3, r1
 800ad92:	793a      	ldrb	r2, [r7, #4]
 800ad94:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE4[index][1] = g;
 800ad96:	7bfa      	ldrb	r2, [r7, #15]
 800ad98:	491b      	ldr	r1, [pc, #108]	; (800ae08 <LED_SetColor+0x1e8>)
 800ad9a:	4613      	mov	r3, r2
 800ad9c:	005b      	lsls	r3, r3, #1
 800ad9e:	4413      	add	r3, r2
 800ada0:	440b      	add	r3, r1
 800ada2:	3301      	adds	r3, #1
 800ada4:	7e3a      	ldrb	r2, [r7, #24]
 800ada6:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE4[index][2] = b;
 800ada8:	7bfa      	ldrb	r2, [r7, #15]
 800adaa:	4917      	ldr	r1, [pc, #92]	; (800ae08 <LED_SetColor+0x1e8>)
 800adac:	4613      	mov	r3, r2
 800adae:	005b      	lsls	r3, r3, #1
 800adb0:	4413      	add	r3, r2
 800adb2:	440b      	add	r3, r1
 800adb4:	3302      	adds	r3, #2
 800adb6:	7f3a      	ldrb	r2, [r7, #28]
 800adb8:	701a      	strb	r2, [r3, #0]
		return;
 800adba:	e01b      	b.n	800adf4 <LED_SetColor+0x1d4>
	case 5:
//		_setDmaBuf32(DMA_BUF_TIM3_CH4, index, r, g, b);
		COLOR_PLANE5[index][0] = r;
 800adbc:	7bfa      	ldrb	r2, [r7, #15]
 800adbe:	4913      	ldr	r1, [pc, #76]	; (800ae0c <LED_SetColor+0x1ec>)
 800adc0:	4613      	mov	r3, r2
 800adc2:	005b      	lsls	r3, r3, #1
 800adc4:	4413      	add	r3, r2
 800adc6:	440b      	add	r3, r1
 800adc8:	793a      	ldrb	r2, [r7, #4]
 800adca:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE5[index][1] = g;
 800adcc:	7bfa      	ldrb	r2, [r7, #15]
 800adce:	490f      	ldr	r1, [pc, #60]	; (800ae0c <LED_SetColor+0x1ec>)
 800add0:	4613      	mov	r3, r2
 800add2:	005b      	lsls	r3, r3, #1
 800add4:	4413      	add	r3, r2
 800add6:	440b      	add	r3, r1
 800add8:	3301      	adds	r3, #1
 800adda:	7e3a      	ldrb	r2, [r7, #24]
 800addc:	701a      	strb	r2, [r3, #0]
		COLOR_PLANE5[index][2] = b;
 800adde:	7bfa      	ldrb	r2, [r7, #15]
 800ade0:	490a      	ldr	r1, [pc, #40]	; (800ae0c <LED_SetColor+0x1ec>)
 800ade2:	4613      	mov	r3, r2
 800ade4:	005b      	lsls	r3, r3, #1
 800ade6:	4413      	add	r3, r2
 800ade8:	440b      	add	r3, r1
 800adea:	3302      	adds	r3, #2
 800adec:	7f3a      	ldrb	r2, [r7, #28]
 800adee:	701a      	strb	r2, [r3, #0]
		return;
 800adf0:	e000      	b.n	800adf4 <LED_SetColor+0x1d4>
	if(x<1||y<1||z<1||x>5||y>5||z>5) return;
 800adf2:	bf00      	nop
	}
}
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bc90      	pop	{r4, r7}
 800adfa:	4770      	bx	lr
 800adfc:	20000ae4 	.word	0x20000ae4
 800ae00:	20000b30 	.word	0x20000b30
 800ae04:	20000b7c 	.word	0x20000b7c
 800ae08:	20000bc8 	.word	0x20000bc8
 800ae0c:	20000c14 	.word	0x20000c14

0800ae10 <LED_ResetYZ>:
// Reset YoZ Plane
void LED_ResetYZ(uint8_t x){
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	4603      	mov	r3, r0
 800ae18:	71fb      	strb	r3, [r7, #7]
	switch(x){
 800ae1a:	79fb      	ldrb	r3, [r7, #7]
 800ae1c:	3b01      	subs	r3, #1
 800ae1e:	2b04      	cmp	r3, #4
 800ae20:	d82a      	bhi.n	800ae78 <LED_ResetYZ+0x68>
 800ae22:	a201      	add	r2, pc, #4	; (adr r2, 800ae28 <LED_ResetYZ+0x18>)
 800ae24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae28:	0800ae3d 	.word	0x0800ae3d
 800ae2c:	0800ae49 	.word	0x0800ae49
 800ae30:	0800ae55 	.word	0x0800ae55
 800ae34:	0800ae61 	.word	0x0800ae61
 800ae38:	0800ae6d 	.word	0x0800ae6d
	case 1:
		memset(COLOR_PLANE1, 0, LEDS_PER_PLANE*3);
 800ae3c:	224b      	movs	r2, #75	; 0x4b
 800ae3e:	2100      	movs	r1, #0
 800ae40:	480f      	ldr	r0, [pc, #60]	; (800ae80 <LED_ResetYZ+0x70>)
 800ae42:	f000 fa43 	bl	800b2cc <memset>
		return;
 800ae46:	e017      	b.n	800ae78 <LED_ResetYZ+0x68>
	case 2:
		memset(COLOR_PLANE2, 0, LEDS_PER_PLANE*3);
 800ae48:	224b      	movs	r2, #75	; 0x4b
 800ae4a:	2100      	movs	r1, #0
 800ae4c:	480d      	ldr	r0, [pc, #52]	; (800ae84 <LED_ResetYZ+0x74>)
 800ae4e:	f000 fa3d 	bl	800b2cc <memset>
		return;
 800ae52:	e011      	b.n	800ae78 <LED_ResetYZ+0x68>
	case 3:
		memset(COLOR_PLANE3, 0, LEDS_PER_PLANE*3);
 800ae54:	224b      	movs	r2, #75	; 0x4b
 800ae56:	2100      	movs	r1, #0
 800ae58:	480b      	ldr	r0, [pc, #44]	; (800ae88 <LED_ResetYZ+0x78>)
 800ae5a:	f000 fa37 	bl	800b2cc <memset>
		return;
 800ae5e:	e00b      	b.n	800ae78 <LED_ResetYZ+0x68>
	case 4:
		memset(COLOR_PLANE4, 0, LEDS_PER_PLANE*3);
 800ae60:	224b      	movs	r2, #75	; 0x4b
 800ae62:	2100      	movs	r1, #0
 800ae64:	4809      	ldr	r0, [pc, #36]	; (800ae8c <LED_ResetYZ+0x7c>)
 800ae66:	f000 fa31 	bl	800b2cc <memset>
		return;
 800ae6a:	e005      	b.n	800ae78 <LED_ResetYZ+0x68>
	case 5:
		memset(COLOR_PLANE5, 0, LEDS_PER_PLANE*3);
 800ae6c:	224b      	movs	r2, #75	; 0x4b
 800ae6e:	2100      	movs	r1, #0
 800ae70:	4807      	ldr	r0, [pc, #28]	; (800ae90 <LED_ResetYZ+0x80>)
 800ae72:	f000 fa2b 	bl	800b2cc <memset>
		return;
 800ae76:	bf00      	nop
	}
}
 800ae78:	3708      	adds	r7, #8
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}
 800ae7e:	bf00      	nop
 800ae80:	20000ae4 	.word	0x20000ae4
 800ae84:	20000b30 	.word	0x20000b30
 800ae88:	20000b7c 	.word	0x20000b7c
 800ae8c:	20000bc8 	.word	0x20000bc8
 800ae90:	20000c14 	.word	0x20000c14

0800ae94 <LED_DrawBitmap>:
void LED_DrawBitmap(uint8_t index, uint8_t face, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
 800ae94:	b590      	push	{r4, r7, lr}
 800ae96:	b087      	sub	sp, #28
 800ae98:	af02      	add	r7, sp, #8
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	4608      	mov	r0, r1
 800ae9e:	4611      	mov	r1, r2
 800aea0:	461a      	mov	r2, r3
 800aea2:	4623      	mov	r3, r4
 800aea4:	71fb      	strb	r3, [r7, #7]
 800aea6:	4603      	mov	r3, r0
 800aea8:	71bb      	strb	r3, [r7, #6]
 800aeaa:	460b      	mov	r3, r1
 800aeac:	717b      	strb	r3, [r7, #5]
 800aeae:	4613      	mov	r3, r2
 800aeb0:	713b      	strb	r3, [r7, #4]
	if(face<1||face>3||layer<1||layer>5||index<0||index>=IMAGES_COUNT) return;
 800aeb2:	79bb      	ldrb	r3, [r7, #6]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	f000 80c9 	beq.w	800b04c <LED_DrawBitmap+0x1b8>
 800aeba:	79bb      	ldrb	r3, [r7, #6]
 800aebc:	2b03      	cmp	r3, #3
 800aebe:	f200 80c5 	bhi.w	800b04c <LED_DrawBitmap+0x1b8>
 800aec2:	797b      	ldrb	r3, [r7, #5]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	f000 80c1 	beq.w	800b04c <LED_DrawBitmap+0x1b8>
 800aeca:	797b      	ldrb	r3, [r7, #5]
 800aecc:	2b05      	cmp	r3, #5
 800aece:	f200 80bd 	bhi.w	800b04c <LED_DrawBitmap+0x1b8>
 800aed2:	79fb      	ldrb	r3, [r7, #7]
 800aed4:	2b0c      	cmp	r3, #12
 800aed6:	f200 80b9 	bhi.w	800b04c <LED_DrawBitmap+0x1b8>
	switch(face){
 800aeda:	79bb      	ldrb	r3, [r7, #6]
 800aedc:	2b03      	cmp	r3, #3
 800aede:	d07b      	beq.n	800afd8 <LED_DrawBitmap+0x144>
 800aee0:	2b03      	cmp	r3, #3
 800aee2:	f300 80b5 	bgt.w	800b050 <LED_DrawBitmap+0x1bc>
 800aee6:	2b01      	cmp	r3, #1
 800aee8:	d002      	beq.n	800aef0 <LED_DrawBitmap+0x5c>
 800aeea:	2b02      	cmp	r3, #2
 800aeec:	d03a      	beq.n	800af64 <LED_DrawBitmap+0xd0>
			for(uint8_t y = 1; y <= 5; y++){
				if(images[index][24+y-5*z]) LED_SetColor(layer, y, z, r, g, b);
			}
		}
		break;
	default: break;
 800aeee:	e0af      	b.n	800b050 <LED_DrawBitmap+0x1bc>
		LED_ResetXZ(layer);
 800aef0:	797b      	ldrb	r3, [r7, #5]
 800aef2:	4618      	mov	r0, r3
 800aef4:	f000 f8f4 	bl	800b0e0 <LED_ResetXZ>
		for(uint8_t z = 5; z >= 1; z--){
 800aef8:	2305      	movs	r3, #5
 800aefa:	73fb      	strb	r3, [r7, #15]
 800aefc:	e02e      	b.n	800af5c <LED_DrawBitmap+0xc8>
			for(uint8_t x = 1; x <= 5; x++){
 800aefe:	2301      	movs	r3, #1
 800af00:	73bb      	strb	r3, [r7, #14]
 800af02:	e025      	b.n	800af50 <LED_DrawBitmap+0xbc>
				if(images[index][24+x-5*z]) LED_SetColor(x, layer, z, r, g, b);
 800af04:	79f9      	ldrb	r1, [r7, #7]
 800af06:	7bbb      	ldrb	r3, [r7, #14]
 800af08:	f103 0018 	add.w	r0, r3, #24
 800af0c:	7bfa      	ldrb	r2, [r7, #15]
 800af0e:	4613      	mov	r3, r2
 800af10:	079b      	lsls	r3, r3, #30
 800af12:	1a9b      	subs	r3, r3, r2
 800af14:	009b      	lsls	r3, r3, #2
 800af16:	1a9b      	subs	r3, r3, r2
 800af18:	18c2      	adds	r2, r0, r3
 800af1a:	484f      	ldr	r0, [pc, #316]	; (800b058 <LED_DrawBitmap+0x1c4>)
 800af1c:	460b      	mov	r3, r1
 800af1e:	009b      	lsls	r3, r3, #2
 800af20:	440b      	add	r3, r1
 800af22:	0099      	lsls	r1, r3, #2
 800af24:	440b      	add	r3, r1
 800af26:	4403      	add	r3, r0
 800af28:	4413      	add	r3, r2
 800af2a:	781b      	ldrb	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00c      	beq.n	800af4a <LED_DrawBitmap+0xb6>
 800af30:	793c      	ldrb	r4, [r7, #4]
 800af32:	7bfa      	ldrb	r2, [r7, #15]
 800af34:	7979      	ldrb	r1, [r7, #5]
 800af36:	7bb8      	ldrb	r0, [r7, #14]
 800af38:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800af3c:	9301      	str	r3, [sp, #4]
 800af3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	4623      	mov	r3, r4
 800af46:	f7ff fe6b 	bl	800ac20 <LED_SetColor>
			for(uint8_t x = 1; x <= 5; x++){
 800af4a:	7bbb      	ldrb	r3, [r7, #14]
 800af4c:	3301      	adds	r3, #1
 800af4e:	73bb      	strb	r3, [r7, #14]
 800af50:	7bbb      	ldrb	r3, [r7, #14]
 800af52:	2b05      	cmp	r3, #5
 800af54:	d9d6      	bls.n	800af04 <LED_DrawBitmap+0x70>
		for(uint8_t z = 5; z >= 1; z--){
 800af56:	7bfb      	ldrb	r3, [r7, #15]
 800af58:	3b01      	subs	r3, #1
 800af5a:	73fb      	strb	r3, [r7, #15]
 800af5c:	7bfb      	ldrb	r3, [r7, #15]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1cd      	bne.n	800aefe <LED_DrawBitmap+0x6a>
		break;
 800af62:	e076      	b.n	800b052 <LED_DrawBitmap+0x1be>
		LED_ResetXY(layer);
 800af64:	797b      	ldrb	r3, [r7, #5]
 800af66:	4618      	mov	r0, r3
 800af68:	f000 f8e0 	bl	800b12c <LED_ResetXY>
		for(uint8_t y = 5; y >= 1; y--){
 800af6c:	2305      	movs	r3, #5
 800af6e:	737b      	strb	r3, [r7, #13]
 800af70:	e02e      	b.n	800afd0 <LED_DrawBitmap+0x13c>
			for(uint8_t x = 1; x <= 5; x++){
 800af72:	2301      	movs	r3, #1
 800af74:	733b      	strb	r3, [r7, #12]
 800af76:	e025      	b.n	800afc4 <LED_DrawBitmap+0x130>
				if(images[index][24+x-5*y]) LED_SetColor(x, y, layer, r, g, b);
 800af78:	79f9      	ldrb	r1, [r7, #7]
 800af7a:	7b3b      	ldrb	r3, [r7, #12]
 800af7c:	f103 0018 	add.w	r0, r3, #24
 800af80:	7b7a      	ldrb	r2, [r7, #13]
 800af82:	4613      	mov	r3, r2
 800af84:	079b      	lsls	r3, r3, #30
 800af86:	1a9b      	subs	r3, r3, r2
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	1a9b      	subs	r3, r3, r2
 800af8c:	18c2      	adds	r2, r0, r3
 800af8e:	4832      	ldr	r0, [pc, #200]	; (800b058 <LED_DrawBitmap+0x1c4>)
 800af90:	460b      	mov	r3, r1
 800af92:	009b      	lsls	r3, r3, #2
 800af94:	440b      	add	r3, r1
 800af96:	0099      	lsls	r1, r3, #2
 800af98:	440b      	add	r3, r1
 800af9a:	4403      	add	r3, r0
 800af9c:	4413      	add	r3, r2
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d00c      	beq.n	800afbe <LED_DrawBitmap+0x12a>
 800afa4:	793c      	ldrb	r4, [r7, #4]
 800afa6:	797a      	ldrb	r2, [r7, #5]
 800afa8:	7b79      	ldrb	r1, [r7, #13]
 800afaa:	7b38      	ldrb	r0, [r7, #12]
 800afac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800afb0:	9301      	str	r3, [sp, #4]
 800afb2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800afb6:	9300      	str	r3, [sp, #0]
 800afb8:	4623      	mov	r3, r4
 800afba:	f7ff fe31 	bl	800ac20 <LED_SetColor>
			for(uint8_t x = 1; x <= 5; x++){
 800afbe:	7b3b      	ldrb	r3, [r7, #12]
 800afc0:	3301      	adds	r3, #1
 800afc2:	733b      	strb	r3, [r7, #12]
 800afc4:	7b3b      	ldrb	r3, [r7, #12]
 800afc6:	2b05      	cmp	r3, #5
 800afc8:	d9d6      	bls.n	800af78 <LED_DrawBitmap+0xe4>
		for(uint8_t y = 5; y >= 1; y--){
 800afca:	7b7b      	ldrb	r3, [r7, #13]
 800afcc:	3b01      	subs	r3, #1
 800afce:	737b      	strb	r3, [r7, #13]
 800afd0:	7b7b      	ldrb	r3, [r7, #13]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d1cd      	bne.n	800af72 <LED_DrawBitmap+0xde>
		break;
 800afd6:	e03c      	b.n	800b052 <LED_DrawBitmap+0x1be>
		LED_ResetYZ(layer);
 800afd8:	797b      	ldrb	r3, [r7, #5]
 800afda:	4618      	mov	r0, r3
 800afdc:	f7ff ff18 	bl	800ae10 <LED_ResetYZ>
		for(uint8_t z = 5; z >= 1; z--){
 800afe0:	2305      	movs	r3, #5
 800afe2:	72fb      	strb	r3, [r7, #11]
 800afe4:	e02e      	b.n	800b044 <LED_DrawBitmap+0x1b0>
			for(uint8_t y = 1; y <= 5; y++){
 800afe6:	2301      	movs	r3, #1
 800afe8:	72bb      	strb	r3, [r7, #10]
 800afea:	e025      	b.n	800b038 <LED_DrawBitmap+0x1a4>
				if(images[index][24+y-5*z]) LED_SetColor(layer, y, z, r, g, b);
 800afec:	79f9      	ldrb	r1, [r7, #7]
 800afee:	7abb      	ldrb	r3, [r7, #10]
 800aff0:	f103 0018 	add.w	r0, r3, #24
 800aff4:	7afa      	ldrb	r2, [r7, #11]
 800aff6:	4613      	mov	r3, r2
 800aff8:	079b      	lsls	r3, r3, #30
 800affa:	1a9b      	subs	r3, r3, r2
 800affc:	009b      	lsls	r3, r3, #2
 800affe:	1a9b      	subs	r3, r3, r2
 800b000:	18c2      	adds	r2, r0, r3
 800b002:	4815      	ldr	r0, [pc, #84]	; (800b058 <LED_DrawBitmap+0x1c4>)
 800b004:	460b      	mov	r3, r1
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	440b      	add	r3, r1
 800b00a:	0099      	lsls	r1, r3, #2
 800b00c:	440b      	add	r3, r1
 800b00e:	4403      	add	r3, r0
 800b010:	4413      	add	r3, r2
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d00c      	beq.n	800b032 <LED_DrawBitmap+0x19e>
 800b018:	793c      	ldrb	r4, [r7, #4]
 800b01a:	7afa      	ldrb	r2, [r7, #11]
 800b01c:	7ab9      	ldrb	r1, [r7, #10]
 800b01e:	7978      	ldrb	r0, [r7, #5]
 800b020:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b024:	9301      	str	r3, [sp, #4]
 800b026:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b02a:	9300      	str	r3, [sp, #0]
 800b02c:	4623      	mov	r3, r4
 800b02e:	f7ff fdf7 	bl	800ac20 <LED_SetColor>
			for(uint8_t y = 1; y <= 5; y++){
 800b032:	7abb      	ldrb	r3, [r7, #10]
 800b034:	3301      	adds	r3, #1
 800b036:	72bb      	strb	r3, [r7, #10]
 800b038:	7abb      	ldrb	r3, [r7, #10]
 800b03a:	2b05      	cmp	r3, #5
 800b03c:	d9d6      	bls.n	800afec <LED_DrawBitmap+0x158>
		for(uint8_t z = 5; z >= 1; z--){
 800b03e:	7afb      	ldrb	r3, [r7, #11]
 800b040:	3b01      	subs	r3, #1
 800b042:	72fb      	strb	r3, [r7, #11]
 800b044:	7afb      	ldrb	r3, [r7, #11]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d1cd      	bne.n	800afe6 <LED_DrawBitmap+0x152>
		break;
 800b04a:	e002      	b.n	800b052 <LED_DrawBitmap+0x1be>
	if(face<1||face>3||layer<1||layer>5||index<0||index>=IMAGES_COUNT) return;
 800b04c:	bf00      	nop
 800b04e:	e000      	b.n	800b052 <LED_DrawBitmap+0x1be>
	default: break;
 800b050:	bf00      	nop
	}
}
 800b052:	3714      	adds	r7, #20
 800b054:	46bd      	mov	sp, r7
 800b056:	bd90      	pop	{r4, r7, pc}
 800b058:	0800dc14 	.word	0x0800dc14

0800b05c <LED_SetColorBatch>:
void LED_SetColorBatch(uint8_t x1, uint8_t y1, uint8_t z1, uint8_t x2, uint8_t y2, uint8_t z2, uint8_t r, uint8_t g, uint8_t b){
 800b05c:	b590      	push	{r4, r7, lr}
 800b05e:	b087      	sub	sp, #28
 800b060:	af02      	add	r7, sp, #8
 800b062:	4604      	mov	r4, r0
 800b064:	4608      	mov	r0, r1
 800b066:	4611      	mov	r1, r2
 800b068:	461a      	mov	r2, r3
 800b06a:	4623      	mov	r3, r4
 800b06c:	71fb      	strb	r3, [r7, #7]
 800b06e:	4603      	mov	r3, r0
 800b070:	71bb      	strb	r3, [r7, #6]
 800b072:	460b      	mov	r3, r1
 800b074:	717b      	strb	r3, [r7, #5]
 800b076:	4613      	mov	r3, r2
 800b078:	713b      	strb	r3, [r7, #4]
	for(uint8_t x = x1;x<=x2;x++){
 800b07a:	79fb      	ldrb	r3, [r7, #7]
 800b07c:	73fb      	strb	r3, [r7, #15]
 800b07e:	e026      	b.n	800b0ce <LED_SetColorBatch+0x72>
		for(uint8_t y = y1;y<=y2;y++){
 800b080:	79bb      	ldrb	r3, [r7, #6]
 800b082:	73bb      	strb	r3, [r7, #14]
 800b084:	e01b      	b.n	800b0be <LED_SetColorBatch+0x62>
			for(uint8_t z = z1;z<=z2;z++) LED_SetColor(x,y,z,r,g,b);
 800b086:	797b      	ldrb	r3, [r7, #5]
 800b088:	737b      	strb	r3, [r7, #13]
 800b08a:	e010      	b.n	800b0ae <LED_SetColorBatch+0x52>
 800b08c:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 800b090:	7b7a      	ldrb	r2, [r7, #13]
 800b092:	7bb9      	ldrb	r1, [r7, #14]
 800b094:	7bf8      	ldrb	r0, [r7, #15]
 800b096:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800b09a:	9301      	str	r3, [sp, #4]
 800b09c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b0a0:	9300      	str	r3, [sp, #0]
 800b0a2:	4623      	mov	r3, r4
 800b0a4:	f7ff fdbc 	bl	800ac20 <LED_SetColor>
 800b0a8:	7b7b      	ldrb	r3, [r7, #13]
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	737b      	strb	r3, [r7, #13]
 800b0ae:	7b7a      	ldrb	r2, [r7, #13]
 800b0b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	d9e9      	bls.n	800b08c <LED_SetColorBatch+0x30>
		for(uint8_t y = y1;y<=y2;y++){
 800b0b8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ba:	3301      	adds	r3, #1
 800b0bc:	73bb      	strb	r3, [r7, #14]
 800b0be:	7bba      	ldrb	r2, [r7, #14]
 800b0c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	d9de      	bls.n	800b086 <LED_SetColorBatch+0x2a>
	for(uint8_t x = x1;x<=x2;x++){
 800b0c8:	7bfb      	ldrb	r3, [r7, #15]
 800b0ca:	3301      	adds	r3, #1
 800b0cc:	73fb      	strb	r3, [r7, #15]
 800b0ce:	7bfa      	ldrb	r2, [r7, #15]
 800b0d0:	793b      	ldrb	r3, [r7, #4]
 800b0d2:	429a      	cmp	r2, r3
 800b0d4:	d9d4      	bls.n	800b080 <LED_SetColorBatch+0x24>
		}
	}
}
 800b0d6:	bf00      	nop
 800b0d8:	bf00      	nop
 800b0da:	3714      	adds	r7, #20
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd90      	pop	{r4, r7, pc}

0800b0e0 <LED_ResetXZ>:
// Reset XoZ Plane
void LED_ResetXZ(uint8_t y){
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b086      	sub	sp, #24
 800b0e4:	af02      	add	r7, sp, #8
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	71fb      	strb	r3, [r7, #7]
	for(uint8_t x = 1; x <= LED_WIDTH; x++){
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	73fb      	strb	r3, [r7, #15]
 800b0ee:	e015      	b.n	800b11c <LED_ResetXZ+0x3c>
		for(uint8_t z = 1; z <= LED_WIDTH; z++){
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	73bb      	strb	r3, [r7, #14]
 800b0f4:	e00c      	b.n	800b110 <LED_ResetXZ+0x30>
			LED_SetColor(x,y,z,0,0,0);
 800b0f6:	7bba      	ldrb	r2, [r7, #14]
 800b0f8:	79f9      	ldrb	r1, [r7, #7]
 800b0fa:	7bf8      	ldrb	r0, [r7, #15]
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	9301      	str	r3, [sp, #4]
 800b100:	2300      	movs	r3, #0
 800b102:	9300      	str	r3, [sp, #0]
 800b104:	2300      	movs	r3, #0
 800b106:	f7ff fd8b 	bl	800ac20 <LED_SetColor>
		for(uint8_t z = 1; z <= LED_WIDTH; z++){
 800b10a:	7bbb      	ldrb	r3, [r7, #14]
 800b10c:	3301      	adds	r3, #1
 800b10e:	73bb      	strb	r3, [r7, #14]
 800b110:	7bbb      	ldrb	r3, [r7, #14]
 800b112:	2b05      	cmp	r3, #5
 800b114:	d9ef      	bls.n	800b0f6 <LED_ResetXZ+0x16>
	for(uint8_t x = 1; x <= LED_WIDTH; x++){
 800b116:	7bfb      	ldrb	r3, [r7, #15]
 800b118:	3301      	adds	r3, #1
 800b11a:	73fb      	strb	r3, [r7, #15]
 800b11c:	7bfb      	ldrb	r3, [r7, #15]
 800b11e:	2b05      	cmp	r3, #5
 800b120:	d9e6      	bls.n	800b0f0 <LED_ResetXZ+0x10>
		}
	}
}
 800b122:	bf00      	nop
 800b124:	bf00      	nop
 800b126:	3710      	adds	r7, #16
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}

0800b12c <LED_ResetXY>:
// Reset XoY Plane
void LED_ResetXY(uint8_t z){
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b086      	sub	sp, #24
 800b130:	af02      	add	r7, sp, #8
 800b132:	4603      	mov	r3, r0
 800b134:	71fb      	strb	r3, [r7, #7]
	for(uint8_t x = 1; x <= LED_WIDTH; x++){
 800b136:	2301      	movs	r3, #1
 800b138:	73fb      	strb	r3, [r7, #15]
 800b13a:	e015      	b.n	800b168 <LED_ResetXY+0x3c>
		for(uint8_t y = 1; y <= LED_WIDTH; y++){
 800b13c:	2301      	movs	r3, #1
 800b13e:	73bb      	strb	r3, [r7, #14]
 800b140:	e00c      	b.n	800b15c <LED_ResetXY+0x30>
			LED_SetColor(x,y,z,0,0,0);
 800b142:	79fa      	ldrb	r2, [r7, #7]
 800b144:	7bb9      	ldrb	r1, [r7, #14]
 800b146:	7bf8      	ldrb	r0, [r7, #15]
 800b148:	2300      	movs	r3, #0
 800b14a:	9301      	str	r3, [sp, #4]
 800b14c:	2300      	movs	r3, #0
 800b14e:	9300      	str	r3, [sp, #0]
 800b150:	2300      	movs	r3, #0
 800b152:	f7ff fd65 	bl	800ac20 <LED_SetColor>
		for(uint8_t y = 1; y <= LED_WIDTH; y++){
 800b156:	7bbb      	ldrb	r3, [r7, #14]
 800b158:	3301      	adds	r3, #1
 800b15a:	73bb      	strb	r3, [r7, #14]
 800b15c:	7bbb      	ldrb	r3, [r7, #14]
 800b15e:	2b05      	cmp	r3, #5
 800b160:	d9ef      	bls.n	800b142 <LED_ResetXY+0x16>
	for(uint8_t x = 1; x <= LED_WIDTH; x++){
 800b162:	7bfb      	ldrb	r3, [r7, #15]
 800b164:	3301      	adds	r3, #1
 800b166:	73fb      	strb	r3, [r7, #15]
 800b168:	7bfb      	ldrb	r3, [r7, #15]
 800b16a:	2b05      	cmp	r3, #5
 800b16c:	d9e6      	bls.n	800b13c <LED_ResetXY+0x10>
		}
	}
}
 800b16e:	bf00      	nop
 800b170:	bf00      	nop
 800b172:	3710      	adds	r7, #16
 800b174:	46bd      	mov	sp, r7
 800b176:	bd80      	pop	{r7, pc}

0800b178 <LED_SetBrightness>:
void LED_SetBrightness(uint8_t brightness){
 800b178:	b580      	push	{r7, lr}
 800b17a:	b082      	sub	sp, #8
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	4603      	mov	r3, r0
 800b180:	71fb      	strb	r3, [r7, #7]
	if(brightness>100||brightness<0) return;
 800b182:	79fb      	ldrb	r3, [r7, #7]
 800b184:	2b64      	cmp	r3, #100	; 0x64
 800b186:	d812      	bhi.n	800b1ae <LED_SetBrightness+0x36>
	LED_BRIGHTNESS = brightness/100.0;
 800b188:	79fb      	ldrb	r3, [r7, #7]
 800b18a:	4618      	mov	r0, r3
 800b18c:	f7f5 f9d2 	bl	8000534 <__aeabi_i2d>
 800b190:	f04f 0200 	mov.w	r2, #0
 800b194:	4b08      	ldr	r3, [pc, #32]	; (800b1b8 <LED_SetBrightness+0x40>)
 800b196:	f7f5 fb61 	bl	800085c <__aeabi_ddiv>
 800b19a:	4602      	mov	r2, r0
 800b19c:	460b      	mov	r3, r1
 800b19e:	4610      	mov	r0, r2
 800b1a0:	4619      	mov	r1, r3
 800b1a2:	f7f5 fc43 	bl	8000a2c <__aeabi_d2f>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	4a04      	ldr	r2, [pc, #16]	; (800b1bc <LED_SetBrightness+0x44>)
 800b1aa:	6013      	str	r3, [r2, #0]
 800b1ac:	e000      	b.n	800b1b0 <LED_SetBrightness+0x38>
	if(brightness>100||brightness<0) return;
 800b1ae:	bf00      	nop
}
 800b1b0:	3708      	adds	r7, #8
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
 800b1b6:	bf00      	nop
 800b1b8:	40590000 	.word	0x40590000
 800b1bc:	2000000c 	.word	0x2000000c

0800b1c0 <LED_ResetAll>:
void LED_ResetAll(void){
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	af00      	add	r7, sp, #0
	memset(COLOR_PLANE1, 0, LEDS_PER_PLANE*3);
 800b1c4:	224b      	movs	r2, #75	; 0x4b
 800b1c6:	2100      	movs	r1, #0
 800b1c8:	480c      	ldr	r0, [pc, #48]	; (800b1fc <LED_ResetAll+0x3c>)
 800b1ca:	f000 f87f 	bl	800b2cc <memset>
	memset(COLOR_PLANE2, 0, LEDS_PER_PLANE*3);
 800b1ce:	224b      	movs	r2, #75	; 0x4b
 800b1d0:	2100      	movs	r1, #0
 800b1d2:	480b      	ldr	r0, [pc, #44]	; (800b200 <LED_ResetAll+0x40>)
 800b1d4:	f000 f87a 	bl	800b2cc <memset>
	memset(COLOR_PLANE3, 0, LEDS_PER_PLANE*3);
 800b1d8:	224b      	movs	r2, #75	; 0x4b
 800b1da:	2100      	movs	r1, #0
 800b1dc:	4809      	ldr	r0, [pc, #36]	; (800b204 <LED_ResetAll+0x44>)
 800b1de:	f000 f875 	bl	800b2cc <memset>
	memset(COLOR_PLANE4, 0, LEDS_PER_PLANE*3);
 800b1e2:	224b      	movs	r2, #75	; 0x4b
 800b1e4:	2100      	movs	r1, #0
 800b1e6:	4808      	ldr	r0, [pc, #32]	; (800b208 <LED_ResetAll+0x48>)
 800b1e8:	f000 f870 	bl	800b2cc <memset>
	memset(COLOR_PLANE5, 0, LEDS_PER_PLANE*3);
 800b1ec:	224b      	movs	r2, #75	; 0x4b
 800b1ee:	2100      	movs	r1, #0
 800b1f0:	4806      	ldr	r0, [pc, #24]	; (800b20c <LED_ResetAll+0x4c>)
 800b1f2:	f000 f86b 	bl	800b2cc <memset>
}
 800b1f6:	bf00      	nop
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop
 800b1fc:	20000ae4 	.word	0x20000ae4
 800b200:	20000b30 	.word	0x20000b30
 800b204:	20000b7c 	.word	0x20000b7c
 800b208:	20000bc8 	.word	0x20000bc8
 800b20c:	20000c14 	.word	0x20000c14

0800b210 <LED_SetColorAll>:
void LED_SetColorAll(uint8_t r, uint8_t g, uint8_t b){
 800b210:	b590      	push	{r4, r7, lr}
 800b212:	b087      	sub	sp, #28
 800b214:	af02      	add	r7, sp, #8
 800b216:	4603      	mov	r3, r0
 800b218:	71fb      	strb	r3, [r7, #7]
 800b21a:	460b      	mov	r3, r1
 800b21c:	71bb      	strb	r3, [r7, #6]
 800b21e:	4613      	mov	r3, r2
 800b220:	717b      	strb	r3, [r7, #5]
	for(uint8_t x = 1; x <= LED_WIDTH; x++){
 800b222:	2301      	movs	r3, #1
 800b224:	73fb      	strb	r3, [r7, #15]
 800b226:	e01f      	b.n	800b268 <LED_SetColorAll+0x58>
		for(uint8_t y = 1; y <= LED_WIDTH; y++){
 800b228:	2301      	movs	r3, #1
 800b22a:	73bb      	strb	r3, [r7, #14]
 800b22c:	e016      	b.n	800b25c <LED_SetColorAll+0x4c>
			for(uint8_t z = 1; z <= LED_WIDTH; z++){
 800b22e:	2301      	movs	r3, #1
 800b230:	737b      	strb	r3, [r7, #13]
 800b232:	e00d      	b.n	800b250 <LED_SetColorAll+0x40>
				LED_SetColor(x,y,z,r,g,b);
 800b234:	79fc      	ldrb	r4, [r7, #7]
 800b236:	7b7a      	ldrb	r2, [r7, #13]
 800b238:	7bb9      	ldrb	r1, [r7, #14]
 800b23a:	7bf8      	ldrb	r0, [r7, #15]
 800b23c:	797b      	ldrb	r3, [r7, #5]
 800b23e:	9301      	str	r3, [sp, #4]
 800b240:	79bb      	ldrb	r3, [r7, #6]
 800b242:	9300      	str	r3, [sp, #0]
 800b244:	4623      	mov	r3, r4
 800b246:	f7ff fceb 	bl	800ac20 <LED_SetColor>
			for(uint8_t z = 1; z <= LED_WIDTH; z++){
 800b24a:	7b7b      	ldrb	r3, [r7, #13]
 800b24c:	3301      	adds	r3, #1
 800b24e:	737b      	strb	r3, [r7, #13]
 800b250:	7b7b      	ldrb	r3, [r7, #13]
 800b252:	2b05      	cmp	r3, #5
 800b254:	d9ee      	bls.n	800b234 <LED_SetColorAll+0x24>
		for(uint8_t y = 1; y <= LED_WIDTH; y++){
 800b256:	7bbb      	ldrb	r3, [r7, #14]
 800b258:	3301      	adds	r3, #1
 800b25a:	73bb      	strb	r3, [r7, #14]
 800b25c:	7bbb      	ldrb	r3, [r7, #14]
 800b25e:	2b05      	cmp	r3, #5
 800b260:	d9e5      	bls.n	800b22e <LED_SetColorAll+0x1e>
	for(uint8_t x = 1; x <= LED_WIDTH; x++){
 800b262:	7bfb      	ldrb	r3, [r7, #15]
 800b264:	3301      	adds	r3, #1
 800b266:	73fb      	strb	r3, [r7, #15]
 800b268:	7bfb      	ldrb	r3, [r7, #15]
 800b26a:	2b05      	cmp	r3, #5
 800b26c:	d9dc      	bls.n	800b228 <LED_SetColorAll+0x18>
			}
		}
	}
}
 800b26e:	bf00      	nop
 800b270:	bf00      	nop
 800b272:	3714      	adds	r7, #20
 800b274:	46bd      	mov	sp, r7
 800b276:	bd90      	pop	{r4, r7, pc}

0800b278 <__errno>:
 800b278:	4b01      	ldr	r3, [pc, #4]	; (800b280 <__errno+0x8>)
 800b27a:	6818      	ldr	r0, [r3, #0]
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	20000010 	.word	0x20000010

0800b284 <__libc_init_array>:
 800b284:	b570      	push	{r4, r5, r6, lr}
 800b286:	4d0d      	ldr	r5, [pc, #52]	; (800b2bc <__libc_init_array+0x38>)
 800b288:	4c0d      	ldr	r4, [pc, #52]	; (800b2c0 <__libc_init_array+0x3c>)
 800b28a:	1b64      	subs	r4, r4, r5
 800b28c:	10a4      	asrs	r4, r4, #2
 800b28e:	2600      	movs	r6, #0
 800b290:	42a6      	cmp	r6, r4
 800b292:	d109      	bne.n	800b2a8 <__libc_init_array+0x24>
 800b294:	4d0b      	ldr	r5, [pc, #44]	; (800b2c4 <__libc_init_array+0x40>)
 800b296:	4c0c      	ldr	r4, [pc, #48]	; (800b2c8 <__libc_init_array+0x44>)
 800b298:	f001 fb46 	bl	800c928 <_init>
 800b29c:	1b64      	subs	r4, r4, r5
 800b29e:	10a4      	asrs	r4, r4, #2
 800b2a0:	2600      	movs	r6, #0
 800b2a2:	42a6      	cmp	r6, r4
 800b2a4:	d105      	bne.n	800b2b2 <__libc_init_array+0x2e>
 800b2a6:	bd70      	pop	{r4, r5, r6, pc}
 800b2a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2ac:	4798      	blx	r3
 800b2ae:	3601      	adds	r6, #1
 800b2b0:	e7ee      	b.n	800b290 <__libc_init_array+0xc>
 800b2b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2b6:	4798      	blx	r3
 800b2b8:	3601      	adds	r6, #1
 800b2ba:	e7f2      	b.n	800b2a2 <__libc_init_array+0x1e>
 800b2bc:	0800ddfc 	.word	0x0800ddfc
 800b2c0:	0800ddfc 	.word	0x0800ddfc
 800b2c4:	0800ddfc 	.word	0x0800ddfc
 800b2c8:	0800de00 	.word	0x0800de00

0800b2cc <memset>:
 800b2cc:	4402      	add	r2, r0
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d100      	bne.n	800b2d6 <memset+0xa>
 800b2d4:	4770      	bx	lr
 800b2d6:	f803 1b01 	strb.w	r1, [r3], #1
 800b2da:	e7f9      	b.n	800b2d0 <memset+0x4>

0800b2dc <iprintf>:
 800b2dc:	b40f      	push	{r0, r1, r2, r3}
 800b2de:	4b0a      	ldr	r3, [pc, #40]	; (800b308 <iprintf+0x2c>)
 800b2e0:	b513      	push	{r0, r1, r4, lr}
 800b2e2:	681c      	ldr	r4, [r3, #0]
 800b2e4:	b124      	cbz	r4, 800b2f0 <iprintf+0x14>
 800b2e6:	69a3      	ldr	r3, [r4, #24]
 800b2e8:	b913      	cbnz	r3, 800b2f0 <iprintf+0x14>
 800b2ea:	4620      	mov	r0, r4
 800b2ec:	f000 fb74 	bl	800b9d8 <__sinit>
 800b2f0:	ab05      	add	r3, sp, #20
 800b2f2:	9a04      	ldr	r2, [sp, #16]
 800b2f4:	68a1      	ldr	r1, [r4, #8]
 800b2f6:	9301      	str	r3, [sp, #4]
 800b2f8:	4620      	mov	r0, r4
 800b2fa:	f000 fee1 	bl	800c0c0 <_vfiprintf_r>
 800b2fe:	b002      	add	sp, #8
 800b300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b304:	b004      	add	sp, #16
 800b306:	4770      	bx	lr
 800b308:	20000010 	.word	0x20000010

0800b30c <putchar>:
 800b30c:	4b09      	ldr	r3, [pc, #36]	; (800b334 <putchar+0x28>)
 800b30e:	b513      	push	{r0, r1, r4, lr}
 800b310:	681c      	ldr	r4, [r3, #0]
 800b312:	4601      	mov	r1, r0
 800b314:	b134      	cbz	r4, 800b324 <putchar+0x18>
 800b316:	69a3      	ldr	r3, [r4, #24]
 800b318:	b923      	cbnz	r3, 800b324 <putchar+0x18>
 800b31a:	9001      	str	r0, [sp, #4]
 800b31c:	4620      	mov	r0, r4
 800b31e:	f000 fb5b 	bl	800b9d8 <__sinit>
 800b322:	9901      	ldr	r1, [sp, #4]
 800b324:	68a2      	ldr	r2, [r4, #8]
 800b326:	4620      	mov	r0, r4
 800b328:	b002      	add	sp, #8
 800b32a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b32e:	f001 b98b 	b.w	800c648 <_putc_r>
 800b332:	bf00      	nop
 800b334:	20000010 	.word	0x20000010

0800b338 <_puts_r>:
 800b338:	b570      	push	{r4, r5, r6, lr}
 800b33a:	460e      	mov	r6, r1
 800b33c:	4605      	mov	r5, r0
 800b33e:	b118      	cbz	r0, 800b348 <_puts_r+0x10>
 800b340:	6983      	ldr	r3, [r0, #24]
 800b342:	b90b      	cbnz	r3, 800b348 <_puts_r+0x10>
 800b344:	f000 fb48 	bl	800b9d8 <__sinit>
 800b348:	69ab      	ldr	r3, [r5, #24]
 800b34a:	68ac      	ldr	r4, [r5, #8]
 800b34c:	b913      	cbnz	r3, 800b354 <_puts_r+0x1c>
 800b34e:	4628      	mov	r0, r5
 800b350:	f000 fb42 	bl	800b9d8 <__sinit>
 800b354:	4b2c      	ldr	r3, [pc, #176]	; (800b408 <_puts_r+0xd0>)
 800b356:	429c      	cmp	r4, r3
 800b358:	d120      	bne.n	800b39c <_puts_r+0x64>
 800b35a:	686c      	ldr	r4, [r5, #4]
 800b35c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b35e:	07db      	lsls	r3, r3, #31
 800b360:	d405      	bmi.n	800b36e <_puts_r+0x36>
 800b362:	89a3      	ldrh	r3, [r4, #12]
 800b364:	0598      	lsls	r0, r3, #22
 800b366:	d402      	bmi.n	800b36e <_puts_r+0x36>
 800b368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b36a:	f000 fbd3 	bl	800bb14 <__retarget_lock_acquire_recursive>
 800b36e:	89a3      	ldrh	r3, [r4, #12]
 800b370:	0719      	lsls	r1, r3, #28
 800b372:	d51d      	bpl.n	800b3b0 <_puts_r+0x78>
 800b374:	6923      	ldr	r3, [r4, #16]
 800b376:	b1db      	cbz	r3, 800b3b0 <_puts_r+0x78>
 800b378:	3e01      	subs	r6, #1
 800b37a:	68a3      	ldr	r3, [r4, #8]
 800b37c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b380:	3b01      	subs	r3, #1
 800b382:	60a3      	str	r3, [r4, #8]
 800b384:	bb39      	cbnz	r1, 800b3d6 <_puts_r+0x9e>
 800b386:	2b00      	cmp	r3, #0
 800b388:	da38      	bge.n	800b3fc <_puts_r+0xc4>
 800b38a:	4622      	mov	r2, r4
 800b38c:	210a      	movs	r1, #10
 800b38e:	4628      	mov	r0, r5
 800b390:	f000 f948 	bl	800b624 <__swbuf_r>
 800b394:	3001      	adds	r0, #1
 800b396:	d011      	beq.n	800b3bc <_puts_r+0x84>
 800b398:	250a      	movs	r5, #10
 800b39a:	e011      	b.n	800b3c0 <_puts_r+0x88>
 800b39c:	4b1b      	ldr	r3, [pc, #108]	; (800b40c <_puts_r+0xd4>)
 800b39e:	429c      	cmp	r4, r3
 800b3a0:	d101      	bne.n	800b3a6 <_puts_r+0x6e>
 800b3a2:	68ac      	ldr	r4, [r5, #8]
 800b3a4:	e7da      	b.n	800b35c <_puts_r+0x24>
 800b3a6:	4b1a      	ldr	r3, [pc, #104]	; (800b410 <_puts_r+0xd8>)
 800b3a8:	429c      	cmp	r4, r3
 800b3aa:	bf08      	it	eq
 800b3ac:	68ec      	ldreq	r4, [r5, #12]
 800b3ae:	e7d5      	b.n	800b35c <_puts_r+0x24>
 800b3b0:	4621      	mov	r1, r4
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	f000 f988 	bl	800b6c8 <__swsetup_r>
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	d0dd      	beq.n	800b378 <_puts_r+0x40>
 800b3bc:	f04f 35ff 	mov.w	r5, #4294967295
 800b3c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3c2:	07da      	lsls	r2, r3, #31
 800b3c4:	d405      	bmi.n	800b3d2 <_puts_r+0x9a>
 800b3c6:	89a3      	ldrh	r3, [r4, #12]
 800b3c8:	059b      	lsls	r3, r3, #22
 800b3ca:	d402      	bmi.n	800b3d2 <_puts_r+0x9a>
 800b3cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3ce:	f000 fba2 	bl	800bb16 <__retarget_lock_release_recursive>
 800b3d2:	4628      	mov	r0, r5
 800b3d4:	bd70      	pop	{r4, r5, r6, pc}
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	da04      	bge.n	800b3e4 <_puts_r+0xac>
 800b3da:	69a2      	ldr	r2, [r4, #24]
 800b3dc:	429a      	cmp	r2, r3
 800b3de:	dc06      	bgt.n	800b3ee <_puts_r+0xb6>
 800b3e0:	290a      	cmp	r1, #10
 800b3e2:	d004      	beq.n	800b3ee <_puts_r+0xb6>
 800b3e4:	6823      	ldr	r3, [r4, #0]
 800b3e6:	1c5a      	adds	r2, r3, #1
 800b3e8:	6022      	str	r2, [r4, #0]
 800b3ea:	7019      	strb	r1, [r3, #0]
 800b3ec:	e7c5      	b.n	800b37a <_puts_r+0x42>
 800b3ee:	4622      	mov	r2, r4
 800b3f0:	4628      	mov	r0, r5
 800b3f2:	f000 f917 	bl	800b624 <__swbuf_r>
 800b3f6:	3001      	adds	r0, #1
 800b3f8:	d1bf      	bne.n	800b37a <_puts_r+0x42>
 800b3fa:	e7df      	b.n	800b3bc <_puts_r+0x84>
 800b3fc:	6823      	ldr	r3, [r4, #0]
 800b3fe:	250a      	movs	r5, #10
 800b400:	1c5a      	adds	r2, r3, #1
 800b402:	6022      	str	r2, [r4, #0]
 800b404:	701d      	strb	r5, [r3, #0]
 800b406:	e7db      	b.n	800b3c0 <_puts_r+0x88>
 800b408:	0800dd80 	.word	0x0800dd80
 800b40c:	0800dda0 	.word	0x0800dda0
 800b410:	0800dd60 	.word	0x0800dd60

0800b414 <puts>:
 800b414:	4b02      	ldr	r3, [pc, #8]	; (800b420 <puts+0xc>)
 800b416:	4601      	mov	r1, r0
 800b418:	6818      	ldr	r0, [r3, #0]
 800b41a:	f7ff bf8d 	b.w	800b338 <_puts_r>
 800b41e:	bf00      	nop
 800b420:	20000010 	.word	0x20000010

0800b424 <setvbuf>:
 800b424:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b428:	461d      	mov	r5, r3
 800b42a:	4b5d      	ldr	r3, [pc, #372]	; (800b5a0 <setvbuf+0x17c>)
 800b42c:	681f      	ldr	r7, [r3, #0]
 800b42e:	4604      	mov	r4, r0
 800b430:	460e      	mov	r6, r1
 800b432:	4690      	mov	r8, r2
 800b434:	b127      	cbz	r7, 800b440 <setvbuf+0x1c>
 800b436:	69bb      	ldr	r3, [r7, #24]
 800b438:	b913      	cbnz	r3, 800b440 <setvbuf+0x1c>
 800b43a:	4638      	mov	r0, r7
 800b43c:	f000 facc 	bl	800b9d8 <__sinit>
 800b440:	4b58      	ldr	r3, [pc, #352]	; (800b5a4 <setvbuf+0x180>)
 800b442:	429c      	cmp	r4, r3
 800b444:	d167      	bne.n	800b516 <setvbuf+0xf2>
 800b446:	687c      	ldr	r4, [r7, #4]
 800b448:	f1b8 0f02 	cmp.w	r8, #2
 800b44c:	d006      	beq.n	800b45c <setvbuf+0x38>
 800b44e:	f1b8 0f01 	cmp.w	r8, #1
 800b452:	f200 809f 	bhi.w	800b594 <setvbuf+0x170>
 800b456:	2d00      	cmp	r5, #0
 800b458:	f2c0 809c 	blt.w	800b594 <setvbuf+0x170>
 800b45c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b45e:	07db      	lsls	r3, r3, #31
 800b460:	d405      	bmi.n	800b46e <setvbuf+0x4a>
 800b462:	89a3      	ldrh	r3, [r4, #12]
 800b464:	0598      	lsls	r0, r3, #22
 800b466:	d402      	bmi.n	800b46e <setvbuf+0x4a>
 800b468:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b46a:	f000 fb53 	bl	800bb14 <__retarget_lock_acquire_recursive>
 800b46e:	4621      	mov	r1, r4
 800b470:	4638      	mov	r0, r7
 800b472:	f000 fa1d 	bl	800b8b0 <_fflush_r>
 800b476:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b478:	b141      	cbz	r1, 800b48c <setvbuf+0x68>
 800b47a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b47e:	4299      	cmp	r1, r3
 800b480:	d002      	beq.n	800b488 <setvbuf+0x64>
 800b482:	4638      	mov	r0, r7
 800b484:	f000 fbb6 	bl	800bbf4 <_free_r>
 800b488:	2300      	movs	r3, #0
 800b48a:	6363      	str	r3, [r4, #52]	; 0x34
 800b48c:	2300      	movs	r3, #0
 800b48e:	61a3      	str	r3, [r4, #24]
 800b490:	6063      	str	r3, [r4, #4]
 800b492:	89a3      	ldrh	r3, [r4, #12]
 800b494:	0619      	lsls	r1, r3, #24
 800b496:	d503      	bpl.n	800b4a0 <setvbuf+0x7c>
 800b498:	6921      	ldr	r1, [r4, #16]
 800b49a:	4638      	mov	r0, r7
 800b49c:	f000 fbaa 	bl	800bbf4 <_free_r>
 800b4a0:	89a3      	ldrh	r3, [r4, #12]
 800b4a2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800b4a6:	f023 0303 	bic.w	r3, r3, #3
 800b4aa:	f1b8 0f02 	cmp.w	r8, #2
 800b4ae:	81a3      	strh	r3, [r4, #12]
 800b4b0:	d06c      	beq.n	800b58c <setvbuf+0x168>
 800b4b2:	ab01      	add	r3, sp, #4
 800b4b4:	466a      	mov	r2, sp
 800b4b6:	4621      	mov	r1, r4
 800b4b8:	4638      	mov	r0, r7
 800b4ba:	f000 fb2d 	bl	800bb18 <__swhatbuf_r>
 800b4be:	89a3      	ldrh	r3, [r4, #12]
 800b4c0:	4318      	orrs	r0, r3
 800b4c2:	81a0      	strh	r0, [r4, #12]
 800b4c4:	2d00      	cmp	r5, #0
 800b4c6:	d130      	bne.n	800b52a <setvbuf+0x106>
 800b4c8:	9d00      	ldr	r5, [sp, #0]
 800b4ca:	4628      	mov	r0, r5
 800b4cc:	f000 fb8a 	bl	800bbe4 <malloc>
 800b4d0:	4606      	mov	r6, r0
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	d155      	bne.n	800b582 <setvbuf+0x15e>
 800b4d6:	f8dd 9000 	ldr.w	r9, [sp]
 800b4da:	45a9      	cmp	r9, r5
 800b4dc:	d14a      	bne.n	800b574 <setvbuf+0x150>
 800b4de:	f04f 35ff 	mov.w	r5, #4294967295
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	60a2      	str	r2, [r4, #8]
 800b4e6:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800b4ea:	6022      	str	r2, [r4, #0]
 800b4ec:	6122      	str	r2, [r4, #16]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4f4:	6162      	str	r2, [r4, #20]
 800b4f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b4f8:	f043 0302 	orr.w	r3, r3, #2
 800b4fc:	07d2      	lsls	r2, r2, #31
 800b4fe:	81a3      	strh	r3, [r4, #12]
 800b500:	d405      	bmi.n	800b50e <setvbuf+0xea>
 800b502:	f413 7f00 	tst.w	r3, #512	; 0x200
 800b506:	d102      	bne.n	800b50e <setvbuf+0xea>
 800b508:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b50a:	f000 fb04 	bl	800bb16 <__retarget_lock_release_recursive>
 800b50e:	4628      	mov	r0, r5
 800b510:	b003      	add	sp, #12
 800b512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b516:	4b24      	ldr	r3, [pc, #144]	; (800b5a8 <setvbuf+0x184>)
 800b518:	429c      	cmp	r4, r3
 800b51a:	d101      	bne.n	800b520 <setvbuf+0xfc>
 800b51c:	68bc      	ldr	r4, [r7, #8]
 800b51e:	e793      	b.n	800b448 <setvbuf+0x24>
 800b520:	4b22      	ldr	r3, [pc, #136]	; (800b5ac <setvbuf+0x188>)
 800b522:	429c      	cmp	r4, r3
 800b524:	bf08      	it	eq
 800b526:	68fc      	ldreq	r4, [r7, #12]
 800b528:	e78e      	b.n	800b448 <setvbuf+0x24>
 800b52a:	2e00      	cmp	r6, #0
 800b52c:	d0cd      	beq.n	800b4ca <setvbuf+0xa6>
 800b52e:	69bb      	ldr	r3, [r7, #24]
 800b530:	b913      	cbnz	r3, 800b538 <setvbuf+0x114>
 800b532:	4638      	mov	r0, r7
 800b534:	f000 fa50 	bl	800b9d8 <__sinit>
 800b538:	f1b8 0f01 	cmp.w	r8, #1
 800b53c:	bf08      	it	eq
 800b53e:	89a3      	ldrheq	r3, [r4, #12]
 800b540:	6026      	str	r6, [r4, #0]
 800b542:	bf04      	itt	eq
 800b544:	f043 0301 	orreq.w	r3, r3, #1
 800b548:	81a3      	strheq	r3, [r4, #12]
 800b54a:	89a2      	ldrh	r2, [r4, #12]
 800b54c:	f012 0308 	ands.w	r3, r2, #8
 800b550:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b554:	d01c      	beq.n	800b590 <setvbuf+0x16c>
 800b556:	07d3      	lsls	r3, r2, #31
 800b558:	bf41      	itttt	mi
 800b55a:	2300      	movmi	r3, #0
 800b55c:	426d      	negmi	r5, r5
 800b55e:	60a3      	strmi	r3, [r4, #8]
 800b560:	61a5      	strmi	r5, [r4, #24]
 800b562:	bf58      	it	pl
 800b564:	60a5      	strpl	r5, [r4, #8]
 800b566:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b568:	f015 0501 	ands.w	r5, r5, #1
 800b56c:	d115      	bne.n	800b59a <setvbuf+0x176>
 800b56e:	f412 7f00 	tst.w	r2, #512	; 0x200
 800b572:	e7c8      	b.n	800b506 <setvbuf+0xe2>
 800b574:	4648      	mov	r0, r9
 800b576:	f000 fb35 	bl	800bbe4 <malloc>
 800b57a:	4606      	mov	r6, r0
 800b57c:	2800      	cmp	r0, #0
 800b57e:	d0ae      	beq.n	800b4de <setvbuf+0xba>
 800b580:	464d      	mov	r5, r9
 800b582:	89a3      	ldrh	r3, [r4, #12]
 800b584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b588:	81a3      	strh	r3, [r4, #12]
 800b58a:	e7d0      	b.n	800b52e <setvbuf+0x10a>
 800b58c:	2500      	movs	r5, #0
 800b58e:	e7a8      	b.n	800b4e2 <setvbuf+0xbe>
 800b590:	60a3      	str	r3, [r4, #8]
 800b592:	e7e8      	b.n	800b566 <setvbuf+0x142>
 800b594:	f04f 35ff 	mov.w	r5, #4294967295
 800b598:	e7b9      	b.n	800b50e <setvbuf+0xea>
 800b59a:	2500      	movs	r5, #0
 800b59c:	e7b7      	b.n	800b50e <setvbuf+0xea>
 800b59e:	bf00      	nop
 800b5a0:	20000010 	.word	0x20000010
 800b5a4:	0800dd80 	.word	0x0800dd80
 800b5a8:	0800dda0 	.word	0x0800dda0
 800b5ac:	0800dd60 	.word	0x0800dd60

0800b5b0 <_vsniprintf_r>:
 800b5b0:	b530      	push	{r4, r5, lr}
 800b5b2:	4614      	mov	r4, r2
 800b5b4:	2c00      	cmp	r4, #0
 800b5b6:	b09b      	sub	sp, #108	; 0x6c
 800b5b8:	4605      	mov	r5, r0
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	da05      	bge.n	800b5ca <_vsniprintf_r+0x1a>
 800b5be:	238b      	movs	r3, #139	; 0x8b
 800b5c0:	6003      	str	r3, [r0, #0]
 800b5c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b5c6:	b01b      	add	sp, #108	; 0x6c
 800b5c8:	bd30      	pop	{r4, r5, pc}
 800b5ca:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b5ce:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b5d2:	bf14      	ite	ne
 800b5d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b5d8:	4623      	moveq	r3, r4
 800b5da:	9302      	str	r3, [sp, #8]
 800b5dc:	9305      	str	r3, [sp, #20]
 800b5de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b5e2:	9100      	str	r1, [sp, #0]
 800b5e4:	9104      	str	r1, [sp, #16]
 800b5e6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b5ea:	4669      	mov	r1, sp
 800b5ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b5ee:	f000 fc3d 	bl	800be6c <_svfiprintf_r>
 800b5f2:	1c43      	adds	r3, r0, #1
 800b5f4:	bfbc      	itt	lt
 800b5f6:	238b      	movlt	r3, #139	; 0x8b
 800b5f8:	602b      	strlt	r3, [r5, #0]
 800b5fa:	2c00      	cmp	r4, #0
 800b5fc:	d0e3      	beq.n	800b5c6 <_vsniprintf_r+0x16>
 800b5fe:	9b00      	ldr	r3, [sp, #0]
 800b600:	2200      	movs	r2, #0
 800b602:	701a      	strb	r2, [r3, #0]
 800b604:	e7df      	b.n	800b5c6 <_vsniprintf_r+0x16>
	...

0800b608 <vsniprintf>:
 800b608:	b507      	push	{r0, r1, r2, lr}
 800b60a:	9300      	str	r3, [sp, #0]
 800b60c:	4613      	mov	r3, r2
 800b60e:	460a      	mov	r2, r1
 800b610:	4601      	mov	r1, r0
 800b612:	4803      	ldr	r0, [pc, #12]	; (800b620 <vsniprintf+0x18>)
 800b614:	6800      	ldr	r0, [r0, #0]
 800b616:	f7ff ffcb 	bl	800b5b0 <_vsniprintf_r>
 800b61a:	b003      	add	sp, #12
 800b61c:	f85d fb04 	ldr.w	pc, [sp], #4
 800b620:	20000010 	.word	0x20000010

0800b624 <__swbuf_r>:
 800b624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b626:	460e      	mov	r6, r1
 800b628:	4614      	mov	r4, r2
 800b62a:	4605      	mov	r5, r0
 800b62c:	b118      	cbz	r0, 800b636 <__swbuf_r+0x12>
 800b62e:	6983      	ldr	r3, [r0, #24]
 800b630:	b90b      	cbnz	r3, 800b636 <__swbuf_r+0x12>
 800b632:	f000 f9d1 	bl	800b9d8 <__sinit>
 800b636:	4b21      	ldr	r3, [pc, #132]	; (800b6bc <__swbuf_r+0x98>)
 800b638:	429c      	cmp	r4, r3
 800b63a:	d12b      	bne.n	800b694 <__swbuf_r+0x70>
 800b63c:	686c      	ldr	r4, [r5, #4]
 800b63e:	69a3      	ldr	r3, [r4, #24]
 800b640:	60a3      	str	r3, [r4, #8]
 800b642:	89a3      	ldrh	r3, [r4, #12]
 800b644:	071a      	lsls	r2, r3, #28
 800b646:	d52f      	bpl.n	800b6a8 <__swbuf_r+0x84>
 800b648:	6923      	ldr	r3, [r4, #16]
 800b64a:	b36b      	cbz	r3, 800b6a8 <__swbuf_r+0x84>
 800b64c:	6923      	ldr	r3, [r4, #16]
 800b64e:	6820      	ldr	r0, [r4, #0]
 800b650:	1ac0      	subs	r0, r0, r3
 800b652:	6963      	ldr	r3, [r4, #20]
 800b654:	b2f6      	uxtb	r6, r6
 800b656:	4283      	cmp	r3, r0
 800b658:	4637      	mov	r7, r6
 800b65a:	dc04      	bgt.n	800b666 <__swbuf_r+0x42>
 800b65c:	4621      	mov	r1, r4
 800b65e:	4628      	mov	r0, r5
 800b660:	f000 f926 	bl	800b8b0 <_fflush_r>
 800b664:	bb30      	cbnz	r0, 800b6b4 <__swbuf_r+0x90>
 800b666:	68a3      	ldr	r3, [r4, #8]
 800b668:	3b01      	subs	r3, #1
 800b66a:	60a3      	str	r3, [r4, #8]
 800b66c:	6823      	ldr	r3, [r4, #0]
 800b66e:	1c5a      	adds	r2, r3, #1
 800b670:	6022      	str	r2, [r4, #0]
 800b672:	701e      	strb	r6, [r3, #0]
 800b674:	6963      	ldr	r3, [r4, #20]
 800b676:	3001      	adds	r0, #1
 800b678:	4283      	cmp	r3, r0
 800b67a:	d004      	beq.n	800b686 <__swbuf_r+0x62>
 800b67c:	89a3      	ldrh	r3, [r4, #12]
 800b67e:	07db      	lsls	r3, r3, #31
 800b680:	d506      	bpl.n	800b690 <__swbuf_r+0x6c>
 800b682:	2e0a      	cmp	r6, #10
 800b684:	d104      	bne.n	800b690 <__swbuf_r+0x6c>
 800b686:	4621      	mov	r1, r4
 800b688:	4628      	mov	r0, r5
 800b68a:	f000 f911 	bl	800b8b0 <_fflush_r>
 800b68e:	b988      	cbnz	r0, 800b6b4 <__swbuf_r+0x90>
 800b690:	4638      	mov	r0, r7
 800b692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b694:	4b0a      	ldr	r3, [pc, #40]	; (800b6c0 <__swbuf_r+0x9c>)
 800b696:	429c      	cmp	r4, r3
 800b698:	d101      	bne.n	800b69e <__swbuf_r+0x7a>
 800b69a:	68ac      	ldr	r4, [r5, #8]
 800b69c:	e7cf      	b.n	800b63e <__swbuf_r+0x1a>
 800b69e:	4b09      	ldr	r3, [pc, #36]	; (800b6c4 <__swbuf_r+0xa0>)
 800b6a0:	429c      	cmp	r4, r3
 800b6a2:	bf08      	it	eq
 800b6a4:	68ec      	ldreq	r4, [r5, #12]
 800b6a6:	e7ca      	b.n	800b63e <__swbuf_r+0x1a>
 800b6a8:	4621      	mov	r1, r4
 800b6aa:	4628      	mov	r0, r5
 800b6ac:	f000 f80c 	bl	800b6c8 <__swsetup_r>
 800b6b0:	2800      	cmp	r0, #0
 800b6b2:	d0cb      	beq.n	800b64c <__swbuf_r+0x28>
 800b6b4:	f04f 37ff 	mov.w	r7, #4294967295
 800b6b8:	e7ea      	b.n	800b690 <__swbuf_r+0x6c>
 800b6ba:	bf00      	nop
 800b6bc:	0800dd80 	.word	0x0800dd80
 800b6c0:	0800dda0 	.word	0x0800dda0
 800b6c4:	0800dd60 	.word	0x0800dd60

0800b6c8 <__swsetup_r>:
 800b6c8:	4b32      	ldr	r3, [pc, #200]	; (800b794 <__swsetup_r+0xcc>)
 800b6ca:	b570      	push	{r4, r5, r6, lr}
 800b6cc:	681d      	ldr	r5, [r3, #0]
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	460c      	mov	r4, r1
 800b6d2:	b125      	cbz	r5, 800b6de <__swsetup_r+0x16>
 800b6d4:	69ab      	ldr	r3, [r5, #24]
 800b6d6:	b913      	cbnz	r3, 800b6de <__swsetup_r+0x16>
 800b6d8:	4628      	mov	r0, r5
 800b6da:	f000 f97d 	bl	800b9d8 <__sinit>
 800b6de:	4b2e      	ldr	r3, [pc, #184]	; (800b798 <__swsetup_r+0xd0>)
 800b6e0:	429c      	cmp	r4, r3
 800b6e2:	d10f      	bne.n	800b704 <__swsetup_r+0x3c>
 800b6e4:	686c      	ldr	r4, [r5, #4]
 800b6e6:	89a3      	ldrh	r3, [r4, #12]
 800b6e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6ec:	0719      	lsls	r1, r3, #28
 800b6ee:	d42c      	bmi.n	800b74a <__swsetup_r+0x82>
 800b6f0:	06dd      	lsls	r5, r3, #27
 800b6f2:	d411      	bmi.n	800b718 <__swsetup_r+0x50>
 800b6f4:	2309      	movs	r3, #9
 800b6f6:	6033      	str	r3, [r6, #0]
 800b6f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b6fc:	81a3      	strh	r3, [r4, #12]
 800b6fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b702:	e03e      	b.n	800b782 <__swsetup_r+0xba>
 800b704:	4b25      	ldr	r3, [pc, #148]	; (800b79c <__swsetup_r+0xd4>)
 800b706:	429c      	cmp	r4, r3
 800b708:	d101      	bne.n	800b70e <__swsetup_r+0x46>
 800b70a:	68ac      	ldr	r4, [r5, #8]
 800b70c:	e7eb      	b.n	800b6e6 <__swsetup_r+0x1e>
 800b70e:	4b24      	ldr	r3, [pc, #144]	; (800b7a0 <__swsetup_r+0xd8>)
 800b710:	429c      	cmp	r4, r3
 800b712:	bf08      	it	eq
 800b714:	68ec      	ldreq	r4, [r5, #12]
 800b716:	e7e6      	b.n	800b6e6 <__swsetup_r+0x1e>
 800b718:	0758      	lsls	r0, r3, #29
 800b71a:	d512      	bpl.n	800b742 <__swsetup_r+0x7a>
 800b71c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b71e:	b141      	cbz	r1, 800b732 <__swsetup_r+0x6a>
 800b720:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b724:	4299      	cmp	r1, r3
 800b726:	d002      	beq.n	800b72e <__swsetup_r+0x66>
 800b728:	4630      	mov	r0, r6
 800b72a:	f000 fa63 	bl	800bbf4 <_free_r>
 800b72e:	2300      	movs	r3, #0
 800b730:	6363      	str	r3, [r4, #52]	; 0x34
 800b732:	89a3      	ldrh	r3, [r4, #12]
 800b734:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b738:	81a3      	strh	r3, [r4, #12]
 800b73a:	2300      	movs	r3, #0
 800b73c:	6063      	str	r3, [r4, #4]
 800b73e:	6923      	ldr	r3, [r4, #16]
 800b740:	6023      	str	r3, [r4, #0]
 800b742:	89a3      	ldrh	r3, [r4, #12]
 800b744:	f043 0308 	orr.w	r3, r3, #8
 800b748:	81a3      	strh	r3, [r4, #12]
 800b74a:	6923      	ldr	r3, [r4, #16]
 800b74c:	b94b      	cbnz	r3, 800b762 <__swsetup_r+0x9a>
 800b74e:	89a3      	ldrh	r3, [r4, #12]
 800b750:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b754:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b758:	d003      	beq.n	800b762 <__swsetup_r+0x9a>
 800b75a:	4621      	mov	r1, r4
 800b75c:	4630      	mov	r0, r6
 800b75e:	f000 fa01 	bl	800bb64 <__smakebuf_r>
 800b762:	89a0      	ldrh	r0, [r4, #12]
 800b764:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b768:	f010 0301 	ands.w	r3, r0, #1
 800b76c:	d00a      	beq.n	800b784 <__swsetup_r+0xbc>
 800b76e:	2300      	movs	r3, #0
 800b770:	60a3      	str	r3, [r4, #8]
 800b772:	6963      	ldr	r3, [r4, #20]
 800b774:	425b      	negs	r3, r3
 800b776:	61a3      	str	r3, [r4, #24]
 800b778:	6923      	ldr	r3, [r4, #16]
 800b77a:	b943      	cbnz	r3, 800b78e <__swsetup_r+0xc6>
 800b77c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b780:	d1ba      	bne.n	800b6f8 <__swsetup_r+0x30>
 800b782:	bd70      	pop	{r4, r5, r6, pc}
 800b784:	0781      	lsls	r1, r0, #30
 800b786:	bf58      	it	pl
 800b788:	6963      	ldrpl	r3, [r4, #20]
 800b78a:	60a3      	str	r3, [r4, #8]
 800b78c:	e7f4      	b.n	800b778 <__swsetup_r+0xb0>
 800b78e:	2000      	movs	r0, #0
 800b790:	e7f7      	b.n	800b782 <__swsetup_r+0xba>
 800b792:	bf00      	nop
 800b794:	20000010 	.word	0x20000010
 800b798:	0800dd80 	.word	0x0800dd80
 800b79c:	0800dda0 	.word	0x0800dda0
 800b7a0:	0800dd60 	.word	0x0800dd60

0800b7a4 <__sflush_r>:
 800b7a4:	898a      	ldrh	r2, [r1, #12]
 800b7a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7aa:	4605      	mov	r5, r0
 800b7ac:	0710      	lsls	r0, r2, #28
 800b7ae:	460c      	mov	r4, r1
 800b7b0:	d458      	bmi.n	800b864 <__sflush_r+0xc0>
 800b7b2:	684b      	ldr	r3, [r1, #4]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	dc05      	bgt.n	800b7c4 <__sflush_r+0x20>
 800b7b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	dc02      	bgt.n	800b7c4 <__sflush_r+0x20>
 800b7be:	2000      	movs	r0, #0
 800b7c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7c6:	2e00      	cmp	r6, #0
 800b7c8:	d0f9      	beq.n	800b7be <__sflush_r+0x1a>
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b7d0:	682f      	ldr	r7, [r5, #0]
 800b7d2:	602b      	str	r3, [r5, #0]
 800b7d4:	d032      	beq.n	800b83c <__sflush_r+0x98>
 800b7d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b7d8:	89a3      	ldrh	r3, [r4, #12]
 800b7da:	075a      	lsls	r2, r3, #29
 800b7dc:	d505      	bpl.n	800b7ea <__sflush_r+0x46>
 800b7de:	6863      	ldr	r3, [r4, #4]
 800b7e0:	1ac0      	subs	r0, r0, r3
 800b7e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b7e4:	b10b      	cbz	r3, 800b7ea <__sflush_r+0x46>
 800b7e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b7e8:	1ac0      	subs	r0, r0, r3
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7f0:	6a21      	ldr	r1, [r4, #32]
 800b7f2:	4628      	mov	r0, r5
 800b7f4:	47b0      	blx	r6
 800b7f6:	1c43      	adds	r3, r0, #1
 800b7f8:	89a3      	ldrh	r3, [r4, #12]
 800b7fa:	d106      	bne.n	800b80a <__sflush_r+0x66>
 800b7fc:	6829      	ldr	r1, [r5, #0]
 800b7fe:	291d      	cmp	r1, #29
 800b800:	d82c      	bhi.n	800b85c <__sflush_r+0xb8>
 800b802:	4a2a      	ldr	r2, [pc, #168]	; (800b8ac <__sflush_r+0x108>)
 800b804:	40ca      	lsrs	r2, r1
 800b806:	07d6      	lsls	r6, r2, #31
 800b808:	d528      	bpl.n	800b85c <__sflush_r+0xb8>
 800b80a:	2200      	movs	r2, #0
 800b80c:	6062      	str	r2, [r4, #4]
 800b80e:	04d9      	lsls	r1, r3, #19
 800b810:	6922      	ldr	r2, [r4, #16]
 800b812:	6022      	str	r2, [r4, #0]
 800b814:	d504      	bpl.n	800b820 <__sflush_r+0x7c>
 800b816:	1c42      	adds	r2, r0, #1
 800b818:	d101      	bne.n	800b81e <__sflush_r+0x7a>
 800b81a:	682b      	ldr	r3, [r5, #0]
 800b81c:	b903      	cbnz	r3, 800b820 <__sflush_r+0x7c>
 800b81e:	6560      	str	r0, [r4, #84]	; 0x54
 800b820:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b822:	602f      	str	r7, [r5, #0]
 800b824:	2900      	cmp	r1, #0
 800b826:	d0ca      	beq.n	800b7be <__sflush_r+0x1a>
 800b828:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b82c:	4299      	cmp	r1, r3
 800b82e:	d002      	beq.n	800b836 <__sflush_r+0x92>
 800b830:	4628      	mov	r0, r5
 800b832:	f000 f9df 	bl	800bbf4 <_free_r>
 800b836:	2000      	movs	r0, #0
 800b838:	6360      	str	r0, [r4, #52]	; 0x34
 800b83a:	e7c1      	b.n	800b7c0 <__sflush_r+0x1c>
 800b83c:	6a21      	ldr	r1, [r4, #32]
 800b83e:	2301      	movs	r3, #1
 800b840:	4628      	mov	r0, r5
 800b842:	47b0      	blx	r6
 800b844:	1c41      	adds	r1, r0, #1
 800b846:	d1c7      	bne.n	800b7d8 <__sflush_r+0x34>
 800b848:	682b      	ldr	r3, [r5, #0]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d0c4      	beq.n	800b7d8 <__sflush_r+0x34>
 800b84e:	2b1d      	cmp	r3, #29
 800b850:	d001      	beq.n	800b856 <__sflush_r+0xb2>
 800b852:	2b16      	cmp	r3, #22
 800b854:	d101      	bne.n	800b85a <__sflush_r+0xb6>
 800b856:	602f      	str	r7, [r5, #0]
 800b858:	e7b1      	b.n	800b7be <__sflush_r+0x1a>
 800b85a:	89a3      	ldrh	r3, [r4, #12]
 800b85c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b860:	81a3      	strh	r3, [r4, #12]
 800b862:	e7ad      	b.n	800b7c0 <__sflush_r+0x1c>
 800b864:	690f      	ldr	r7, [r1, #16]
 800b866:	2f00      	cmp	r7, #0
 800b868:	d0a9      	beq.n	800b7be <__sflush_r+0x1a>
 800b86a:	0793      	lsls	r3, r2, #30
 800b86c:	680e      	ldr	r6, [r1, #0]
 800b86e:	bf08      	it	eq
 800b870:	694b      	ldreq	r3, [r1, #20]
 800b872:	600f      	str	r7, [r1, #0]
 800b874:	bf18      	it	ne
 800b876:	2300      	movne	r3, #0
 800b878:	eba6 0807 	sub.w	r8, r6, r7
 800b87c:	608b      	str	r3, [r1, #8]
 800b87e:	f1b8 0f00 	cmp.w	r8, #0
 800b882:	dd9c      	ble.n	800b7be <__sflush_r+0x1a>
 800b884:	6a21      	ldr	r1, [r4, #32]
 800b886:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b888:	4643      	mov	r3, r8
 800b88a:	463a      	mov	r2, r7
 800b88c:	4628      	mov	r0, r5
 800b88e:	47b0      	blx	r6
 800b890:	2800      	cmp	r0, #0
 800b892:	dc06      	bgt.n	800b8a2 <__sflush_r+0xfe>
 800b894:	89a3      	ldrh	r3, [r4, #12]
 800b896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b89a:	81a3      	strh	r3, [r4, #12]
 800b89c:	f04f 30ff 	mov.w	r0, #4294967295
 800b8a0:	e78e      	b.n	800b7c0 <__sflush_r+0x1c>
 800b8a2:	4407      	add	r7, r0
 800b8a4:	eba8 0800 	sub.w	r8, r8, r0
 800b8a8:	e7e9      	b.n	800b87e <__sflush_r+0xda>
 800b8aa:	bf00      	nop
 800b8ac:	20400001 	.word	0x20400001

0800b8b0 <_fflush_r>:
 800b8b0:	b538      	push	{r3, r4, r5, lr}
 800b8b2:	690b      	ldr	r3, [r1, #16]
 800b8b4:	4605      	mov	r5, r0
 800b8b6:	460c      	mov	r4, r1
 800b8b8:	b913      	cbnz	r3, 800b8c0 <_fflush_r+0x10>
 800b8ba:	2500      	movs	r5, #0
 800b8bc:	4628      	mov	r0, r5
 800b8be:	bd38      	pop	{r3, r4, r5, pc}
 800b8c0:	b118      	cbz	r0, 800b8ca <_fflush_r+0x1a>
 800b8c2:	6983      	ldr	r3, [r0, #24]
 800b8c4:	b90b      	cbnz	r3, 800b8ca <_fflush_r+0x1a>
 800b8c6:	f000 f887 	bl	800b9d8 <__sinit>
 800b8ca:	4b14      	ldr	r3, [pc, #80]	; (800b91c <_fflush_r+0x6c>)
 800b8cc:	429c      	cmp	r4, r3
 800b8ce:	d11b      	bne.n	800b908 <_fflush_r+0x58>
 800b8d0:	686c      	ldr	r4, [r5, #4]
 800b8d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d0ef      	beq.n	800b8ba <_fflush_r+0xa>
 800b8da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b8dc:	07d0      	lsls	r0, r2, #31
 800b8de:	d404      	bmi.n	800b8ea <_fflush_r+0x3a>
 800b8e0:	0599      	lsls	r1, r3, #22
 800b8e2:	d402      	bmi.n	800b8ea <_fflush_r+0x3a>
 800b8e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8e6:	f000 f915 	bl	800bb14 <__retarget_lock_acquire_recursive>
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	4621      	mov	r1, r4
 800b8ee:	f7ff ff59 	bl	800b7a4 <__sflush_r>
 800b8f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b8f4:	07da      	lsls	r2, r3, #31
 800b8f6:	4605      	mov	r5, r0
 800b8f8:	d4e0      	bmi.n	800b8bc <_fflush_r+0xc>
 800b8fa:	89a3      	ldrh	r3, [r4, #12]
 800b8fc:	059b      	lsls	r3, r3, #22
 800b8fe:	d4dd      	bmi.n	800b8bc <_fflush_r+0xc>
 800b900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b902:	f000 f908 	bl	800bb16 <__retarget_lock_release_recursive>
 800b906:	e7d9      	b.n	800b8bc <_fflush_r+0xc>
 800b908:	4b05      	ldr	r3, [pc, #20]	; (800b920 <_fflush_r+0x70>)
 800b90a:	429c      	cmp	r4, r3
 800b90c:	d101      	bne.n	800b912 <_fflush_r+0x62>
 800b90e:	68ac      	ldr	r4, [r5, #8]
 800b910:	e7df      	b.n	800b8d2 <_fflush_r+0x22>
 800b912:	4b04      	ldr	r3, [pc, #16]	; (800b924 <_fflush_r+0x74>)
 800b914:	429c      	cmp	r4, r3
 800b916:	bf08      	it	eq
 800b918:	68ec      	ldreq	r4, [r5, #12]
 800b91a:	e7da      	b.n	800b8d2 <_fflush_r+0x22>
 800b91c:	0800dd80 	.word	0x0800dd80
 800b920:	0800dda0 	.word	0x0800dda0
 800b924:	0800dd60 	.word	0x0800dd60

0800b928 <std>:
 800b928:	2300      	movs	r3, #0
 800b92a:	b510      	push	{r4, lr}
 800b92c:	4604      	mov	r4, r0
 800b92e:	e9c0 3300 	strd	r3, r3, [r0]
 800b932:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b936:	6083      	str	r3, [r0, #8]
 800b938:	8181      	strh	r1, [r0, #12]
 800b93a:	6643      	str	r3, [r0, #100]	; 0x64
 800b93c:	81c2      	strh	r2, [r0, #14]
 800b93e:	6183      	str	r3, [r0, #24]
 800b940:	4619      	mov	r1, r3
 800b942:	2208      	movs	r2, #8
 800b944:	305c      	adds	r0, #92	; 0x5c
 800b946:	f7ff fcc1 	bl	800b2cc <memset>
 800b94a:	4b05      	ldr	r3, [pc, #20]	; (800b960 <std+0x38>)
 800b94c:	6263      	str	r3, [r4, #36]	; 0x24
 800b94e:	4b05      	ldr	r3, [pc, #20]	; (800b964 <std+0x3c>)
 800b950:	62a3      	str	r3, [r4, #40]	; 0x28
 800b952:	4b05      	ldr	r3, [pc, #20]	; (800b968 <std+0x40>)
 800b954:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b956:	4b05      	ldr	r3, [pc, #20]	; (800b96c <std+0x44>)
 800b958:	6224      	str	r4, [r4, #32]
 800b95a:	6323      	str	r3, [r4, #48]	; 0x30
 800b95c:	bd10      	pop	{r4, pc}
 800b95e:	bf00      	nop
 800b960:	0800c6f9 	.word	0x0800c6f9
 800b964:	0800c71b 	.word	0x0800c71b
 800b968:	0800c753 	.word	0x0800c753
 800b96c:	0800c777 	.word	0x0800c777

0800b970 <_cleanup_r>:
 800b970:	4901      	ldr	r1, [pc, #4]	; (800b978 <_cleanup_r+0x8>)
 800b972:	f000 b8af 	b.w	800bad4 <_fwalk_reent>
 800b976:	bf00      	nop
 800b978:	0800b8b1 	.word	0x0800b8b1

0800b97c <__sfmoreglue>:
 800b97c:	b570      	push	{r4, r5, r6, lr}
 800b97e:	2268      	movs	r2, #104	; 0x68
 800b980:	1e4d      	subs	r5, r1, #1
 800b982:	4355      	muls	r5, r2
 800b984:	460e      	mov	r6, r1
 800b986:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b98a:	f000 f99f 	bl	800bccc <_malloc_r>
 800b98e:	4604      	mov	r4, r0
 800b990:	b140      	cbz	r0, 800b9a4 <__sfmoreglue+0x28>
 800b992:	2100      	movs	r1, #0
 800b994:	e9c0 1600 	strd	r1, r6, [r0]
 800b998:	300c      	adds	r0, #12
 800b99a:	60a0      	str	r0, [r4, #8]
 800b99c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b9a0:	f7ff fc94 	bl	800b2cc <memset>
 800b9a4:	4620      	mov	r0, r4
 800b9a6:	bd70      	pop	{r4, r5, r6, pc}

0800b9a8 <__sfp_lock_acquire>:
 800b9a8:	4801      	ldr	r0, [pc, #4]	; (800b9b0 <__sfp_lock_acquire+0x8>)
 800b9aa:	f000 b8b3 	b.w	800bb14 <__retarget_lock_acquire_recursive>
 800b9ae:	bf00      	nop
 800b9b0:	20004005 	.word	0x20004005

0800b9b4 <__sfp_lock_release>:
 800b9b4:	4801      	ldr	r0, [pc, #4]	; (800b9bc <__sfp_lock_release+0x8>)
 800b9b6:	f000 b8ae 	b.w	800bb16 <__retarget_lock_release_recursive>
 800b9ba:	bf00      	nop
 800b9bc:	20004005 	.word	0x20004005

0800b9c0 <__sinit_lock_acquire>:
 800b9c0:	4801      	ldr	r0, [pc, #4]	; (800b9c8 <__sinit_lock_acquire+0x8>)
 800b9c2:	f000 b8a7 	b.w	800bb14 <__retarget_lock_acquire_recursive>
 800b9c6:	bf00      	nop
 800b9c8:	20004006 	.word	0x20004006

0800b9cc <__sinit_lock_release>:
 800b9cc:	4801      	ldr	r0, [pc, #4]	; (800b9d4 <__sinit_lock_release+0x8>)
 800b9ce:	f000 b8a2 	b.w	800bb16 <__retarget_lock_release_recursive>
 800b9d2:	bf00      	nop
 800b9d4:	20004006 	.word	0x20004006

0800b9d8 <__sinit>:
 800b9d8:	b510      	push	{r4, lr}
 800b9da:	4604      	mov	r4, r0
 800b9dc:	f7ff fff0 	bl	800b9c0 <__sinit_lock_acquire>
 800b9e0:	69a3      	ldr	r3, [r4, #24]
 800b9e2:	b11b      	cbz	r3, 800b9ec <__sinit+0x14>
 800b9e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9e8:	f7ff bff0 	b.w	800b9cc <__sinit_lock_release>
 800b9ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b9f0:	6523      	str	r3, [r4, #80]	; 0x50
 800b9f2:	4b13      	ldr	r3, [pc, #76]	; (800ba40 <__sinit+0x68>)
 800b9f4:	4a13      	ldr	r2, [pc, #76]	; (800ba44 <__sinit+0x6c>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	62a2      	str	r2, [r4, #40]	; 0x28
 800b9fa:	42a3      	cmp	r3, r4
 800b9fc:	bf04      	itt	eq
 800b9fe:	2301      	moveq	r3, #1
 800ba00:	61a3      	streq	r3, [r4, #24]
 800ba02:	4620      	mov	r0, r4
 800ba04:	f000 f820 	bl	800ba48 <__sfp>
 800ba08:	6060      	str	r0, [r4, #4]
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	f000 f81c 	bl	800ba48 <__sfp>
 800ba10:	60a0      	str	r0, [r4, #8]
 800ba12:	4620      	mov	r0, r4
 800ba14:	f000 f818 	bl	800ba48 <__sfp>
 800ba18:	2200      	movs	r2, #0
 800ba1a:	60e0      	str	r0, [r4, #12]
 800ba1c:	2104      	movs	r1, #4
 800ba1e:	6860      	ldr	r0, [r4, #4]
 800ba20:	f7ff ff82 	bl	800b928 <std>
 800ba24:	68a0      	ldr	r0, [r4, #8]
 800ba26:	2201      	movs	r2, #1
 800ba28:	2109      	movs	r1, #9
 800ba2a:	f7ff ff7d 	bl	800b928 <std>
 800ba2e:	68e0      	ldr	r0, [r4, #12]
 800ba30:	2202      	movs	r2, #2
 800ba32:	2112      	movs	r1, #18
 800ba34:	f7ff ff78 	bl	800b928 <std>
 800ba38:	2301      	movs	r3, #1
 800ba3a:	61a3      	str	r3, [r4, #24]
 800ba3c:	e7d2      	b.n	800b9e4 <__sinit+0xc>
 800ba3e:	bf00      	nop
 800ba40:	0800dd5c 	.word	0x0800dd5c
 800ba44:	0800b971 	.word	0x0800b971

0800ba48 <__sfp>:
 800ba48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba4a:	4607      	mov	r7, r0
 800ba4c:	f7ff ffac 	bl	800b9a8 <__sfp_lock_acquire>
 800ba50:	4b1e      	ldr	r3, [pc, #120]	; (800bacc <__sfp+0x84>)
 800ba52:	681e      	ldr	r6, [r3, #0]
 800ba54:	69b3      	ldr	r3, [r6, #24]
 800ba56:	b913      	cbnz	r3, 800ba5e <__sfp+0x16>
 800ba58:	4630      	mov	r0, r6
 800ba5a:	f7ff ffbd 	bl	800b9d8 <__sinit>
 800ba5e:	3648      	adds	r6, #72	; 0x48
 800ba60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ba64:	3b01      	subs	r3, #1
 800ba66:	d503      	bpl.n	800ba70 <__sfp+0x28>
 800ba68:	6833      	ldr	r3, [r6, #0]
 800ba6a:	b30b      	cbz	r3, 800bab0 <__sfp+0x68>
 800ba6c:	6836      	ldr	r6, [r6, #0]
 800ba6e:	e7f7      	b.n	800ba60 <__sfp+0x18>
 800ba70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ba74:	b9d5      	cbnz	r5, 800baac <__sfp+0x64>
 800ba76:	4b16      	ldr	r3, [pc, #88]	; (800bad0 <__sfp+0x88>)
 800ba78:	60e3      	str	r3, [r4, #12]
 800ba7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ba7e:	6665      	str	r5, [r4, #100]	; 0x64
 800ba80:	f000 f847 	bl	800bb12 <__retarget_lock_init_recursive>
 800ba84:	f7ff ff96 	bl	800b9b4 <__sfp_lock_release>
 800ba88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ba8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ba90:	6025      	str	r5, [r4, #0]
 800ba92:	61a5      	str	r5, [r4, #24]
 800ba94:	2208      	movs	r2, #8
 800ba96:	4629      	mov	r1, r5
 800ba98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ba9c:	f7ff fc16 	bl	800b2cc <memset>
 800baa0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800baa4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800baa8:	4620      	mov	r0, r4
 800baaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800baac:	3468      	adds	r4, #104	; 0x68
 800baae:	e7d9      	b.n	800ba64 <__sfp+0x1c>
 800bab0:	2104      	movs	r1, #4
 800bab2:	4638      	mov	r0, r7
 800bab4:	f7ff ff62 	bl	800b97c <__sfmoreglue>
 800bab8:	4604      	mov	r4, r0
 800baba:	6030      	str	r0, [r6, #0]
 800babc:	2800      	cmp	r0, #0
 800babe:	d1d5      	bne.n	800ba6c <__sfp+0x24>
 800bac0:	f7ff ff78 	bl	800b9b4 <__sfp_lock_release>
 800bac4:	230c      	movs	r3, #12
 800bac6:	603b      	str	r3, [r7, #0]
 800bac8:	e7ee      	b.n	800baa8 <__sfp+0x60>
 800baca:	bf00      	nop
 800bacc:	0800dd5c 	.word	0x0800dd5c
 800bad0:	ffff0001 	.word	0xffff0001

0800bad4 <_fwalk_reent>:
 800bad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bad8:	4606      	mov	r6, r0
 800bada:	4688      	mov	r8, r1
 800badc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bae0:	2700      	movs	r7, #0
 800bae2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bae6:	f1b9 0901 	subs.w	r9, r9, #1
 800baea:	d505      	bpl.n	800baf8 <_fwalk_reent+0x24>
 800baec:	6824      	ldr	r4, [r4, #0]
 800baee:	2c00      	cmp	r4, #0
 800baf0:	d1f7      	bne.n	800bae2 <_fwalk_reent+0xe>
 800baf2:	4638      	mov	r0, r7
 800baf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baf8:	89ab      	ldrh	r3, [r5, #12]
 800bafa:	2b01      	cmp	r3, #1
 800bafc:	d907      	bls.n	800bb0e <_fwalk_reent+0x3a>
 800bafe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb02:	3301      	adds	r3, #1
 800bb04:	d003      	beq.n	800bb0e <_fwalk_reent+0x3a>
 800bb06:	4629      	mov	r1, r5
 800bb08:	4630      	mov	r0, r6
 800bb0a:	47c0      	blx	r8
 800bb0c:	4307      	orrs	r7, r0
 800bb0e:	3568      	adds	r5, #104	; 0x68
 800bb10:	e7e9      	b.n	800bae6 <_fwalk_reent+0x12>

0800bb12 <__retarget_lock_init_recursive>:
 800bb12:	4770      	bx	lr

0800bb14 <__retarget_lock_acquire_recursive>:
 800bb14:	4770      	bx	lr

0800bb16 <__retarget_lock_release_recursive>:
 800bb16:	4770      	bx	lr

0800bb18 <__swhatbuf_r>:
 800bb18:	b570      	push	{r4, r5, r6, lr}
 800bb1a:	460e      	mov	r6, r1
 800bb1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb20:	2900      	cmp	r1, #0
 800bb22:	b096      	sub	sp, #88	; 0x58
 800bb24:	4614      	mov	r4, r2
 800bb26:	461d      	mov	r5, r3
 800bb28:	da08      	bge.n	800bb3c <__swhatbuf_r+0x24>
 800bb2a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bb2e:	2200      	movs	r2, #0
 800bb30:	602a      	str	r2, [r5, #0]
 800bb32:	061a      	lsls	r2, r3, #24
 800bb34:	d410      	bmi.n	800bb58 <__swhatbuf_r+0x40>
 800bb36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb3a:	e00e      	b.n	800bb5a <__swhatbuf_r+0x42>
 800bb3c:	466a      	mov	r2, sp
 800bb3e:	f000 fe41 	bl	800c7c4 <_fstat_r>
 800bb42:	2800      	cmp	r0, #0
 800bb44:	dbf1      	blt.n	800bb2a <__swhatbuf_r+0x12>
 800bb46:	9a01      	ldr	r2, [sp, #4]
 800bb48:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bb4c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bb50:	425a      	negs	r2, r3
 800bb52:	415a      	adcs	r2, r3
 800bb54:	602a      	str	r2, [r5, #0]
 800bb56:	e7ee      	b.n	800bb36 <__swhatbuf_r+0x1e>
 800bb58:	2340      	movs	r3, #64	; 0x40
 800bb5a:	2000      	movs	r0, #0
 800bb5c:	6023      	str	r3, [r4, #0]
 800bb5e:	b016      	add	sp, #88	; 0x58
 800bb60:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bb64 <__smakebuf_r>:
 800bb64:	898b      	ldrh	r3, [r1, #12]
 800bb66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb68:	079d      	lsls	r5, r3, #30
 800bb6a:	4606      	mov	r6, r0
 800bb6c:	460c      	mov	r4, r1
 800bb6e:	d507      	bpl.n	800bb80 <__smakebuf_r+0x1c>
 800bb70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb74:	6023      	str	r3, [r4, #0]
 800bb76:	6123      	str	r3, [r4, #16]
 800bb78:	2301      	movs	r3, #1
 800bb7a:	6163      	str	r3, [r4, #20]
 800bb7c:	b002      	add	sp, #8
 800bb7e:	bd70      	pop	{r4, r5, r6, pc}
 800bb80:	ab01      	add	r3, sp, #4
 800bb82:	466a      	mov	r2, sp
 800bb84:	f7ff ffc8 	bl	800bb18 <__swhatbuf_r>
 800bb88:	9900      	ldr	r1, [sp, #0]
 800bb8a:	4605      	mov	r5, r0
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	f000 f89d 	bl	800bccc <_malloc_r>
 800bb92:	b948      	cbnz	r0, 800bba8 <__smakebuf_r+0x44>
 800bb94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb98:	059a      	lsls	r2, r3, #22
 800bb9a:	d4ef      	bmi.n	800bb7c <__smakebuf_r+0x18>
 800bb9c:	f023 0303 	bic.w	r3, r3, #3
 800bba0:	f043 0302 	orr.w	r3, r3, #2
 800bba4:	81a3      	strh	r3, [r4, #12]
 800bba6:	e7e3      	b.n	800bb70 <__smakebuf_r+0xc>
 800bba8:	4b0d      	ldr	r3, [pc, #52]	; (800bbe0 <__smakebuf_r+0x7c>)
 800bbaa:	62b3      	str	r3, [r6, #40]	; 0x28
 800bbac:	89a3      	ldrh	r3, [r4, #12]
 800bbae:	6020      	str	r0, [r4, #0]
 800bbb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbb4:	81a3      	strh	r3, [r4, #12]
 800bbb6:	9b00      	ldr	r3, [sp, #0]
 800bbb8:	6163      	str	r3, [r4, #20]
 800bbba:	9b01      	ldr	r3, [sp, #4]
 800bbbc:	6120      	str	r0, [r4, #16]
 800bbbe:	b15b      	cbz	r3, 800bbd8 <__smakebuf_r+0x74>
 800bbc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbc4:	4630      	mov	r0, r6
 800bbc6:	f000 fe0f 	bl	800c7e8 <_isatty_r>
 800bbca:	b128      	cbz	r0, 800bbd8 <__smakebuf_r+0x74>
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	f023 0303 	bic.w	r3, r3, #3
 800bbd2:	f043 0301 	orr.w	r3, r3, #1
 800bbd6:	81a3      	strh	r3, [r4, #12]
 800bbd8:	89a0      	ldrh	r0, [r4, #12]
 800bbda:	4305      	orrs	r5, r0
 800bbdc:	81a5      	strh	r5, [r4, #12]
 800bbde:	e7cd      	b.n	800bb7c <__smakebuf_r+0x18>
 800bbe0:	0800b971 	.word	0x0800b971

0800bbe4 <malloc>:
 800bbe4:	4b02      	ldr	r3, [pc, #8]	; (800bbf0 <malloc+0xc>)
 800bbe6:	4601      	mov	r1, r0
 800bbe8:	6818      	ldr	r0, [r3, #0]
 800bbea:	f000 b86f 	b.w	800bccc <_malloc_r>
 800bbee:	bf00      	nop
 800bbf0:	20000010 	.word	0x20000010

0800bbf4 <_free_r>:
 800bbf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bbf6:	2900      	cmp	r1, #0
 800bbf8:	d044      	beq.n	800bc84 <_free_r+0x90>
 800bbfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbfe:	9001      	str	r0, [sp, #4]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	f1a1 0404 	sub.w	r4, r1, #4
 800bc06:	bfb8      	it	lt
 800bc08:	18e4      	addlt	r4, r4, r3
 800bc0a:	f000 fe37 	bl	800c87c <__malloc_lock>
 800bc0e:	4a1e      	ldr	r2, [pc, #120]	; (800bc88 <_free_r+0x94>)
 800bc10:	9801      	ldr	r0, [sp, #4]
 800bc12:	6813      	ldr	r3, [r2, #0]
 800bc14:	b933      	cbnz	r3, 800bc24 <_free_r+0x30>
 800bc16:	6063      	str	r3, [r4, #4]
 800bc18:	6014      	str	r4, [r2, #0]
 800bc1a:	b003      	add	sp, #12
 800bc1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc20:	f000 be32 	b.w	800c888 <__malloc_unlock>
 800bc24:	42a3      	cmp	r3, r4
 800bc26:	d908      	bls.n	800bc3a <_free_r+0x46>
 800bc28:	6825      	ldr	r5, [r4, #0]
 800bc2a:	1961      	adds	r1, r4, r5
 800bc2c:	428b      	cmp	r3, r1
 800bc2e:	bf01      	itttt	eq
 800bc30:	6819      	ldreq	r1, [r3, #0]
 800bc32:	685b      	ldreq	r3, [r3, #4]
 800bc34:	1949      	addeq	r1, r1, r5
 800bc36:	6021      	streq	r1, [r4, #0]
 800bc38:	e7ed      	b.n	800bc16 <_free_r+0x22>
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	685b      	ldr	r3, [r3, #4]
 800bc3e:	b10b      	cbz	r3, 800bc44 <_free_r+0x50>
 800bc40:	42a3      	cmp	r3, r4
 800bc42:	d9fa      	bls.n	800bc3a <_free_r+0x46>
 800bc44:	6811      	ldr	r1, [r2, #0]
 800bc46:	1855      	adds	r5, r2, r1
 800bc48:	42a5      	cmp	r5, r4
 800bc4a:	d10b      	bne.n	800bc64 <_free_r+0x70>
 800bc4c:	6824      	ldr	r4, [r4, #0]
 800bc4e:	4421      	add	r1, r4
 800bc50:	1854      	adds	r4, r2, r1
 800bc52:	42a3      	cmp	r3, r4
 800bc54:	6011      	str	r1, [r2, #0]
 800bc56:	d1e0      	bne.n	800bc1a <_free_r+0x26>
 800bc58:	681c      	ldr	r4, [r3, #0]
 800bc5a:	685b      	ldr	r3, [r3, #4]
 800bc5c:	6053      	str	r3, [r2, #4]
 800bc5e:	4421      	add	r1, r4
 800bc60:	6011      	str	r1, [r2, #0]
 800bc62:	e7da      	b.n	800bc1a <_free_r+0x26>
 800bc64:	d902      	bls.n	800bc6c <_free_r+0x78>
 800bc66:	230c      	movs	r3, #12
 800bc68:	6003      	str	r3, [r0, #0]
 800bc6a:	e7d6      	b.n	800bc1a <_free_r+0x26>
 800bc6c:	6825      	ldr	r5, [r4, #0]
 800bc6e:	1961      	adds	r1, r4, r5
 800bc70:	428b      	cmp	r3, r1
 800bc72:	bf04      	itt	eq
 800bc74:	6819      	ldreq	r1, [r3, #0]
 800bc76:	685b      	ldreq	r3, [r3, #4]
 800bc78:	6063      	str	r3, [r4, #4]
 800bc7a:	bf04      	itt	eq
 800bc7c:	1949      	addeq	r1, r1, r5
 800bc7e:	6021      	streq	r1, [r4, #0]
 800bc80:	6054      	str	r4, [r2, #4]
 800bc82:	e7ca      	b.n	800bc1a <_free_r+0x26>
 800bc84:	b003      	add	sp, #12
 800bc86:	bd30      	pop	{r4, r5, pc}
 800bc88:	20004008 	.word	0x20004008

0800bc8c <sbrk_aligned>:
 800bc8c:	b570      	push	{r4, r5, r6, lr}
 800bc8e:	4e0e      	ldr	r6, [pc, #56]	; (800bcc8 <sbrk_aligned+0x3c>)
 800bc90:	460c      	mov	r4, r1
 800bc92:	6831      	ldr	r1, [r6, #0]
 800bc94:	4605      	mov	r5, r0
 800bc96:	b911      	cbnz	r1, 800bc9e <sbrk_aligned+0x12>
 800bc98:	f000 fd1e 	bl	800c6d8 <_sbrk_r>
 800bc9c:	6030      	str	r0, [r6, #0]
 800bc9e:	4621      	mov	r1, r4
 800bca0:	4628      	mov	r0, r5
 800bca2:	f000 fd19 	bl	800c6d8 <_sbrk_r>
 800bca6:	1c43      	adds	r3, r0, #1
 800bca8:	d00a      	beq.n	800bcc0 <sbrk_aligned+0x34>
 800bcaa:	1cc4      	adds	r4, r0, #3
 800bcac:	f024 0403 	bic.w	r4, r4, #3
 800bcb0:	42a0      	cmp	r0, r4
 800bcb2:	d007      	beq.n	800bcc4 <sbrk_aligned+0x38>
 800bcb4:	1a21      	subs	r1, r4, r0
 800bcb6:	4628      	mov	r0, r5
 800bcb8:	f000 fd0e 	bl	800c6d8 <_sbrk_r>
 800bcbc:	3001      	adds	r0, #1
 800bcbe:	d101      	bne.n	800bcc4 <sbrk_aligned+0x38>
 800bcc0:	f04f 34ff 	mov.w	r4, #4294967295
 800bcc4:	4620      	mov	r0, r4
 800bcc6:	bd70      	pop	{r4, r5, r6, pc}
 800bcc8:	2000400c 	.word	0x2000400c

0800bccc <_malloc_r>:
 800bccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcd0:	1ccd      	adds	r5, r1, #3
 800bcd2:	f025 0503 	bic.w	r5, r5, #3
 800bcd6:	3508      	adds	r5, #8
 800bcd8:	2d0c      	cmp	r5, #12
 800bcda:	bf38      	it	cc
 800bcdc:	250c      	movcc	r5, #12
 800bcde:	2d00      	cmp	r5, #0
 800bce0:	4607      	mov	r7, r0
 800bce2:	db01      	blt.n	800bce8 <_malloc_r+0x1c>
 800bce4:	42a9      	cmp	r1, r5
 800bce6:	d905      	bls.n	800bcf4 <_malloc_r+0x28>
 800bce8:	230c      	movs	r3, #12
 800bcea:	603b      	str	r3, [r7, #0]
 800bcec:	2600      	movs	r6, #0
 800bcee:	4630      	mov	r0, r6
 800bcf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcf4:	4e2e      	ldr	r6, [pc, #184]	; (800bdb0 <_malloc_r+0xe4>)
 800bcf6:	f000 fdc1 	bl	800c87c <__malloc_lock>
 800bcfa:	6833      	ldr	r3, [r6, #0]
 800bcfc:	461c      	mov	r4, r3
 800bcfe:	bb34      	cbnz	r4, 800bd4e <_malloc_r+0x82>
 800bd00:	4629      	mov	r1, r5
 800bd02:	4638      	mov	r0, r7
 800bd04:	f7ff ffc2 	bl	800bc8c <sbrk_aligned>
 800bd08:	1c43      	adds	r3, r0, #1
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	d14d      	bne.n	800bdaa <_malloc_r+0xde>
 800bd0e:	6834      	ldr	r4, [r6, #0]
 800bd10:	4626      	mov	r6, r4
 800bd12:	2e00      	cmp	r6, #0
 800bd14:	d140      	bne.n	800bd98 <_malloc_r+0xcc>
 800bd16:	6823      	ldr	r3, [r4, #0]
 800bd18:	4631      	mov	r1, r6
 800bd1a:	4638      	mov	r0, r7
 800bd1c:	eb04 0803 	add.w	r8, r4, r3
 800bd20:	f000 fcda 	bl	800c6d8 <_sbrk_r>
 800bd24:	4580      	cmp	r8, r0
 800bd26:	d13a      	bne.n	800bd9e <_malloc_r+0xd2>
 800bd28:	6821      	ldr	r1, [r4, #0]
 800bd2a:	3503      	adds	r5, #3
 800bd2c:	1a6d      	subs	r5, r5, r1
 800bd2e:	f025 0503 	bic.w	r5, r5, #3
 800bd32:	3508      	adds	r5, #8
 800bd34:	2d0c      	cmp	r5, #12
 800bd36:	bf38      	it	cc
 800bd38:	250c      	movcc	r5, #12
 800bd3a:	4629      	mov	r1, r5
 800bd3c:	4638      	mov	r0, r7
 800bd3e:	f7ff ffa5 	bl	800bc8c <sbrk_aligned>
 800bd42:	3001      	adds	r0, #1
 800bd44:	d02b      	beq.n	800bd9e <_malloc_r+0xd2>
 800bd46:	6823      	ldr	r3, [r4, #0]
 800bd48:	442b      	add	r3, r5
 800bd4a:	6023      	str	r3, [r4, #0]
 800bd4c:	e00e      	b.n	800bd6c <_malloc_r+0xa0>
 800bd4e:	6822      	ldr	r2, [r4, #0]
 800bd50:	1b52      	subs	r2, r2, r5
 800bd52:	d41e      	bmi.n	800bd92 <_malloc_r+0xc6>
 800bd54:	2a0b      	cmp	r2, #11
 800bd56:	d916      	bls.n	800bd86 <_malloc_r+0xba>
 800bd58:	1961      	adds	r1, r4, r5
 800bd5a:	42a3      	cmp	r3, r4
 800bd5c:	6025      	str	r5, [r4, #0]
 800bd5e:	bf18      	it	ne
 800bd60:	6059      	strne	r1, [r3, #4]
 800bd62:	6863      	ldr	r3, [r4, #4]
 800bd64:	bf08      	it	eq
 800bd66:	6031      	streq	r1, [r6, #0]
 800bd68:	5162      	str	r2, [r4, r5]
 800bd6a:	604b      	str	r3, [r1, #4]
 800bd6c:	4638      	mov	r0, r7
 800bd6e:	f104 060b 	add.w	r6, r4, #11
 800bd72:	f000 fd89 	bl	800c888 <__malloc_unlock>
 800bd76:	f026 0607 	bic.w	r6, r6, #7
 800bd7a:	1d23      	adds	r3, r4, #4
 800bd7c:	1af2      	subs	r2, r6, r3
 800bd7e:	d0b6      	beq.n	800bcee <_malloc_r+0x22>
 800bd80:	1b9b      	subs	r3, r3, r6
 800bd82:	50a3      	str	r3, [r4, r2]
 800bd84:	e7b3      	b.n	800bcee <_malloc_r+0x22>
 800bd86:	6862      	ldr	r2, [r4, #4]
 800bd88:	42a3      	cmp	r3, r4
 800bd8a:	bf0c      	ite	eq
 800bd8c:	6032      	streq	r2, [r6, #0]
 800bd8e:	605a      	strne	r2, [r3, #4]
 800bd90:	e7ec      	b.n	800bd6c <_malloc_r+0xa0>
 800bd92:	4623      	mov	r3, r4
 800bd94:	6864      	ldr	r4, [r4, #4]
 800bd96:	e7b2      	b.n	800bcfe <_malloc_r+0x32>
 800bd98:	4634      	mov	r4, r6
 800bd9a:	6876      	ldr	r6, [r6, #4]
 800bd9c:	e7b9      	b.n	800bd12 <_malloc_r+0x46>
 800bd9e:	230c      	movs	r3, #12
 800bda0:	603b      	str	r3, [r7, #0]
 800bda2:	4638      	mov	r0, r7
 800bda4:	f000 fd70 	bl	800c888 <__malloc_unlock>
 800bda8:	e7a1      	b.n	800bcee <_malloc_r+0x22>
 800bdaa:	6025      	str	r5, [r4, #0]
 800bdac:	e7de      	b.n	800bd6c <_malloc_r+0xa0>
 800bdae:	bf00      	nop
 800bdb0:	20004008 	.word	0x20004008

0800bdb4 <__ssputs_r>:
 800bdb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdb8:	688e      	ldr	r6, [r1, #8]
 800bdba:	429e      	cmp	r6, r3
 800bdbc:	4682      	mov	sl, r0
 800bdbe:	460c      	mov	r4, r1
 800bdc0:	4690      	mov	r8, r2
 800bdc2:	461f      	mov	r7, r3
 800bdc4:	d838      	bhi.n	800be38 <__ssputs_r+0x84>
 800bdc6:	898a      	ldrh	r2, [r1, #12]
 800bdc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bdcc:	d032      	beq.n	800be34 <__ssputs_r+0x80>
 800bdce:	6825      	ldr	r5, [r4, #0]
 800bdd0:	6909      	ldr	r1, [r1, #16]
 800bdd2:	eba5 0901 	sub.w	r9, r5, r1
 800bdd6:	6965      	ldr	r5, [r4, #20]
 800bdd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bddc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bde0:	3301      	adds	r3, #1
 800bde2:	444b      	add	r3, r9
 800bde4:	106d      	asrs	r5, r5, #1
 800bde6:	429d      	cmp	r5, r3
 800bde8:	bf38      	it	cc
 800bdea:	461d      	movcc	r5, r3
 800bdec:	0553      	lsls	r3, r2, #21
 800bdee:	d531      	bpl.n	800be54 <__ssputs_r+0xa0>
 800bdf0:	4629      	mov	r1, r5
 800bdf2:	f7ff ff6b 	bl	800bccc <_malloc_r>
 800bdf6:	4606      	mov	r6, r0
 800bdf8:	b950      	cbnz	r0, 800be10 <__ssputs_r+0x5c>
 800bdfa:	230c      	movs	r3, #12
 800bdfc:	f8ca 3000 	str.w	r3, [sl]
 800be00:	89a3      	ldrh	r3, [r4, #12]
 800be02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be06:	81a3      	strh	r3, [r4, #12]
 800be08:	f04f 30ff 	mov.w	r0, #4294967295
 800be0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be10:	6921      	ldr	r1, [r4, #16]
 800be12:	464a      	mov	r2, r9
 800be14:	f000 fd0a 	bl	800c82c <memcpy>
 800be18:	89a3      	ldrh	r3, [r4, #12]
 800be1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800be1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be22:	81a3      	strh	r3, [r4, #12]
 800be24:	6126      	str	r6, [r4, #16]
 800be26:	6165      	str	r5, [r4, #20]
 800be28:	444e      	add	r6, r9
 800be2a:	eba5 0509 	sub.w	r5, r5, r9
 800be2e:	6026      	str	r6, [r4, #0]
 800be30:	60a5      	str	r5, [r4, #8]
 800be32:	463e      	mov	r6, r7
 800be34:	42be      	cmp	r6, r7
 800be36:	d900      	bls.n	800be3a <__ssputs_r+0x86>
 800be38:	463e      	mov	r6, r7
 800be3a:	6820      	ldr	r0, [r4, #0]
 800be3c:	4632      	mov	r2, r6
 800be3e:	4641      	mov	r1, r8
 800be40:	f000 fd02 	bl	800c848 <memmove>
 800be44:	68a3      	ldr	r3, [r4, #8]
 800be46:	1b9b      	subs	r3, r3, r6
 800be48:	60a3      	str	r3, [r4, #8]
 800be4a:	6823      	ldr	r3, [r4, #0]
 800be4c:	4433      	add	r3, r6
 800be4e:	6023      	str	r3, [r4, #0]
 800be50:	2000      	movs	r0, #0
 800be52:	e7db      	b.n	800be0c <__ssputs_r+0x58>
 800be54:	462a      	mov	r2, r5
 800be56:	f000 fd1d 	bl	800c894 <_realloc_r>
 800be5a:	4606      	mov	r6, r0
 800be5c:	2800      	cmp	r0, #0
 800be5e:	d1e1      	bne.n	800be24 <__ssputs_r+0x70>
 800be60:	6921      	ldr	r1, [r4, #16]
 800be62:	4650      	mov	r0, sl
 800be64:	f7ff fec6 	bl	800bbf4 <_free_r>
 800be68:	e7c7      	b.n	800bdfa <__ssputs_r+0x46>
	...

0800be6c <_svfiprintf_r>:
 800be6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be70:	4698      	mov	r8, r3
 800be72:	898b      	ldrh	r3, [r1, #12]
 800be74:	061b      	lsls	r3, r3, #24
 800be76:	b09d      	sub	sp, #116	; 0x74
 800be78:	4607      	mov	r7, r0
 800be7a:	460d      	mov	r5, r1
 800be7c:	4614      	mov	r4, r2
 800be7e:	d50e      	bpl.n	800be9e <_svfiprintf_r+0x32>
 800be80:	690b      	ldr	r3, [r1, #16]
 800be82:	b963      	cbnz	r3, 800be9e <_svfiprintf_r+0x32>
 800be84:	2140      	movs	r1, #64	; 0x40
 800be86:	f7ff ff21 	bl	800bccc <_malloc_r>
 800be8a:	6028      	str	r0, [r5, #0]
 800be8c:	6128      	str	r0, [r5, #16]
 800be8e:	b920      	cbnz	r0, 800be9a <_svfiprintf_r+0x2e>
 800be90:	230c      	movs	r3, #12
 800be92:	603b      	str	r3, [r7, #0]
 800be94:	f04f 30ff 	mov.w	r0, #4294967295
 800be98:	e0d1      	b.n	800c03e <_svfiprintf_r+0x1d2>
 800be9a:	2340      	movs	r3, #64	; 0x40
 800be9c:	616b      	str	r3, [r5, #20]
 800be9e:	2300      	movs	r3, #0
 800bea0:	9309      	str	r3, [sp, #36]	; 0x24
 800bea2:	2320      	movs	r3, #32
 800bea4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bea8:	f8cd 800c 	str.w	r8, [sp, #12]
 800beac:	2330      	movs	r3, #48	; 0x30
 800beae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c058 <_svfiprintf_r+0x1ec>
 800beb2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800beb6:	f04f 0901 	mov.w	r9, #1
 800beba:	4623      	mov	r3, r4
 800bebc:	469a      	mov	sl, r3
 800bebe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bec2:	b10a      	cbz	r2, 800bec8 <_svfiprintf_r+0x5c>
 800bec4:	2a25      	cmp	r2, #37	; 0x25
 800bec6:	d1f9      	bne.n	800bebc <_svfiprintf_r+0x50>
 800bec8:	ebba 0b04 	subs.w	fp, sl, r4
 800becc:	d00b      	beq.n	800bee6 <_svfiprintf_r+0x7a>
 800bece:	465b      	mov	r3, fp
 800bed0:	4622      	mov	r2, r4
 800bed2:	4629      	mov	r1, r5
 800bed4:	4638      	mov	r0, r7
 800bed6:	f7ff ff6d 	bl	800bdb4 <__ssputs_r>
 800beda:	3001      	adds	r0, #1
 800bedc:	f000 80aa 	beq.w	800c034 <_svfiprintf_r+0x1c8>
 800bee0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bee2:	445a      	add	r2, fp
 800bee4:	9209      	str	r2, [sp, #36]	; 0x24
 800bee6:	f89a 3000 	ldrb.w	r3, [sl]
 800beea:	2b00      	cmp	r3, #0
 800beec:	f000 80a2 	beq.w	800c034 <_svfiprintf_r+0x1c8>
 800bef0:	2300      	movs	r3, #0
 800bef2:	f04f 32ff 	mov.w	r2, #4294967295
 800bef6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800befa:	f10a 0a01 	add.w	sl, sl, #1
 800befe:	9304      	str	r3, [sp, #16]
 800bf00:	9307      	str	r3, [sp, #28]
 800bf02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf06:	931a      	str	r3, [sp, #104]	; 0x68
 800bf08:	4654      	mov	r4, sl
 800bf0a:	2205      	movs	r2, #5
 800bf0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf10:	4851      	ldr	r0, [pc, #324]	; (800c058 <_svfiprintf_r+0x1ec>)
 800bf12:	f7f4 f96d 	bl	80001f0 <memchr>
 800bf16:	9a04      	ldr	r2, [sp, #16]
 800bf18:	b9d8      	cbnz	r0, 800bf52 <_svfiprintf_r+0xe6>
 800bf1a:	06d0      	lsls	r0, r2, #27
 800bf1c:	bf44      	itt	mi
 800bf1e:	2320      	movmi	r3, #32
 800bf20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf24:	0711      	lsls	r1, r2, #28
 800bf26:	bf44      	itt	mi
 800bf28:	232b      	movmi	r3, #43	; 0x2b
 800bf2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf2e:	f89a 3000 	ldrb.w	r3, [sl]
 800bf32:	2b2a      	cmp	r3, #42	; 0x2a
 800bf34:	d015      	beq.n	800bf62 <_svfiprintf_r+0xf6>
 800bf36:	9a07      	ldr	r2, [sp, #28]
 800bf38:	4654      	mov	r4, sl
 800bf3a:	2000      	movs	r0, #0
 800bf3c:	f04f 0c0a 	mov.w	ip, #10
 800bf40:	4621      	mov	r1, r4
 800bf42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf46:	3b30      	subs	r3, #48	; 0x30
 800bf48:	2b09      	cmp	r3, #9
 800bf4a:	d94e      	bls.n	800bfea <_svfiprintf_r+0x17e>
 800bf4c:	b1b0      	cbz	r0, 800bf7c <_svfiprintf_r+0x110>
 800bf4e:	9207      	str	r2, [sp, #28]
 800bf50:	e014      	b.n	800bf7c <_svfiprintf_r+0x110>
 800bf52:	eba0 0308 	sub.w	r3, r0, r8
 800bf56:	fa09 f303 	lsl.w	r3, r9, r3
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	9304      	str	r3, [sp, #16]
 800bf5e:	46a2      	mov	sl, r4
 800bf60:	e7d2      	b.n	800bf08 <_svfiprintf_r+0x9c>
 800bf62:	9b03      	ldr	r3, [sp, #12]
 800bf64:	1d19      	adds	r1, r3, #4
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	9103      	str	r1, [sp, #12]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	bfbb      	ittet	lt
 800bf6e:	425b      	neglt	r3, r3
 800bf70:	f042 0202 	orrlt.w	r2, r2, #2
 800bf74:	9307      	strge	r3, [sp, #28]
 800bf76:	9307      	strlt	r3, [sp, #28]
 800bf78:	bfb8      	it	lt
 800bf7a:	9204      	strlt	r2, [sp, #16]
 800bf7c:	7823      	ldrb	r3, [r4, #0]
 800bf7e:	2b2e      	cmp	r3, #46	; 0x2e
 800bf80:	d10c      	bne.n	800bf9c <_svfiprintf_r+0x130>
 800bf82:	7863      	ldrb	r3, [r4, #1]
 800bf84:	2b2a      	cmp	r3, #42	; 0x2a
 800bf86:	d135      	bne.n	800bff4 <_svfiprintf_r+0x188>
 800bf88:	9b03      	ldr	r3, [sp, #12]
 800bf8a:	1d1a      	adds	r2, r3, #4
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	9203      	str	r2, [sp, #12]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	bfb8      	it	lt
 800bf94:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf98:	3402      	adds	r4, #2
 800bf9a:	9305      	str	r3, [sp, #20]
 800bf9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c068 <_svfiprintf_r+0x1fc>
 800bfa0:	7821      	ldrb	r1, [r4, #0]
 800bfa2:	2203      	movs	r2, #3
 800bfa4:	4650      	mov	r0, sl
 800bfa6:	f7f4 f923 	bl	80001f0 <memchr>
 800bfaa:	b140      	cbz	r0, 800bfbe <_svfiprintf_r+0x152>
 800bfac:	2340      	movs	r3, #64	; 0x40
 800bfae:	eba0 000a 	sub.w	r0, r0, sl
 800bfb2:	fa03 f000 	lsl.w	r0, r3, r0
 800bfb6:	9b04      	ldr	r3, [sp, #16]
 800bfb8:	4303      	orrs	r3, r0
 800bfba:	3401      	adds	r4, #1
 800bfbc:	9304      	str	r3, [sp, #16]
 800bfbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfc2:	4826      	ldr	r0, [pc, #152]	; (800c05c <_svfiprintf_r+0x1f0>)
 800bfc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bfc8:	2206      	movs	r2, #6
 800bfca:	f7f4 f911 	bl	80001f0 <memchr>
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	d038      	beq.n	800c044 <_svfiprintf_r+0x1d8>
 800bfd2:	4b23      	ldr	r3, [pc, #140]	; (800c060 <_svfiprintf_r+0x1f4>)
 800bfd4:	bb1b      	cbnz	r3, 800c01e <_svfiprintf_r+0x1b2>
 800bfd6:	9b03      	ldr	r3, [sp, #12]
 800bfd8:	3307      	adds	r3, #7
 800bfda:	f023 0307 	bic.w	r3, r3, #7
 800bfde:	3308      	adds	r3, #8
 800bfe0:	9303      	str	r3, [sp, #12]
 800bfe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfe4:	4433      	add	r3, r6
 800bfe6:	9309      	str	r3, [sp, #36]	; 0x24
 800bfe8:	e767      	b.n	800beba <_svfiprintf_r+0x4e>
 800bfea:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfee:	460c      	mov	r4, r1
 800bff0:	2001      	movs	r0, #1
 800bff2:	e7a5      	b.n	800bf40 <_svfiprintf_r+0xd4>
 800bff4:	2300      	movs	r3, #0
 800bff6:	3401      	adds	r4, #1
 800bff8:	9305      	str	r3, [sp, #20]
 800bffa:	4619      	mov	r1, r3
 800bffc:	f04f 0c0a 	mov.w	ip, #10
 800c000:	4620      	mov	r0, r4
 800c002:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c006:	3a30      	subs	r2, #48	; 0x30
 800c008:	2a09      	cmp	r2, #9
 800c00a:	d903      	bls.n	800c014 <_svfiprintf_r+0x1a8>
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d0c5      	beq.n	800bf9c <_svfiprintf_r+0x130>
 800c010:	9105      	str	r1, [sp, #20]
 800c012:	e7c3      	b.n	800bf9c <_svfiprintf_r+0x130>
 800c014:	fb0c 2101 	mla	r1, ip, r1, r2
 800c018:	4604      	mov	r4, r0
 800c01a:	2301      	movs	r3, #1
 800c01c:	e7f0      	b.n	800c000 <_svfiprintf_r+0x194>
 800c01e:	ab03      	add	r3, sp, #12
 800c020:	9300      	str	r3, [sp, #0]
 800c022:	462a      	mov	r2, r5
 800c024:	4b0f      	ldr	r3, [pc, #60]	; (800c064 <_svfiprintf_r+0x1f8>)
 800c026:	a904      	add	r1, sp, #16
 800c028:	4638      	mov	r0, r7
 800c02a:	f3af 8000 	nop.w
 800c02e:	1c42      	adds	r2, r0, #1
 800c030:	4606      	mov	r6, r0
 800c032:	d1d6      	bne.n	800bfe2 <_svfiprintf_r+0x176>
 800c034:	89ab      	ldrh	r3, [r5, #12]
 800c036:	065b      	lsls	r3, r3, #25
 800c038:	f53f af2c 	bmi.w	800be94 <_svfiprintf_r+0x28>
 800c03c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c03e:	b01d      	add	sp, #116	; 0x74
 800c040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c044:	ab03      	add	r3, sp, #12
 800c046:	9300      	str	r3, [sp, #0]
 800c048:	462a      	mov	r2, r5
 800c04a:	4b06      	ldr	r3, [pc, #24]	; (800c064 <_svfiprintf_r+0x1f8>)
 800c04c:	a904      	add	r1, sp, #16
 800c04e:	4638      	mov	r0, r7
 800c050:	f000 f9d4 	bl	800c3fc <_printf_i>
 800c054:	e7eb      	b.n	800c02e <_svfiprintf_r+0x1c2>
 800c056:	bf00      	nop
 800c058:	0800ddc0 	.word	0x0800ddc0
 800c05c:	0800ddca 	.word	0x0800ddca
 800c060:	00000000 	.word	0x00000000
 800c064:	0800bdb5 	.word	0x0800bdb5
 800c068:	0800ddc6 	.word	0x0800ddc6

0800c06c <__sfputc_r>:
 800c06c:	6893      	ldr	r3, [r2, #8]
 800c06e:	3b01      	subs	r3, #1
 800c070:	2b00      	cmp	r3, #0
 800c072:	b410      	push	{r4}
 800c074:	6093      	str	r3, [r2, #8]
 800c076:	da08      	bge.n	800c08a <__sfputc_r+0x1e>
 800c078:	6994      	ldr	r4, [r2, #24]
 800c07a:	42a3      	cmp	r3, r4
 800c07c:	db01      	blt.n	800c082 <__sfputc_r+0x16>
 800c07e:	290a      	cmp	r1, #10
 800c080:	d103      	bne.n	800c08a <__sfputc_r+0x1e>
 800c082:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c086:	f7ff bacd 	b.w	800b624 <__swbuf_r>
 800c08a:	6813      	ldr	r3, [r2, #0]
 800c08c:	1c58      	adds	r0, r3, #1
 800c08e:	6010      	str	r0, [r2, #0]
 800c090:	7019      	strb	r1, [r3, #0]
 800c092:	4608      	mov	r0, r1
 800c094:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c098:	4770      	bx	lr

0800c09a <__sfputs_r>:
 800c09a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c09c:	4606      	mov	r6, r0
 800c09e:	460f      	mov	r7, r1
 800c0a0:	4614      	mov	r4, r2
 800c0a2:	18d5      	adds	r5, r2, r3
 800c0a4:	42ac      	cmp	r4, r5
 800c0a6:	d101      	bne.n	800c0ac <__sfputs_r+0x12>
 800c0a8:	2000      	movs	r0, #0
 800c0aa:	e007      	b.n	800c0bc <__sfputs_r+0x22>
 800c0ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0b0:	463a      	mov	r2, r7
 800c0b2:	4630      	mov	r0, r6
 800c0b4:	f7ff ffda 	bl	800c06c <__sfputc_r>
 800c0b8:	1c43      	adds	r3, r0, #1
 800c0ba:	d1f3      	bne.n	800c0a4 <__sfputs_r+0xa>
 800c0bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c0c0 <_vfiprintf_r>:
 800c0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0c4:	460d      	mov	r5, r1
 800c0c6:	b09d      	sub	sp, #116	; 0x74
 800c0c8:	4614      	mov	r4, r2
 800c0ca:	4698      	mov	r8, r3
 800c0cc:	4606      	mov	r6, r0
 800c0ce:	b118      	cbz	r0, 800c0d8 <_vfiprintf_r+0x18>
 800c0d0:	6983      	ldr	r3, [r0, #24]
 800c0d2:	b90b      	cbnz	r3, 800c0d8 <_vfiprintf_r+0x18>
 800c0d4:	f7ff fc80 	bl	800b9d8 <__sinit>
 800c0d8:	4b89      	ldr	r3, [pc, #548]	; (800c300 <_vfiprintf_r+0x240>)
 800c0da:	429d      	cmp	r5, r3
 800c0dc:	d11b      	bne.n	800c116 <_vfiprintf_r+0x56>
 800c0de:	6875      	ldr	r5, [r6, #4]
 800c0e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0e2:	07d9      	lsls	r1, r3, #31
 800c0e4:	d405      	bmi.n	800c0f2 <_vfiprintf_r+0x32>
 800c0e6:	89ab      	ldrh	r3, [r5, #12]
 800c0e8:	059a      	lsls	r2, r3, #22
 800c0ea:	d402      	bmi.n	800c0f2 <_vfiprintf_r+0x32>
 800c0ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0ee:	f7ff fd11 	bl	800bb14 <__retarget_lock_acquire_recursive>
 800c0f2:	89ab      	ldrh	r3, [r5, #12]
 800c0f4:	071b      	lsls	r3, r3, #28
 800c0f6:	d501      	bpl.n	800c0fc <_vfiprintf_r+0x3c>
 800c0f8:	692b      	ldr	r3, [r5, #16]
 800c0fa:	b9eb      	cbnz	r3, 800c138 <_vfiprintf_r+0x78>
 800c0fc:	4629      	mov	r1, r5
 800c0fe:	4630      	mov	r0, r6
 800c100:	f7ff fae2 	bl	800b6c8 <__swsetup_r>
 800c104:	b1c0      	cbz	r0, 800c138 <_vfiprintf_r+0x78>
 800c106:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c108:	07dc      	lsls	r4, r3, #31
 800c10a:	d50e      	bpl.n	800c12a <_vfiprintf_r+0x6a>
 800c10c:	f04f 30ff 	mov.w	r0, #4294967295
 800c110:	b01d      	add	sp, #116	; 0x74
 800c112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c116:	4b7b      	ldr	r3, [pc, #492]	; (800c304 <_vfiprintf_r+0x244>)
 800c118:	429d      	cmp	r5, r3
 800c11a:	d101      	bne.n	800c120 <_vfiprintf_r+0x60>
 800c11c:	68b5      	ldr	r5, [r6, #8]
 800c11e:	e7df      	b.n	800c0e0 <_vfiprintf_r+0x20>
 800c120:	4b79      	ldr	r3, [pc, #484]	; (800c308 <_vfiprintf_r+0x248>)
 800c122:	429d      	cmp	r5, r3
 800c124:	bf08      	it	eq
 800c126:	68f5      	ldreq	r5, [r6, #12]
 800c128:	e7da      	b.n	800c0e0 <_vfiprintf_r+0x20>
 800c12a:	89ab      	ldrh	r3, [r5, #12]
 800c12c:	0598      	lsls	r0, r3, #22
 800c12e:	d4ed      	bmi.n	800c10c <_vfiprintf_r+0x4c>
 800c130:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c132:	f7ff fcf0 	bl	800bb16 <__retarget_lock_release_recursive>
 800c136:	e7e9      	b.n	800c10c <_vfiprintf_r+0x4c>
 800c138:	2300      	movs	r3, #0
 800c13a:	9309      	str	r3, [sp, #36]	; 0x24
 800c13c:	2320      	movs	r3, #32
 800c13e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c142:	f8cd 800c 	str.w	r8, [sp, #12]
 800c146:	2330      	movs	r3, #48	; 0x30
 800c148:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c30c <_vfiprintf_r+0x24c>
 800c14c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c150:	f04f 0901 	mov.w	r9, #1
 800c154:	4623      	mov	r3, r4
 800c156:	469a      	mov	sl, r3
 800c158:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c15c:	b10a      	cbz	r2, 800c162 <_vfiprintf_r+0xa2>
 800c15e:	2a25      	cmp	r2, #37	; 0x25
 800c160:	d1f9      	bne.n	800c156 <_vfiprintf_r+0x96>
 800c162:	ebba 0b04 	subs.w	fp, sl, r4
 800c166:	d00b      	beq.n	800c180 <_vfiprintf_r+0xc0>
 800c168:	465b      	mov	r3, fp
 800c16a:	4622      	mov	r2, r4
 800c16c:	4629      	mov	r1, r5
 800c16e:	4630      	mov	r0, r6
 800c170:	f7ff ff93 	bl	800c09a <__sfputs_r>
 800c174:	3001      	adds	r0, #1
 800c176:	f000 80aa 	beq.w	800c2ce <_vfiprintf_r+0x20e>
 800c17a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c17c:	445a      	add	r2, fp
 800c17e:	9209      	str	r2, [sp, #36]	; 0x24
 800c180:	f89a 3000 	ldrb.w	r3, [sl]
 800c184:	2b00      	cmp	r3, #0
 800c186:	f000 80a2 	beq.w	800c2ce <_vfiprintf_r+0x20e>
 800c18a:	2300      	movs	r3, #0
 800c18c:	f04f 32ff 	mov.w	r2, #4294967295
 800c190:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c194:	f10a 0a01 	add.w	sl, sl, #1
 800c198:	9304      	str	r3, [sp, #16]
 800c19a:	9307      	str	r3, [sp, #28]
 800c19c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c1a0:	931a      	str	r3, [sp, #104]	; 0x68
 800c1a2:	4654      	mov	r4, sl
 800c1a4:	2205      	movs	r2, #5
 800c1a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1aa:	4858      	ldr	r0, [pc, #352]	; (800c30c <_vfiprintf_r+0x24c>)
 800c1ac:	f7f4 f820 	bl	80001f0 <memchr>
 800c1b0:	9a04      	ldr	r2, [sp, #16]
 800c1b2:	b9d8      	cbnz	r0, 800c1ec <_vfiprintf_r+0x12c>
 800c1b4:	06d1      	lsls	r1, r2, #27
 800c1b6:	bf44      	itt	mi
 800c1b8:	2320      	movmi	r3, #32
 800c1ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1be:	0713      	lsls	r3, r2, #28
 800c1c0:	bf44      	itt	mi
 800c1c2:	232b      	movmi	r3, #43	; 0x2b
 800c1c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1c8:	f89a 3000 	ldrb.w	r3, [sl]
 800c1cc:	2b2a      	cmp	r3, #42	; 0x2a
 800c1ce:	d015      	beq.n	800c1fc <_vfiprintf_r+0x13c>
 800c1d0:	9a07      	ldr	r2, [sp, #28]
 800c1d2:	4654      	mov	r4, sl
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	f04f 0c0a 	mov.w	ip, #10
 800c1da:	4621      	mov	r1, r4
 800c1dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1e0:	3b30      	subs	r3, #48	; 0x30
 800c1e2:	2b09      	cmp	r3, #9
 800c1e4:	d94e      	bls.n	800c284 <_vfiprintf_r+0x1c4>
 800c1e6:	b1b0      	cbz	r0, 800c216 <_vfiprintf_r+0x156>
 800c1e8:	9207      	str	r2, [sp, #28]
 800c1ea:	e014      	b.n	800c216 <_vfiprintf_r+0x156>
 800c1ec:	eba0 0308 	sub.w	r3, r0, r8
 800c1f0:	fa09 f303 	lsl.w	r3, r9, r3
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	9304      	str	r3, [sp, #16]
 800c1f8:	46a2      	mov	sl, r4
 800c1fa:	e7d2      	b.n	800c1a2 <_vfiprintf_r+0xe2>
 800c1fc:	9b03      	ldr	r3, [sp, #12]
 800c1fe:	1d19      	adds	r1, r3, #4
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	9103      	str	r1, [sp, #12]
 800c204:	2b00      	cmp	r3, #0
 800c206:	bfbb      	ittet	lt
 800c208:	425b      	neglt	r3, r3
 800c20a:	f042 0202 	orrlt.w	r2, r2, #2
 800c20e:	9307      	strge	r3, [sp, #28]
 800c210:	9307      	strlt	r3, [sp, #28]
 800c212:	bfb8      	it	lt
 800c214:	9204      	strlt	r2, [sp, #16]
 800c216:	7823      	ldrb	r3, [r4, #0]
 800c218:	2b2e      	cmp	r3, #46	; 0x2e
 800c21a:	d10c      	bne.n	800c236 <_vfiprintf_r+0x176>
 800c21c:	7863      	ldrb	r3, [r4, #1]
 800c21e:	2b2a      	cmp	r3, #42	; 0x2a
 800c220:	d135      	bne.n	800c28e <_vfiprintf_r+0x1ce>
 800c222:	9b03      	ldr	r3, [sp, #12]
 800c224:	1d1a      	adds	r2, r3, #4
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	9203      	str	r2, [sp, #12]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	bfb8      	it	lt
 800c22e:	f04f 33ff 	movlt.w	r3, #4294967295
 800c232:	3402      	adds	r4, #2
 800c234:	9305      	str	r3, [sp, #20]
 800c236:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c31c <_vfiprintf_r+0x25c>
 800c23a:	7821      	ldrb	r1, [r4, #0]
 800c23c:	2203      	movs	r2, #3
 800c23e:	4650      	mov	r0, sl
 800c240:	f7f3 ffd6 	bl	80001f0 <memchr>
 800c244:	b140      	cbz	r0, 800c258 <_vfiprintf_r+0x198>
 800c246:	2340      	movs	r3, #64	; 0x40
 800c248:	eba0 000a 	sub.w	r0, r0, sl
 800c24c:	fa03 f000 	lsl.w	r0, r3, r0
 800c250:	9b04      	ldr	r3, [sp, #16]
 800c252:	4303      	orrs	r3, r0
 800c254:	3401      	adds	r4, #1
 800c256:	9304      	str	r3, [sp, #16]
 800c258:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c25c:	482c      	ldr	r0, [pc, #176]	; (800c310 <_vfiprintf_r+0x250>)
 800c25e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c262:	2206      	movs	r2, #6
 800c264:	f7f3 ffc4 	bl	80001f0 <memchr>
 800c268:	2800      	cmp	r0, #0
 800c26a:	d03f      	beq.n	800c2ec <_vfiprintf_r+0x22c>
 800c26c:	4b29      	ldr	r3, [pc, #164]	; (800c314 <_vfiprintf_r+0x254>)
 800c26e:	bb1b      	cbnz	r3, 800c2b8 <_vfiprintf_r+0x1f8>
 800c270:	9b03      	ldr	r3, [sp, #12]
 800c272:	3307      	adds	r3, #7
 800c274:	f023 0307 	bic.w	r3, r3, #7
 800c278:	3308      	adds	r3, #8
 800c27a:	9303      	str	r3, [sp, #12]
 800c27c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c27e:	443b      	add	r3, r7
 800c280:	9309      	str	r3, [sp, #36]	; 0x24
 800c282:	e767      	b.n	800c154 <_vfiprintf_r+0x94>
 800c284:	fb0c 3202 	mla	r2, ip, r2, r3
 800c288:	460c      	mov	r4, r1
 800c28a:	2001      	movs	r0, #1
 800c28c:	e7a5      	b.n	800c1da <_vfiprintf_r+0x11a>
 800c28e:	2300      	movs	r3, #0
 800c290:	3401      	adds	r4, #1
 800c292:	9305      	str	r3, [sp, #20]
 800c294:	4619      	mov	r1, r3
 800c296:	f04f 0c0a 	mov.w	ip, #10
 800c29a:	4620      	mov	r0, r4
 800c29c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2a0:	3a30      	subs	r2, #48	; 0x30
 800c2a2:	2a09      	cmp	r2, #9
 800c2a4:	d903      	bls.n	800c2ae <_vfiprintf_r+0x1ee>
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d0c5      	beq.n	800c236 <_vfiprintf_r+0x176>
 800c2aa:	9105      	str	r1, [sp, #20]
 800c2ac:	e7c3      	b.n	800c236 <_vfiprintf_r+0x176>
 800c2ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2b2:	4604      	mov	r4, r0
 800c2b4:	2301      	movs	r3, #1
 800c2b6:	e7f0      	b.n	800c29a <_vfiprintf_r+0x1da>
 800c2b8:	ab03      	add	r3, sp, #12
 800c2ba:	9300      	str	r3, [sp, #0]
 800c2bc:	462a      	mov	r2, r5
 800c2be:	4b16      	ldr	r3, [pc, #88]	; (800c318 <_vfiprintf_r+0x258>)
 800c2c0:	a904      	add	r1, sp, #16
 800c2c2:	4630      	mov	r0, r6
 800c2c4:	f3af 8000 	nop.w
 800c2c8:	4607      	mov	r7, r0
 800c2ca:	1c78      	adds	r0, r7, #1
 800c2cc:	d1d6      	bne.n	800c27c <_vfiprintf_r+0x1bc>
 800c2ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2d0:	07d9      	lsls	r1, r3, #31
 800c2d2:	d405      	bmi.n	800c2e0 <_vfiprintf_r+0x220>
 800c2d4:	89ab      	ldrh	r3, [r5, #12]
 800c2d6:	059a      	lsls	r2, r3, #22
 800c2d8:	d402      	bmi.n	800c2e0 <_vfiprintf_r+0x220>
 800c2da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2dc:	f7ff fc1b 	bl	800bb16 <__retarget_lock_release_recursive>
 800c2e0:	89ab      	ldrh	r3, [r5, #12]
 800c2e2:	065b      	lsls	r3, r3, #25
 800c2e4:	f53f af12 	bmi.w	800c10c <_vfiprintf_r+0x4c>
 800c2e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2ea:	e711      	b.n	800c110 <_vfiprintf_r+0x50>
 800c2ec:	ab03      	add	r3, sp, #12
 800c2ee:	9300      	str	r3, [sp, #0]
 800c2f0:	462a      	mov	r2, r5
 800c2f2:	4b09      	ldr	r3, [pc, #36]	; (800c318 <_vfiprintf_r+0x258>)
 800c2f4:	a904      	add	r1, sp, #16
 800c2f6:	4630      	mov	r0, r6
 800c2f8:	f000 f880 	bl	800c3fc <_printf_i>
 800c2fc:	e7e4      	b.n	800c2c8 <_vfiprintf_r+0x208>
 800c2fe:	bf00      	nop
 800c300:	0800dd80 	.word	0x0800dd80
 800c304:	0800dda0 	.word	0x0800dda0
 800c308:	0800dd60 	.word	0x0800dd60
 800c30c:	0800ddc0 	.word	0x0800ddc0
 800c310:	0800ddca 	.word	0x0800ddca
 800c314:	00000000 	.word	0x00000000
 800c318:	0800c09b 	.word	0x0800c09b
 800c31c:	0800ddc6 	.word	0x0800ddc6

0800c320 <_printf_common>:
 800c320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c324:	4616      	mov	r6, r2
 800c326:	4699      	mov	r9, r3
 800c328:	688a      	ldr	r2, [r1, #8]
 800c32a:	690b      	ldr	r3, [r1, #16]
 800c32c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c330:	4293      	cmp	r3, r2
 800c332:	bfb8      	it	lt
 800c334:	4613      	movlt	r3, r2
 800c336:	6033      	str	r3, [r6, #0]
 800c338:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c33c:	4607      	mov	r7, r0
 800c33e:	460c      	mov	r4, r1
 800c340:	b10a      	cbz	r2, 800c346 <_printf_common+0x26>
 800c342:	3301      	adds	r3, #1
 800c344:	6033      	str	r3, [r6, #0]
 800c346:	6823      	ldr	r3, [r4, #0]
 800c348:	0699      	lsls	r1, r3, #26
 800c34a:	bf42      	ittt	mi
 800c34c:	6833      	ldrmi	r3, [r6, #0]
 800c34e:	3302      	addmi	r3, #2
 800c350:	6033      	strmi	r3, [r6, #0]
 800c352:	6825      	ldr	r5, [r4, #0]
 800c354:	f015 0506 	ands.w	r5, r5, #6
 800c358:	d106      	bne.n	800c368 <_printf_common+0x48>
 800c35a:	f104 0a19 	add.w	sl, r4, #25
 800c35e:	68e3      	ldr	r3, [r4, #12]
 800c360:	6832      	ldr	r2, [r6, #0]
 800c362:	1a9b      	subs	r3, r3, r2
 800c364:	42ab      	cmp	r3, r5
 800c366:	dc26      	bgt.n	800c3b6 <_printf_common+0x96>
 800c368:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c36c:	1e13      	subs	r3, r2, #0
 800c36e:	6822      	ldr	r2, [r4, #0]
 800c370:	bf18      	it	ne
 800c372:	2301      	movne	r3, #1
 800c374:	0692      	lsls	r2, r2, #26
 800c376:	d42b      	bmi.n	800c3d0 <_printf_common+0xb0>
 800c378:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c37c:	4649      	mov	r1, r9
 800c37e:	4638      	mov	r0, r7
 800c380:	47c0      	blx	r8
 800c382:	3001      	adds	r0, #1
 800c384:	d01e      	beq.n	800c3c4 <_printf_common+0xa4>
 800c386:	6823      	ldr	r3, [r4, #0]
 800c388:	68e5      	ldr	r5, [r4, #12]
 800c38a:	6832      	ldr	r2, [r6, #0]
 800c38c:	f003 0306 	and.w	r3, r3, #6
 800c390:	2b04      	cmp	r3, #4
 800c392:	bf08      	it	eq
 800c394:	1aad      	subeq	r5, r5, r2
 800c396:	68a3      	ldr	r3, [r4, #8]
 800c398:	6922      	ldr	r2, [r4, #16]
 800c39a:	bf0c      	ite	eq
 800c39c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c3a0:	2500      	movne	r5, #0
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	bfc4      	itt	gt
 800c3a6:	1a9b      	subgt	r3, r3, r2
 800c3a8:	18ed      	addgt	r5, r5, r3
 800c3aa:	2600      	movs	r6, #0
 800c3ac:	341a      	adds	r4, #26
 800c3ae:	42b5      	cmp	r5, r6
 800c3b0:	d11a      	bne.n	800c3e8 <_printf_common+0xc8>
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	e008      	b.n	800c3c8 <_printf_common+0xa8>
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	4652      	mov	r2, sl
 800c3ba:	4649      	mov	r1, r9
 800c3bc:	4638      	mov	r0, r7
 800c3be:	47c0      	blx	r8
 800c3c0:	3001      	adds	r0, #1
 800c3c2:	d103      	bne.n	800c3cc <_printf_common+0xac>
 800c3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3cc:	3501      	adds	r5, #1
 800c3ce:	e7c6      	b.n	800c35e <_printf_common+0x3e>
 800c3d0:	18e1      	adds	r1, r4, r3
 800c3d2:	1c5a      	adds	r2, r3, #1
 800c3d4:	2030      	movs	r0, #48	; 0x30
 800c3d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c3da:	4422      	add	r2, r4
 800c3dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c3e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c3e4:	3302      	adds	r3, #2
 800c3e6:	e7c7      	b.n	800c378 <_printf_common+0x58>
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	4622      	mov	r2, r4
 800c3ec:	4649      	mov	r1, r9
 800c3ee:	4638      	mov	r0, r7
 800c3f0:	47c0      	blx	r8
 800c3f2:	3001      	adds	r0, #1
 800c3f4:	d0e6      	beq.n	800c3c4 <_printf_common+0xa4>
 800c3f6:	3601      	adds	r6, #1
 800c3f8:	e7d9      	b.n	800c3ae <_printf_common+0x8e>
	...

0800c3fc <_printf_i>:
 800c3fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c400:	7e0f      	ldrb	r7, [r1, #24]
 800c402:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c404:	2f78      	cmp	r7, #120	; 0x78
 800c406:	4691      	mov	r9, r2
 800c408:	4680      	mov	r8, r0
 800c40a:	460c      	mov	r4, r1
 800c40c:	469a      	mov	sl, r3
 800c40e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c412:	d807      	bhi.n	800c424 <_printf_i+0x28>
 800c414:	2f62      	cmp	r7, #98	; 0x62
 800c416:	d80a      	bhi.n	800c42e <_printf_i+0x32>
 800c418:	2f00      	cmp	r7, #0
 800c41a:	f000 80d8 	beq.w	800c5ce <_printf_i+0x1d2>
 800c41e:	2f58      	cmp	r7, #88	; 0x58
 800c420:	f000 80a3 	beq.w	800c56a <_printf_i+0x16e>
 800c424:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c428:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c42c:	e03a      	b.n	800c4a4 <_printf_i+0xa8>
 800c42e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c432:	2b15      	cmp	r3, #21
 800c434:	d8f6      	bhi.n	800c424 <_printf_i+0x28>
 800c436:	a101      	add	r1, pc, #4	; (adr r1, 800c43c <_printf_i+0x40>)
 800c438:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c43c:	0800c495 	.word	0x0800c495
 800c440:	0800c4a9 	.word	0x0800c4a9
 800c444:	0800c425 	.word	0x0800c425
 800c448:	0800c425 	.word	0x0800c425
 800c44c:	0800c425 	.word	0x0800c425
 800c450:	0800c425 	.word	0x0800c425
 800c454:	0800c4a9 	.word	0x0800c4a9
 800c458:	0800c425 	.word	0x0800c425
 800c45c:	0800c425 	.word	0x0800c425
 800c460:	0800c425 	.word	0x0800c425
 800c464:	0800c425 	.word	0x0800c425
 800c468:	0800c5b5 	.word	0x0800c5b5
 800c46c:	0800c4d9 	.word	0x0800c4d9
 800c470:	0800c597 	.word	0x0800c597
 800c474:	0800c425 	.word	0x0800c425
 800c478:	0800c425 	.word	0x0800c425
 800c47c:	0800c5d7 	.word	0x0800c5d7
 800c480:	0800c425 	.word	0x0800c425
 800c484:	0800c4d9 	.word	0x0800c4d9
 800c488:	0800c425 	.word	0x0800c425
 800c48c:	0800c425 	.word	0x0800c425
 800c490:	0800c59f 	.word	0x0800c59f
 800c494:	682b      	ldr	r3, [r5, #0]
 800c496:	1d1a      	adds	r2, r3, #4
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	602a      	str	r2, [r5, #0]
 800c49c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c4a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	e0a3      	b.n	800c5f0 <_printf_i+0x1f4>
 800c4a8:	6820      	ldr	r0, [r4, #0]
 800c4aa:	6829      	ldr	r1, [r5, #0]
 800c4ac:	0606      	lsls	r6, r0, #24
 800c4ae:	f101 0304 	add.w	r3, r1, #4
 800c4b2:	d50a      	bpl.n	800c4ca <_printf_i+0xce>
 800c4b4:	680e      	ldr	r6, [r1, #0]
 800c4b6:	602b      	str	r3, [r5, #0]
 800c4b8:	2e00      	cmp	r6, #0
 800c4ba:	da03      	bge.n	800c4c4 <_printf_i+0xc8>
 800c4bc:	232d      	movs	r3, #45	; 0x2d
 800c4be:	4276      	negs	r6, r6
 800c4c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4c4:	485e      	ldr	r0, [pc, #376]	; (800c640 <_printf_i+0x244>)
 800c4c6:	230a      	movs	r3, #10
 800c4c8:	e019      	b.n	800c4fe <_printf_i+0x102>
 800c4ca:	680e      	ldr	r6, [r1, #0]
 800c4cc:	602b      	str	r3, [r5, #0]
 800c4ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c4d2:	bf18      	it	ne
 800c4d4:	b236      	sxthne	r6, r6
 800c4d6:	e7ef      	b.n	800c4b8 <_printf_i+0xbc>
 800c4d8:	682b      	ldr	r3, [r5, #0]
 800c4da:	6820      	ldr	r0, [r4, #0]
 800c4dc:	1d19      	adds	r1, r3, #4
 800c4de:	6029      	str	r1, [r5, #0]
 800c4e0:	0601      	lsls	r1, r0, #24
 800c4e2:	d501      	bpl.n	800c4e8 <_printf_i+0xec>
 800c4e4:	681e      	ldr	r6, [r3, #0]
 800c4e6:	e002      	b.n	800c4ee <_printf_i+0xf2>
 800c4e8:	0646      	lsls	r6, r0, #25
 800c4ea:	d5fb      	bpl.n	800c4e4 <_printf_i+0xe8>
 800c4ec:	881e      	ldrh	r6, [r3, #0]
 800c4ee:	4854      	ldr	r0, [pc, #336]	; (800c640 <_printf_i+0x244>)
 800c4f0:	2f6f      	cmp	r7, #111	; 0x6f
 800c4f2:	bf0c      	ite	eq
 800c4f4:	2308      	moveq	r3, #8
 800c4f6:	230a      	movne	r3, #10
 800c4f8:	2100      	movs	r1, #0
 800c4fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c4fe:	6865      	ldr	r5, [r4, #4]
 800c500:	60a5      	str	r5, [r4, #8]
 800c502:	2d00      	cmp	r5, #0
 800c504:	bfa2      	ittt	ge
 800c506:	6821      	ldrge	r1, [r4, #0]
 800c508:	f021 0104 	bicge.w	r1, r1, #4
 800c50c:	6021      	strge	r1, [r4, #0]
 800c50e:	b90e      	cbnz	r6, 800c514 <_printf_i+0x118>
 800c510:	2d00      	cmp	r5, #0
 800c512:	d04d      	beq.n	800c5b0 <_printf_i+0x1b4>
 800c514:	4615      	mov	r5, r2
 800c516:	fbb6 f1f3 	udiv	r1, r6, r3
 800c51a:	fb03 6711 	mls	r7, r3, r1, r6
 800c51e:	5dc7      	ldrb	r7, [r0, r7]
 800c520:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c524:	4637      	mov	r7, r6
 800c526:	42bb      	cmp	r3, r7
 800c528:	460e      	mov	r6, r1
 800c52a:	d9f4      	bls.n	800c516 <_printf_i+0x11a>
 800c52c:	2b08      	cmp	r3, #8
 800c52e:	d10b      	bne.n	800c548 <_printf_i+0x14c>
 800c530:	6823      	ldr	r3, [r4, #0]
 800c532:	07de      	lsls	r6, r3, #31
 800c534:	d508      	bpl.n	800c548 <_printf_i+0x14c>
 800c536:	6923      	ldr	r3, [r4, #16]
 800c538:	6861      	ldr	r1, [r4, #4]
 800c53a:	4299      	cmp	r1, r3
 800c53c:	bfde      	ittt	le
 800c53e:	2330      	movle	r3, #48	; 0x30
 800c540:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c544:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c548:	1b52      	subs	r2, r2, r5
 800c54a:	6122      	str	r2, [r4, #16]
 800c54c:	f8cd a000 	str.w	sl, [sp]
 800c550:	464b      	mov	r3, r9
 800c552:	aa03      	add	r2, sp, #12
 800c554:	4621      	mov	r1, r4
 800c556:	4640      	mov	r0, r8
 800c558:	f7ff fee2 	bl	800c320 <_printf_common>
 800c55c:	3001      	adds	r0, #1
 800c55e:	d14c      	bne.n	800c5fa <_printf_i+0x1fe>
 800c560:	f04f 30ff 	mov.w	r0, #4294967295
 800c564:	b004      	add	sp, #16
 800c566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c56a:	4835      	ldr	r0, [pc, #212]	; (800c640 <_printf_i+0x244>)
 800c56c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c570:	6829      	ldr	r1, [r5, #0]
 800c572:	6823      	ldr	r3, [r4, #0]
 800c574:	f851 6b04 	ldr.w	r6, [r1], #4
 800c578:	6029      	str	r1, [r5, #0]
 800c57a:	061d      	lsls	r5, r3, #24
 800c57c:	d514      	bpl.n	800c5a8 <_printf_i+0x1ac>
 800c57e:	07df      	lsls	r7, r3, #31
 800c580:	bf44      	itt	mi
 800c582:	f043 0320 	orrmi.w	r3, r3, #32
 800c586:	6023      	strmi	r3, [r4, #0]
 800c588:	b91e      	cbnz	r6, 800c592 <_printf_i+0x196>
 800c58a:	6823      	ldr	r3, [r4, #0]
 800c58c:	f023 0320 	bic.w	r3, r3, #32
 800c590:	6023      	str	r3, [r4, #0]
 800c592:	2310      	movs	r3, #16
 800c594:	e7b0      	b.n	800c4f8 <_printf_i+0xfc>
 800c596:	6823      	ldr	r3, [r4, #0]
 800c598:	f043 0320 	orr.w	r3, r3, #32
 800c59c:	6023      	str	r3, [r4, #0]
 800c59e:	2378      	movs	r3, #120	; 0x78
 800c5a0:	4828      	ldr	r0, [pc, #160]	; (800c644 <_printf_i+0x248>)
 800c5a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c5a6:	e7e3      	b.n	800c570 <_printf_i+0x174>
 800c5a8:	0659      	lsls	r1, r3, #25
 800c5aa:	bf48      	it	mi
 800c5ac:	b2b6      	uxthmi	r6, r6
 800c5ae:	e7e6      	b.n	800c57e <_printf_i+0x182>
 800c5b0:	4615      	mov	r5, r2
 800c5b2:	e7bb      	b.n	800c52c <_printf_i+0x130>
 800c5b4:	682b      	ldr	r3, [r5, #0]
 800c5b6:	6826      	ldr	r6, [r4, #0]
 800c5b8:	6961      	ldr	r1, [r4, #20]
 800c5ba:	1d18      	adds	r0, r3, #4
 800c5bc:	6028      	str	r0, [r5, #0]
 800c5be:	0635      	lsls	r5, r6, #24
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	d501      	bpl.n	800c5c8 <_printf_i+0x1cc>
 800c5c4:	6019      	str	r1, [r3, #0]
 800c5c6:	e002      	b.n	800c5ce <_printf_i+0x1d2>
 800c5c8:	0670      	lsls	r0, r6, #25
 800c5ca:	d5fb      	bpl.n	800c5c4 <_printf_i+0x1c8>
 800c5cc:	8019      	strh	r1, [r3, #0]
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	6123      	str	r3, [r4, #16]
 800c5d2:	4615      	mov	r5, r2
 800c5d4:	e7ba      	b.n	800c54c <_printf_i+0x150>
 800c5d6:	682b      	ldr	r3, [r5, #0]
 800c5d8:	1d1a      	adds	r2, r3, #4
 800c5da:	602a      	str	r2, [r5, #0]
 800c5dc:	681d      	ldr	r5, [r3, #0]
 800c5de:	6862      	ldr	r2, [r4, #4]
 800c5e0:	2100      	movs	r1, #0
 800c5e2:	4628      	mov	r0, r5
 800c5e4:	f7f3 fe04 	bl	80001f0 <memchr>
 800c5e8:	b108      	cbz	r0, 800c5ee <_printf_i+0x1f2>
 800c5ea:	1b40      	subs	r0, r0, r5
 800c5ec:	6060      	str	r0, [r4, #4]
 800c5ee:	6863      	ldr	r3, [r4, #4]
 800c5f0:	6123      	str	r3, [r4, #16]
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5f8:	e7a8      	b.n	800c54c <_printf_i+0x150>
 800c5fa:	6923      	ldr	r3, [r4, #16]
 800c5fc:	462a      	mov	r2, r5
 800c5fe:	4649      	mov	r1, r9
 800c600:	4640      	mov	r0, r8
 800c602:	47d0      	blx	sl
 800c604:	3001      	adds	r0, #1
 800c606:	d0ab      	beq.n	800c560 <_printf_i+0x164>
 800c608:	6823      	ldr	r3, [r4, #0]
 800c60a:	079b      	lsls	r3, r3, #30
 800c60c:	d413      	bmi.n	800c636 <_printf_i+0x23a>
 800c60e:	68e0      	ldr	r0, [r4, #12]
 800c610:	9b03      	ldr	r3, [sp, #12]
 800c612:	4298      	cmp	r0, r3
 800c614:	bfb8      	it	lt
 800c616:	4618      	movlt	r0, r3
 800c618:	e7a4      	b.n	800c564 <_printf_i+0x168>
 800c61a:	2301      	movs	r3, #1
 800c61c:	4632      	mov	r2, r6
 800c61e:	4649      	mov	r1, r9
 800c620:	4640      	mov	r0, r8
 800c622:	47d0      	blx	sl
 800c624:	3001      	adds	r0, #1
 800c626:	d09b      	beq.n	800c560 <_printf_i+0x164>
 800c628:	3501      	adds	r5, #1
 800c62a:	68e3      	ldr	r3, [r4, #12]
 800c62c:	9903      	ldr	r1, [sp, #12]
 800c62e:	1a5b      	subs	r3, r3, r1
 800c630:	42ab      	cmp	r3, r5
 800c632:	dcf2      	bgt.n	800c61a <_printf_i+0x21e>
 800c634:	e7eb      	b.n	800c60e <_printf_i+0x212>
 800c636:	2500      	movs	r5, #0
 800c638:	f104 0619 	add.w	r6, r4, #25
 800c63c:	e7f5      	b.n	800c62a <_printf_i+0x22e>
 800c63e:	bf00      	nop
 800c640:	0800ddd1 	.word	0x0800ddd1
 800c644:	0800dde2 	.word	0x0800dde2

0800c648 <_putc_r>:
 800c648:	b570      	push	{r4, r5, r6, lr}
 800c64a:	460d      	mov	r5, r1
 800c64c:	4614      	mov	r4, r2
 800c64e:	4606      	mov	r6, r0
 800c650:	b118      	cbz	r0, 800c65a <_putc_r+0x12>
 800c652:	6983      	ldr	r3, [r0, #24]
 800c654:	b90b      	cbnz	r3, 800c65a <_putc_r+0x12>
 800c656:	f7ff f9bf 	bl	800b9d8 <__sinit>
 800c65a:	4b1c      	ldr	r3, [pc, #112]	; (800c6cc <_putc_r+0x84>)
 800c65c:	429c      	cmp	r4, r3
 800c65e:	d124      	bne.n	800c6aa <_putc_r+0x62>
 800c660:	6874      	ldr	r4, [r6, #4]
 800c662:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c664:	07d8      	lsls	r0, r3, #31
 800c666:	d405      	bmi.n	800c674 <_putc_r+0x2c>
 800c668:	89a3      	ldrh	r3, [r4, #12]
 800c66a:	0599      	lsls	r1, r3, #22
 800c66c:	d402      	bmi.n	800c674 <_putc_r+0x2c>
 800c66e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c670:	f7ff fa50 	bl	800bb14 <__retarget_lock_acquire_recursive>
 800c674:	68a3      	ldr	r3, [r4, #8]
 800c676:	3b01      	subs	r3, #1
 800c678:	2b00      	cmp	r3, #0
 800c67a:	60a3      	str	r3, [r4, #8]
 800c67c:	da05      	bge.n	800c68a <_putc_r+0x42>
 800c67e:	69a2      	ldr	r2, [r4, #24]
 800c680:	4293      	cmp	r3, r2
 800c682:	db1c      	blt.n	800c6be <_putc_r+0x76>
 800c684:	b2eb      	uxtb	r3, r5
 800c686:	2b0a      	cmp	r3, #10
 800c688:	d019      	beq.n	800c6be <_putc_r+0x76>
 800c68a:	6823      	ldr	r3, [r4, #0]
 800c68c:	1c5a      	adds	r2, r3, #1
 800c68e:	6022      	str	r2, [r4, #0]
 800c690:	701d      	strb	r5, [r3, #0]
 800c692:	b2ed      	uxtb	r5, r5
 800c694:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c696:	07da      	lsls	r2, r3, #31
 800c698:	d405      	bmi.n	800c6a6 <_putc_r+0x5e>
 800c69a:	89a3      	ldrh	r3, [r4, #12]
 800c69c:	059b      	lsls	r3, r3, #22
 800c69e:	d402      	bmi.n	800c6a6 <_putc_r+0x5e>
 800c6a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c6a2:	f7ff fa38 	bl	800bb16 <__retarget_lock_release_recursive>
 800c6a6:	4628      	mov	r0, r5
 800c6a8:	bd70      	pop	{r4, r5, r6, pc}
 800c6aa:	4b09      	ldr	r3, [pc, #36]	; (800c6d0 <_putc_r+0x88>)
 800c6ac:	429c      	cmp	r4, r3
 800c6ae:	d101      	bne.n	800c6b4 <_putc_r+0x6c>
 800c6b0:	68b4      	ldr	r4, [r6, #8]
 800c6b2:	e7d6      	b.n	800c662 <_putc_r+0x1a>
 800c6b4:	4b07      	ldr	r3, [pc, #28]	; (800c6d4 <_putc_r+0x8c>)
 800c6b6:	429c      	cmp	r4, r3
 800c6b8:	bf08      	it	eq
 800c6ba:	68f4      	ldreq	r4, [r6, #12]
 800c6bc:	e7d1      	b.n	800c662 <_putc_r+0x1a>
 800c6be:	4629      	mov	r1, r5
 800c6c0:	4622      	mov	r2, r4
 800c6c2:	4630      	mov	r0, r6
 800c6c4:	f7fe ffae 	bl	800b624 <__swbuf_r>
 800c6c8:	4605      	mov	r5, r0
 800c6ca:	e7e3      	b.n	800c694 <_putc_r+0x4c>
 800c6cc:	0800dd80 	.word	0x0800dd80
 800c6d0:	0800dda0 	.word	0x0800dda0
 800c6d4:	0800dd60 	.word	0x0800dd60

0800c6d8 <_sbrk_r>:
 800c6d8:	b538      	push	{r3, r4, r5, lr}
 800c6da:	4d06      	ldr	r5, [pc, #24]	; (800c6f4 <_sbrk_r+0x1c>)
 800c6dc:	2300      	movs	r3, #0
 800c6de:	4604      	mov	r4, r0
 800c6e0:	4608      	mov	r0, r1
 800c6e2:	602b      	str	r3, [r5, #0]
 800c6e4:	f7f6 febe 	bl	8003464 <_sbrk>
 800c6e8:	1c43      	adds	r3, r0, #1
 800c6ea:	d102      	bne.n	800c6f2 <_sbrk_r+0x1a>
 800c6ec:	682b      	ldr	r3, [r5, #0]
 800c6ee:	b103      	cbz	r3, 800c6f2 <_sbrk_r+0x1a>
 800c6f0:	6023      	str	r3, [r4, #0]
 800c6f2:	bd38      	pop	{r3, r4, r5, pc}
 800c6f4:	20004010 	.word	0x20004010

0800c6f8 <__sread>:
 800c6f8:	b510      	push	{r4, lr}
 800c6fa:	460c      	mov	r4, r1
 800c6fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c700:	f000 f8f8 	bl	800c8f4 <_read_r>
 800c704:	2800      	cmp	r0, #0
 800c706:	bfab      	itete	ge
 800c708:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c70a:	89a3      	ldrhlt	r3, [r4, #12]
 800c70c:	181b      	addge	r3, r3, r0
 800c70e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c712:	bfac      	ite	ge
 800c714:	6563      	strge	r3, [r4, #84]	; 0x54
 800c716:	81a3      	strhlt	r3, [r4, #12]
 800c718:	bd10      	pop	{r4, pc}

0800c71a <__swrite>:
 800c71a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c71e:	461f      	mov	r7, r3
 800c720:	898b      	ldrh	r3, [r1, #12]
 800c722:	05db      	lsls	r3, r3, #23
 800c724:	4605      	mov	r5, r0
 800c726:	460c      	mov	r4, r1
 800c728:	4616      	mov	r6, r2
 800c72a:	d505      	bpl.n	800c738 <__swrite+0x1e>
 800c72c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c730:	2302      	movs	r3, #2
 800c732:	2200      	movs	r2, #0
 800c734:	f000 f868 	bl	800c808 <_lseek_r>
 800c738:	89a3      	ldrh	r3, [r4, #12]
 800c73a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c73e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c742:	81a3      	strh	r3, [r4, #12]
 800c744:	4632      	mov	r2, r6
 800c746:	463b      	mov	r3, r7
 800c748:	4628      	mov	r0, r5
 800c74a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c74e:	f000 b817 	b.w	800c780 <_write_r>

0800c752 <__sseek>:
 800c752:	b510      	push	{r4, lr}
 800c754:	460c      	mov	r4, r1
 800c756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c75a:	f000 f855 	bl	800c808 <_lseek_r>
 800c75e:	1c43      	adds	r3, r0, #1
 800c760:	89a3      	ldrh	r3, [r4, #12]
 800c762:	bf15      	itete	ne
 800c764:	6560      	strne	r0, [r4, #84]	; 0x54
 800c766:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c76a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c76e:	81a3      	strheq	r3, [r4, #12]
 800c770:	bf18      	it	ne
 800c772:	81a3      	strhne	r3, [r4, #12]
 800c774:	bd10      	pop	{r4, pc}

0800c776 <__sclose>:
 800c776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c77a:	f000 b813 	b.w	800c7a4 <_close_r>
	...

0800c780 <_write_r>:
 800c780:	b538      	push	{r3, r4, r5, lr}
 800c782:	4d07      	ldr	r5, [pc, #28]	; (800c7a0 <_write_r+0x20>)
 800c784:	4604      	mov	r4, r0
 800c786:	4608      	mov	r0, r1
 800c788:	4611      	mov	r1, r2
 800c78a:	2200      	movs	r2, #0
 800c78c:	602a      	str	r2, [r5, #0]
 800c78e:	461a      	mov	r2, r3
 800c790:	f7fc fb9c 	bl	8008ecc <_write>
 800c794:	1c43      	adds	r3, r0, #1
 800c796:	d102      	bne.n	800c79e <_write_r+0x1e>
 800c798:	682b      	ldr	r3, [r5, #0]
 800c79a:	b103      	cbz	r3, 800c79e <_write_r+0x1e>
 800c79c:	6023      	str	r3, [r4, #0]
 800c79e:	bd38      	pop	{r3, r4, r5, pc}
 800c7a0:	20004010 	.word	0x20004010

0800c7a4 <_close_r>:
 800c7a4:	b538      	push	{r3, r4, r5, lr}
 800c7a6:	4d06      	ldr	r5, [pc, #24]	; (800c7c0 <_close_r+0x1c>)
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	4604      	mov	r4, r0
 800c7ac:	4608      	mov	r0, r1
 800c7ae:	602b      	str	r3, [r5, #0]
 800c7b0:	f7fc fbb8 	bl	8008f24 <_close>
 800c7b4:	1c43      	adds	r3, r0, #1
 800c7b6:	d102      	bne.n	800c7be <_close_r+0x1a>
 800c7b8:	682b      	ldr	r3, [r5, #0]
 800c7ba:	b103      	cbz	r3, 800c7be <_close_r+0x1a>
 800c7bc:	6023      	str	r3, [r4, #0]
 800c7be:	bd38      	pop	{r3, r4, r5, pc}
 800c7c0:	20004010 	.word	0x20004010

0800c7c4 <_fstat_r>:
 800c7c4:	b538      	push	{r3, r4, r5, lr}
 800c7c6:	4d07      	ldr	r5, [pc, #28]	; (800c7e4 <_fstat_r+0x20>)
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	4608      	mov	r0, r1
 800c7ce:	4611      	mov	r1, r2
 800c7d0:	602b      	str	r3, [r5, #0]
 800c7d2:	f7fc fbf7 	bl	8008fc4 <_fstat>
 800c7d6:	1c43      	adds	r3, r0, #1
 800c7d8:	d102      	bne.n	800c7e0 <_fstat_r+0x1c>
 800c7da:	682b      	ldr	r3, [r5, #0]
 800c7dc:	b103      	cbz	r3, 800c7e0 <_fstat_r+0x1c>
 800c7de:	6023      	str	r3, [r4, #0]
 800c7e0:	bd38      	pop	{r3, r4, r5, pc}
 800c7e2:	bf00      	nop
 800c7e4:	20004010 	.word	0x20004010

0800c7e8 <_isatty_r>:
 800c7e8:	b538      	push	{r3, r4, r5, lr}
 800c7ea:	4d06      	ldr	r5, [pc, #24]	; (800c804 <_isatty_r+0x1c>)
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	4608      	mov	r0, r1
 800c7f2:	602b      	str	r3, [r5, #0]
 800c7f4:	f7fc fb54 	bl	8008ea0 <_isatty>
 800c7f8:	1c43      	adds	r3, r0, #1
 800c7fa:	d102      	bne.n	800c802 <_isatty_r+0x1a>
 800c7fc:	682b      	ldr	r3, [r5, #0]
 800c7fe:	b103      	cbz	r3, 800c802 <_isatty_r+0x1a>
 800c800:	6023      	str	r3, [r4, #0]
 800c802:	bd38      	pop	{r3, r4, r5, pc}
 800c804:	20004010 	.word	0x20004010

0800c808 <_lseek_r>:
 800c808:	b538      	push	{r3, r4, r5, lr}
 800c80a:	4d07      	ldr	r5, [pc, #28]	; (800c828 <_lseek_r+0x20>)
 800c80c:	4604      	mov	r4, r0
 800c80e:	4608      	mov	r0, r1
 800c810:	4611      	mov	r1, r2
 800c812:	2200      	movs	r2, #0
 800c814:	602a      	str	r2, [r5, #0]
 800c816:	461a      	mov	r2, r3
 800c818:	f7fc fb9b 	bl	8008f52 <_lseek>
 800c81c:	1c43      	adds	r3, r0, #1
 800c81e:	d102      	bne.n	800c826 <_lseek_r+0x1e>
 800c820:	682b      	ldr	r3, [r5, #0]
 800c822:	b103      	cbz	r3, 800c826 <_lseek_r+0x1e>
 800c824:	6023      	str	r3, [r4, #0]
 800c826:	bd38      	pop	{r3, r4, r5, pc}
 800c828:	20004010 	.word	0x20004010

0800c82c <memcpy>:
 800c82c:	440a      	add	r2, r1
 800c82e:	4291      	cmp	r1, r2
 800c830:	f100 33ff 	add.w	r3, r0, #4294967295
 800c834:	d100      	bne.n	800c838 <memcpy+0xc>
 800c836:	4770      	bx	lr
 800c838:	b510      	push	{r4, lr}
 800c83a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c83e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c842:	4291      	cmp	r1, r2
 800c844:	d1f9      	bne.n	800c83a <memcpy+0xe>
 800c846:	bd10      	pop	{r4, pc}

0800c848 <memmove>:
 800c848:	4288      	cmp	r0, r1
 800c84a:	b510      	push	{r4, lr}
 800c84c:	eb01 0402 	add.w	r4, r1, r2
 800c850:	d902      	bls.n	800c858 <memmove+0x10>
 800c852:	4284      	cmp	r4, r0
 800c854:	4623      	mov	r3, r4
 800c856:	d807      	bhi.n	800c868 <memmove+0x20>
 800c858:	1e43      	subs	r3, r0, #1
 800c85a:	42a1      	cmp	r1, r4
 800c85c:	d008      	beq.n	800c870 <memmove+0x28>
 800c85e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c862:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c866:	e7f8      	b.n	800c85a <memmove+0x12>
 800c868:	4402      	add	r2, r0
 800c86a:	4601      	mov	r1, r0
 800c86c:	428a      	cmp	r2, r1
 800c86e:	d100      	bne.n	800c872 <memmove+0x2a>
 800c870:	bd10      	pop	{r4, pc}
 800c872:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c876:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c87a:	e7f7      	b.n	800c86c <memmove+0x24>

0800c87c <__malloc_lock>:
 800c87c:	4801      	ldr	r0, [pc, #4]	; (800c884 <__malloc_lock+0x8>)
 800c87e:	f7ff b949 	b.w	800bb14 <__retarget_lock_acquire_recursive>
 800c882:	bf00      	nop
 800c884:	20004004 	.word	0x20004004

0800c888 <__malloc_unlock>:
 800c888:	4801      	ldr	r0, [pc, #4]	; (800c890 <__malloc_unlock+0x8>)
 800c88a:	f7ff b944 	b.w	800bb16 <__retarget_lock_release_recursive>
 800c88e:	bf00      	nop
 800c890:	20004004 	.word	0x20004004

0800c894 <_realloc_r>:
 800c894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c898:	4680      	mov	r8, r0
 800c89a:	4614      	mov	r4, r2
 800c89c:	460e      	mov	r6, r1
 800c89e:	b921      	cbnz	r1, 800c8aa <_realloc_r+0x16>
 800c8a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8a4:	4611      	mov	r1, r2
 800c8a6:	f7ff ba11 	b.w	800bccc <_malloc_r>
 800c8aa:	b92a      	cbnz	r2, 800c8b8 <_realloc_r+0x24>
 800c8ac:	f7ff f9a2 	bl	800bbf4 <_free_r>
 800c8b0:	4625      	mov	r5, r4
 800c8b2:	4628      	mov	r0, r5
 800c8b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8b8:	f000 f82e 	bl	800c918 <_malloc_usable_size_r>
 800c8bc:	4284      	cmp	r4, r0
 800c8be:	4607      	mov	r7, r0
 800c8c0:	d802      	bhi.n	800c8c8 <_realloc_r+0x34>
 800c8c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c8c6:	d812      	bhi.n	800c8ee <_realloc_r+0x5a>
 800c8c8:	4621      	mov	r1, r4
 800c8ca:	4640      	mov	r0, r8
 800c8cc:	f7ff f9fe 	bl	800bccc <_malloc_r>
 800c8d0:	4605      	mov	r5, r0
 800c8d2:	2800      	cmp	r0, #0
 800c8d4:	d0ed      	beq.n	800c8b2 <_realloc_r+0x1e>
 800c8d6:	42bc      	cmp	r4, r7
 800c8d8:	4622      	mov	r2, r4
 800c8da:	4631      	mov	r1, r6
 800c8dc:	bf28      	it	cs
 800c8de:	463a      	movcs	r2, r7
 800c8e0:	f7ff ffa4 	bl	800c82c <memcpy>
 800c8e4:	4631      	mov	r1, r6
 800c8e6:	4640      	mov	r0, r8
 800c8e8:	f7ff f984 	bl	800bbf4 <_free_r>
 800c8ec:	e7e1      	b.n	800c8b2 <_realloc_r+0x1e>
 800c8ee:	4635      	mov	r5, r6
 800c8f0:	e7df      	b.n	800c8b2 <_realloc_r+0x1e>
	...

0800c8f4 <_read_r>:
 800c8f4:	b538      	push	{r3, r4, r5, lr}
 800c8f6:	4d07      	ldr	r5, [pc, #28]	; (800c914 <_read_r+0x20>)
 800c8f8:	4604      	mov	r4, r0
 800c8fa:	4608      	mov	r0, r1
 800c8fc:	4611      	mov	r1, r2
 800c8fe:	2200      	movs	r2, #0
 800c900:	602a      	str	r2, [r5, #0]
 800c902:	461a      	mov	r2, r3
 800c904:	f7fc fb36 	bl	8008f74 <_read>
 800c908:	1c43      	adds	r3, r0, #1
 800c90a:	d102      	bne.n	800c912 <_read_r+0x1e>
 800c90c:	682b      	ldr	r3, [r5, #0]
 800c90e:	b103      	cbz	r3, 800c912 <_read_r+0x1e>
 800c910:	6023      	str	r3, [r4, #0]
 800c912:	bd38      	pop	{r3, r4, r5, pc}
 800c914:	20004010 	.word	0x20004010

0800c918 <_malloc_usable_size_r>:
 800c918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c91c:	1f18      	subs	r0, r3, #4
 800c91e:	2b00      	cmp	r3, #0
 800c920:	bfbc      	itt	lt
 800c922:	580b      	ldrlt	r3, [r1, r0]
 800c924:	18c0      	addlt	r0, r0, r3
 800c926:	4770      	bx	lr

0800c928 <_init>:
 800c928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c92a:	bf00      	nop
 800c92c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c92e:	bc08      	pop	{r3}
 800c930:	469e      	mov	lr, r3
 800c932:	4770      	bx	lr

0800c934 <_fini>:
 800c934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c936:	bf00      	nop
 800c938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c93a:	bc08      	pop	{r3}
 800c93c:	469e      	mov	lr, r3
 800c93e:	4770      	bx	lr
